-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Sun Nov 27 12:01:21 2022
-- Host        : DESKTOP-4464SGN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_NCO_V4_0_0_sim_netlist.vhdl
-- Design      : system_NCO_V4_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_V4 is
  port (
    SINE_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 );
    COS_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    FREQ_WORD : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SINE_WAVE_0_sp_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_V4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_V4 is
  signal \ACCUMULATOR[11]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[11]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[11]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[11]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[11]_i_6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[11]_i_7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[11]_i_8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[11]_i_9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[15]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[15]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[15]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[15]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[15]_i_6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[15]_i_7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[15]_i_8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[15]_i_9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[19]_rep_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[19]_rep_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[19]_rep_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[19]_rep_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[19]_rep_i_6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[19]_rep_i_7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[19]_rep_i_8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[19]_rep_i_9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[23]_rep_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[23]_rep_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[23]_rep_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[23]_rep_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[23]_rep_i_6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[23]_rep_i_7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[23]_rep_i_8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[23]_rep_i_9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[27]_rep_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[27]_rep_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[27]_rep_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[27]_rep_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[27]_rep_i_6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[27]_rep_i_7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[27]_rep_i_8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[27]_rep_i_9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[31]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[31]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[31]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[31]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[31]_i_6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[31]_i_7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[31]_i_8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[3]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[3]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[3]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[3]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[3]_i_6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[3]_i_7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[3]_i_8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[7]_i_2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[7]_i_3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[7]_i_4_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[7]_i_5_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[7]_i_6_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[7]_i_7_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[7]_i_8_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR[7]_i_9_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[16]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[17]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[17]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[17]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[17]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[17]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[18]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[19]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[20]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[21]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[22]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[23]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[24]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[25]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[26]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[27]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[28]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[29]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[30]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[30]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[30]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[30]_rep__3_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[30]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep__2_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep_rep__0_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep_rep__1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[31]_rep_rep_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ACCUMULATOR_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[0]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[10]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[11]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[12]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[13]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[14]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[15]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[1]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[2]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[3]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[4]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[5]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[6]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[7]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[8]\ : STD_LOGIC;
  signal \ACCUMULATOR_reg_n_0_[9]\ : STD_LOGIC;
  signal COS_reg_0_0_n_0 : STD_LOGIC;
  signal COS_reg_0_10_n_0 : STD_LOGIC;
  signal COS_reg_0_11_n_0 : STD_LOGIC;
  signal COS_reg_0_12_n_0 : STD_LOGIC;
  signal COS_reg_0_13_n_0 : STD_LOGIC;
  signal COS_reg_0_1_n_0 : STD_LOGIC;
  signal COS_reg_0_2_n_0 : STD_LOGIC;
  signal COS_reg_0_3_n_0 : STD_LOGIC;
  signal COS_reg_0_4_n_0 : STD_LOGIC;
  signal COS_reg_0_5_n_0 : STD_LOGIC;
  signal COS_reg_0_6_n_0 : STD_LOGIC;
  signal COS_reg_0_7_n_0 : STD_LOGIC;
  signal COS_reg_0_8_n_0 : STD_LOGIC;
  signal COS_reg_0_9_n_0 : STD_LOGIC;
  signal COS_reg_1_0_n_35 : STD_LOGIC;
  signal COS_reg_1_10_n_35 : STD_LOGIC;
  signal COS_reg_1_11_n_35 : STD_LOGIC;
  signal COS_reg_1_12_n_35 : STD_LOGIC;
  signal COS_reg_1_13_n_35 : STD_LOGIC;
  signal COS_reg_1_1_n_35 : STD_LOGIC;
  signal COS_reg_1_2_n_35 : STD_LOGIC;
  signal COS_reg_1_3_n_35 : STD_LOGIC;
  signal COS_reg_1_4_n_35 : STD_LOGIC;
  signal COS_reg_1_5_n_35 : STD_LOGIC;
  signal COS_reg_1_6_n_35 : STD_LOGIC;
  signal COS_reg_1_7_n_35 : STD_LOGIC;
  signal COS_reg_1_8_n_35 : STD_LOGIC;
  signal COS_reg_1_9_n_35 : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.DITHER_REG\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \DITHER_BLOCK_GEN.PRN\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[14]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[15]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[18]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[19]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[20]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[21]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[22]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[23]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[24]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[25]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[26]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[27]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[28]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[29]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[30]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal SINE_WAVE_0_sn_1 : STD_LOGIC;
  signal SINE_reg_0_0_n_0 : STD_LOGIC;
  signal SINE_reg_0_10_n_0 : STD_LOGIC;
  signal SINE_reg_0_11_n_0 : STD_LOGIC;
  signal SINE_reg_0_12_n_0 : STD_LOGIC;
  signal SINE_reg_0_13_n_0 : STD_LOGIC;
  signal SINE_reg_0_1_n_0 : STD_LOGIC;
  signal SINE_reg_0_2_n_0 : STD_LOGIC;
  signal SINE_reg_0_3_n_0 : STD_LOGIC;
  signal SINE_reg_0_4_n_0 : STD_LOGIC;
  signal SINE_reg_0_5_n_0 : STD_LOGIC;
  signal SINE_reg_0_6_n_0 : STD_LOGIC;
  signal SINE_reg_0_7_n_0 : STD_LOGIC;
  signal SINE_reg_0_8_n_0 : STD_LOGIC;
  signal SINE_reg_0_9_n_0 : STD_LOGIC;
  signal SINE_reg_1_0_n_35 : STD_LOGIC;
  signal SINE_reg_1_10_n_35 : STD_LOGIC;
  signal SINE_reg_1_11_n_35 : STD_LOGIC;
  signal SINE_reg_1_12_n_35 : STD_LOGIC;
  signal SINE_reg_1_13_n_35 : STD_LOGIC;
  signal SINE_reg_1_1_n_35 : STD_LOGIC;
  signal SINE_reg_1_2_n_35 : STD_LOGIC;
  signal SINE_reg_1_3_n_35 : STD_LOGIC;
  signal SINE_reg_1_4_n_35 : STD_LOGIC;
  signal SINE_reg_1_5_n_35 : STD_LOGIC;
  signal SINE_reg_1_6_n_35 : STD_LOGIC;
  signal SINE_reg_1_7_n_35 : STD_LOGIC;
  signal SINE_reg_1_8_n_35 : STD_LOGIC;
  signal SINE_reg_1_9_n_35 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \NLW_ACCUMULATOR_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_COS_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_0_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_COS_reg_1_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_COS_reg_1_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_COS_reg_1_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_COS_reg_1_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_COS_reg_1_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_COS_reg_1_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_COS_reg_1_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_0_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_SINE_reg_1_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_SINE_reg_1_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SINE_reg_1_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_SINE_reg_1_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_SINE_reg_1_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SINE_reg_1_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_SINE_reg_1_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \ACCUMULATOR[11]_i_2\ : label is "lutpair3";
  attribute HLUTNM of \ACCUMULATOR[11]_i_3\ : label is "lutpair2";
  attribute HLUTNM of \ACCUMULATOR[11]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \ACCUMULATOR[11]_i_5\ : label is "lutpair0";
  attribute HLUTNM of \ACCUMULATOR[11]_i_6\ : label is "lutpair4";
  attribute HLUTNM of \ACCUMULATOR[11]_i_7\ : label is "lutpair3";
  attribute HLUTNM of \ACCUMULATOR[11]_i_8\ : label is "lutpair2";
  attribute HLUTNM of \ACCUMULATOR[11]_i_9\ : label is "lutpair1";
  attribute HLUTNM of \ACCUMULATOR[15]_i_2\ : label is "lutpair7";
  attribute HLUTNM of \ACCUMULATOR[15]_i_3\ : label is "lutpair6";
  attribute HLUTNM of \ACCUMULATOR[15]_i_4\ : label is "lutpair5";
  attribute HLUTNM of \ACCUMULATOR[15]_i_5\ : label is "lutpair4";
  attribute HLUTNM of \ACCUMULATOR[15]_i_6\ : label is "lutpair8";
  attribute HLUTNM of \ACCUMULATOR[15]_i_7\ : label is "lutpair7";
  attribute HLUTNM of \ACCUMULATOR[15]_i_8\ : label is "lutpair6";
  attribute HLUTNM of \ACCUMULATOR[15]_i_9\ : label is "lutpair5";
  attribute HLUTNM of \ACCUMULATOR[19]_rep_i_5\ : label is "lutpair8";
  attribute HLUTNM of \ACCUMULATOR[7]_i_2\ : label is "lutpair9";
  attribute HLUTNM of \ACCUMULATOR[7]_i_6\ : label is "lutpair0";
  attribute HLUTNM of \ACCUMULATOR[7]_i_7\ : label is "lutpair9";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[15]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[16]_rep\ : label is "ACCUMULATOR_reg[16]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[16]_rep__0\ : label is "ACCUMULATOR_reg[16]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[16]_rep__1\ : label is "ACCUMULATOR_reg[16]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[16]_rep__2\ : label is "ACCUMULATOR_reg[16]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[16]_rep__3\ : label is "ACCUMULATOR_reg[16]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[17]_rep\ : label is "ACCUMULATOR_reg[17]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[17]_rep__0\ : label is "ACCUMULATOR_reg[17]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[17]_rep__1\ : label is "ACCUMULATOR_reg[17]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[17]_rep__2\ : label is "ACCUMULATOR_reg[17]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[17]_rep__3\ : label is "ACCUMULATOR_reg[17]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__0\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__1\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__2\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[18]_rep__3\ : label is "ACCUMULATOR_reg[18]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__0\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__1\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__2\ : label is "ACCUMULATOR_reg[19]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[19]_rep__3\ : label is "ACCUMULATOR_reg[19]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[19]_rep_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__0\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__1\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__2\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[20]_rep__3\ : label is "ACCUMULATOR_reg[20]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__0\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__1\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__2\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[21]_rep__3\ : label is "ACCUMULATOR_reg[21]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__0\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__1\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__2\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[22]_rep__3\ : label is "ACCUMULATOR_reg[22]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__0\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__1\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__2\ : label is "ACCUMULATOR_reg[23]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[23]_rep__3\ : label is "ACCUMULATOR_reg[23]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[23]_rep_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__0\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__1\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__2\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[24]_rep__3\ : label is "ACCUMULATOR_reg[24]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__0\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__1\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__2\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[25]_rep__3\ : label is "ACCUMULATOR_reg[25]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__0\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__1\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__2\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[26]_rep__3\ : label is "ACCUMULATOR_reg[26]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__0\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__1\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__2\ : label is "ACCUMULATOR_reg[27]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[27]_rep__3\ : label is "ACCUMULATOR_reg[27]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[27]_rep_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[28]_rep\ : label is "ACCUMULATOR_reg[28]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[28]_rep__0\ : label is "ACCUMULATOR_reg[28]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[28]_rep__1\ : label is "ACCUMULATOR_reg[28]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[28]_rep__2\ : label is "ACCUMULATOR_reg[28]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[28]_rep__3\ : label is "ACCUMULATOR_reg[28]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__0\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__1\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__2\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[29]_rep__3\ : label is "ACCUMULATOR_reg[29]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[30]_rep\ : label is "ACCUMULATOR_reg[30]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[30]_rep__0\ : label is "ACCUMULATOR_reg[30]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[30]_rep__1\ : label is "ACCUMULATOR_reg[30]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[30]_rep__2\ : label is "ACCUMULATOR_reg[30]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[30]_rep__3\ : label is "ACCUMULATOR_reg[30]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]\ : label is "ACCUMULATOR_reg[31]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[31]_i_1\ : label is 35;
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__0\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__1\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep__2\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep_rep\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep_rep__0\ : label is "ACCUMULATOR_reg[31]";
  attribute ORIG_CELL_NAME of \ACCUMULATOR_reg[31]_rep_rep__1\ : label is "ACCUMULATOR_reg[31]";
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ACCUMULATOR_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COS_WAVE[0]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \COS_WAVE[10]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \COS_WAVE[11]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \COS_WAVE[12]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \COS_WAVE[13]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \COS_WAVE[1]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \COS_WAVE[2]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \COS_WAVE[3]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \COS_WAVE[4]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \COS_WAVE[5]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \COS_WAVE[6]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \COS_WAVE[7]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \COS_WAVE[8]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \COS_WAVE[9]_INST_0\ : label is "soft_lutpair11";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of COS_reg_0_0 : label is 917504;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of COS_reg_0_0 : label is "inst/COS";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of COS_reg_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of COS_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of COS_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of COS_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of COS_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of COS_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_1 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_1 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_1 : label is 0;
  attribute ram_addr_end of COS_reg_0_1 : label is 32767;
  attribute ram_offset of COS_reg_0_1 : label is 0;
  attribute ram_slice_begin of COS_reg_0_1 : label is 1;
  attribute ram_slice_end of COS_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_10 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_10 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_10 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_10 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_10 : label is 0;
  attribute ram_addr_end of COS_reg_0_10 : label is 32767;
  attribute ram_offset of COS_reg_0_10 : label is 0;
  attribute ram_slice_begin of COS_reg_0_10 : label is 10;
  attribute ram_slice_end of COS_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_11 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_11 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_11 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_11 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_11 : label is 0;
  attribute ram_addr_end of COS_reg_0_11 : label is 32767;
  attribute ram_offset of COS_reg_0_11 : label is 0;
  attribute ram_slice_begin of COS_reg_0_11 : label is 11;
  attribute ram_slice_end of COS_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_12 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_12 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_12 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_12 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_12 : label is 0;
  attribute ram_addr_end of COS_reg_0_12 : label is 32767;
  attribute ram_offset of COS_reg_0_12 : label is 0;
  attribute ram_slice_begin of COS_reg_0_12 : label is 12;
  attribute ram_slice_end of COS_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_13 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_13 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_13 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_13 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_13 : label is 0;
  attribute ram_addr_end of COS_reg_0_13 : label is 32767;
  attribute ram_offset of COS_reg_0_13 : label is 0;
  attribute ram_slice_begin of COS_reg_0_13 : label is 13;
  attribute ram_slice_end of COS_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_2 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_2 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_2 : label is 0;
  attribute ram_addr_end of COS_reg_0_2 : label is 32767;
  attribute ram_offset of COS_reg_0_2 : label is 0;
  attribute ram_slice_begin of COS_reg_0_2 : label is 2;
  attribute ram_slice_end of COS_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_3 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_3 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_3 : label is 0;
  attribute ram_addr_end of COS_reg_0_3 : label is 32767;
  attribute ram_offset of COS_reg_0_3 : label is 0;
  attribute ram_slice_begin of COS_reg_0_3 : label is 3;
  attribute ram_slice_end of COS_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_4 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_4 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_4 : label is 0;
  attribute ram_addr_end of COS_reg_0_4 : label is 32767;
  attribute ram_offset of COS_reg_0_4 : label is 0;
  attribute ram_slice_begin of COS_reg_0_4 : label is 4;
  attribute ram_slice_end of COS_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_5 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_5 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_5 : label is 0;
  attribute ram_addr_end of COS_reg_0_5 : label is 32767;
  attribute ram_offset of COS_reg_0_5 : label is 0;
  attribute ram_slice_begin of COS_reg_0_5 : label is 5;
  attribute ram_slice_end of COS_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_6 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_6 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_6 : label is 0;
  attribute ram_addr_end of COS_reg_0_6 : label is 32767;
  attribute ram_offset of COS_reg_0_6 : label is 0;
  attribute ram_slice_begin of COS_reg_0_6 : label is 6;
  attribute ram_slice_end of COS_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_7 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_7 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_7 : label is 0;
  attribute ram_addr_end of COS_reg_0_7 : label is 32767;
  attribute ram_offset of COS_reg_0_7 : label is 0;
  attribute ram_slice_begin of COS_reg_0_7 : label is 7;
  attribute ram_slice_end of COS_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_8 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_8 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_8 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_8 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_8 : label is 0;
  attribute ram_addr_end of COS_reg_0_8 : label is 32767;
  attribute ram_offset of COS_reg_0_8 : label is 0;
  attribute ram_slice_begin of COS_reg_0_8 : label is 8;
  attribute ram_slice_end of COS_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_0_9 : label is "";
  attribute RTL_RAM_BITS of COS_reg_0_9 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_0_9 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_0_9 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_0_9 : label is 0;
  attribute ram_addr_end of COS_reg_0_9 : label is 32767;
  attribute ram_offset of COS_reg_0_9 : label is 0;
  attribute ram_slice_begin of COS_reg_0_9 : label is 9;
  attribute ram_slice_end of COS_reg_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_0 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_0 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_0 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_0 : label is 32768;
  attribute ram_addr_end of COS_reg_1_0 : label is 65535;
  attribute ram_offset of COS_reg_1_0 : label is 0;
  attribute ram_slice_begin of COS_reg_1_0 : label is 0;
  attribute ram_slice_end of COS_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_1 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_1 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_1 : label is 32768;
  attribute ram_addr_end of COS_reg_1_1 : label is 65535;
  attribute ram_offset of COS_reg_1_1 : label is 0;
  attribute ram_slice_begin of COS_reg_1_1 : label is 1;
  attribute ram_slice_end of COS_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_10 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_10 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_10 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_10 : label is 32768;
  attribute ram_addr_end of COS_reg_1_10 : label is 65535;
  attribute ram_offset of COS_reg_1_10 : label is 0;
  attribute ram_slice_begin of COS_reg_1_10 : label is 10;
  attribute ram_slice_end of COS_reg_1_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_11 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_11 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_11 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_11 : label is 32768;
  attribute ram_addr_end of COS_reg_1_11 : label is 65535;
  attribute ram_offset of COS_reg_1_11 : label is 0;
  attribute ram_slice_begin of COS_reg_1_11 : label is 11;
  attribute ram_slice_end of COS_reg_1_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_12 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_12 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_12 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_12 : label is 32768;
  attribute ram_addr_end of COS_reg_1_12 : label is 65535;
  attribute ram_offset of COS_reg_1_12 : label is 0;
  attribute ram_slice_begin of COS_reg_1_12 : label is 12;
  attribute ram_slice_end of COS_reg_1_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_13 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_13 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_13 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_13 : label is 32768;
  attribute ram_addr_end of COS_reg_1_13 : label is 65535;
  attribute ram_offset of COS_reg_1_13 : label is 0;
  attribute ram_slice_begin of COS_reg_1_13 : label is 13;
  attribute ram_slice_end of COS_reg_1_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_2 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_2 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_2 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_2 : label is 32768;
  attribute ram_addr_end of COS_reg_1_2 : label is 65535;
  attribute ram_offset of COS_reg_1_2 : label is 0;
  attribute ram_slice_begin of COS_reg_1_2 : label is 2;
  attribute ram_slice_end of COS_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_3 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_3 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_3 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_3 : label is 32768;
  attribute ram_addr_end of COS_reg_1_3 : label is 65535;
  attribute ram_offset of COS_reg_1_3 : label is 0;
  attribute ram_slice_begin of COS_reg_1_3 : label is 3;
  attribute ram_slice_end of COS_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_4 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_4 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_4 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_4 : label is 32768;
  attribute ram_addr_end of COS_reg_1_4 : label is 65535;
  attribute ram_offset of COS_reg_1_4 : label is 0;
  attribute ram_slice_begin of COS_reg_1_4 : label is 4;
  attribute ram_slice_end of COS_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_5 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_5 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_5 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_5 : label is 32768;
  attribute ram_addr_end of COS_reg_1_5 : label is 65535;
  attribute ram_offset of COS_reg_1_5 : label is 0;
  attribute ram_slice_begin of COS_reg_1_5 : label is 5;
  attribute ram_slice_end of COS_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_6 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_6 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_6 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_6 : label is 32768;
  attribute ram_addr_end of COS_reg_1_6 : label is 65535;
  attribute ram_offset of COS_reg_1_6 : label is 0;
  attribute ram_slice_begin of COS_reg_1_6 : label is 6;
  attribute ram_slice_end of COS_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_7 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_7 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_7 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_7 : label is 32768;
  attribute ram_addr_end of COS_reg_1_7 : label is 65535;
  attribute ram_offset of COS_reg_1_7 : label is 0;
  attribute ram_slice_begin of COS_reg_1_7 : label is 7;
  attribute ram_slice_end of COS_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_8 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_8 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_8 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_8 : label is 32768;
  attribute ram_addr_end of COS_reg_1_8 : label is 65535;
  attribute ram_offset of COS_reg_1_8 : label is 0;
  attribute ram_slice_begin of COS_reg_1_8 : label is 8;
  attribute ram_slice_end of COS_reg_1_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of COS_reg_1_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of COS_reg_1_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of COS_reg_1_9 : label is 917504;
  attribute RTL_RAM_NAME of COS_reg_1_9 : label is "inst/COS";
  attribute RTL_RAM_TYPE of COS_reg_1_9 : label is "RAM_SP";
  attribute ram_addr_begin of COS_reg_1_9 : label is 32768;
  attribute ram_addr_end of COS_reg_1_9 : label is 65535;
  attribute ram_offset of COS_reg_1_9 : label is 0;
  attribute ram_slice_begin of COS_reg_1_9 : label is 9;
  attribute ram_slice_end of COS_reg_1_9 : label is 9;
  attribute SOFT_HLUTNM of \SINE_WAVE[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SINE_WAVE[10]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SINE_WAVE[11]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \SINE_WAVE[12]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SINE_WAVE[13]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SINE_WAVE[1]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SINE_WAVE[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SINE_WAVE[3]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SINE_WAVE[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SINE_WAVE[5]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \SINE_WAVE[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SINE_WAVE[7]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SINE_WAVE[8]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SINE_WAVE[9]_INST_0\ : label is "soft_lutpair4";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_0 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_0 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_0 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_0 : label is 0;
  attribute ram_addr_end of SINE_reg_0_0 : label is 32767;
  attribute ram_offset of SINE_reg_0_0 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_0 : label is 0;
  attribute ram_slice_end of SINE_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_1 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_1 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_1 : label is 0;
  attribute ram_addr_end of SINE_reg_0_1 : label is 32767;
  attribute ram_offset of SINE_reg_0_1 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_1 : label is 1;
  attribute ram_slice_end of SINE_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_10 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_10 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_10 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_10 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_10 : label is 0;
  attribute ram_addr_end of SINE_reg_0_10 : label is 32767;
  attribute ram_offset of SINE_reg_0_10 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_10 : label is 10;
  attribute ram_slice_end of SINE_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_11 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_11 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_11 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_11 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_11 : label is 0;
  attribute ram_addr_end of SINE_reg_0_11 : label is 32767;
  attribute ram_offset of SINE_reg_0_11 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_11 : label is 11;
  attribute ram_slice_end of SINE_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_12 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_12 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_12 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_12 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_12 : label is 0;
  attribute ram_addr_end of SINE_reg_0_12 : label is 32767;
  attribute ram_offset of SINE_reg_0_12 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_12 : label is 12;
  attribute ram_slice_end of SINE_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_13 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_13 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_13 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_13 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_13 : label is 0;
  attribute ram_addr_end of SINE_reg_0_13 : label is 32767;
  attribute ram_offset of SINE_reg_0_13 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_13 : label is 13;
  attribute ram_slice_end of SINE_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_2 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_2 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_2 : label is 0;
  attribute ram_addr_end of SINE_reg_0_2 : label is 32767;
  attribute ram_offset of SINE_reg_0_2 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_2 : label is 2;
  attribute ram_slice_end of SINE_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_3 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_3 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_3 : label is 0;
  attribute ram_addr_end of SINE_reg_0_3 : label is 32767;
  attribute ram_offset of SINE_reg_0_3 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_3 : label is 3;
  attribute ram_slice_end of SINE_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_4 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_4 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_4 : label is 0;
  attribute ram_addr_end of SINE_reg_0_4 : label is 32767;
  attribute ram_offset of SINE_reg_0_4 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_4 : label is 4;
  attribute ram_slice_end of SINE_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_5 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_5 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_5 : label is 0;
  attribute ram_addr_end of SINE_reg_0_5 : label is 32767;
  attribute ram_offset of SINE_reg_0_5 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_5 : label is 5;
  attribute ram_slice_end of SINE_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_6 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_6 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_6 : label is 0;
  attribute ram_addr_end of SINE_reg_0_6 : label is 32767;
  attribute ram_offset of SINE_reg_0_6 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_6 : label is 6;
  attribute ram_slice_end of SINE_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_7 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_7 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_7 : label is 0;
  attribute ram_addr_end of SINE_reg_0_7 : label is 32767;
  attribute ram_offset of SINE_reg_0_7 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_7 : label is 7;
  attribute ram_slice_end of SINE_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_8 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_8 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_8 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_8 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_8 : label is 0;
  attribute ram_addr_end of SINE_reg_0_8 : label is 32767;
  attribute ram_offset of SINE_reg_0_8 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_8 : label is 8;
  attribute ram_slice_end of SINE_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_0_9 : label is "";
  attribute RTL_RAM_BITS of SINE_reg_0_9 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_0_9 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_0_9 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_0_9 : label is 0;
  attribute ram_addr_end of SINE_reg_0_9 : label is 32767;
  attribute ram_offset of SINE_reg_0_9 : label is 0;
  attribute ram_slice_begin of SINE_reg_0_9 : label is 9;
  attribute ram_slice_end of SINE_reg_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_0 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_0 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_0 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_0 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_0 : label is 65535;
  attribute ram_offset of SINE_reg_1_0 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_0 : label is 0;
  attribute ram_slice_end of SINE_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_1 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_1 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_1 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_1 : label is 65535;
  attribute ram_offset of SINE_reg_1_1 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_1 : label is 1;
  attribute ram_slice_end of SINE_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_10 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_10 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_10 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_10 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_10 : label is 65535;
  attribute ram_offset of SINE_reg_1_10 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_10 : label is 10;
  attribute ram_slice_end of SINE_reg_1_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_11 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_11 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_11 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_11 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_11 : label is 65535;
  attribute ram_offset of SINE_reg_1_11 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_11 : label is 11;
  attribute ram_slice_end of SINE_reg_1_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_12 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_12 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_12 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_12 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_12 : label is 65535;
  attribute ram_offset of SINE_reg_1_12 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_12 : label is 12;
  attribute ram_slice_end of SINE_reg_1_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_13 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_13 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_13 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_13 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_13 : label is 65535;
  attribute ram_offset of SINE_reg_1_13 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_13 : label is 13;
  attribute ram_slice_end of SINE_reg_1_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_2 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_2 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_2 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_2 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_2 : label is 65535;
  attribute ram_offset of SINE_reg_1_2 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_2 : label is 2;
  attribute ram_slice_end of SINE_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_3 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_3 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_3 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_3 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_3 : label is 65535;
  attribute ram_offset of SINE_reg_1_3 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_3 : label is 3;
  attribute ram_slice_end of SINE_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_4 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_4 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_4 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_4 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_4 : label is 65535;
  attribute ram_offset of SINE_reg_1_4 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_4 : label is 4;
  attribute ram_slice_end of SINE_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_5 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_5 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_5 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_5 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_5 : label is 65535;
  attribute ram_offset of SINE_reg_1_5 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_5 : label is 5;
  attribute ram_slice_end of SINE_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_6 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_6 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_6 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_6 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_6 : label is 65535;
  attribute ram_offset of SINE_reg_1_6 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_6 : label is 6;
  attribute ram_slice_end of SINE_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_7 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_7 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_7 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_7 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_7 : label is 65535;
  attribute ram_offset of SINE_reg_1_7 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_7 : label is 7;
  attribute ram_slice_end of SINE_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_8 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_8 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_8 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_8 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_8 : label is 65535;
  attribute ram_offset of SINE_reg_1_8 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_8 : label is 8;
  attribute ram_slice_end of SINE_reg_1_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of SINE_reg_1_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of SINE_reg_1_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of SINE_reg_1_9 : label is 917504;
  attribute RTL_RAM_NAME of SINE_reg_1_9 : label is "inst/SINE";
  attribute RTL_RAM_TYPE of SINE_reg_1_9 : label is "RAM_SP";
  attribute ram_addr_begin of SINE_reg_1_9 : label is 32768;
  attribute ram_addr_end of SINE_reg_1_9 : label is 65535;
  attribute ram_offset of SINE_reg_1_9 : label is 0;
  attribute ram_slice_begin of SINE_reg_1_9 : label is 9;
  attribute ram_slice_end of SINE_reg_1_9 : label is 9;
begin
  SINE_WAVE_0_sn_1 <= SINE_WAVE_0_sp_1;
\ACCUMULATOR[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[10]\,
      I1 => FREQ_WORD(10),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[11]_i_2_n_0\
    );
\ACCUMULATOR[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[9]\,
      I1 => FREQ_WORD(9),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[11]_i_3_n_0\
    );
\ACCUMULATOR[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[8]\,
      I1 => FREQ_WORD(8),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[11]_i_4_n_0\
    );
\ACCUMULATOR[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[7]\,
      I1 => FREQ_WORD(7),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[11]_i_5_n_0\
    );
\ACCUMULATOR[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[11]\,
      I1 => FREQ_WORD(11),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      I3 => \ACCUMULATOR[11]_i_2_n_0\,
      O => \ACCUMULATOR[11]_i_6_n_0\
    );
\ACCUMULATOR[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[10]\,
      I1 => FREQ_WORD(10),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      I3 => \ACCUMULATOR[11]_i_3_n_0\,
      O => \ACCUMULATOR[11]_i_7_n_0\
    );
\ACCUMULATOR[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[9]\,
      I1 => FREQ_WORD(9),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      I3 => \ACCUMULATOR[11]_i_4_n_0\,
      O => \ACCUMULATOR[11]_i_8_n_0\
    );
\ACCUMULATOR[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[8]\,
      I1 => FREQ_WORD(8),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      I3 => \ACCUMULATOR[11]_i_5_n_0\,
      O => \ACCUMULATOR[11]_i_9_n_0\
    );
\ACCUMULATOR[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[14]\,
      I1 => FREQ_WORD(14),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[15]_i_2_n_0\
    );
\ACCUMULATOR[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[13]\,
      I1 => FREQ_WORD(13),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[15]_i_3_n_0\
    );
\ACCUMULATOR[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[12]\,
      I1 => FREQ_WORD(12),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[15]_i_4_n_0\
    );
\ACCUMULATOR[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[11]\,
      I1 => FREQ_WORD(11),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[15]_i_5_n_0\
    );
\ACCUMULATOR[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[15]\,
      I1 => FREQ_WORD(15),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      I3 => \ACCUMULATOR[15]_i_2_n_0\,
      O => \ACCUMULATOR[15]_i_6_n_0\
    );
\ACCUMULATOR[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[14]\,
      I1 => FREQ_WORD(14),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      I3 => \ACCUMULATOR[15]_i_3_n_0\,
      O => \ACCUMULATOR[15]_i_7_n_0\
    );
\ACCUMULATOR[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[13]\,
      I1 => FREQ_WORD(13),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      I3 => \ACCUMULATOR[15]_i_4_n_0\,
      O => \ACCUMULATOR[15]_i_8_n_0\
    );
\ACCUMULATOR[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[12]\,
      I1 => FREQ_WORD(12),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      I3 => \ACCUMULATOR[15]_i_5_n_0\,
      O => \ACCUMULATOR[15]_i_9_n_0\
    );
\ACCUMULATOR[19]_rep_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(18),
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      O => \ACCUMULATOR[19]_rep_i_2_n_0\
    );
\ACCUMULATOR[19]_rep_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(17),
      I1 => \ACCUMULATOR_reg[17]_rep_n_0\,
      O => \ACCUMULATOR[19]_rep_i_3_n_0\
    );
\ACCUMULATOR[19]_rep_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg[16]_rep_n_0\,
      I1 => FREQ_WORD(16),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[19]_rep_i_4_n_0\
    );
\ACCUMULATOR[19]_rep_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[15]\,
      I1 => FREQ_WORD(15),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[19]_rep_i_5_n_0\
    );
\ACCUMULATOR[19]_rep_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(18),
      I1 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I3 => FREQ_WORD(19),
      O => \ACCUMULATOR[19]_rep_i_6_n_0\
    );
\ACCUMULATOR[19]_rep_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(17),
      I1 => \ACCUMULATOR_reg[17]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[18]_rep_n_0\,
      I3 => FREQ_WORD(18),
      O => \ACCUMULATOR[19]_rep_i_7_n_0\
    );
\ACCUMULATOR[19]_rep_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      I1 => FREQ_WORD(16),
      I2 => \ACCUMULATOR_reg[16]_rep_n_0\,
      I3 => \ACCUMULATOR_reg[17]_rep_n_0\,
      I4 => FREQ_WORD(17),
      O => \ACCUMULATOR[19]_rep_i_8_n_0\
    );
\ACCUMULATOR[19]_rep_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ACCUMULATOR[19]_rep_i_5_n_0\,
      I1 => FREQ_WORD(16),
      I2 => \ACCUMULATOR_reg[16]_rep_n_0\,
      I3 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      O => \ACCUMULATOR[19]_rep_i_9_n_0\
    );
\ACCUMULATOR[23]_rep_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(22),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      O => \ACCUMULATOR[23]_rep_i_2_n_0\
    );
\ACCUMULATOR[23]_rep_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(21),
      I1 => \ACCUMULATOR_reg[21]_rep_n_0\,
      O => \ACCUMULATOR[23]_rep_i_3_n_0\
    );
\ACCUMULATOR[23]_rep_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(20),
      I1 => \ACCUMULATOR_reg[20]_rep_n_0\,
      O => \ACCUMULATOR[23]_rep_i_4_n_0\
    );
\ACCUMULATOR[23]_rep_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(19),
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      O => \ACCUMULATOR[23]_rep_i_5_n_0\
    );
\ACCUMULATOR[23]_rep_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(22),
      I1 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I3 => FREQ_WORD(23),
      O => \ACCUMULATOR[23]_rep_i_6_n_0\
    );
\ACCUMULATOR[23]_rep_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(21),
      I1 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[22]_rep_n_0\,
      I3 => FREQ_WORD(22),
      O => \ACCUMULATOR[23]_rep_i_7_n_0\
    );
\ACCUMULATOR[23]_rep_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(20),
      I1 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[21]_rep_n_0\,
      I3 => FREQ_WORD(21),
      O => \ACCUMULATOR[23]_rep_i_8_n_0\
    );
\ACCUMULATOR[23]_rep_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(19),
      I1 => \ACCUMULATOR_reg[19]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[20]_rep_n_0\,
      I3 => FREQ_WORD(20),
      O => \ACCUMULATOR[23]_rep_i_9_n_0\
    );
\ACCUMULATOR[27]_rep_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(26),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      O => \ACCUMULATOR[27]_rep_i_2_n_0\
    );
\ACCUMULATOR[27]_rep_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(25),
      I1 => \ACCUMULATOR_reg[25]_rep_n_0\,
      O => \ACCUMULATOR[27]_rep_i_3_n_0\
    );
\ACCUMULATOR[27]_rep_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(24),
      I1 => \ACCUMULATOR_reg[24]_rep_n_0\,
      O => \ACCUMULATOR[27]_rep_i_4_n_0\
    );
\ACCUMULATOR[27]_rep_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(23),
      I1 => \ACCUMULATOR_reg[23]_rep_n_0\,
      O => \ACCUMULATOR[27]_rep_i_5_n_0\
    );
\ACCUMULATOR[27]_rep_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(26),
      I1 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I3 => FREQ_WORD(27),
      O => \ACCUMULATOR[27]_rep_i_6_n_0\
    );
\ACCUMULATOR[27]_rep_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(25),
      I1 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[26]_rep_n_0\,
      I3 => FREQ_WORD(26),
      O => \ACCUMULATOR[27]_rep_i_7_n_0\
    );
\ACCUMULATOR[27]_rep_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(24),
      I1 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[25]_rep_n_0\,
      I3 => FREQ_WORD(25),
      O => \ACCUMULATOR[27]_rep_i_8_n_0\
    );
\ACCUMULATOR[27]_rep_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(23),
      I1 => \ACCUMULATOR_reg[23]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[24]_rep_n_0\,
      I3 => FREQ_WORD(24),
      O => \ACCUMULATOR[27]_rep_i_9_n_0\
    );
\ACCUMULATOR[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(29),
      I1 => \ACCUMULATOR_reg[29]_rep_n_0\,
      O => \ACCUMULATOR[31]_i_2_n_0\
    );
\ACCUMULATOR[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(28),
      I1 => \ACCUMULATOR_reg[28]_rep_n_0\,
      O => \ACCUMULATOR[31]_i_3_n_0\
    );
\ACCUMULATOR[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(27),
      I1 => \ACCUMULATOR_reg[27]_rep_n_0\,
      O => \ACCUMULATOR[31]_i_4_n_0\
    );
\ACCUMULATOR[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(30),
      I1 => \ACCUMULATOR_reg[30]_rep_n_0\,
      I2 => sel(15),
      I3 => FREQ_WORD(31),
      O => \ACCUMULATOR[31]_i_5_n_0\
    );
\ACCUMULATOR[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(29),
      I1 => \ACCUMULATOR_reg[29]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[30]_rep_n_0\,
      I3 => FREQ_WORD(30),
      O => \ACCUMULATOR[31]_i_6_n_0\
    );
\ACCUMULATOR[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(28),
      I1 => \ACCUMULATOR_reg[28]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[29]_rep_n_0\,
      I3 => FREQ_WORD(29),
      O => \ACCUMULATOR[31]_i_7_n_0\
    );
\ACCUMULATOR[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(27),
      I1 => \ACCUMULATOR_reg[27]_rep_n_0\,
      I2 => \ACCUMULATOR_reg[28]_rep_n_0\,
      I3 => FREQ_WORD(28),
      O => \ACCUMULATOR[31]_i_8_n_0\
    );
\ACCUMULATOR[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(2),
      I1 => \ACCUMULATOR_reg_n_0_[2]\,
      O => \ACCUMULATOR[3]_i_2_n_0\
    );
\ACCUMULATOR[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(1),
      I1 => \ACCUMULATOR_reg_n_0_[1]\,
      O => \ACCUMULATOR[3]_i_3_n_0\
    );
\ACCUMULATOR[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(0),
      I1 => \ACCUMULATOR_reg_n_0_[0]\,
      O => \ACCUMULATOR[3]_i_4_n_0\
    );
\ACCUMULATOR[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(2),
      I1 => \ACCUMULATOR_reg_n_0_[2]\,
      I2 => \ACCUMULATOR_reg_n_0_[3]\,
      I3 => FREQ_WORD(3),
      O => \ACCUMULATOR[3]_i_5_n_0\
    );
\ACCUMULATOR[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(1),
      I1 => \ACCUMULATOR_reg_n_0_[1]\,
      I2 => \ACCUMULATOR_reg_n_0_[2]\,
      I3 => FREQ_WORD(2),
      O => \ACCUMULATOR[3]_i_6_n_0\
    );
\ACCUMULATOR[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(0),
      I1 => \ACCUMULATOR_reg_n_0_[0]\,
      I2 => \ACCUMULATOR_reg_n_0_[1]\,
      I3 => FREQ_WORD(1),
      O => \ACCUMULATOR[3]_i_7_n_0\
    );
\ACCUMULATOR[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FREQ_WORD(0),
      I1 => \ACCUMULATOR_reg_n_0_[0]\,
      O => \ACCUMULATOR[3]_i_8_n_0\
    );
\ACCUMULATOR[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[6]\,
      I1 => FREQ_WORD(6),
      O => \ACCUMULATOR[7]_i_2_n_0\
    );
\ACCUMULATOR[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(5),
      I1 => \ACCUMULATOR_reg_n_0_[5]\,
      O => \ACCUMULATOR[7]_i_3_n_0\
    );
\ACCUMULATOR[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(4),
      I1 => \ACCUMULATOR_reg_n_0_[4]\,
      O => \ACCUMULATOR[7]_i_4_n_0\
    );
\ACCUMULATOR[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => FREQ_WORD(3),
      I1 => \ACCUMULATOR_reg_n_0_[3]\,
      O => \ACCUMULATOR[7]_i_5_n_0\
    );
\ACCUMULATOR[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[7]\,
      I1 => FREQ_WORD(7),
      I2 => \DITHER_BLOCK_GEN.DITHER_REG\(16),
      I3 => \ACCUMULATOR[7]_i_2_n_0\,
      O => \ACCUMULATOR[7]_i_6_n_0\
    );
\ACCUMULATOR[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \ACCUMULATOR_reg_n_0_[6]\,
      I1 => FREQ_WORD(6),
      I2 => FREQ_WORD(5),
      I3 => \ACCUMULATOR_reg_n_0_[5]\,
      O => \ACCUMULATOR[7]_i_7_n_0\
    );
\ACCUMULATOR[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(4),
      I1 => \ACCUMULATOR_reg_n_0_[4]\,
      I2 => \ACCUMULATOR_reg_n_0_[5]\,
      I3 => FREQ_WORD(5),
      O => \ACCUMULATOR[7]_i_8_n_0\
    );
\ACCUMULATOR[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => FREQ_WORD(3),
      I1 => \ACCUMULATOR_reg_n_0_[3]\,
      I2 => \ACCUMULATOR_reg_n_0_[4]\,
      I3 => FREQ_WORD(4),
      O => \ACCUMULATOR[7]_i_9_n_0\
    );
\ACCUMULATOR_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[3]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[0]\
    );
\ACCUMULATOR_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[11]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[10]\
    );
\ACCUMULATOR_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[11]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[11]\
    );
\ACCUMULATOR_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[7]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[11]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[11]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[11]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ACCUMULATOR[11]_i_2_n_0\,
      DI(2) => \ACCUMULATOR[11]_i_3_n_0\,
      DI(1) => \ACCUMULATOR[11]_i_4_n_0\,
      DI(0) => \ACCUMULATOR[11]_i_5_n_0\,
      O(3) => \ACCUMULATOR_reg[11]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[11]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[11]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[11]_i_1_n_7\,
      S(3) => \ACCUMULATOR[11]_i_6_n_0\,
      S(2) => \ACCUMULATOR[11]_i_7_n_0\,
      S(1) => \ACCUMULATOR[11]_i_8_n_0\,
      S(0) => \ACCUMULATOR[11]_i_9_n_0\
    );
\ACCUMULATOR_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[15]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[12]\
    );
\ACCUMULATOR_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[15]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[13]\
    );
\ACCUMULATOR_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[15]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[14]\
    );
\ACCUMULATOR_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[15]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[15]\
    );
\ACCUMULATOR_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[11]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[15]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[15]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[15]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ACCUMULATOR[15]_i_2_n_0\,
      DI(2) => \ACCUMULATOR[15]_i_3_n_0\,
      DI(1) => \ACCUMULATOR[15]_i_4_n_0\,
      DI(0) => \ACCUMULATOR[15]_i_5_n_0\,
      O(3) => \ACCUMULATOR_reg[15]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[15]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[15]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[15]_i_1_n_7\,
      S(3) => \ACCUMULATOR[15]_i_6_n_0\,
      S(2) => \ACCUMULATOR[15]_i_7_n_0\,
      S(1) => \ACCUMULATOR[15]_i_8_n_0\,
      S(0) => \ACCUMULATOR[15]_i_9_n_0\
    );
\ACCUMULATOR_reg[16]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[16]_rep_n_0\
    );
\ACCUMULATOR_reg[16]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[16]_rep__0_n_0\
    );
\ACCUMULATOR_reg[16]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[16]_rep__1_n_0\
    );
\ACCUMULATOR_reg[16]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[16]_rep__2_n_0\
    );
\ACCUMULATOR_reg[16]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[16]_rep__3_n_0\
    );
\ACCUMULATOR_reg[17]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[17]_rep_n_0\
    );
\ACCUMULATOR_reg[17]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[17]_rep__0_n_0\
    );
\ACCUMULATOR_reg[17]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[17]_rep__1_n_0\
    );
\ACCUMULATOR_reg[17]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[17]_rep__2_n_0\
    );
\ACCUMULATOR_reg[17]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[17]_rep__3_n_0\
    );
\ACCUMULATOR_reg[18]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep_n_0\
    );
\ACCUMULATOR_reg[18]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__0_n_0\
    );
\ACCUMULATOR_reg[18]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__1_n_0\
    );
\ACCUMULATOR_reg[18]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__2_n_0\
    );
\ACCUMULATOR_reg[18]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[18]_rep__3_n_0\
    );
\ACCUMULATOR_reg[19]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep_n_0\
    );
\ACCUMULATOR_reg[19]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__0_n_0\
    );
\ACCUMULATOR_reg[19]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__1_n_0\
    );
\ACCUMULATOR_reg[19]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__2_n_0\
    );
\ACCUMULATOR_reg[19]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[19]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[19]_rep__3_n_0\
    );
\ACCUMULATOR_reg[19]_rep_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[15]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[19]_rep_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[19]_rep_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[19]_rep_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[19]_rep_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ACCUMULATOR[19]_rep_i_2_n_0\,
      DI(2) => \ACCUMULATOR[19]_rep_i_3_n_0\,
      DI(1) => \ACCUMULATOR[19]_rep_i_4_n_0\,
      DI(0) => \ACCUMULATOR[19]_rep_i_5_n_0\,
      O(3) => \ACCUMULATOR_reg[19]_rep_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[19]_rep_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[19]_rep_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[19]_rep_i_1_n_7\,
      S(3) => \ACCUMULATOR[19]_rep_i_6_n_0\,
      S(2) => \ACCUMULATOR[19]_rep_i_7_n_0\,
      S(1) => \ACCUMULATOR[19]_rep_i_8_n_0\,
      S(0) => \ACCUMULATOR[19]_rep_i_9_n_0\
    );
\ACCUMULATOR_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[3]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[1]\
    );
\ACCUMULATOR_reg[20]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep_n_0\
    );
\ACCUMULATOR_reg[20]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__0_n_0\
    );
\ACCUMULATOR_reg[20]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__1_n_0\
    );
\ACCUMULATOR_reg[20]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__2_n_0\
    );
\ACCUMULATOR_reg[20]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[20]_rep__3_n_0\
    );
\ACCUMULATOR_reg[21]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep_n_0\
    );
\ACCUMULATOR_reg[21]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__0_n_0\
    );
\ACCUMULATOR_reg[21]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__1_n_0\
    );
\ACCUMULATOR_reg[21]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__2_n_0\
    );
\ACCUMULATOR_reg[21]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[21]_rep__3_n_0\
    );
\ACCUMULATOR_reg[22]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep_n_0\
    );
\ACCUMULATOR_reg[22]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__0_n_0\
    );
\ACCUMULATOR_reg[22]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__1_n_0\
    );
\ACCUMULATOR_reg[22]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__2_n_0\
    );
\ACCUMULATOR_reg[22]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[22]_rep__3_n_0\
    );
\ACCUMULATOR_reg[23]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep_n_0\
    );
\ACCUMULATOR_reg[23]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__0_n_0\
    );
\ACCUMULATOR_reg[23]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__1_n_0\
    );
\ACCUMULATOR_reg[23]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__2_n_0\
    );
\ACCUMULATOR_reg[23]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[23]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[23]_rep__3_n_0\
    );
\ACCUMULATOR_reg[23]_rep_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[19]_rep_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[23]_rep_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[23]_rep_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[23]_rep_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[23]_rep_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ACCUMULATOR[23]_rep_i_2_n_0\,
      DI(2) => \ACCUMULATOR[23]_rep_i_3_n_0\,
      DI(1) => \ACCUMULATOR[23]_rep_i_4_n_0\,
      DI(0) => \ACCUMULATOR[23]_rep_i_5_n_0\,
      O(3) => \ACCUMULATOR_reg[23]_rep_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[23]_rep_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[23]_rep_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[23]_rep_i_1_n_7\,
      S(3) => \ACCUMULATOR[23]_rep_i_6_n_0\,
      S(2) => \ACCUMULATOR[23]_rep_i_7_n_0\,
      S(1) => \ACCUMULATOR[23]_rep_i_8_n_0\,
      S(0) => \ACCUMULATOR[23]_rep_i_9_n_0\
    );
\ACCUMULATOR_reg[24]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep_n_0\
    );
\ACCUMULATOR_reg[24]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__0_n_0\
    );
\ACCUMULATOR_reg[24]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__1_n_0\
    );
\ACCUMULATOR_reg[24]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__2_n_0\
    );
\ACCUMULATOR_reg[24]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_7\,
      Q => \ACCUMULATOR_reg[24]_rep__3_n_0\
    );
\ACCUMULATOR_reg[25]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep_n_0\
    );
\ACCUMULATOR_reg[25]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__0_n_0\
    );
\ACCUMULATOR_reg[25]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__1_n_0\
    );
\ACCUMULATOR_reg[25]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__2_n_0\
    );
\ACCUMULATOR_reg[25]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_6\,
      Q => \ACCUMULATOR_reg[25]_rep__3_n_0\
    );
\ACCUMULATOR_reg[26]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep_n_0\
    );
\ACCUMULATOR_reg[26]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__0_n_0\
    );
\ACCUMULATOR_reg[26]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__1_n_0\
    );
\ACCUMULATOR_reg[26]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__2_n_0\
    );
\ACCUMULATOR_reg[26]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_5\,
      Q => \ACCUMULATOR_reg[26]_rep__3_n_0\
    );
\ACCUMULATOR_reg[27]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep_n_0\
    );
\ACCUMULATOR_reg[27]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__0_n_0\
    );
\ACCUMULATOR_reg[27]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__1_n_0\
    );
\ACCUMULATOR_reg[27]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__2_n_0\
    );
\ACCUMULATOR_reg[27]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[27]_rep_i_1_n_4\,
      Q => \ACCUMULATOR_reg[27]_rep__3_n_0\
    );
\ACCUMULATOR_reg[27]_rep_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[23]_rep_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[27]_rep_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[27]_rep_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[27]_rep_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[27]_rep_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ACCUMULATOR[27]_rep_i_2_n_0\,
      DI(2) => \ACCUMULATOR[27]_rep_i_3_n_0\,
      DI(1) => \ACCUMULATOR[27]_rep_i_4_n_0\,
      DI(0) => \ACCUMULATOR[27]_rep_i_5_n_0\,
      O(3) => \ACCUMULATOR_reg[27]_rep_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[27]_rep_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[27]_rep_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[27]_rep_i_1_n_7\,
      S(3) => \ACCUMULATOR[27]_rep_i_6_n_0\,
      S(2) => \ACCUMULATOR[27]_rep_i_7_n_0\,
      S(1) => \ACCUMULATOR[27]_rep_i_8_n_0\,
      S(0) => \ACCUMULATOR[27]_rep_i_9_n_0\
    );
\ACCUMULATOR_reg[28]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[28]_rep_n_0\
    );
\ACCUMULATOR_reg[28]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[28]_rep__0_n_0\
    );
\ACCUMULATOR_reg[28]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[28]_rep__1_n_0\
    );
\ACCUMULATOR_reg[28]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[28]_rep__2_n_0\
    );
\ACCUMULATOR_reg[28]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_7\,
      Q => \ACCUMULATOR_reg[28]_rep__3_n_0\
    );
\ACCUMULATOR_reg[29]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep_n_0\
    );
\ACCUMULATOR_reg[29]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__0_n_0\
    );
\ACCUMULATOR_reg[29]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__1_n_0\
    );
\ACCUMULATOR_reg[29]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__2_n_0\
    );
\ACCUMULATOR_reg[29]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_6\,
      Q => \ACCUMULATOR_reg[29]_rep__3_n_0\
    );
\ACCUMULATOR_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[3]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[2]\
    );
\ACCUMULATOR_reg[30]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[30]_rep_n_0\
    );
\ACCUMULATOR_reg[30]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[30]_rep__0_n_0\
    );
\ACCUMULATOR_reg[30]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[30]_rep__1_n_0\
    );
\ACCUMULATOR_reg[30]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[30]_rep__2_n_0\
    );
\ACCUMULATOR_reg[30]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_5\,
      Q => \ACCUMULATOR_reg[30]_rep__3_n_0\
    );
\ACCUMULATOR_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_4\,
      Q => sel(15)
    );
\ACCUMULATOR_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[27]_rep_i_1_n_0\,
      CO(3) => \NLW_ACCUMULATOR_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ACCUMULATOR_reg[31]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[31]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \ACCUMULATOR[31]_i_2_n_0\,
      DI(1) => \ACCUMULATOR[31]_i_3_n_0\,
      DI(0) => \ACCUMULATOR[31]_i_4_n_0\,
      O(3) => \ACCUMULATOR_reg[31]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[31]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[31]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[31]_i_1_n_7\,
      S(3) => \ACCUMULATOR[31]_i_5_n_0\,
      S(2) => \ACCUMULATOR[31]_i_6_n_0\,
      S(1) => \ACCUMULATOR[31]_i_7_n_0\,
      S(0) => \ACCUMULATOR[31]_i_8_n_0\
    );
\ACCUMULATOR_reg[31]_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep_n_0\
    );
\ACCUMULATOR_reg[31]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__0_n_0\
    );
\ACCUMULATOR_reg[31]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__1_n_0\
    );
\ACCUMULATOR_reg[31]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep__2_n_0\
    );
\ACCUMULATOR_reg[31]_rep_rep\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep_rep_n_0\
    );
\ACCUMULATOR_reg[31]_rep_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep_rep__0_n_0\
    );
\ACCUMULATOR_reg[31]_rep_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[31]_i_1_n_4\,
      Q => \ACCUMULATOR_reg[31]_rep_rep__1_n_0\
    );
\ACCUMULATOR_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[3]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[3]\
    );
\ACCUMULATOR_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ACCUMULATOR_reg[3]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[3]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[3]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ACCUMULATOR[3]_i_2_n_0\,
      DI(2) => \ACCUMULATOR[3]_i_3_n_0\,
      DI(1) => \ACCUMULATOR[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \ACCUMULATOR_reg[3]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[3]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[3]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[3]_i_1_n_7\,
      S(3) => \ACCUMULATOR[3]_i_5_n_0\,
      S(2) => \ACCUMULATOR[3]_i_6_n_0\,
      S(1) => \ACCUMULATOR[3]_i_7_n_0\,
      S(0) => \ACCUMULATOR[3]_i_8_n_0\
    );
\ACCUMULATOR_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[7]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[4]\
    );
\ACCUMULATOR_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[7]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[5]\
    );
\ACCUMULATOR_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[7]_i_1_n_5\,
      Q => \ACCUMULATOR_reg_n_0_[6]\
    );
\ACCUMULATOR_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[7]_i_1_n_4\,
      Q => \ACCUMULATOR_reg_n_0_[7]\
    );
\ACCUMULATOR_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ACCUMULATOR_reg[3]_i_1_n_0\,
      CO(3) => \ACCUMULATOR_reg[7]_i_1_n_0\,
      CO(2) => \ACCUMULATOR_reg[7]_i_1_n_1\,
      CO(1) => \ACCUMULATOR_reg[7]_i_1_n_2\,
      CO(0) => \ACCUMULATOR_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \ACCUMULATOR[7]_i_2_n_0\,
      DI(2) => \ACCUMULATOR[7]_i_3_n_0\,
      DI(1) => \ACCUMULATOR[7]_i_4_n_0\,
      DI(0) => \ACCUMULATOR[7]_i_5_n_0\,
      O(3) => \ACCUMULATOR_reg[7]_i_1_n_4\,
      O(2) => \ACCUMULATOR_reg[7]_i_1_n_5\,
      O(1) => \ACCUMULATOR_reg[7]_i_1_n_6\,
      O(0) => \ACCUMULATOR_reg[7]_i_1_n_7\,
      S(3) => \ACCUMULATOR[7]_i_6_n_0\,
      S(2) => \ACCUMULATOR[7]_i_7_n_0\,
      S(1) => \ACCUMULATOR[7]_i_8_n_0\,
      S(0) => \ACCUMULATOR[7]_i_9_n_0\
    );
\ACCUMULATOR_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[11]_i_1_n_7\,
      Q => \ACCUMULATOR_reg_n_0_[8]\
    );
\ACCUMULATOR_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \ACCUMULATOR_reg[11]_i_1_n_6\,
      Q => \ACCUMULATOR_reg_n_0_[9]\
    );
\COS_WAVE[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_0_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(0)
    );
\COS_WAVE[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_10_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(10)
    );
\COS_WAVE[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_11_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(11)
    );
\COS_WAVE[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_12_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(12)
    );
\COS_WAVE[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_13_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(13)
    );
\COS_WAVE[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_1_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(1)
    );
\COS_WAVE[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_2_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(2)
    );
\COS_WAVE[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_3_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(3)
    );
\COS_WAVE[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_4_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(4)
    );
\COS_WAVE[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_5_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(5)
    );
\COS_WAVE[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_6_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(6)
    );
\COS_WAVE[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_7_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(7)
    );
\COS_WAVE[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_8_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(8)
    );
\COS_WAVE[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => COS_reg_1_9_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => COS_WAVE(9)
    );
COS_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FF80000007FFFFFF80000000FFFFFFFFC000000003FFFFFFFFFE000000000003",
      INIT_02 => X"FFF00003FFFF00001FFFFC00003FFFFC00001FFFFF800001FFFFFE000000FFFF",
      INIT_03 => X"000FFF8001FFF0003FFF0003FFF8001FFFC0007FFF80007FFF80007FFF80003F",
      INIT_04 => X"801FFC00FFE003FF800FFE003FFC007FF000FFF000FFF000FFF0007FF8003FFE",
      INIT_05 => X"7FC01FE00FF803FE00FF801FF007FC00FF801FF803FF003FF003FF003FF003FF",
      INIT_06 => X"FF01FE01FC03F807F807F00FF00FF00FF00FF00FF007F807F803FC01FE00FF00",
      INIT_07 => X"03F01F80FE07F01F80FE03F81FC07F01FC07F01FC07F01FE03F80FF01FC03F80",
      INIT_08 => X"1F83F03F03F03F03F03F03F03F03F03F01F81F81FC0FC0FE07E03F01F80FC07E",
      INIT_09 => X"07C1F83E07C1F83E07C1F83F07E0FC1F83F07E0FC0F81F03F07E07C0FC0F81F8",
      INIT_0A => X"7C3E0F83C1F07C1F0F83E0F83E0F83E0F83E0F83E0F83E0FC1F07C1F03E0F83F",
      INIT_0B => X"787C3E1F0F0783C1E0F0783C1E0F0783E1F0F83C1E0F87C1E0F87C1F0F83E1F0",
      INIT_0C => X"0F0F0F0F0F0F87878787C3C3C3E1E1E0F0F078783C3C1E1F0F0F8783C3E1F0F0",
      INIT_0D => X"7870F0F1E1E1C3C3C3C78787878F0F0F0F0F0E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_0E => X"78F1E3C7870E1E3C78F0E1E3C7870F1E1C3C7870F1E1C3C3878F0F1E1E3C3C78",
      INIT_0F => X"1C38F1E3871E3870E3C70E1C78F1C3870E3C78F1E3C70E1C3870E1C3870E1C3C",
      INIT_10 => X"F1C71E38E3C71C78E3871C78E3871C78E3C71E38F1C78E3C70E3871E3871E38F",
      INIT_11 => X"E38E71C71C71C78E38E38E38E38E38E38E1C71C71C71E38E38E3C71C71E38E38",
      INIT_12 => X"E39C71C638E31C71C638E38C71C71CE38E38E31C71C71C718E38E38E38E38E38",
      INIT_13 => X"31CE39C638C718E71CE39C738E71CE39C738E31C638E71C638E71C638E71C738",
      INIT_14 => X"8E738C639CE318E738C639C631CE31CE718E718E718E718E718E718E718E71CE",
      INIT_15 => X"318C6318C6318C6318C6318C6318C639CE739CE718C631CE739C6318C739C631",
      INIT_16 => X"67318CE7318CE7318CE7318CE7398C6339CE6318CE739CC6318C6739CE739CE6",
      INIT_17 => X"CE67319CCE63398CC67319CC67319CC67319CC67319CC63398CE6319CC63398C",
      INIT_18 => X"8CCE6633199CCE6733198CC6633199CCE633198CC663319CCE673198CE673198",
      INIT_19 => X"999CCCC66673339998CCC6663331998CCC667333998CCC66733199CCC6673319",
      INIT_1A => X"331999999CCCCCCE6666673333399999CCCCCE6666333319998CCCC666633331",
      INIT_1B => X"6666633333333333333333333331999999999999CCCCCCCCCCE6666666733333",
      INIT_1C => X"CCCCCCCC99999999999993333333333333333333333666666666666666666666",
      INIT_1D => X"B333366666CCCCC99999B33333666666CCCCCCD999999B3333333666666666CC",
      INIT_1E => X"CC999B332666CCD999B332666CCCD99933326664CCC9999B33326664CCCC9999",
      INIT_1F => X"64CD9933664CD99B3266CCD9933266CCD99B33664CC999332664CCD99B336664",
      INIT_20 => X"4CD9B366CD993264CD9B3664C99B366CC99B3664C99B3266CD9933664CD99336",
      INIT_21 => X"9B364C9B366C99326CD9B264C99366CD9B364C993264C993264C993264C99326",
      INIT_22 => X"CD9364D9326C9B264D9366C9B364D9326C99366C9B364C9B264D9B264D9B264D",
      INIT_23 => X"D9364D936C9B26C9B26C9364D9364D9364D9364D9364D9364D9366C9B26C9B26",
      INIT_24 => X"26D936C93649B24D926C93649B24D926C9B64DB26C9364DB26C9B64D936C9B26",
      INIT_25 => X"24DB249B649B64936C936C936C936C936C936C936C936C936C9B649B64DB24D9",
      INIT_26 => X"DB6C924DB64926DB249B6D924DB64936D924DB64936D926DB249B64936C926D9",
      INIT_27 => X"924936DB6C924926DB6D924936DB6C9249B6DB24926DB64924DB6C924DB6C924",
      INIT_28 => X"DB6D924924924924924936DB6DB6DB6C924924924DB6DB6DB24924936DB6DB24",
      INIT_29 => X"B6DA4924924924924925B6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6",
      INIT_2A => X"25B6DB6924925B6DB6924924B6DB6DB4924924B6DB6DB6D2492492496DB6DB6D",
      INIT_2B => X"24B6DA492DB692496DB4924B6DA4925B6DA4925B6DA4924B6DB492496DB6D249",
      INIT_2C => X"B6D24B6D24B6D24B6D24B6D24B6D2496DA496DB492DB6925B6D2496DA492DB69",
      INIT_2D => X"DB496D24B692DA496D24B692DB496DA4B6D25B6925B492DA496DA496D24B6D24",
      INIT_2E => X"2DA5B496D25B496D25B4B692DA4B692DA4B692DB496D25B496D25B492DA4B692",
      INIT_2F => X"96D2DA5B4B692D25A4B696D25A4B696D25A4B696D25B4B692DA5B496D25A4B69",
      INIT_30 => X"5B4B69692D2DA5B4B49692D2DA5B4B69692D25A4B49692D25A4B49692D25A4B4",
      INIT_31 => X"696D2D2D25A5A5B4B4B69696D2D2DA5A5B4B4969692D2DA5A5B4B49696D2D25A",
      INIT_32 => X"692D2D2D2D2D2DA5A5A5A5A5B4B4B4B4B696969692D2D2D2DA5A5A5B4B4B4969",
      INIT_33 => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4969696969696969",
      INIT_34 => X"B4B4B4B5A5A5A5A5A5AD2D2D2D2D2D2969696969696969696B4B4B4B4B4B4B4B",
      INIT_35 => X"D2969694B4B4B5A5A5AD2D2D296969694B4B4B5A5A5A5AD2D2D2D296969696B4",
      INIT_36 => X"B4B5A5AD2D29696B4B4A5A5AD2D29696B4B4A5A5AD2D2D69696B4B4A5A5A52D2",
      INIT_37 => X"5AD2D696B4B5A52D29694B4B5A5AD2D696B4B5A5AD2D29694B4A5A5AD2D69694",
      INIT_38 => X"9694B5A52D296B4B5A52D296B4B5A52D29694B5A5AD29694B4A5A52D696B4B5A",
      INIT_39 => X"5A52D694B5A52D694B5A5AD296B4A5AD2D694B5A52D296B4A5AD2D694B5A5AD2",
      INIT_3A => X"B5A52D694B5A52D694B5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD296B4B",
      INIT_3B => X"A52D694B5AD296B4A52D694B5A5296B4A5AD694B5A52D694A5AD296B4A5AD294",
      INIT_3C => X"B4A5AD694A5AD294B5A5296B4A52D694A5AD294B5A52D6B4A5AD694B5AD296B4",
      INIT_3D => X"5AD694B5AD294B5AD296B5A5296B4A52D6B4A5AD694A5AD294B5AD296B5A52D6",
      INIT_3E => X"AD294B5AD294B5AD294B5A5296B5A5296B5A5296B4A52D6B4A52D6B4A5AD694A",
      INIT_3F => X"52D6B4A52D6B4A52D6B4A5AD694A5AD694A5AD694A5AD694A5AD694A5AD294B5",
      INIT_40 => X"AD294B5A5296B5A5296B5A5296B5A5296B5A5296B5A52D6B4A52D6B4A52D6B4A",
      INIT_41 => X"5296B5A52D6B4A52D6B4A52D694A5AD694A5AD694A5AD294B5AD294B5AD294B5",
      INIT_42 => X"6B4A5AD694B5AD294B5A5296B5A52D6B4A52D694A5AD694B5AD294B5AD296B5A",
      INIT_43 => X"2D694B5AD296B5A52D6B4A5AD294B5A5296B4A52D694A5AD294B5A5296B5A52D",
      INIT_44 => X"294B5A52D694B5A5296B4A5AD296B5A52D694A5AD296B4A52D694B5AD296B4A5",
      INIT_45 => X"D2D694B5A52D694B5A52D694B5A52D694B5A52D694B5AD296B4A5AD296B4A5AD",
      INIT_46 => X"4B5A5AD296B4B5A52D694B4A5AD296B4B5A52D694B5A5AD296B4A5AD296B4A5A",
      INIT_47 => X"5AD2D696B4A5A52D29694B5A5AD29694B4A5AD2D694B4A5AD2D694B4A5AD2969",
      INIT_48 => X"29696B4B5A5A52D29694B4B5A5AD2D696B4B5A5AD2D29694B4A5AD2D696B4B5A",
      INIT_49 => X"4B4A5A5A52D2D69696B4B4B5A5A52D2D69694B4B5A5A52D2D69694B4B5A5AD2D",
      INIT_4A => X"2D696969694B4B4B4B5A5A5A5AD2D2D296969694B4B4B5A5A5AD2D2D2969694B",
      INIT_4B => X"D2D2D2D2D2D2D2D6969696969696969694B4B4B4B4B4B5A5A5A5A5A5AD2D2D2D",
      INIT_4C => X"9696969696969692D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_4D => X"9692D2D2DA5A5A5B4B4B4B496969696D2D2D2D2DA5A5A5A5A5B4B4B4B4B4B496",
      INIT_4E => X"5A4B4B69692D2DA5A5B4B4969692D2DA5A5B4B4B69696D2D2DA5A5A4B4B4B696",
      INIT_4F => X"2D25A4B49692D25A4B49692D25A4B49696D2DA5B4B49692D2DA5B4B49696D2DA",
      INIT_50 => X"96D25A4B692DA5B496D2DA4B696D25A4B696D25A4B696D25A4B496D2DA5B4B69",
      INIT_51 => X"496D25B492DA4B692DA4B692DB496D25B496D25B496D2DA4B692DA4B692DA5B4",
      INIT_52 => X"24B6D24B6925B6925B492DA496DA4B6D25B692DB496D24B6925B496D24B692DB",
      INIT_53 => X"96DB4925B6924B6DA496DB492DB6925B6924B6D24B6D24B6D24B6D24B6D24B6D",
      INIT_54 => X"924B6DB692492DB6D24925B6DA4925B6DA4925B6D2492DB692496DB4925B6D24",
      INIT_55 => X"B6DB6DB6924924924B6DB6DB6D2492492DB6DB6D2492496DB6DA492496DB6DA4",
      INIT_56 => X"6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DA4924924924924925B6D",
      INIT_57 => X"24DB6DB6C924924DB6DB6DB24924924936DB6DB6DB6C9249249249249249B6DB",
      INIT_58 => X"24936DB24936DB24926DB64924DB6D924936DB6C9249B6DB64924936DB6C9249",
      INIT_59 => X"9B64936C926D924DB649B6C926DB249B6C926DB249B6D924DB64926DB24936DB",
      INIT_5A => X"9B24DB26D926D936C936C936C936C936C936C936C936C936C926D926D924DB24",
      INIT_5B => X"64D936C9B26D9364DB26C9364DB26D93649B24D926C93649B24D926C936C9B64",
      INIT_5C => X"64D9364D9366C9B26C9B26C9B26C9B26C9B26C9B26C9364D9364D936C9B26C9B",
      INIT_5D => X"B264D9B264D9B264D9326CD9366C99364C9B26CD9366C9B264D9364C9B26C9B3",
      INIT_5E => X"64C993264C993264C993264C99326CD9B366C993264D9B364C99366CD9326CD9",
      INIT_5F => X"6CC99B3266CC99B3664CD993266CD993366CD993266CD9B3264C99B366CD9B32",
      INIT_60 => X"2666CCD99B332664CC99933266CCD99B33664CC99B33664CD99B3266CC99B326",
      INIT_61 => X"9999333326664CCCD999933326664CCC999B3336664CCD999B336664CCD99933",
      INIT_62 => X"33666666666CCCCCCCD999999B333333666666CCCCCD999993333366666CCCCD",
      INIT_63 => X"666666666666666666666CCCCCCCCCCCCCCCCCCCCCC999999999999933333333",
      INIT_64 => X"CCCCCE6666666733333333339999999999998CCCCCCCCCCCCCCCCCCCCCC66666",
      INIT_65 => X"8CCCC6666333319998CCCC666673333399999CCCCCE6666673333339999998CC",
      INIT_66 => X"98CCE66333998CCE66333199CCCE663331998CCC6663331999CCCE6663333999",
      INIT_67 => X"198CE673198CE673398CC6633198CC6733998CC6633198CCE6733998CC667331",
      INIT_68 => X"319CC63398C67319CC63398CE63398CE63398CE63398CE63319CC673398CE673",
      INIT_69 => X"6739CE739CE6318C6339CE7318C6739CC6319CE7318CE7318CE7318CE7318CE6",
      INIT_6A => X"8C639CE318C639CE738C6318E739CE739C6318C6318C6318C6318C6318C6318C",
      INIT_6B => X"738E718E718E718E718E718E718E718E738C738C639C631CE718C739C631CE71",
      INIT_6C => X"1CE38E71C638E71C638E71C638C71CE39C738E71CE39C738E718E31C639C738C",
      INIT_6D => X"1C71C71C71C71C718E38E38E38C71C71C738E38E31C71C638E38C71C638E39C7",
      INIT_6E => X"1C71C78E38E3C71C71C78E38E38E3871C71C71C71C71C71C71E38E38E38E71C7",
      INIT_6F => X"F1C78E1C78E1C70E3C71E38F1C78E3C71E38E1C71E38E1C71E38E3C71C78E38F",
      INIT_70 => X"3C3870E1C3870E1C3870E3C78F1E3C70E1C38F1E3870E3C70E1C78E1C78F1C38",
      INIT_71 => X"1E3C3C7878F0F1E1C3C3878F0E1E3C3878F0E1E3C7870F1E3C7870E1E3C78F1E",
      INIT_72 => X"7878787878787878787878787870F0F0F0F0F1E1E1E1E3C3C3C387878F0F0E1E",
      INIT_73 => X"0F0F87C3C1E1F0F0F8783C3C1E1E0F0F078787C3C3C3E1E1E1E1F0F0F0F0F0F0",
      INIT_74 => X"0F87C1F0F83E1F0783E1F0783C1F0F87C1E0F0783C1E0F0783C1E0F0F87C3E1E",
      INIT_75 => X"FC1F07C0F83E0F83F07C1F07C1F07C1F07C1F07C1F07C1F0F83E0F83C1F07C3E",
      INIT_76 => X"1F81F03F03E07E0FC0F81F03F07E0FC1F83F07E0FC1F83E07C1F83E07C1F83E0",
      INIT_77 => X"7E03F01F80FC07E07F03F03F81F81F80FC0FC0FC0FC0FC0FC0FC0FC0FC0FC1F8",
      INIT_78 => X"01FC03F80FF01FC07F80FE03F80FE03F80FE03F81FC07F01F80FE07F01F80FC0",
      INIT_79 => X"00FF007F803FC01FE01FE00FF00FF00FF00FF00FF00FE01FE01FC03F807F80FF",
      INIT_7A => X"FFC00FFC00FFC00FFC00FFC01FF801FF003FE00FF801FF007FC01FF007F803FE",
      INIT_7B => X"7FFC001FFE000FFF000FFF000FFF000FFE003FFC007FF001FFC007FF003FF801",
      INIT_7C => X"FC0001FFFE0001FFFE0001FFFE0003FFF8001FFFC000FFFC000FFF8001FFF000",
      INIT_7D => X"FFFF0000007FFFFF800001FFFFF800003FFFFC00003FFFF80000FFFFC0000FFF",
      INIT_7E => X"C000000000007FFFFFFFFFC000000003FFFFFFFF00000001FFFFFFE0000001FF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__1_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__1_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__1_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__1_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__1_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_0_n_0,
      CASCADEOUTB => NLW_COS_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"007FFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFE000000000000",
      INIT_02 => X"000FFFFFFFFF0000000003FFFFFFFFFC00000000007FFFFFFFFFFE0000000000",
      INIT_03 => X"0000007FFFFFF0000000FFFFFFF80000003FFFFFFF800000007FFFFFFF800000",
      INIT_04 => X"7FFFFC00001FFFFF800001FFFFFC00000FFFFFF000000FFFFFF0000007FFFFFE",
      INIT_05 => X"FFC0001FFFF80001FFFF80000FFFFC00007FFFF80000FFFFF00000FFFFF00000",
      INIT_06 => X"FF0001FFFC0007FFF8000FFFF0000FFFF0000FFFF00007FFF80003FFFE0000FF",
      INIT_07 => X"FFF0007FFE000FFF8001FFF8003FFF0003FFF0003FFF0001FFF8000FFFC0007F",
      INIT_08 => X"007FF000FFF000FFF000FFF000FFF000FFF8007FFC003FFE001FFF0007FFC001",
      INIT_09 => X"FFC007FE003FF801FFC007FF001FFC007FF001FFC007FF000FFE003FFC007FF8",
      INIT_0A => X"FC01FF803FF003FF007FE007FE007FE007FE007FE007FE003FF003FF001FF800",
      INIT_0B => X"F803FE00FF007FC01FF007FC01FF007FE00FF803FE007FC01FF803FF007FE00F",
      INIT_0C => X"FF00FF00FF007F807F803FC03FE01FE00FF007F803FC01FF00FF807FC01FF00F",
      INIT_0D => X"07F00FF01FE03FC03FC07F807F80FF00FF00FE01FE01FE01FE01FE01FE01FE01",
      INIT_0E => X"F80FE03F80FE01FC07F01FE03F80FF01FC03F80FF01FC03F807F00FE01FC03F8",
      INIT_0F => X"03F80FE07F01F80FE03F01FC07F03F80FE03F80FE03F01FC07F01FC07F01FC03",
      INIT_10 => X"0FC0FE07E03F03F81F80FC07E07F03F81FC0FE07F03F81FC0FE07F01F80FE07F",
      INIT_11 => X"1F81F03F03F03F81F81F81F81F81F81F81FC0FC0FC0FE07E07E03F03F01F81F8",
      INIT_12 => X"1F83F03E07E0FC0FC1F81F83F03F03E07E07E0FC0FC0FC0F81F81F81F81F81F8",
      INIT_13 => X"0FC1F83E07C0F81F03E07C0F81F03E07C0F81F03E07E0FC1F81F03E07E0FC0F8",
      INIT_14 => X"81F07C1F83E0F81F07C1F83E0FC1F03E0F81F07E0F81F07E0F81F07E0F81F03E",
      INIT_15 => X"F07C1F07C1F07C1F07C1F07C1F07C1F83E0F83E0F83E0FC1F07C1F07C0F83E0F",
      INIT_16 => X"1F0F83E0F07C1F0F83E0F07C1F0783E0F83E1F07C1F07C3E0F83E0F83E0F83E1",
      INIT_17 => X"C1E0F07C3E1F0783C1F0F83C1F0F83C1F0F83C1F0F83C1F0783E1F07C3E0F87C",
      INIT_18 => X"7C3E1E0F0783C1E0F0F87C3E1F0F87C3E1F0F87C3E1F0F83C1E0F0783E1F0F87",
      INIT_19 => X"8783C3C1E1F0F078783C3E1E0F0F8783C3E1F0F0787C3C1E0F0F87C3C1E0F0F8",
      INIT_1A => X"F0F878787C3C3C3E1E1E1F0F0F078787C3C3C1E1E1F0F0F8787C3C3E1E1F0F0F",
      INIT_1B => X"1E1E1F0F0F0F0F0F0F0F0F0F0F0F878787878787C3C3C3C3C3E1E1E1E1F0F0F0",
      INIT_1C => X"C3C3C3C38787878787878F0F0F0F0F0F0F0F0F0F0F0E1E1E1E1E1E1E1E1E1E1E",
      INIT_1D => X"70F0F1E1E1C3C3C787878F0F0F1E1E1E3C3C3C38787878F0F0F0F1E1E1E1E1C3",
      INIT_1E => X"3C7878F0E1E1C3C7878F0E1E1C3C3878F0F1E1E3C3C787870F0E1E1C3C3C7878",
      INIT_1F => X"1C3C78F0E1C3C7870E1E3C3870F1E1C3C7870F1E3C3878F0E1E3C3C7870F1E1C",
      INIT_20 => X"3C3870E1C3870E1C3C78F1E3C7870E1C3878F1E3C7870E1E3C78F0E1C3C78F0E",
      INIT_21 => X"78F1C3870E1C78F1E3C78E1C3870E1C3870E3C78F1E3C78F1E3C78F1E3C78F1E",
      INIT_22 => X"C38F1C38F1E3871E3C70E1C78F1C38F1E3870E1C78F1C3871E3C78E1C3871E3C",
      INIT_23 => X"38F1C38F1C78E1C78E1C70E3C70E3C70E3C70E3C70E3C70E3C70E1C78E1C78E1",
      INIT_24 => X"1E38F1C70E3871C38E1C70E3871C38E1C78E3C71E38F1C38E1C78E3C70E3871E",
      INIT_25 => X"1C38E3871C78E38F1C70E38F1C70E38F1C70E38F1C70E38F1C78E3871C38E3C7",
      INIT_26 => X"38E38E3C71C71E38E3871C71C38E38F1C71C38E38F1C71E38E3871C70E38E1C7",
      INIT_27 => X"8E38F1C71C71C71E38E38E38F1C71C71C78E38E38E1C71C71C38E38E3C71C71C",
      INIT_28 => X"C71C71C71C71C71C71C70E38E38E38E38E38E38E3C71C71C71C71C70E38E38E3",
      INIT_29 => X"8E39C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71",
      INIT_2A => X"E38E38E71C71C71C718E38E38E38E38C71C71C71C71C71CE38E38E38E38E38E3",
      INIT_2B => X"E38E39C71C718E38E38C71C71C638E38E39C71C71C638E38E38C71C71C71CE38",
      INIT_2C => X"8E31C71CE38E31C71CE38E31C71CE38E39C71C738E38E71C71CE38E39C71C718",
      INIT_2D => X"C738E31C718E39C71CE38E71C738E39C71CE38E71C738E39C71C638E31C71CE3",
      INIT_2E => X"1C638C71CE38C71CE38C718E39C718E39C718E38C71CE38C71CE38C71C638E71",
      INIT_2F => X"8E31C638C718E31C638E71CE39C718E31C638E71CE38C718E39C738E31C638E7",
      INIT_30 => X"38C718E71CE39C738C718E31C638C718E71CE39C738E71CE39C738E71CE39C73",
      INIT_31 => X"18E31CE31C639C738C718E71CE31C639C738C718E71CE39C638C738E71CE31C6",
      INIT_32 => X"E71CE31CE31CE39C639C639C738C738C718E718E71CE31CE39C639C738C738E7",
      INIT_33 => X"C738C738C738C738C738C738C738C738C738C738C738C738C718E718E718E718",
      INIT_34 => X"738C738C639C639C639CE31CE31CE318E718E718E718E718E738C738C738C738",
      INIT_35 => X"CE718E738C738C639C631CE318E718E738C738C639C639CE31CE318E718E718C",
      INIT_36 => X"8C739C631CE718E738C639C631CE718E738C639C631CE318E718C739C639CE31",
      INIT_37 => X"C631CE718C739CE318E738C739C631CE718C739C631CE718C739C639CE318E73",
      INIT_38 => X"718C739CE318E738C631CE718C739CE318E738C639CE718C739C631CE718C739",
      INIT_39 => X"C631CE738C631CE738C639CE718C639CE318C739CE318E739C631CE738C639CE",
      INIT_3A => X"8C631CE738C631CE738C6318E739C6318E739C6318E739C6318E739C6318E738",
      INIT_3B => X"9CE318C739CE718C631CE738C6318E739C6318C739CE318C639CE718C639CE73",
      INIT_3C => X"8C639CE739C6318C739CE718C631CE739C6318C739CE318C639CE738C6318E73",
      INIT_3D => X"C6318C739CE738C6318E739CE718C631CE739C6318C639CE738C6318E739CE31",
      INIT_3E => X"6318C739CE738C6318C739CE718C6318E739CE718C631CE739CE318C639CE739",
      INIT_3F => X"31CE739CE318C631CE739C6318C639CE739C6318C639CE739C6318C639CE738C",
      INIT_40 => X"9CE738C6318E739CE718C6318E739CE718C6318E739CE318C631CE739CE318C6",
      INIT_41 => X"CE718C631CE739CE318C631CE739C6318C639CE739C6318C739CE738C6318C73",
      INIT_42 => X"E739C6318C739CE738C6318E739CE318C631CE739C6318C739CE738C6318E739",
      INIT_43 => X"E318C739CE718C631CE739C6318C739CE718C631CE739C6318C739CE718C631C",
      INIT_44 => X"E738C631CE738C6318E739C6318E739CE318C639CE718C631CE738C6318E739C",
      INIT_45 => X"CE318C739CE318C739CE318C739CE318C739CE318C739CE718C639CE718C639C",
      INIT_46 => X"38C639CE718C739CE318C739C6318E738C631CE738C639CE718C639CE718C639",
      INIT_47 => X"C631CE718C639CE318E738C639CE718C739C631CE738C639CE318C739C6318E7",
      INIT_48 => X"E718E738C639CE318E738C739C631CE718C739C631CE718C739C631CE718C739",
      INIT_49 => X"C739C639CE31CE718E738C739C631CE318E738C739C631CE318E738C739C631C",
      INIT_4A => X"1CE718E718C738C738C639C639CE31CE718E718C738C739C639CE31CE718E738",
      INIT_4B => X"CE31CE31CE31CE318E718E718E718E718C738C738C738C639C639C639CE31CE3",
      INIT_4C => X"8E718E718E718E71CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31",
      INIT_4D => X"718E31CE39C639C738C738C718E718E31CE31CE39C639C639C738C738C738C71",
      INIT_4E => X"39C738E718E31C639C738C718E71CE39C638C738E718E31CE39C639C738C718E",
      INIT_4F => X"E31C638C718E31C638C718E31C638C718E31C638C738E71CE39C738C718E31C6",
      INIT_50 => X"71CE39C718E39C738E31C638E71CE39C718E31C638E71CE39C738E31C638C718",
      INIT_51 => X"C71CE38C71C638E71C638E71C738E31C738E31C738E31C638E71C638E71C638C",
      INIT_52 => X"E38E31C718E38E71C738E39C71C638E31C718E38C71CE38E71C738E31C718E38",
      INIT_53 => X"8E38C71C718E38E39C71C738E38E71C718E38E31C71CE38E31C71CE38E31C71C",
      INIT_54 => X"8E38E38E71C71C71CE38E38E39C71C71C638E38E31C71C718E38E38C71C71CE3",
      INIT_55 => X"71C71C718E38E38E38E38E38E31C71C71C71C71CE38E38E38E39C71C71C71C63",
      INIT_56 => X"E38E38E38E38E38E38E38E38E38E38E38E38E38E38E39C71C71C71C71C71C71C",
      INIT_57 => X"E3C71C71C71C71C38E38E38E38E38E38F1C71C71C71C71C71C71C71C71C78E38",
      INIT_58 => X"1C70E38E38F1C71C71E38E38E3C71C71C70E38E38E3871C71C71C70E38E38E38",
      INIT_59 => X"78E38F1C71E38E3C71C78E38E1C71C78E38E1C71C78E38E3C71C71E38E38F1C7",
      INIT_5A => X"78E3C71E38E1C70E38F1C70E38F1C70E38F1C70E38F1C70E38E1C71E38E3C71C",
      INIT_5B => X"1C38F1C78E1C70E3C71E38F1C38E1C70E3871C38E1C70E3871C38E1C70E3871C",
      INIT_5C => X"E3C70E3C70E1C78E1C78E1C78E1C78E1C78E1C78E1C70E3C70E3C70E3871E387",
      INIT_5D => X"8E1C3871E3C78E1C38F1E3C70E1C78F1C3871E3C70E1C78E1C38F1C3871E3870",
      INIT_5E => X"1C3870E1C3870E1C3870E1C3870E1C3870E1C78F1E3C78F1C3870E1C38F1E3C7",
      INIT_5F => X"1C3878F1E1C3878F1E3C3870E1E3C78F0E1C3870E1E3C78F1E3C7870E1C3870E",
      INIT_60 => X"1E1E3C3878F0E1E3C3878F0E1E3C3878F0E1C3C7870F1E3C3878F1E1C3878F1E",
      INIT_61 => X"87870F0F1E1E3C3C387870F0E1E1C3C387870F0E1E3C3C7878F0E1E3C3C7870F",
      INIT_62 => X"F0E1E1E1E1E3C3C3C3C78787870F0F0F1E1E1E3C3C3C787870F0F0E1E1E3C3C3",
      INIT_63 => X"1E1E1E1E1E1E1E1E1E1E1C3C3C3C3C3C3C3C3C3C3C38787878787878F0F0F0F0",
      INIT_64 => X"C3C3C1E1E1E1E0F0F0F0F0F07878787878787C3C3C3C3C3C3C3C3C3C3C3E1E1E",
      INIT_65 => X"7C3C3E1E1F0F0F8787C3C3E1E1F0F0F078787C3C3C1E1E1E0F0F0F07878787C3",
      INIT_66 => X"87C3E1E0F0787C3E1E0F0F87C3C1E1F0F0787C3C1E1F0F0787C3C1E1E0F0F878",
      INIT_67 => X"F87C1E0F0783E1F0F87C3E1F0F87C3E0F0787C3E1F0F87C3E1F0F8783C1E0F0F",
      INIT_68 => X"0F83C1F0783E0F07C3E0F87C1E0F87C1E0F87C1E0F87C1E0F07C3E0F0783E1F0",
      INIT_69 => X"E0F83E0F83E1F07C1F07C1F0F83E0F83C1F07C1F0F83E0F07C1F0F83E0F07C1E",
      INIT_6A => X"7C1F83E0F83E07C1F07C1F07E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83",
      INIT_6B => X"0F81F07E0F81F07E0F81F07E0F81F07E0F83F07C1F83E0FC1F07C0F83E0FC1F0",
      INIT_6C => X"03E07E0FC1F81F03E07E0FC1F83F03E07C0F81F03E07C0F81F07E0FC1F83F07C",
      INIT_6D => X"03F03F03F03F03F07E07E07E07C0FC0FC0F81F81F03F03E07E07C0FC1F81F83F",
      INIT_6E => X"03F03F81F81FC0FC0FC07E07E07E07F03F03F03F03F03F03F01F81F81F81F03F",
      INIT_6F => X"0FC07E03F81FC0FE03F01F80FC07E03F01F81FC0FE07E03F01F81FC0FC07E07F",
      INIT_70 => X"FC07F01FC07F01FC07F01FC07F01FC0FE03F80FE07F01FC0FE03F81FC07F03F8",
      INIT_71 => X"01FC03F807F00FE03FC07F80FE01FC07F80FE01FC07F00FE03F80FE01FC07F01",
      INIT_72 => X"F807F807F807F807F807F807F80FF00FF00FF01FE01FE03FC03F807F80FF01FE",
      INIT_73 => X"FF007FC03FE00FF007F803FC01FE00FF007F803FC03FE01FE01FF00FF00FF00F",
      INIT_74 => X"FF803FF007FE00FF801FF007FC00FF803FE00FF803FE00FF803FE00FF803FE01",
      INIT_75 => X"FC00FFC007FE007FF003FF003FF003FF003FF003FF003FF007FE007FC00FFC01",
      INIT_76 => X"007FF000FFE001FFC007FF000FFE003FF800FFE003FF801FFC007FE003FF801F",
      INIT_77 => X"FE000FFF8003FFE000FFF0007FF8007FFC003FFC003FFC003FFC003FFC003FF8",
      INIT_78 => X"FFFC0007FFF0003FFF8001FFF8001FFF8001FFF8003FFF0007FFE000FFF8003F",
      INIT_79 => X"FFFF00007FFFC0001FFFE0000FFFF0000FFFF0000FFFE0001FFFC0007FFF8000",
      INIT_7A => X"FFC00003FFFFC00003FFFFC00007FFFF00001FFFF80000FFFFC0000FFFF80001",
      INIT_7B => X"0003FFFFFE000000FFFFFF000000FFFFFE000003FFFFF000003FFFFF000007FF",
      INIT_7C => X"FC00000001FFFFFFFE00000001FFFFFFF80000003FFFFFFC0000007FFFFFF000",
      INIT_7D => X"FFFF0000000000007FFFFFFFFFF80000000003FFFFFFFFF8000000003FFFFFFF",
      INIT_7E => X"C0000000000000000000003FFFFFFFFFFFFFFFFF000000000000001FFFFFFFFF",
      INIT_7F => X"00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__1_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__1_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__1_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__1_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__1_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_1_n_0,
      CASCADEOUTB => NLW_COS_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"000000000000000000000000000000000000000000000000000000000FFFFFFF",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__3_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__3_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__3_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__3_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_10_n_0,
      CASCADEOUTB => NLW_COS_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_11_n_0,
      CASCADEOUTB => NLW_COS_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_12_n_0,
      CASCADEOUTB => NLW_COS_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_13_n_0,
      CASCADEOUTB => NLW_COS_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFF",
      INIT_02 => X"000000000000FFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFF",
      INIT_03 => X"0000000000000FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFF800000",
      INIT_04 => X"000003FFFFFFFFFF800000000003FFFFFFFFFFF000000000000FFFFFFFFFFFFE",
      INIT_05 => X"FFC000000007FFFFFFFF8000000003FFFFFFFFF8000000000FFFFFFFFFF00000",
      INIT_06 => X"FF00000003FFFFFFF80000000FFFFFFFF00000000FFFFFFFF800000001FFFFFF",
      INIT_07 => X"000FFFFFFE0000007FFFFFF8000000FFFFFFF0000000FFFFFFF80000003FFFFF",
      INIT_08 => X"00000FFFFFF000000FFFFFF000000FFFFFF8000003FFFFFE000000FFFFFFC000",
      INIT_09 => X"003FFFFE000007FFFFC00000FFFFFC00000FFFFFC00000FFFFFE000003FFFFF8",
      INIT_0A => X"FC00007FFFF00000FFFFE00001FFFFE00001FFFFE00001FFFFF00000FFFFF800",
      INIT_0B => X"F80001FFFF00003FFFF00003FFFF00001FFFF80001FFFFC00007FFFF00001FFF",
      INIT_0C => X"00FFFF0000FFFF80007FFFC0001FFFE0000FFFF80003FFFF00007FFFC0000FFF",
      INIT_0D => X"000FFFF0001FFFC0003FFF80007FFF0000FFFE0001FFFE0001FFFE0001FFFE00",
      INIT_0E => X"07FFE0007FFE0003FFF0001FFF8000FFFC0007FFF0003FFF8000FFFE0003FFF8",
      INIT_0F => X"0007FFE000FFF8001FFF0003FFF0007FFE0007FFE000FFFC000FFFC000FFFC00",
      INIT_10 => X"003FFE001FFF0007FF8003FFE000FFF8003FFE000FFF8003FFE000FFF8001FFF",
      INIT_11 => X"FF800FFF000FFF8007FF8007FF8007FF8003FFC003FFE001FFE000FFF0007FF8",
      INIT_12 => X"FF800FFE001FFC003FF8007FF000FFE001FFE003FFC003FF8007FF8007FF8007",
      INIT_13 => X"003FF801FFC007FF001FFC007FF001FFC007FF001FFE003FF800FFE001FFC007",
      INIT_14 => X"800FFC007FE007FF003FF801FFC00FFE007FF001FF800FFE007FF001FF800FFE",
      INIT_15 => X"0FFC00FFC00FFC00FFC00FFC00FFC007FE007FE007FE003FF003FF003FF801FF",
      INIT_16 => X"00FF801FF003FF007FE00FFC00FF801FF801FF003FF003FE007FE007FE007FE0",
      INIT_17 => X"3FE00FFC01FF007FC00FF803FF007FC00FF803FF007FC00FF801FF003FE007FC",
      INIT_18 => X"03FE01FF007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF007FE00FF80",
      INIT_19 => X"7F803FC01FF00FF807FC01FE00FF807FC01FF00FF803FC01FF007FC03FE00FF8",
      INIT_1A => X"0FF807F803FC03FE01FE00FF00FF807FC03FC01FE00FF007F803FC01FE00FF00",
      INIT_1B => X"FE01FF00FF00FF00FF00FF00FF007F807F807F803FC03FC03FE01FE01FF00FF0",
      INIT_1C => X"3FC03FC07F807F807F807F00FF00FF00FF00FF00FF01FE01FE01FE01FE01FE01",
      INIT_1D => X"F00FF01FE03FC03F807F80FF00FE01FE03FC03F807F807F00FF00FE01FE01FC0",
      INIT_1E => X"FC07F80FE01FC03F807F01FE03FC07F80FF01FE03FC07F80FF01FE03FC03F807",
      INIT_1F => X"03FC07F01FC03F80FE01FC07F00FE03FC07F00FE03F807F01FE03FC07F00FE03",
      INIT_20 => X"03F80FE03F80FE03FC07F01FC07F01FC07F80FE03F80FE01FC07F01FC03F80FE",
      INIT_21 => X"F80FC07F01FC07F01FC07E03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE",
      INIT_22 => X"C07F03F80FE07F01FC0FE03F80FC07F01F80FE03F80FC07F01FC07E03F80FE03",
      INIT_23 => X"F80FC07F03F81FC07E03F01FC0FE03F01FC0FE03F01FC0FE03F01FC07E03F81F",
      INIT_24 => X"01F80FC0FE07F03F81FC0FE07F03F81FC07E03F01F80FC07E03F81FC0FE07F01",
      INIT_25 => X"03F81F80FC07E07F03F01F80FC0FE07F03F01F80FC0FE07F03F81F80FC07E03F",
      INIT_26 => X"F81F81FC0FC0FE07E07F03F03F81F80FC0FC07E07F03F01F81F80FC0FE07E03F",
      INIT_27 => X"81F80FC0FC0FC0FE07E07E07F03F03F03F81F81F81FC0FC0FC07E07E03F03F03",
      INIT_28 => X"C0FC0FC0FC0FC0FC0FC0FE07E07E07E07E07E07E03F03F03F03F03F01F81F81F",
      INIT_29 => X"7E07C0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0F",
      INIT_2A => X"E07E07E0FC0FC0FC0F81F81F81F81F83F03F03F03F03F03E07E07E07E07E07E0",
      INIT_2B => X"E07E07C0FC0F81F81F83F03F03E07E07E07C0FC0FC1F81F81F83F03F03F03E07",
      INIT_2C => X"7E0FC0FC1F81F03F03E07E0FC0FC1F81F83F03F07E07E0FC0FC1F81F83F03F07",
      INIT_2D => X"C0F81F03F07E07C0FC1F81F03F07E07C0FC1F81F03F07E07C0FC1F81F03F03E0",
      INIT_2E => X"03E07C0FC1F83F03E07C0F81F83F07E07C0F81F83F03E07C0FC1F83F03E07E0F",
      INIT_2F => X"81F03E07C0F81F03E07E0FC1F83F07E0FC1F81F03E07C0F81F83F07E0FC1F81F",
      INIT_30 => X"F83F07E0FC1F83F07C0F81F03E07C0F81F03E07C0F81F03E07C0F81F03E07C0F",
      INIT_31 => X"07E0FC1F03E07C0F83F07E0FC1F03E07C0F83F07E0FC1F83E07C0F81F03E0FC1",
      INIT_32 => X"1F03E0FC1F03E07C1F83E07C0F83F07C0F81F07E0FC1F03E07C1F83F07C0F81F",
      INIT_33 => X"3F07C0F83F07C0F83F07C0F83F07C0F83F07C0F83F07C0F83F07E0F81F07E0F8",
      INIT_34 => X"0F83F07C1F83E07C1F83E0FC1F03E0F81F07E0F81F07E0F81F07C0F83F07C0F8",
      INIT_35 => X"C1F07E0F83F07C1F83E0FC1F07E0F81F07C0F83E07C1F83E0FC1F07E0F81F07C",
      INIT_36 => X"7C0F83E0FC1F07E0F83E07C1F03E0F81F07C1F83E0FC1F07E0F83F07C1F83E0F",
      INIT_37 => X"C1F03E0F83F07C1F07E0F83F07C1F03E0F83F07C1F03E0F83F07C1F83E0F81F0",
      INIT_38 => X"0F83F07C1F07E0F83E0FC1F07C0F83E0F81F07C1F83E0F83F07C1F03E0F83F07",
      INIT_39 => X"3E0FC1F07C1F03E0F83E07C1F07C1F83E0F83F07C1F07E0F83E0FC1F07C1F83E",
      INIT_3A => X"7C1F03E0F83E0FC1F07C1F07E0F83E0F81F07C1F07E0F83E0F81F07C1F07E0F8",
      INIT_3B => X"7C1F07C0F83E0F83E0FC1F07C1F07E0F83E0F83F07C1F07C1F83E0F83E07C1F0",
      INIT_3C => X"7C1F83E0F83E0F83F07C1F07C1F03E0F83E0F83F07C1F07C1F83E0F83E0F81F0",
      INIT_3D => X"3E0F83F07C1F07C1F07E0F83E0F83E0FC1F07C1F07C1F83E0F83E0F81F07C1F0",
      INIT_3E => X"1F07C0F83E0F83E0F83F07C1F07C1F07E0F83E0F83E0FC1F07C1F07C1F83E0F8",
      INIT_3F => X"0FC1F07C1F07C1F03E0F83E0F83E07C1F07C1F07C1F83E0F83E0F83E07C1F07C",
      INIT_40 => X"83E0F83E0F81F07C1F07C1F07E0F83E0F83E0F81F07C1F07C1F03E0F83E0F83E",
      INIT_41 => X"C1F07C1F03E0F83E0F83E0FC1F07C1F07C1F83E0F83E0F83F07C1F07C1F07C0F",
      INIT_42 => X"E0F83E0F83F07C1F07C1F07E0F83E0F83E0FC1F07C1F07C0F83E0F83E0F81F07",
      INIT_43 => X"E0F83F07C1F07C1F03E0F83E0F83F07C1F07C1F03E0F83E0F83F07C1F07C1F03",
      INIT_44 => X"E0F83E0FC1F07C1F07E0F83E0F81F07C1F07C1F83E0F83E0FC1F07C1F07E0F83",
      INIT_45 => X"C1F07C0F83E0F83F07C1F07C0F83E0F83F07C1F07C0F83E0F83E07C1F07C1F83",
      INIT_46 => X"07C1F83E0F83F07C1F07C0F83E0F81F07C1F03E0F83E07C1F07C1F83E0F83E07",
      INIT_47 => X"3E0FC1F07C1F83E0F81F07C1F83E0F83F07C1F03E0F83E07C1F07C0F83E0F81F",
      INIT_48 => X"E0F81F07C1F83E0F81F07C0F83E0FC1F07C0F83E0FC1F07C0F83E0FC1F07C0F8",
      INIT_49 => X"3F07C1F83E0FC1F07E0F83F07C1F03E0F81F07C0F83E0FC1F07E0F83F07C1F03",
      INIT_4A => X"03E0F81F07C0F83F07C1F83E07C1F03E0F81F07C0F83F07C1F83E0FC1F07E0F8",
      INIT_4B => X"C1F03E0FC1F03E0F81F07E0F81F07E0F83F07C0F83F07C1F83E07C1F83E0FC1F",
      INIT_4C => X"81F07E0F81F07E0FC1F03E0FC1F03E0FC1F03E0FC1F03E0FC1F03E0FC1F03E0F",
      INIT_4D => X"0F81F03E07C1F83F07C0F83F07E0F81F03E0FC1F83E07C1F83F07C0F83F07C0F",
      INIT_4E => X"F83F07E0F81F03E07C0F83F07E0FC1F83E07C0F81F07E0FC1F83E07C0F83F07E",
      INIT_4F => X"1F03E07C0F81F03E07C0F81F03E07C0F81F03E07C0F81F03E07C0F83F07E0FC1",
      INIT_50 => X"0FC1F83F07E07C0F81F03E07E0FC1F83F07E0FC1F81F03E07C0F81F03E07C0F8",
      INIT_51 => X"3F03E07C0FC1F81F03E07E0FC0F81F03F07E0FC0F81F03E07E0FC1F81F03E07C",
      INIT_52 => X"E07E0FC0F81F81F03F07E07C0FC1F81F03F07E07C0FC1F81F03F07E0FC0F81F8",
      INIT_53 => X"7E07C0FC0F81F81F83F03F07E07E0FC0F81F81F03F03E07E0FC0FC1F81F03F03",
      INIT_54 => X"7E07E07E0FC0FC0FC1F81F81F83F03F03E07E07E0FC0FC0F81F81F83F03F03E0",
      INIT_55 => X"F03F03F07E07E07E07E07E07E0FC0FC0FC0FC0FC1F81F81F81F83F03F03F03E0",
      INIT_56 => X"1F81F81F81F81F81F81F81F81F81F81F81F81F81F81F83F03F03F03F03F03F03",
      INIT_57 => X"1FC0FC0FC0FC0FC07E07E07E07E07E07F03F03F03F03F03F03F03F03F03F81F8",
      INIT_58 => X"FC0FE07E07F03F03F01F81F81FC0FC0FC0FE07E07E07F03F03F03F01F81F81F8",
      INIT_59 => X"07E07F03F01F81FC0FC07E07E03F03F81F81FC0FC07E07E03F03F01F81F80FC0",
      INIT_5A => X"07E03F01F81FC0FE07F03F01F80FC0FE07F03F01F80FC0FE07E03F01F81FC0FC",
      INIT_5B => X"FC07F03F81FC0FE03F01F80FC07E03F01F80FC07E03F01F80FC07E03F01F80FC",
      INIT_5C => X"1FC0FE03F01FC07E03F81FC07E03F81FC07E03F81FC0FE03F01FC0FE07F01F80",
      INIT_5D => X"7E03F80FE03F81FC07F01FC0FE03F80FC07F01FC0FE03F81FC07F03F80FE07F0",
      INIT_5E => X"03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FC07F01FC07F01FC0",
      INIT_5F => X"03F807F01FC07F80FE03F80FE01FC07F01FC07F01FE03F80FE03F80FE03F80FE",
      INIT_60 => X"FE01FC07F80FE01FC07F80FE01FC07F80FE03FC07F00FE03F807F01FC07F80FE",
      INIT_61 => X"7F80FF00FE01FC03F807F00FE01FC03F807F00FE01FC03F807F01FE03FC07F00",
      INIT_62 => X"F01FE01FE01FC03FC03F807F80FF00FF01FE01FC03FC07F80FF00FE01FE03FC0",
      INIT_63 => X"FE01FE01FE01FE01FE01FC03FC03FC03FC03FC03FC07F807F807F807F00FF00F",
      INIT_64 => X"C03FC01FE01FE00FF00FF00FF807F807F807FC03FC03FC03FC03FC03FC01FE01",
      INIT_65 => X"FC03FE01FF00FF807FC03FE01FF00FF007F803FC03FE01FE00FF00FF807F803F",
      INIT_66 => X"803FE01FF007FC01FE00FF803FC01FF00FF803FC01FF00FF803FC01FE00FF807",
      INIT_67 => X"F803FE00FF801FF007FC01FF007FC01FF007FC01FF007FC01FF007F803FE00FF",
      INIT_68 => X"007FC00FF801FF003FE007FC01FF803FE007FC01FF803FE00FFC01FF007FE00F",
      INIT_69 => X"E007FE007FE00FFC00FFC00FF801FF803FF003FF007FE00FFC00FF801FF003FE",
      INIT_6A => X"03FF801FF801FFC00FFC00FFE007FE007FE007FE007FE007FE007FE007FE007F",
      INIT_6B => X"007FF001FF800FFE007FF001FF800FFE007FF003FF801FFC00FFC007FE003FF0",
      INIT_6C => X"FFE001FFC007FF001FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFC",
      INIT_6D => X"FFF000FFF000FFF001FFE001FFC003FFC007FF800FFF001FFE003FFC007FF800",
      INIT_6E => X"000FFF8007FFC003FFC001FFE001FFF000FFF000FFF000FFF0007FF8007FF000",
      INIT_6F => X"003FFE0007FFC001FFF0007FFC001FFF0007FFC001FFE000FFF8003FFC001FFF",
      INIT_70 => X"FC000FFFC000FFFC000FFFC000FFFC001FFF8001FFF0003FFE0007FFC000FFF8",
      INIT_71 => X"0003FFF8000FFFE0003FFF8001FFFC0007FFE0003FFF0001FFF8001FFFC000FF",
      INIT_72 => X"F80007FFF80007FFF80007FFF8000FFFF0000FFFE0001FFFC0007FFF8000FFFE",
      INIT_73 => X"00FFFFC0001FFFF00007FFFC0001FFFF00007FFFC0001FFFE0000FFFF0000FFF",
      INIT_74 => X"007FFFF00001FFFF80000FFFFC00007FFFE00007FFFE00007FFFE00007FFFE00",
      INIT_75 => X"FC00003FFFFE00000FFFFF00000FFFFF00000FFFFF00000FFFFE00003FFFFC00",
      INIT_76 => X"00000FFFFFE000003FFFFF000001FFFFF800001FFFFF800003FFFFE000007FFF",
      INIT_77 => X"FE0000007FFFFFE000000FFFFFF8000003FFFFFC000003FFFFFC000003FFFFF8",
      INIT_78 => X"0003FFFFFFF00000007FFFFFF80000007FFFFFF8000000FFFFFFE0000007FFFF",
      INIT_79 => X"0000FFFFFFFFC00000001FFFFFFFF00000000FFFFFFFE00000003FFFFFFF8000",
      INIT_7A => X"FFC0000000003FFFFFFFFFC000000000FFFFFFFFF8000000003FFFFFFFF80000",
      INIT_7B => X"0000000001FFFFFFFFFFFF000000000001FFFFFFFFFFF00000000000FFFFFFFF",
      INIT_7C => X"FC0000000000000001FFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFF000",
      INIT_7D => X"0000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFF",
      INIT_7E => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__1_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__1_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__1_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__1_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__1_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_2_n_0,
      CASCADEOUTB => NLW_COS_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000007FFFFF",
      INIT_04 => X"00000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001",
      INIT_05 => X"003FFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFF00000",
      INIT_06 => X"00FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFF800000000000000",
      INIT_07 => X"0000000001FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFF8000000000000",
      INIT_08 => X"FFFFFFFFFFF000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000",
      INIT_09 => X"FFFFFFFE00000000003FFFFFFFFFFC00000000003FFFFFFFFFFE000000000007",
      INIT_0A => X"03FFFFFFFFF0000000001FFFFFFFFFE0000000001FFFFFFFFFF00000000007FF",
      INIT_0B => X"F800000000FFFFFFFFF000000000FFFFFFFFF8000000003FFFFFFFFF00000000",
      INIT_0C => X"000000FFFFFFFF800000003FFFFFFFE000000007FFFFFFFF000000003FFFFFFF",
      INIT_0D => X"0000000FFFFFFFC00000007FFFFFFF00000001FFFFFFFE00000001FFFFFFFE00",
      INIT_0E => X"FFFFE0000001FFFFFFF00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF8",
      INIT_0F => X"0000001FFFFFF8000000FFFFFFF0000001FFFFFFE0000003FFFFFFC0000003FF",
      INIT_10 => X"000001FFFFFF0000007FFFFFE0000007FFFFFE0000007FFFFFE0000007FFFFFF",
      INIT_11 => X"FF800000FFFFFF8000007FFFFF8000007FFFFFC000001FFFFFE000000FFFFFF8",
      INIT_12 => X"007FFFFE000003FFFFF800000FFFFFE000001FFFFFC000007FFFFF8000007FFF",
      INIT_13 => X"FFFFF800003FFFFF000003FFFFF000003FFFFF000001FFFFF800001FFFFFC000",
      INIT_14 => X"7FFFFC00001FFFFF000007FFFFC00001FFFFF000007FFFFE00000FFFFF800001",
      INIT_15 => X"0003FFFFC00003FFFFC00003FFFFC00001FFFFE00001FFFFF00000FFFFF80000",
      INIT_16 => X"FFFF80000FFFFF00001FFFFC00007FFFF80000FFFFF00001FFFFE00001FFFFE0",
      INIT_17 => X"FFE00003FFFF00003FFFF80000FFFFC00007FFFF00003FFFF80000FFFFE00003",
      INIT_18 => X"FFFE0000FFFFC0000FFFFC0000FFFFC0000FFFFC0000FFFFC0000FFFFE00007F",
      INIT_19 => X"007FFFC0000FFFF80003FFFE00007FFFC0000FFFF80003FFFF00003FFFE00007",
      INIT_1A => X"FFF80007FFFC0001FFFE0000FFFF80003FFFC0001FFFF00007FFFC0001FFFF00",
      INIT_1B => X"FE0000FFFF0000FFFF0000FFFF00007FFF80007FFFC0003FFFE0001FFFF0000F",
      INIT_1C => X"FFC0003FFF80007FFF8000FFFF0000FFFF0000FFFF0001FFFE0001FFFE0001FF",
      INIT_1D => X"0FFFF0001FFFC0007FFF8000FFFE0001FFFC0007FFF8000FFFF0001FFFE0003F",
      INIT_1E => X"FC0007FFE0003FFF8000FFFE0003FFF8000FFFE0003FFF8000FFFE0003FFF800",
      INIT_1F => X"0003FFF0003FFF8001FFFC000FFFE0003FFF0001FFF8000FFFE0003FFF0001FF",
      INIT_20 => X"0007FFE0007FFE0003FFF0003FFF0003FFF8001FFF8001FFFC000FFFC0007FFE",
      INIT_21 => X"F8003FFF0003FFF0003FFE0007FFE0007FFE0007FFE0007FFE0007FFE0007FFE",
      INIT_22 => X"3FFF0007FFE000FFFC001FFF8003FFF0007FFE0007FFC000FFFC001FFF8001FF",
      INIT_23 => X"F8003FFF0007FFC001FFF0003FFE000FFFC001FFF0003FFE000FFFC001FFF800",
      INIT_24 => X"0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF8003FFE000FF",
      INIT_25 => X"0007FF8003FFE000FFF0007FFC001FFF000FFF8003FFE000FFF8007FFC001FFF",
      INIT_26 => X"F8007FFC003FFE001FFF000FFF8007FFC003FFE000FFF0007FF8003FFE001FFF",
      INIT_27 => X"7FF8003FFC003FFE001FFE000FFF000FFF8007FF8003FFC003FFE001FFF000FF",
      INIT_28 => X"C003FFC003FFC003FFC001FFE001FFE001FFE001FFF000FFF000FFF0007FF800",
      INIT_29 => X"01FFC003FFC003FFC003FFC003FFC003FFC003FFC003FFC003FFC003FFC003FF",
      INIT_2A => X"1FFE001FFC003FFC007FF8007FF8007FF000FFF000FFF001FFE001FFE001FFE0",
      INIT_2B => X"1FFE003FFC007FF8007FF000FFE001FFE003FFC003FF8007FF800FFF000FFE00",
      INIT_2C => X"01FFC003FF800FFF001FFE003FFC007FF800FFF001FFE003FFC007FF800FFF00",
      INIT_2D => X"C007FF000FFE003FFC007FF000FFE003FFC007FF000FFE003FFC007FF000FFE0",
      INIT_2E => X"FFE003FFC007FF001FFC007FF800FFE003FF8007FF001FFC003FF800FFE001FF",
      INIT_2F => X"800FFE003FF800FFE001FFC007FF001FFC007FF001FFC007FF800FFE003FF800",
      INIT_30 => X"07FF001FFC007FF003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF",
      INIT_31 => X"FFE003FF001FFC007FF001FFC00FFE003FF800FFE003FF801FFC007FF001FFC0",
      INIT_32 => X"FF001FFC00FFE003FF801FFC007FF003FF800FFE003FF001FFC007FF003FF800",
      INIT_33 => X"FF003FF800FFC007FF003FF800FFC007FF003FF800FFC007FF001FF800FFE007",
      INIT_34 => X"FF800FFC007FE003FF801FFC00FFE007FF001FF800FFE007FF003FF800FFC007",
      INIT_35 => X"3FF001FF800FFC007FE003FF001FF800FFC007FE003FF801FFC00FFE007FF003",
      INIT_36 => X"03FF801FFC00FFE007FE003FF001FF800FFC007FE003FF001FF800FFC007FE00",
      INIT_37 => X"C00FFE007FF003FF001FF800FFC00FFE007FF003FF001FF800FFC007FE007FF0",
      INIT_38 => X"FF800FFC00FFE007FE003FF003FF801FF800FFC007FE007FF003FF001FF800FF",
      INIT_39 => X"01FFC00FFC00FFE007FE003FF003FF801FF800FFC00FFE007FE003FF003FF801",
      INIT_3A => X"FC00FFE007FE003FF003FF001FF801FF800FFC00FFE007FE007FF003FF001FF8",
      INIT_3B => X"03FF003FF801FF801FFC00FFC00FFE007FE007FF003FF003FF801FF801FFC00F",
      INIT_3C => X"FC007FE007FE007FF003FF003FF001FF801FF800FFC00FFC007FE007FE007FF0",
      INIT_3D => X"01FF800FFC00FFC00FFE007FE007FE003FF003FF003FF801FF801FF800FFC00F",
      INIT_3E => X"FF003FF801FF801FF800FFC00FFC00FFE007FE007FE003FF003FF003FF801FF8",
      INIT_3F => X"003FF003FF003FF001FF801FF801FFC00FFC00FFC007FE007FE007FE003FF003",
      INIT_40 => X"7FE007FE007FF003FF003FF001FF801FF801FF800FFC00FFC00FFE007FE007FE",
      INIT_41 => X"C00FFC00FFE007FE007FE003FF003FF003FF801FF801FF800FFC00FFC00FFC00",
      INIT_42 => X"1FF801FF800FFC00FFC00FFE007FE007FE003FF003FF003FF801FF801FF800FF",
      INIT_43 => X"E007FF003FF003FF001FF801FF800FFC00FFC00FFE007FE007FF003FF003FF00",
      INIT_44 => X"1FF801FFC00FFC00FFE007FE007FF003FF003FF801FF801FFC00FFC00FFE007F",
      INIT_45 => X"C00FFC007FE007FF003FF003FF801FF800FFC00FFC007FE007FE003FF003FF80",
      INIT_46 => X"FFC007FE007FF003FF003FF801FF800FFC00FFE007FE003FF003FF801FF801FF",
      INIT_47 => X"01FFC00FFC007FE007FF003FF801FF800FFC00FFE007FE003FF003FF801FF800",
      INIT_48 => X"E007FF003FF801FF800FFC007FE003FF003FF801FFC00FFC007FE003FF003FF8",
      INIT_49 => X"FF003FF801FFC00FFE007FF003FF001FF800FFC007FE003FF001FF800FFC00FF",
      INIT_4A => X"FFE007FF003FF800FFC007FE003FF001FF800FFC007FF003FF801FFC00FFE007",
      INIT_4B => X"3FF001FFC00FFE007FF001FF800FFE007FF003FF800FFC007FE003FF801FFC00",
      INIT_4C => X"7FF001FF800FFE003FF001FFC00FFE003FF001FFC00FFE003FF001FFC00FFE00",
      INIT_4D => X"FF800FFE003FF800FFC007FF001FF800FFE003FF801FFC007FF003FF800FFC00",
      INIT_4E => X"F800FFE007FF001FFC007FF001FFC007FE003FF800FFE003FF801FFC007FF001",
      INIT_4F => X"00FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE003F",
      INIT_50 => X"FFC007FF001FFC007FF001FFE003FF800FFE003FF800FFE003FF800FFE003FF8",
      INIT_51 => X"00FFE003FFC007FF001FFE003FF800FFF001FFC007FF001FFE003FF800FFE003",
      INIT_52 => X"E001FFC007FF800FFF001FFC003FF800FFF001FFC003FF800FFF001FFC007FF8",
      INIT_53 => X"FE003FFC007FF8007FF000FFE001FFC007FF800FFF001FFE003FFC007FF000FF",
      INIT_54 => X"FE001FFE003FFC003FF8007FF800FFF001FFE001FFC003FF8007FF800FFF001F",
      INIT_55 => X"F000FFF001FFE001FFE001FFE003FFC003FFC003FF8007FF8007FF000FFF001F",
      INIT_56 => X"007FF8007FF8007FF8007FF8007FF8007FF8007FF8007FF000FFF000FFF000FF",
      INIT_57 => X"FFC003FFC003FFC001FFE001FFE001FFF000FFF000FFF000FFF000FFF0007FF8",
      INIT_58 => X"03FFE001FFF000FFF0007FF8003FFC003FFE001FFE000FFF000FFF0007FF8007",
      INIT_59 => X"001FFF000FFF8003FFC001FFE000FFF8007FFC003FFE001FFF000FFF8007FFC0",
      INIT_5A => X"001FFF0007FFC001FFF000FFF8003FFE000FFF0007FFC001FFE000FFF8003FFC",
      INIT_5B => X"03FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FFC",
      INIT_5C => X"FFC001FFF0003FFE0007FFC001FFF8003FFE0007FFC001FFF0003FFE000FFF80",
      INIT_5D => X"01FFF8001FFF8003FFF0003FFE0007FFC000FFFC001FFF8003FFF0007FFE000F",
      INIT_5E => X"0007FFE0007FFE0007FFE0007FFE0007FFE0007FFE0007FFC000FFFC000FFFC0",
      INIT_5F => X"0007FFF0003FFF8001FFF8001FFFC000FFFC000FFFE0007FFE0007FFE0007FFE",
      INIT_60 => X"01FFFC0007FFE0003FFF8001FFFC0007FFE0003FFF0001FFF8000FFFC0007FFE",
      INIT_61 => X"FF8000FFFE0003FFF8000FFFE0003FFF8000FFFE0003FFF8000FFFE0003FFF00",
      INIT_62 => X"0FFFE0001FFFC0003FFF80007FFF0000FFFE0003FFFC0007FFF0001FFFE0003F",
      INIT_63 => X"01FFFE0001FFFE0001FFFC0003FFFC0003FFFC0003FFF80007FFF8000FFFF000",
      INIT_64 => X"3FFFC0001FFFE0000FFFF00007FFF80007FFFC0003FFFC0003FFFC0003FFFE00",
      INIT_65 => X"FC0001FFFF00007FFFC0001FFFF0000FFFF80003FFFE0001FFFF00007FFF8000",
      INIT_66 => X"7FFFE0000FFFFC0001FFFF80003FFFF00007FFFC0000FFFF80003FFFE00007FF",
      INIT_67 => X"07FFFE00007FFFF00003FFFF00003FFFF00003FFFF00003FFFF00007FFFE0000",
      INIT_68 => X"FFFFC00007FFFF00001FFFFC00007FFFE00003FFFF80001FFFFC0000FFFFE000",
      INIT_69 => X"E00001FFFFE00003FFFFC00007FFFF80000FFFFF00001FFFFC00007FFFF00001",
      INIT_6A => X"FFFF800007FFFFC00003FFFFE00001FFFFE00001FFFFE00001FFFFE00001FFFF",
      INIT_6B => X"FFFFF000007FFFFE00000FFFFF800001FFFFF000007FFFFC00003FFFFE00000F",
      INIT_6C => X"FFE000003FFFFF000001FFFFF800001FFFFF800001FFFFF800001FFFFF800003",
      INIT_6D => X"000FFFFFF000000FFFFFE000003FFFFFC000007FFFFF000001FFFFFC000007FF",
      INIT_6E => X"0000007FFFFFC000003FFFFFE000000FFFFFF000000FFFFFF0000007FFFFF000",
      INIT_6F => X"000001FFFFFFC000000FFFFFFC000000FFFFFFC000001FFFFFF8000003FFFFFF",
      INIT_70 => X"03FFFFFFC0000003FFFFFFC0000003FFFFFF8000000FFFFFFE0000003FFFFFF8",
      INIT_71 => X"00000007FFFFFFE00000007FFFFFFC0000001FFFFFFF00000007FFFFFFC00000",
      INIT_72 => X"F800000007FFFFFFF800000007FFFFFFF00000001FFFFFFFC00000007FFFFFFE",
      INIT_73 => X"0000003FFFFFFFF000000003FFFFFFFF000000003FFFFFFFE00000000FFFFFFF",
      INIT_74 => X"FFFFFFF0000000007FFFFFFFFC000000001FFFFFFFFE000000001FFFFFFFFE00",
      INIT_75 => X"03FFFFFFFFFE0000000000FFFFFFFFFF0000000000FFFFFFFFFE0000000003FF",
      INIT_76 => X"FFFFFFFFFFE00000000000FFFFFFFFFFF800000000007FFFFFFFFFE000000000",
      INIT_77 => X"FE0000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFC000000000007",
      INIT_78 => X"FFFFFFFFFFF000000000000007FFFFFFFFFFFFF80000000000001FFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFE0000000000000007FFF",
      INIT_7A => X"FFC00000000000000000003FFFFFFFFFFFFFFFFFF8000000000000000007FFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000FFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__1_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__1_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__1_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__1_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__1_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_3_n_0,
      CASCADEOUTB => NLW_COS_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000",
      INIT_04 => X"000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_06 => X"000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_07 => X"000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_08 => X"FFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC000",
      INIT_09 => X"00000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_0B => X"F800000000000000000FFFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFF",
      INIT_0C => X"000000000000007FFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFF",
      INIT_0D => X"000000000000003FFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFE00",
      INIT_0E => X"FFFFE00000000000000FFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFF8",
      INIT_0F => X"FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFE00000000000003FFFFFFFFF",
      INIT_10 => X"000000000000FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFE0000000000000",
      INIT_11 => X"007FFFFFFFFFFF8000000000007FFFFFFFFFFFC000000000001FFFFFFFFFFFF8",
      INIT_12 => X"FFFFFFFE000000000007FFFFFFFFFFE000000000003FFFFFFFFFFF8000000000",
      INIT_13 => X"FFFFF80000000000FFFFFFFFFFF00000000000FFFFFFFFFFF800000000003FFF",
      INIT_14 => X"FFFFFC0000000000FFFFFFFFFFC0000000000FFFFFFFFFFE00000000007FFFFF",
      INIT_15 => X"FFFFFFFFC0000000003FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFF",
      INIT_16 => X"00007FFFFFFFFF0000000003FFFFFFFFF8000000000FFFFFFFFFE0000000001F",
      INIT_17 => X"FFE000000000FFFFFFFFF8000000003FFFFFFFFF0000000007FFFFFFFFE00000",
      INIT_18 => X"0001FFFFFFFFC000000003FFFFFFFFC000000003FFFFFFFFC000000001FFFFFF",
      INIT_19 => X"FFFFFFC000000007FFFFFFFE000000003FFFFFFFF800000000FFFFFFFFE00000",
      INIT_1A => X"FFF800000003FFFFFFFE000000007FFFFFFFC00000000FFFFFFFFC00000000FF",
      INIT_1B => X"FE00000000FFFFFFFF00000000FFFFFFFF800000003FFFFFFFE00000000FFFFF",
      INIT_1C => X"FFC00000007FFFFFFF80000000FFFFFFFF00000000FFFFFFFE00000001FFFFFF",
      INIT_1D => X"FFFFF00000003FFFFFFF80000001FFFFFFFC00000007FFFFFFF00000001FFFFF",
      INIT_1E => X"03FFFFFFE00000007FFFFFFE00000007FFFFFFE00000007FFFFFFE00000007FF",
      INIT_1F => X"0000000FFFFFFF80000003FFFFFFE0000000FFFFFFF80000001FFFFFFF000000",
      INIT_20 => X"FFFFFFE0000001FFFFFFF0000000FFFFFFF80000007FFFFFFC0000003FFFFFFE",
      INIT_21 => X"F8000000FFFFFFF0000001FFFFFFE0000001FFFFFFE0000001FFFFFFE0000001",
      INIT_22 => X"0000FFFFFFE0000003FFFFFF8000000FFFFFFE0000003FFFFFFC0000007FFFFF",
      INIT_23 => X"07FFFFFF0000003FFFFFF0000001FFFFFFC000000FFFFFFE0000003FFFFFF800",
      INIT_24 => X"FFFFFFC000000FFFFFFC000000FFFFFFC000000FFFFFFC0000007FFFFFE00000",
      INIT_25 => X"FFFFFF8000001FFFFFF0000003FFFFFF0000007FFFFFE0000007FFFFFC000000",
      INIT_26 => X"07FFFFFC000001FFFFFF0000007FFFFFC000001FFFFFF0000007FFFFFE000000",
      INIT_27 => X"0007FFFFFC000001FFFFFE000000FFFFFF8000007FFFFFC000001FFFFFF00000",
      INIT_28 => X"C000003FFFFFC000003FFFFFE000001FFFFFE000000FFFFFF000000FFFFFF800",
      INIT_29 => X"FFFFC000003FFFFFC000003FFFFFC000003FFFFFC000003FFFFFC000003FFFFF",
      INIT_2A => X"0001FFFFFC000003FFFFF8000007FFFFF000000FFFFFF000001FFFFFE000001F",
      INIT_2B => X"FFFE000003FFFFF800000FFFFFE000001FFFFFC000007FFFFF800000FFFFFE00",
      INIT_2C => X"00003FFFFF800000FFFFFE000003FFFFF800000FFFFFE000003FFFFF800000FF",
      INIT_2D => X"3FFFFF000001FFFFFC00000FFFFFE000003FFFFF000001FFFFFC00000FFFFFE0",
      INIT_2E => X"FFE000003FFFFF000003FFFFF800001FFFFF800000FFFFFC000007FFFFE00000",
      INIT_2F => X"800001FFFFF800001FFFFFC00000FFFFFC00000FFFFFC000007FFFFE000007FF",
      INIT_30 => X"0000FFFFFC00000FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF",
      INIT_31 => X"001FFFFF000003FFFFF000003FFFFE000007FFFFE000007FFFFC00000FFFFFC0",
      INIT_32 => X"00FFFFFC00001FFFFF800003FFFFF000007FFFFE00000FFFFFC00000FFFFF800",
      INIT_33 => X"00FFFFF800003FFFFF000007FFFFC00000FFFFF800003FFFFF000007FFFFE000",
      INIT_34 => X"007FFFFC00001FFFFF800003FFFFE00000FFFFF800001FFFFF000007FFFFC000",
      INIT_35 => X"000FFFFF800003FFFFE00000FFFFF800003FFFFE000007FFFFC00001FFFFF000",
      INIT_36 => X"00007FFFFC00001FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE00",
      INIT_37 => X"C00001FFFFF00000FFFFF800003FFFFE00000FFFFF000007FFFFC00001FFFFF0",
      INIT_38 => X"FF800003FFFFE00001FFFFF000007FFFF800003FFFFE00000FFFFF000007FFFF",
      INIT_39 => X"FFFFC00003FFFFE00001FFFFF000007FFFF800003FFFFE00001FFFFF000007FF",
      INIT_3A => X"03FFFFE00001FFFFF00000FFFFF800007FFFFC00001FFFFE00000FFFFF000007",
      INIT_3B => X"0000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800007FFFFC000",
      INIT_3C => X"FC00001FFFFE00000FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF0",
      INIT_3D => X"FFFF800003FFFFC00001FFFFE00001FFFFF00000FFFFF800007FFFF800003FFF",
      INIT_3E => X"00FFFFF800007FFFF800003FFFFC00001FFFFE00001FFFFF00000FFFFF800007",
      INIT_3F => X"00000FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE00001FFFFF000",
      INIT_40 => X"FFE00001FFFFF00000FFFFF000007FFFF800007FFFFC00003FFFFE00001FFFFE",
      INIT_41 => X"3FFFFC00001FFFFE00001FFFFF00000FFFFF800007FFFF800003FFFFC00003FF",
      INIT_42 => X"0007FFFF800003FFFFC00001FFFFE00001FFFFF00000FFFFF800007FFFF80000",
      INIT_43 => X"E00000FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF00",
      INIT_44 => X"FFF800003FFFFC00001FFFFE00000FFFFF000007FFFF800003FFFFC00001FFFF",
      INIT_45 => X"3FFFFC00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF000007F",
      INIT_46 => X"003FFFFE00000FFFFF000007FFFF800003FFFFE00001FFFFF000007FFFF80000",
      INIT_47 => X"00003FFFFC00001FFFFF000007FFFF800003FFFFE00001FFFFF000007FFFF800",
      INIT_48 => X"E00000FFFFF800007FFFFC00001FFFFF000007FFFFC00003FFFFE00000FFFFF8",
      INIT_49 => X"FF000007FFFFC00001FFFFF00000FFFFF800003FFFFE00000FFFFF800003FFFF",
      INIT_4A => X"FFE00000FFFFF800003FFFFE00000FFFFF800003FFFFF000007FFFFC00001FFF",
      INIT_4B => X"FFF000003FFFFE00000FFFFF800001FFFFF000007FFFFC00001FFFFF800003FF",
      INIT_4C => X"FFF000007FFFFE00000FFFFFC00001FFFFF000003FFFFE00000FFFFFC00001FF",
      INIT_4D => X"FF800001FFFFF800003FFFFF000007FFFFE000007FFFFC00000FFFFF800003FF",
      INIT_4E => X"F800001FFFFF000003FFFFF000003FFFFE000007FFFFE000007FFFFC00000FFF",
      INIT_4F => X"00001FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFF",
      INIT_50 => X"003FFFFF000003FFFFF000001FFFFF800001FFFFF800001FFFFF800001FFFFF8",
      INIT_51 => X"FFFFE000003FFFFF000001FFFFF800000FFFFFC00000FFFFFE000007FFFFE000",
      INIT_52 => X"E000003FFFFF800000FFFFFC000007FFFFF000003FFFFF800000FFFFFC000007",
      INIT_53 => X"01FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFFC00000FFFFF",
      INIT_54 => X"FE000001FFFFFC000007FFFFF800000FFFFFE000003FFFFF8000007FFFFF0000",
      INIT_55 => X"0FFFFFF000001FFFFFE000001FFFFFC000003FFFFF8000007FFFFF000000FFFF",
      INIT_56 => X"000007FFFFF8000007FFFFF8000007FFFFF8000007FFFFF000000FFFFFF00000",
      INIT_57 => X"FFC000003FFFFFC000001FFFFFE000000FFFFFF000000FFFFFF000000FFFFFF8",
      INIT_58 => X"FFFFE000000FFFFFF0000007FFFFFC000001FFFFFE000000FFFFFF0000007FFF",
      INIT_59 => X"FFFFFF0000007FFFFFC000001FFFFFF8000003FFFFFE000000FFFFFF8000003F",
      INIT_5A => X"FFFFFF0000003FFFFFF0000007FFFFFE000000FFFFFFC000001FFFFFF8000003",
      INIT_5B => X"FFFFF0000003FFFFFF0000003FFFFFF0000003FFFFFF0000003FFFFFF0000003",
      INIT_5C => X"FFC000000FFFFFFE0000003FFFFFF8000001FFFFFFC000000FFFFFFE0000007F",
      INIT_5D => X"000007FFFFFF8000000FFFFFFE0000003FFFFFFC0000007FFFFFF0000001FFFF",
      INIT_5E => X"FFFFFFE0000001FFFFFFE0000001FFFFFFE0000001FFFFFFC0000003FFFFFFC0",
      INIT_5F => X"0000000FFFFFFF80000007FFFFFFC0000003FFFFFFE0000001FFFFFFE0000001",
      INIT_60 => X"FFFFFC0000001FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE",
      INIT_61 => X"007FFFFFFE00000007FFFFFFE00000007FFFFFFE00000007FFFFFFE0000000FF",
      INIT_62 => X"00001FFFFFFFC00000007FFFFFFF00000001FFFFFFFC0000000FFFFFFFE00000",
      INIT_63 => X"000001FFFFFFFE00000003FFFFFFFC00000003FFFFFFF800000007FFFFFFF000",
      INIT_64 => X"00003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFC00000003FFFFFFFE00",
      INIT_65 => X"03FFFFFFFF000000003FFFFFFFF000000007FFFFFFFE00000000FFFFFFFF8000",
      INIT_66 => X"FFFFE000000003FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFE0000000",
      INIT_67 => X"000001FFFFFFFFF000000000FFFFFFFFF000000000FFFFFFFFF000000001FFFF",
      INIT_68 => X"FFFFC000000000FFFFFFFFFC000000001FFFFFFFFF8000000003FFFFFFFFE000",
      INIT_69 => X"1FFFFFFFFFE0000000003FFFFFFFFF8000000000FFFFFFFFFC000000000FFFFF",
      INIT_6A => X"00007FFFFFFFFFC0000000001FFFFFFFFFE0000000001FFFFFFFFFE000000000",
      INIT_6B => X"00000FFFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFFFE000000",
      INIT_6C => X"001FFFFFFFFFFF000000000007FFFFFFFFFF800000000007FFFFFFFFFF800000",
      INIT_6D => X"FFFFFFFFF000000000001FFFFFFFFFFFC00000000000FFFFFFFFFFFC00000000",
      INIT_6E => X"0000000000003FFFFFFFFFFFE000000000000FFFFFFFFFFFF000000000000FFF",
      INIT_6F => X"FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF",
      INIT_70 => X"000000003FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFE00000000000007",
      INIT_71 => X"000000000000001FFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC00000",
      INIT_72 => X"F80000000000000007FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFE",
      INIT_73 => X"000000000000000FFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFF",
      INIT_74 => X"0000000FFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFE00",
      INIT_75 => X"FFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFE000000000000",
      INIT_76 => X"00000000001FFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFF",
      INIT_77 => X"FE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_78 => X"FFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFC000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__1_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__1_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__1_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__1_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__1_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_4_n_0,
      CASCADEOUTB => NLW_COS_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_06 => X"00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_08 => X"FFFFFFFFFFF00000000000000000000000000000000000000000000000003FFF",
      INIT_09 => X"000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_0B => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001FF",
      INIT_0E => X"00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000007",
      INIT_0F => X"00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000",
      INIT_10 => X"0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_11 => X"FFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_12 => X"00000001FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFFFF",
      INIT_13 => X"FFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_14 => X"000003FFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_16 => X"00000000000000FFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFF",
      INIT_17 => X"001FFFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFFFFFFFFE00000",
      INIT_18 => X"FFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFC000000000000000",
      INIT_19 => X"FFFFFFC00000000000000001FFFFFFFFFFFFFFFFF800000000000000001FFFFF",
      INIT_1A => X"FFF80000000000000001FFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFF",
      INIT_1B => X"FE0000000000000000FFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFF",
      INIT_1C => X"FFC0000000000000007FFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFF",
      INIT_1D => X"FFFFF0000000000000007FFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFE000000000000001FFFFFFFFFFFFFFE000000000000001FFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFF800000000000000FFFFFF",
      INIT_20 => X"0000001FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFC00000000000001",
      INIT_21 => X"F80000000000000FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFE0000000",
      INIT_22 => X"FFFFFFFFFFE00000000000007FFFFFFFFFFFFE00000000000003FFFFFFFFFFFF",
      INIT_23 => X"00000000FFFFFFFFFFFFF00000000000003FFFFFFFFFFFFE00000000000007FF",
      INIT_24 => X"FFFFFFC0000000000003FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFE00000",
      INIT_25 => X"0000007FFFFFFFFFFFF0000000000000FFFFFFFFFFFFE0000000000003FFFFFF",
      INIT_26 => X"FFFFFFFC000000000000FFFFFFFFFFFFC000000000000FFFFFFFFFFFFE000000",
      INIT_27 => X"0000000003FFFFFFFFFFFE0000000000007FFFFFFFFFFFC000000000000FFFFF",
      INIT_28 => X"3FFFFFFFFFFFC000000000001FFFFFFFFFFFE000000000000FFFFFFFFFFFF800",
      INIT_29 => X"FFFFC000000000003FFFFFFFFFFFC000000000003FFFFFFFFFFFC00000000000",
      INIT_2A => X"0000000003FFFFFFFFFFF800000000000FFFFFFFFFFFF000000000001FFFFFFF",
      INIT_2B => X"0001FFFFFFFFFFF800000000001FFFFFFFFFFFC000000000007FFFFFFFFFFE00",
      INIT_2C => X"FFFFFFFFFF800000000001FFFFFFFFFFF800000000001FFFFFFFFFFF80000000",
      INIT_2D => X"FFFFFF000000000003FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001F",
      INIT_2E => X"FFE00000000000FFFFFFFFFFF800000000007FFFFFFFFFFC00000000001FFFFF",
      INIT_2F => X"800000000007FFFFFFFFFFC00000000003FFFFFFFFFFC00000000001FFFFFFFF",
      INIT_30 => X"0000000003FFFFFFFFFF800000000007FFFFFFFFFF800000000007FFFFFFFFFF",
      INIT_31 => X"00000000FFFFFFFFFFF00000000001FFFFFFFFFFE00000000003FFFFFFFFFFC0",
      INIT_32 => X"00000003FFFFFFFFFF80000000000FFFFFFFFFFE00000000003FFFFFFFFFF800",
      INIT_33 => X"00000007FFFFFFFFFF00000000003FFFFFFFFFF80000000000FFFFFFFFFFE000",
      INIT_34 => X"00000003FFFFFFFFFF80000000001FFFFFFFFFF80000000000FFFFFFFFFFC000",
      INIT_35 => X"000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000003FFFFFFFFFF000",
      INIT_36 => X"0000000003FFFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE00",
      INIT_37 => X"C0000000000FFFFFFFFFF80000000001FFFFFFFFFF00000000003FFFFFFFFFF0",
      INIT_38 => X"FF80000000001FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFFFF",
      INIT_39 => X"FFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFF",
      INIT_3A => X"FFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFF",
      INIT_3B => X"FFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFF",
      INIT_3C => X"03FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000F",
      INIT_3D => X"00007FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFF800000000",
      INIT_3E => X"00000007FFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF800000",
      INIT_3F => X"0000000000FFFFFFFFFF80000000003FFFFFFFFFC0000000001FFFFFFFFFF000",
      INIT_40 => X"FFE0000000000FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFE",
      INIT_41 => X"FFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFF80000000003FFFFFFF",
      INIT_42 => X"FFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFF",
      INIT_43 => X"1FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFF0000000000FF",
      INIT_44 => X"0007FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC000000000",
      INIT_45 => X"000003FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFF0000000",
      INIT_46 => X"00000001FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFFFF80000",
      INIT_47 => X"0000000003FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFFFF800",
      INIT_48 => X"E00000000007FFFFFFFFFC0000000000FFFFFFFFFFC0000000001FFFFFFFFFF8",
      INIT_49 => X"FF00000000003FFFFFFFFFF00000000007FFFFFFFFFE00000000007FFFFFFFFF",
      INIT_4A => X"FFE00000000007FFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFF",
      INIT_4B => X"FFF00000000001FFFFFFFFFF80000000000FFFFFFFFFFC00000000007FFFFFFF",
      INIT_4C => X"FFF00000000001FFFFFFFFFFC0000000000FFFFFFFFFFE00000000003FFFFFFF",
      INIT_4D => X"FF800000000007FFFFFFFFFF00000000001FFFFFFFFFFC00000000007FFFFFFF",
      INIT_4E => X"F80000000000FFFFFFFFFFF00000000001FFFFFFFFFFE00000000003FFFFFFFF",
      INIT_4F => X"00000000007FFFFFFFFFF800000000007FFFFFFFFFF800000000007FFFFFFFFF",
      INIT_50 => X"00000000FFFFFFFFFFF000000000007FFFFFFFFFF800000000007FFFFFFFFFF8",
      INIT_51 => X"00001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFE000",
      INIT_52 => X"1FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFC000000",
      INIT_53 => X"FFFFFFFC00000000000FFFFFFFFFFFC00000000000FFFFFFFFFFFC0000000000",
      INIT_54 => X"FE000000000003FFFFFFFFFFF800000000001FFFFFFFFFFF800000000000FFFF",
      INIT_55 => X"0000000FFFFFFFFFFFE000000000003FFFFFFFFFFF800000000000FFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFF8000000000007FFFFFFFFFFF800000000000FFFFFFFFFFFF00000",
      INIT_57 => X"FFC000000000003FFFFFFFFFFFE000000000000FFFFFFFFFFFF0000000000007",
      INIT_58 => X"00001FFFFFFFFFFFF0000000000003FFFFFFFFFFFE000000000000FFFFFFFFFF",
      INIT_59 => X"FFFFFF0000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFF80000000",
      INIT_5A => X"000000FFFFFFFFFFFFF0000000000001FFFFFFFFFFFFC0000000000007FFFFFF",
      INIT_5B => X"FFFFF0000000000000FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF0000000",
      INIT_5C => X"003FFFFFFFFFFFFE00000000000007FFFFFFFFFFFFC0000000000001FFFFFFFF",
      INIT_5D => X"0000000000007FFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF00000000000",
      INIT_5E => X"FFFFFFE00000000000001FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFFC0",
      INIT_5F => X"FFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFE00000000000001FFFFFFF",
      INIT_60 => X"000003FFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFF800000000000001",
      INIT_61 => X"0000000001FFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFE000000000",
      INIT_62 => X"0000000000003FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFE00000",
      INIT_63 => X"00000000000001FFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFF000",
      INIT_64 => X"0000000000001FFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFE00",
      INIT_65 => X"0000000000FFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFF8000",
      INIT_66 => X"00001FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE0000000",
      INIT_67 => X"FFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFF0000000000000",
      INIT_68 => X"FFFFC0000000000000000003FFFFFFFFFFFFFFFFFF8000000000000000001FFF",
      INIT_69 => X"00000000001FFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFE000000000",
      INIT_6B => X"0000000000000001FFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000",
      INIT_6D => X"000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFF",
      INIT_6E => X"0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_6F => X"FFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003FFFFF",
      INIT_72 => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000001FF",
      INIT_75 => X"FFFFFFFFFFFE0000000000000000000000000000000000000001FFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_78 => X"FFFFFFFFFFF00000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFC0000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__2_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__2_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__2_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__2_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_5_n_0,
      CASCADEOUTB => NLW_COS_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00000000000000000000000000000000000000000000000000000000000FFFFF",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_08 => X"00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_0B => X"00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000",
      INIT_0D => X"000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000",
      INIT_0F => X"00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_11 => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007",
      INIT_12 => X"0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFC0000000000000000000000000000000000000000FFFFFFFFFFFFFFF",
      INIT_16 => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000",
      INIT_18 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000",
      INIT_19 => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_1A => X"0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000",
      INIT_1B => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
      INIT_1C => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000",
      INIT_1D => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_1E => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000",
      INIT_1F => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000",
      INIT_20 => X"000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000",
      INIT_21 => X"F8000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000",
      INIT_22 => X"FFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFF",
      INIT_24 => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFF",
      INIT_25 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_26 => X"FFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFF",
      INIT_28 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FF",
      INIT_29 => X"FFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FF",
      INIT_2C => X"FFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_2D => X"000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFF",
      INIT_2E => X"FFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFC0000000000000000",
      INIT_2F => X"7FFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFC0",
      INIT_32 => X"0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFE000",
      INIT_34 => X"0000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000003FFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFF000",
      INIT_36 => X"00000000000000000001FFFFFFFFFFFFFFFFFFFFE000000000000000000001FF",
      INIT_37 => X"3FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFF0",
      INIT_38 => X"FF800000000000000000000FFFFFFFFFFFFFFFFFFFFE00000000000000000000",
      INIT_39 => X"00003FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFE0000000000000000",
      INIT_3B => X"0000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000",
      INIT_3D => X"000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFF800000",
      INIT_3F => X"000000000000000000007FFFFFFFFFFFFFFFFFFFC00000000000000000000FFF",
      INIT_40 => X"001FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFE",
      INIT_41 => X"FFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000",
      INIT_42 => X"000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_44 => X"00000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF0000000",
      INIT_46 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF800",
      INIT_48 => X"E000000000000000000003FFFFFFFFFFFFFFFFFFFFC000000000000000000007",
      INIT_49 => X"00FFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFE000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_4B => X"000FFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_4D => X"007FFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFF",
      INIT_4E => X"F8000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFF80000000000000000000007",
      INIT_51 => X"FFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFE000",
      INIT_52 => X"0000000000007FFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFF",
      INIT_53 => X"FFFFFFFC00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC0000000000",
      INIT_54 => X"01FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000001FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_56 => X"FFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_57 => X"003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFF",
      INIT_58 => X"00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_59 => X"FFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFFF",
      INIT_5C => X"0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_5D => X"00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_5E => X"FFFFFFE0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_5F => X"FFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFF800000000000000000000000000007FFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000001FFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000007FFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_68 => X"FFFFC00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFF000000000000000000000000000000000000000000007FFFFF",
      INIT_6D => X"000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_6F => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_70 => X"00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000",
      INIT_72 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_74 => X"00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"0000000000000000000000000000000000000000000000000003FFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFF00000000000000000000000000000000000000000000000000000",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__2_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__2_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__2_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__2_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_6_n_0,
      CASCADEOUTB => NLW_COS_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"0000000000000000000000000000000000000000000000000007FFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"000000000000000000000000000000000000000000000000001FFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_15 => X"000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000",
      INIT_18 => X"0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_1E => X"000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000",
      INIT_20 => X"00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFF",
      INIT_21 => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000",
      INIT_22 => X"FFFFFFFFFFE00000000000000000000000000000000000000000000000000000",
      INIT_23 => X"000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000",
      INIT_25 => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_2B => X"000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000",
      INIT_2E => X"FFE000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF",
      INIT_2F => X"00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000003F",
      INIT_32 => X"0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000FFF",
      INIT_36 => X"00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_38 => X"007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000",
      INIT_3A => X"FFFFFFE00000000000000000000000000000000000000001FFFFFFFFFFFFFFFF",
      INIT_3B => X"000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_3E => X"FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000007FFFFF",
      INIT_3F => X"00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_41 => X"000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000",
      INIT_43 => X"FFFFFFFFFFF00000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_44 => X"0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000007FF",
      INIT_48 => X"E000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000",
      INIT_4C => X"FFF0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF",
      INIT_4D => X"000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_50 => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_53 => X"FFFFFFFC0000000000000000000000000000000000000000000003FFFFFFFFFF",
      INIT_54 => X"00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_56 => X"FFFFFFFFFFF800000000000000000000000000000000000000000000000FFFFF",
      INIT_57 => X"000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_59 => X"FFFFFF000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_5A => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_5E => X"FFFFFFE00000000000000000000000000000000000000000000000000000003F",
      INIT_5F => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_63 => X"000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000",
      INIT_65 => X"000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000",
      INIT_67 => X"000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFC00000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000001FFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_6C => X"00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_6F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__2_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__2_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__2_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__2_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_7_n_0,
      CASCADEOUTB => NLW_COS_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"00000000000000000000000000000000000000000000000000000000001FFFFF",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000",
      INIT_22 => X"00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000001FFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"00000000000000000000000000000000000000000000000000003FFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000",
      INIT_2E => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_31 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_34 => X"0000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"000000000000000000000000000000000000000000000000000000000000000F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000",
      INIT_39 => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFE000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"00000000000000000000000000000000000000000000000000001FFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_3E => X"000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_41 => X"00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000",
      INIT_43 => X"00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000",
      INIT_46 => X"000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000",
      INIT_48 => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_4B => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFF0000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_53 => X"00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_56 => X"000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_59 => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"00000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_5E => X"FFFFFFE000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__2_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__2_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__2_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__2_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_8_n_0,
      CASCADEOUTB => NLW_COS_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"000000000000000000000000000000000000000000000000000000001FFFFFFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"FFFFFFE000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__2_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__2_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__2_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__2_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => COS_reg_0_9_n_0,
      CASCADEOUTB => NLW_COS_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_0_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_COS_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_COS_reg_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFC0000007FFFFFFC00000007FFFFFFFC000000003FFFFFFFFFE000000000001",
      INIT_02 => X"FFF00003FFFF00001FFFFC00003FFFFC00000FFFFF800000FFFFFE000000FFFF",
      INIT_03 => X"0007FFC001FFF8001FFF8001FFF8000FFFE0003FFF80007FFF80007FFFC0001F",
      INIT_04 => X"800FFC007FF003FF800FFE001FFC007FF8007FF000FFF0007FF8007FFC001FFF",
      INIT_05 => X"3FC01FF007FC01FF007FC01FF003FE00FFC01FF801FF803FF003FF003FF801FF",
      INIT_06 => X"7F00FE01FE03FC03F807F807F80FF00FF00FF807F807F803FC03FE01FF00FF80",
      INIT_07 => X"03F81FC0FE03F01FC07E03F80FE03F81FC07F01FE03F80FE03FC07F01FE03FC0",
      INIT_08 => X"1F81F81F81F03F03F03F03F03F01F81F81F81FC0FC0FE07E03F03F81FC0FE07F",
      INIT_09 => X"07E0F83F07C0F83F07E0F81F03E07C0F81F03E07C0FC1F81F03F07E07C0FC0FC",
      INIT_0A => X"7C1F0F83E0F87C1F07C1F07C3E0F83E0F83E0F83E07C1F07C1F07E0F83E0FC1F",
      INIT_0B => X"7C3C1E0F0F87C3E1F0F87C3E1F0F87C1E0F0783E1F0783E1F0783E1F07C3E0F8",
      INIT_0C => X"0F0F0F0F87878787C3C3C3C1E1E1F0F0F078783C3C1E1E0F0F8783C3E1E0F0F8",
      INIT_0D => X"787870F0F1E1E1E3C3C3C387878787870F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_0E => X"3870E1C3C78F1E1C3878F1E1C3C78F0E1E3C3878F0F1E1C3C7878F0F1E1E3C3C",
      INIT_0F => X"0E3C70E3C70E1C78E1C38F1E3870E3C78F1C3870E1C38F1E3C78F1E3C78F1E3C",
      INIT_10 => X"71C38E3871C70E38E1C71E38E1C70E38F1C78E3C71E38F1C38E1C78E3C70E3C7",
      INIT_11 => X"E38E38E38E38E38E38E38E38E38F1C71C71C71C78E38E38E1C71C71E38E38F1C",
      INIT_12 => X"638E31C71CE38E31C71C638E38C71C71C638E38E38C71C71C71C71CE38E38E38",
      INIT_13 => X"38C738E718E31CE39C738E71CE39C738E71C638C71CE39C718E39C71CE38C71C",
      INIT_14 => X"C6318E738C639CE31CE718C738C639C639C631CE31CE31CE31CE31CE39C639C6",
      INIT_15 => X"39CE739CE739CE739CE739CE739CE718C6318C639CE739C6318C739CE318C739",
      INIT_16 => X"6319CE6339CC6339CC6319CE6319CE7318C6739CE6318C6739CE7318C6318C67",
      INIT_17 => X"C673198CE63319CC67319CCE63398CE63398CE6319CC67319CE63398C67318CE",
      INIT_18 => X"CCE6733198CCE6733198CC6633198CCE673198CC6633198CE673398CC673398C",
      INIT_19 => X"9CCCC66673331998CCCE667333999CCCE663331998CCE66333998CCE66333998",
      INIT_1A => X"999999CCCCCCE66666733333199998CCCCC66667333319998CCCCE6663333199",
      INIT_1B => X"33333333333333333339999999999999998CCCCCCCCCCC666666667333333339",
      INIT_1C => X"666CCCCCCCCCCC99999999999999993333333333333333333333333333333333",
      INIT_1D => X"9993333266666CCCCD99999B333336666664CCCCCC9999999B33333332666666",
      INIT_1E => X"6CCC9993336664CCD9993336666CCCD99933326664CCCD999B33326666CCCC99",
      INIT_1F => X"664CD9933266CC99B33664CC99B33664CC99933666CCD99B336664CC99933266",
      INIT_20 => X"64CD9B366CD993264CD9B3664C99B3664C99B3664CD9B3266CC99B3664CD9933",
      INIT_21 => X"D9B264C9B364C99366CD93264C9B366CD9B364C993264C993264C993264C9932",
      INIT_22 => X"6C9B364D9364C9B26CD9364C9B264D9366C99364C9B264D9B264D9B264D9B264",
      INIT_23 => X"4D936C9B26C9B24D9364D9364D9364D9364D9364D9364D9364D9364D9366C9B2",
      INIT_24 => X"B64DB24D926C93649B24D926C93649B24D936C9B24D936C9B24D93649B26C936",
      INIT_25 => X"B64936C936D926D926D924DB24DB24DB24DB24DB24DB26D926D926C936C93649",
      INIT_26 => X"C926DB64926DB24936D924DB64926DB249B6C926D924DB64936C926D924DB249",
      INIT_27 => X"DB6D924924DB6DB24924DB6DB24926DB6D924936DB24926DB64924DB6C924DB6",
      INIT_28 => X"4924DB6DB6DB6DB6DB6D924924924924DB6DB6DB649249249B6DB6DB24924936",
      INIT_29 => X"92496DB6DB6DB6DB6DB692492492492492492492492492492492492492492492",
      INIT_2A => X"B692492DB6DB4924925B6DB6D2492496DB6DB6D24924925B6DB6DB6DA4924924",
      INIT_2B => X"B6D2496DB4925B6D2492DB692496DB6924B6DB692496DB692492DB6D24924B6D",
      INIT_2C => X"925B6925B6925B6925B6925B6D24B6D24B6DA496DB492DB6925B6D2496DB4925",
      INIT_2D => X"496D24B692DB496D24B692DB496DA4B6D25B692DB492DA496DA4B6D24B6D25B6",
      INIT_2E => X"A4B692DA4B496D25B496D25B496D25B496D25B496D25B496D24B692DA4B6925B",
      INIT_2F => X"D25B4B696D2DA4B496D2DA5B49692DA5B49692DA4B496D25A4B692D25B496D2D",
      INIT_30 => X"696D2D25A4B4B69692D25A5B4B696D2D25A4B49692D25A4B49692D25A4B49692",
      INIT_31 => X"25A5A5B4B4B6969692D2D25A5A4B4B4969692D2DA5A5B4B49696D2D25A5B4B49",
      INIT_32 => X"A5A5A5A5B4B4B4B4B4B69696969692D2D2D2D25A5A5A4B4B4B4B6969692D2D2D",
      INIT_33 => X"69696969696969696969696969696969696D2D2D2D2D2D2D2D2D2D2D2D25A5A5",
      INIT_34 => X"D2D69696969694B4B4B4B4B4A5A5A5A5A5A5A5A52D2D2D2D2D2D2D2D2D2D2D29",
      INIT_35 => X"5A5A52D2D2D69696B4B4B4A5A5A5AD2D2D296969694B4B4B4A5A5A5A5AD2D2D2",
      INIT_36 => X"D69694B4B5A5AD2D29696B4B4A5A5AD2D2969694B4B5A5A5AD2D2969694B4B4A",
      INIT_37 => X"4B4A5A52D296B4B5A5AD2D29694B4A5A52D29694B4B5A5AD2D69694B4A5A5AD2",
      INIT_38 => X"5AD29694B5A5AD296B4B5A5AD29694B5A5AD29694B4A5AD2D696B4A5A52D2969",
      INIT_39 => X"6B4A5AD296B4B5A52D694B5A52D296B4A5AD29694B5A52D696B4A5AD2D694B5A",
      INIT_3A => X"D694B5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD29",
      INIT_3B => X"94B5A5296B4A52D694B5A5296B4A5AD694B5A52D694A5AD296B4A5AD694B5A52",
      INIT_3C => X"D294B5AD296B5A52D6B4A5AD694B5AD296B5A52D6B4A5AD294B5A5296B4A5AD6",
      INIT_3D => X"6B5A5296B5A52D6B4A52D694A5AD694A5AD294B5AD296B5A52D6B4A52D694A5A",
      INIT_3E => X"B5A5296B4A52D6B4A52D6B4A52D6B4A5AD694A5AD694A5AD294B5AD294B5AD29",
      INIT_3F => X"4B5AD294B5AD294B5AD294B5AD294B5AD294B5AD296B5A5296B5A5296B5A5296",
      INIT_40 => X"694A5AD694A5AD694A5AD694B5AD294B5AD294B5AD294B5AD294B5AD294B5AD2",
      INIT_41 => X"94B5AD294B5AD294B5A5296B5A5296B5A52D6B4A52D6B4A52D6B4A52D694A5AD",
      INIT_42 => X"5A5296B4A52D6B4A5AD694B5AD294B5A5296B5A5296B4A52D6B4A5AD694A5AD6",
      INIT_43 => X"6B5A52D694A5AD294B5A52D6B4A5AD694B5AD296B5A52D6B4A5AD694B5AD294B",
      INIT_44 => X"4A5AD296B5A52D694B5A5296B4A5AD296B5A52D694A5AD296B4A52D694A5AD29",
      INIT_45 => X"94B5A52D694B5A52D694B5A52D694B5A52D694B5A52D694B5A52D694B5AD296B",
      INIT_46 => X"5AD296B4B5A52D696B4A5AD29694B5A52D694B4A5AD296B4A5AD2D694B5A52D6",
      INIT_47 => X"9694B4A5A52D696B4B5A52D29694B5A5AD29694B5A5AD2D694B5A5AD29694B5A",
      INIT_48 => X"4B5A5A52D29696B4B5A5AD2D29694B4A5A52D29694B4B5A5AD2D694B4A5A52D2",
      INIT_49 => X"52D2D2969694B4B5A5A5AD2D2969694B4B5A5A52D2D69694B4B5A5AD2D29696B",
      INIT_4A => X"4B4B4B5A5A5A5A52D2D2D296969694B4B4B5A5A5A52D2D2D69696B4B4B4A5A5A",
      INIT_4B => X"94B4B4B4B4B4B4B4B4B4B4B4A5A5A5A5A5A5A5A52D2D2D2D2D29696969696B4B",
      INIT_4C => X"A5A5A4B4B4B4B4B4B4B4B4B4B4B4B69696969696969696969696969696969696",
      INIT_4D => X"B4B4B4969696D2D2D2D25A5A5A4B4B4B4B49696969696D2D2D2D2D2DA5A5A5A5",
      INIT_4E => X"92D2DA5A4B4B69692D2DA5A5B4B4969692D2D25A5A4B4B4969696D2D2DA5A5A4",
      INIT_4F => X"49692D25A4B49692D25A4B49692D25A4B4B696D2DA5A4B49696D2D25A4B4B696",
      INIT_50 => X"B4B692DA4B496D25A4B692D25B49692DA5B49692DA5B4B692D25B4B696D2DA4B",
      INIT_51 => X"DA496D25B496D24B692DA4B692DA4B692DA4B692DA4B692DA4B692D25B496D25",
      INIT_52 => X"6DA4B6D24B6D25B6925B492DB496DA4B6D25B692DB496D24B692DB496D24B692",
      INIT_53 => X"A492DB6924B6DA496DB492DB6925B6D24B6D24B6DA496DA496DA496DA496DA49",
      INIT_54 => X"B6D24924B6DB492496DB692496DB6D2496DB692496DB4924B6DA492DB6924B6D",
      INIT_55 => X"24924925B6DB6DB6DA4924924B6DB6DB6924924B6DB6DA492492DB6DB492496D",
      INIT_56 => X"492492492492492492492492492492492492492492496DB6DB6DB6DB6DB69249",
      INIT_57 => X"6C924924DB6DB6D924924926DB6DB6DB249249249249B6DB6DB6DB6DB6DB2492",
      INIT_58 => X"6DB24936DB24926DB64924DB6C9249B6DB64924DB6DB24924DB6DB249249B6DB",
      INIT_59 => X"924DB249B64936C926DB249B64936D924DB64926DB249B6C924DB64926DB6493",
      INIT_5A => X"926C936C93649B649B64DB24DB24DB24DB24DB24DB249B649B649B6C936C926D",
      INIT_5B => X"6C9364D926C9B24D936C9B24D936C9B24D926C93649B24D926C93649B24DB26D",
      INIT_5C => X"4D9366C9B26C9B26C9B26C9B26C9B26C9B26C9B26C9B26C9B24D9364D936C9B2",
      INIT_5D => X"264D9B264D9B264D9B264D9326C99366C9B264D9326C9B364D9326C9B26CD936",
      INIT_5E => X"4C993264C993264C993264C99326CD9B366CD93264C9B366C99326CD93264D9B",
      INIT_5F => X"CC99B3266CD9933664CD9B3266CD993266CD993266CD9B3264C99B366CD9B326",
      INIT_60 => X"664CC999332666CCD99B33666CC99933266CCD9933266CCD9933664CC99B3266",
      INIT_61 => X"99333366664CCCD999B33326664CCC999B3336666CCC999B332666CCC9993336",
      INIT_62 => X"6666664CCCCCCCD99999993333332666666CCCCCD99999B3333666664CCCC999",
      INIT_63 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC999999999999999933333333333666",
      INIT_64 => X"9CCCCCCCCE66666666333333333331999999999999999CCCCCCCCCCCCCCCCCCC",
      INIT_65 => X"998CCCC6667333319998CCCCE666633333199998CCCCCE666667333333999999",
      INIT_66 => X"199CCC66733199CCC667331998CCC667333999CCCE6673331998CCCE66633339",
      INIT_67 => X"319CCE63319CCE673198CC6633198CE6733198CC6633198CCE6733198CCE6733",
      INIT_68 => X"7318CE6319CC67398CE63398C67319CC67319CC673398CE63398CC673198CE63",
      INIT_69 => X"E6318C6318CE739CE6318C6739CE6318CE7398C67398C6339CC6339CC67398C6",
      INIT_6A => X"9CE318C739CE318C639CE739C6318C6318E739CE739CE739CE739CE739CE739C",
      INIT_6B => X"639C639C738C738C738C738C738C639C639C631CE318E738C739C631CE718C63",
      INIT_6C => X"38E31C738E39C718E39C738E31C638E71CE39C738E71CE39C738C718E71CE31C",
      INIT_6D => X"1C71C71C738E38E38E38E31C71C71C638E38E31C71C638E38C71C738E38C71C6",
      INIT_6E => X"38F1C71C78E38E3871C71C71E38E38E38E38F1C71C71C71C71C71C71C71C71C7",
      INIT_6F => X"E3C70E3C71E3871C38F1C78E3C71E38F1C70E3871C78E3871C70E38E1C71C38E",
      INIT_70 => X"3C78F1E3C78F1E3C78F1C3870E1C38F1E3C70E1C78F1C3871E3870E3C70E3C70",
      INIT_71 => X"3C3C7878F0F1E1E3C3878F0F1E1C3C7870F1E3C3878F1E1C3878F1E3C3870E1C",
      INIT_72 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E1E1E1E1E1C3C3C3C787878F0F0E1E1E",
      INIT_73 => X"1F0F0787C3C1E1F0F078783C3C1E1E0F0F0F878783C3C3C3E1E1E1E1F0F0F0F0",
      INIT_74 => X"1F07C3E0F87C1E0F87C1E0F87C1E0F0783E1F0F87C3E1F0F87C3E1F0F0783C3E",
      INIT_75 => X"F83F07C1F07E0F83E0F83E07C1F07C1F07C1F07C3E0F83E0F83E1F07C1F0F83E",
      INIT_76 => X"3F03F03E07E0FC0F81F83F03E07C0F81F03E07C0F81F07E0FC1F03E0FC1F07E0",
      INIT_77 => X"FE07F03F81FC0FC07E07F03F03F81F81F81F80FC0FC0FC0FC0FC0F81F81F81F8",
      INIT_78 => X"03FC07F80FE03FC07F01FC07F80FE03F81FC07F01FC07E03F80FC07F03F81FC0",
      INIT_79 => X"01FF00FF807FC03FC01FE01FE01FF00FF00FF01FE01FE01FC03FC07F807F00FE",
      INIT_7A => X"FF801FFC00FFC00FFC01FF801FF803FF007FC00FF803FE00FF803FE00FF803FC",
      INIT_7B => X"FFF8003FFE001FFE000FFF000FFE001FFE003FF8007FF001FFC00FFE003FF001",
      INIT_7C => X"F80003FFFE0001FFFE0001FFFC0007FFF0001FFF8001FFF8001FFF8003FFE000",
      INIT_7D => X"FFFF0000007FFFFF000001FFFFF000003FFFFC00003FFFF80000FFFFC0000FFF",
      INIT_7E => X"8000000000007FFFFFFFFFC000000003FFFFFFFE00000003FFFFFFE0000003FF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__1_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__1_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__1_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__1_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__1_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_0_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000",
      INIT_01 => X"FFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFC0000000000000000000001",
      INIT_02 => X"FFFFFFFC000000001FFFFFFFFFC0000000000FFFFFFFFFFF000000000000FFFF",
      INIT_03 => X"0007FFFFFE0000001FFFFFFE0000000FFFFFFFC00000007FFFFFFF800000001F",
      INIT_04 => X"FFF000007FFFFC00000FFFFFE000007FFFFF800000FFFFFF8000007FFFFFE000",
      INIT_05 => X"C0001FFFF80001FFFF80001FFFFC0000FFFFE00001FFFFC00003FFFFC00001FF",
      INIT_06 => X"8000FFFE0003FFFC0007FFF8000FFFF0000FFFF80007FFFC0003FFFE0000FFFF",
      INIT_07 => X"FC001FFF0003FFE0007FFC000FFFC001FFF8001FFFC000FFFC0007FFE0003FFF",
      INIT_08 => X"1FFE001FFE003FFC003FFC003FFE001FFE001FFF000FFF8003FFC001FFF0007F",
      INIT_09 => X"F800FFC007FF003FF800FFE003FF800FFE003FF800FFE001FFC007FF800FFF00",
      INIT_0A => X"801FF003FF007FE007FE007FC00FFC00FFC00FFC007FE007FE007FF003FF001F",
      INIT_0B => X"803FE00FF007FC01FF007FC01FF007FE00FF803FE007FC01FF803FE007FC00FF",
      INIT_0C => X"F00FF00FF807F807FC03FC01FE01FF00FF807FC03FE01FF00FF803FC01FF00FF",
      INIT_0D => X"7F807F00FE01FE03FC03FC07F807F807F00FF00FF00FF00FF00FF00FF00FF00F",
      INIT_0E => X"C07F01FC07F01FE03F80FE01FC07F00FE03FC07F00FE01FC07F80FF01FE03FC0",
      INIT_0F => X"0FC07F03F80FE07F01FC0FE03F80FC07F01FC07F01FC0FE03F80FE03F80FE03F",
      INIT_10 => X"7E03F03F81F80FC0FE07E03F01F80FC0FE07F03F81FC0FE03F01F80FC07F03F8",
      INIT_11 => X"FC0FC0FC0FC0FC0FC0FC0FC0FC0FE07E07E07E07F03F03F01F81F81FC0FC0FE0",
      INIT_12 => X"7C0FC1F81F03F03E07E07C0FC0F81F81F83F03F03F07E07E07E07E0FC0FC0FC0",
      INIT_13 => X"3F07C0F81F03E0FC1F83F07E0FC1F83F07E07C0F81F03E07E0FC1F81F03F07E0",
      INIT_14 => X"07C1F07C0F83E0FC1F07E0F83F07C1F83E07C1F03E0FC1F03E0FC1F03E07C1F8",
      INIT_15 => X"C1F07C1F07C1F07C1F07C1F07C1F07E0F83E0F83E0F83E07C1F07C1F03E0F83E",
      INIT_16 => X"7C1E0F83C1F07C3E0F83E1F07C1E0F83E0F87C1F07C1F0783E0F83E0F83E0F87",
      INIT_17 => X"0783E1F0F83C1E0F87C1E0F07C3E0F07C3E0F07C1E0F87C1E0F83C1F0783E0F0",
      INIT_18 => X"F0F87C3E1F0F0783C1E0F0783C1E0F0F87C1E0F0783C1E0F0783C1F0F87C3E0F",
      INIT_19 => X"1F0F078783C3E1E0F0F0787C3C1E1F0F0783C3E1E0F0F87C3C1E0F0F87C3C1E0",
      INIT_1A => X"E1E1E1F0F0F0F878787C3C3C1E1E1F0F0F078787C3C3E1E1F0F0F0787C3C3E1E",
      INIT_1B => X"3C3C3C3C3C3C3C3C3C3E1E1E1E1E1E1E1E0F0F0F0F0F0F8787878783C3C3C3C1",
      INIT_1C => X"878F0F0F0F0F0F1E1E1E1E1E1E1E1E3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_1D => X"E1E3C3C387878F0F0E1E1E1C3C3C38787878F0F0F0E1E1E1E3C3C3C3C3878787",
      INIT_1E => X"70F0E1E3C387870F1E1E3C387870F0E1E1C3C387870F0E1E1C3C3C7878F0F0E1",
      INIT_1F => X"7870E1E3C3870F1E3C3878F0E1C3C7870F1E1C3878F0E1E3C387870F1E1C3C78",
      INIT_20 => X"78F1E3C78F1E1C3870E1C3878F1E3C7870E1C3878F1E3C3870F1E3C7870E1E3C",
      INIT_21 => X"E1C3870E3C78F1E3870E1C3870E3C78F1E3C78F1E3C78F1E3C78F1E3C78F1E3C",
      INIT_22 => X"8F1C3871E3870E3C70E1C78F1C3871E3870E1C78F1C3871E3C78E1C3871E3C78",
      INIT_23 => X"71E38F1C38F1C38E1C78E1C78E1C78E1C78E1C78E1C78E1C78E1C78E1C78F1C3",
      INIT_24 => X"3871C38E1C70E3871C38E1C70E3871C38E1C70E3C71E38F1C38E1C78E3C70E38",
      INIT_25 => X"3871C70E38E1C71E38E1C71C38E3C71C38E3C71C38E3C71E38E1C70E38F1C78E",
      INIT_26 => X"F1C71C78E38E3C71C71E38E3871C71C38E38F1C71E38E3871C70E38E1C71C38E",
      INIT_27 => X"1C71E38E38E38E3C71C71C71C38E38E38E1C71C71C38E38E3871C71C70E38E38",
      INIT_28 => X"8E38E38E38E38E38E38E1C71C71C71C71C71C71C78E38E38E38E38E3C71C71C7",
      INIT_29 => X"1C718E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E3",
      INIT_2A => X"C71C71CE38E38E38E39C71C71C71C718E38E38E38E38E39C71C71C71C71C71C7",
      INIT_2B => X"C71C718E38E39C71C71CE38E38E71C71C738E38E38E71C71C71CE38E38E38C71",
      INIT_2C => X"1C638E39C71C638E39C71C638E38C71C738E38E71C71CE38E39C71C718E38E39",
      INIT_2D => X"8E71C738E31C718E38C71CE38E71C738E39C71CE38E31C718E38C71C738E39C7",
      INIT_2E => X"38C71CE38C718E39C718E39C718E39C718E39C718E39C718E38C71CE38C71C63",
      INIT_2F => X"1C638C718E31C738E71CE39C718E31C638E71CE38C718E39C738E31C638E71CE",
      INIT_30 => X"718E31C638C738E71CE39C638C718E31C638C718E31C638C718E31C638C718E3",
      INIT_31 => X"39C639C738C718E71CE31C639C738C718E71CE31C639C738E718E31C639C738E",
      INIT_32 => X"C639C639C738C738C738E718E718E31CE31CE39C639C738C738C718E71CE31CE",
      INIT_33 => X"8E718E718E718E718E718E718E718E718E71CE31CE31CE31CE31CE31CE39C639",
      INIT_34 => X"E318E718E718E738C738C738C639C639C639C639CE31CE31CE31CE31CE31CE31",
      INIT_35 => X"9C639CE31CE718E738C738C639C631CE31CE718E718C738C739C639C631CE31C",
      INIT_36 => X"18E718C739C631CE318E738C739C631CE318E718C739C639CE31CE718E738C73",
      INIT_37 => X"8C739C631CE738C639CE31CE718C739C631CE718C739C631CE718E738C639CE3",
      INIT_38 => X"631CE718C639CE318C739C631CE718C639CE318E738C631CE718C739C631CE71",
      INIT_39 => X"8C739CE318C739C6318E739C631CE738C631CE718C639CE718C739CE318E739C",
      INIT_3A => X"18E739CE318C739CE318C739CE318C739CE318C739CE318C739CE318C739CE31",
      INIT_3B => X"18C639CE738C6318E739C6318C739CE718C639CE718C631CE738C6318E739C63",
      INIT_3C => X"1CE739CE318C639CE738C6318E739CE318C639CE738C631CE739C6318C739CE7",
      INIT_3D => X"8C639CE739C6318C739CE718C6318E739CE318C631CE739C6318C739CE718C63",
      INIT_3E => X"C639CE738C6318C739CE738C6318C739CE718C6318E739CE318C631CE739CE31",
      INIT_3F => X"739CE318C631CE739CE318C631CE739CE318C631CE739C6318C639CE739C6318",
      INIT_40 => X"718C6318E739CE718C6318E739CE318C631CE739CE318C631CE739CE318C631C",
      INIT_41 => X"18C631CE739CE318C639CE739C6318C639CE738C6318C739CE738C6318E739CE",
      INIT_42 => X"9C6318C739CE738C6318E739CE318C639CE739C6318C739CE738C6318E739CE7",
      INIT_43 => X"8C639CE718C631CE739C6318C739CE718C631CE739C6318C739CE718C631CE73",
      INIT_44 => X"8C631CE739C6318E739C6318C739CE318C639CE718C631CE738C6318E739CE31",
      INIT_45 => X"18C639CE718C639CE718C639CE718C639CE718C639CE718C639CE718C631CE73",
      INIT_46 => X"631CE738C639CE718C739CE318E739C6318E738C631CE738C631CE718C639CE7",
      INIT_47 => X"18E738C639CE718C739C631CE718C639CE318E739C631CE718C639CE318E739C",
      INIT_48 => X"8C639C631CE718C739C631CE318E738C639CE318E738C639CE318E738C639CE3",
      INIT_49 => X"9CE31CE718E738C639C631CE318E718C739C639CE318E718C739C631CE318E73",
      INIT_4A => X"738C739C639C639CE31CE318E718E738C739C639C631CE318E718C738C739C63",
      INIT_4B => X"18C738C738C738C738C738C739C639C639C639C631CE31CE31CE718E718E738C",
      INIT_4C => X"39C638C738C738C738C738C738C738E718E718E718E718E718E718E718E718E7",
      INIT_4D => X"C738C718E718E31CE31C639C638C738C738E718E718E71CE31CE31CE39C639C6",
      INIT_4E => X"E31CE39C738C718E31CE39C638C718E71CE31C639C738C718E718E31CE39C638",
      INIT_4F => X"8E71CE39C738E71CE39C738E71CE39C738C718E31C638C718E71CE39C738C718",
      INIT_50 => X"C738E31C738E71C638C71CE39C718E31C638E71CE39C738E31C638C718E31C73",
      INIT_51 => X"1C718E39C718E38C71CE38C71CE38C71CE38C71CE38C71CE38C71CE39C718E39",
      INIT_52 => X"8E38C71C738E39C71C638E31C718E38C71C638E31C718E38C71CE38E71C738E3",
      INIT_53 => X"38E31C71C738E38E71C71CE38E39C71C738E38C71C718E38E71C718E38E71C71",
      INIT_54 => X"38E38E38C71C71C718E38E38E71C71C718E38E38E71C71C738E38E31C71C738E",
      INIT_55 => X"C71C71C638E38E38E38E38E38C71C71C71C71C738E38E38E38E31C71C71C718E",
      INIT_56 => X"8E38E38E38E38E38E38E38E38E38E38E38E38E38E38E71C71C71C71C71C71C71",
      INIT_57 => X"8F1C71C71C71C71E38E38E38E38E38E3C71C71C71C71C71C71C71C71C71C38E3",
      INIT_58 => X"71C38E38E3C71C71C78E38E38F1C71C71C78E38E38E3C71C71C71C38E38E38E3",
      INIT_59 => X"E38E3C71C78E38F1C71C38E3871C71E38E3871C71C38E38F1C71C78E38E3871C",
      INIT_5A => X"E38F1C70E3871C78E3871C38E3C71C38E3C71C38E3C71C78E3871C70E38F1C71",
      INIT_5B => X"70E3871E38F1C38E1C70E3C71E38F1C38E1C70E3871C38E1C70E3871C38E3C71",
      INIT_5C => X"8E1C78F1C38F1C38F1C38F1C38F1C38F1C38F1C38F1C38F1C38E1C78E1C70E3C",
      INIT_5D => X"3871E3C78E1C3871E3C78E1C38F1E3870E3C78E1C38F1C3871E3C70E3C70E1C7",
      INIT_5E => X"70E1C3870E1C3870E1C3870E1C38F1E3C78F1E3C78F1C3870E1C38F1E3C78E1C",
      INIT_5F => X"F0E1C3C78F1E1C3878F1E3C3870E1E3C78F1E1C3870E1C3C78F1E3C78F1E3C38",
      INIT_60 => X"7870F1E1C3C7870F1E1C3C7870F1E1C3C78F0E1E3C3870F1E1C3878F0E1C3C78",
      INIT_61 => X"1E3C3C787870F0E1E1C3C3C7878F0F1E1C3C387870F0E1E3C3C7870F0E1E3C38",
      INIT_62 => X"8787878F0F0F0F1E1E1E1E3C3C3C38787870F0F0E1E1E1C3C3C787878F0F0E1E",
      INIT_63 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E1E1E1E1E1E1E1E1C3C3C3C3C3C787",
      INIT_64 => X"1F0F0F0F0F87878787C3C3C3C3C3C1E1E1E1E1E1E1E1E0F0F0F0F0F0F0F0F0F0",
      INIT_65 => X"E1F0F0F8787C3C3E1E1F0F0F078783C3C3E1E1E0F0F0F07878783C3C3C1E1E1E",
      INIT_66 => X"1E1F0F8783C1E1F0F8783C1E1F0F0787C3C1E1F0F0787C3C1E1F0F0F8783C3C1",
      INIT_67 => X"C1E0F07C3E1F0F87C1E0F0783C1E0F0783C1E0F0783C1E0F0F87C3E1F0F0783C",
      INIT_68 => X"7C1F0F83E1F0783E0F07C3E0F87C1E0F87C1E0F87C3E0F07C3E0F0783E1F0F83",
      INIT_69 => X"07C1F07C1F0F83E0F83E0F87C1F07C1F0F83E0F87C1F07C3E0F83C1F0783E0F8",
      INIT_6A => X"E0FC1F07C1F03E0F83E0F83E07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F",
      INIT_6B => X"7C1F83E07C0F83F07C0F83F07C0F83E07C1F83E0FC1F07C0F83E07C1F07E0F83",
      INIT_6C => X"3F03E07C0FC1F81F03E07C0FC1F83F07E0FC1F83F07E0FC1F83F07E0F81F03E0",
      INIT_6D => X"1F81F81F83F03F03F03F03E07E07E07C0FC0FC1F81F83F03F07E07C0FC0F81F8",
      INIT_6E => X"3F01F81F80FC0FC07E07E07E03F03F03F03F01F81F81F81F81F81F81F81F81F8",
      INIT_6F => X"FC07F03F81FC07E03F01F80FC07E03F01F80FC07E07F03F81F80FC0FE07E03F0",
      INIT_70 => X"C07F01FC07F01FC07F01FC07F01FC0FE03F80FE07F01FC07E03F80FC07F03F80",
      INIT_71 => X"3FC07F80FF01FE03FC07F00FE01FC07F80FE03FC07F01FE03F80FE03FC07F01F",
      INIT_72 => X"00FF00FF00FF00FF00FF00FF00FF00FF01FE01FE01FC03FC07F807F00FF01FE0",
      INIT_73 => X"E00FF807FC01FE00FF807FC03FE01FF00FF007F803FC03FC01FE01FE00FF00FF",
      INIT_74 => X"E007FC00FF801FF007FE00FF801FF007FC01FF007FC01FF007FC01FF007FC03F",
      INIT_75 => X"003FF801FF800FFC00FFC007FE007FE007FE007FC00FFC00FFC01FF801FF003F",
      INIT_76 => X"3FFC003FF800FFF001FFC003FF800FFE003FF800FFE007FF001FFC00FFE007FF",
      INIT_77 => X"0007FFC001FFF0007FF8003FFC001FFE001FFF000FFF000FFF000FFE001FFE00",
      INIT_78 => X"FC0007FFF0003FFF8001FFF8000FFFC001FFF8001FFF8003FFF0007FFC001FFF",
      INIT_79 => X"FE0000FFFF80003FFFE0001FFFE0000FFFF0001FFFE0001FFFC0007FFF8000FF",
      INIT_7A => X"00001FFFFF00000FFFFE00001FFFFC00007FFFF00003FFFF00003FFFF00003FF",
      INIT_7B => X"FFFFFFC000001FFFFFF000000FFFFFE000003FFFFF800001FFFFF000003FFFFE",
      INIT_7C => X"000003FFFFFFFE00000001FFFFFFF80000001FFFFFFE0000001FFFFFFC000000",
      INIT_7D => X"00000000007FFFFFFFFFFE00000000003FFFFFFFFFC000000000FFFFFFFFF000",
      INIT_7E => X"0000000000007FFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFC00",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__1_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__1_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__1_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__1_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__1_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_1_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"FFFFFFF000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__2_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__3_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__3_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__3_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__3_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__3_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__3_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__3_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__3_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__3_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__3_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__3_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__3_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__3_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__3_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__3_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_10_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_10_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_10_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_11_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_11_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_11_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_12_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_12_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_12_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_13_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_13_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_13_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_02 => X"FFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_03 => X"0007FFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFF80000000000000001F",
      INIT_04 => X"FFFFFFFF80000000000FFFFFFFFFFF800000000000FFFFFFFFFFFF8000000000",
      INIT_05 => X"00001FFFFFFFFE000000001FFFFFFFFF0000000001FFFFFFFFFC0000000001FF",
      INIT_06 => X"0000FFFFFFFC00000007FFFFFFF00000000FFFFFFFF800000003FFFFFFFF0000",
      INIT_07 => X"FFFFE0000003FFFFFF8000000FFFFFFE0000001FFFFFFF00000007FFFFFFC000",
      INIT_08 => X"1FFFFFE000003FFFFFC000003FFFFFE000001FFFFFF0000003FFFFFE0000007F",
      INIT_09 => X"FFFF000007FFFFC00000FFFFFC00000FFFFFC00000FFFFFE000007FFFFF00000",
      INIT_0A => X"001FFFFC00007FFFF800007FFFF00000FFFFF000007FFFF800007FFFFC00001F",
      INIT_0B => X"003FFFF00007FFFE00007FFFE00007FFFF00003FFFF80001FFFFC00007FFFF00",
      INIT_0C => X"FFF0000FFFF80007FFFC0001FFFE0000FFFF80003FFFE0000FFFFC0001FFFF00",
      INIT_0D => X"7FFF8000FFFE0003FFFC0007FFF80007FFF0000FFFF0000FFFF0000FFFF0000F",
      INIT_0E => X"FF8001FFF8001FFFC000FFFE0007FFF0003FFF8000FFFE0007FFF0001FFFC000",
      INIT_0F => X"0FFF8003FFF0007FFE000FFFC000FFF8001FFF8001FFF0003FFF0003FFF0003F",
      INIT_10 => X"7FFC003FFE000FFF0007FFC001FFF000FFF8003FFE000FFFC001FFF0007FFC00",
      INIT_11 => X"000FFF000FFF000FFF000FFF000FFF8007FF8007FFC003FFE001FFE000FFF000",
      INIT_12 => X"800FFE001FFC003FF8007FF000FFE001FFC003FFC007FF8007FF800FFF000FFF",
      INIT_13 => X"3FF800FFE003FF001FFC007FF001FFC007FF800FFE003FF800FFE001FFC007FF",
      INIT_14 => X"07FE007FF003FF001FF800FFC007FE003FF801FFC00FFE003FF001FFC007FE00",
      INIT_15 => X"FE007FE007FE007FE007FE007FE007FF003FF003FF003FF801FF801FFC00FFC0",
      INIT_16 => X"7FE00FFC01FF803FF003FE007FE00FFC00FF801FF801FF803FF003FF003FF007",
      INIT_17 => X"F803FE00FFC01FF007FE00FF803FF007FC00FF801FF007FE00FFC01FF803FF00",
      INIT_18 => X"FF007FC01FF007FC01FF007FC01FF00FF801FF007FC01FF007FC01FF007FC00F",
      INIT_19 => X"E00FF807FC03FE00FF007F803FE01FF007FC03FE00FF007FC01FF00FF803FE00",
      INIT_1A => X"FE01FE00FF00FF807F803FC01FE01FF00FF807F803FC01FE00FF007F803FC01F",
      INIT_1B => X"C03FC03FC03FC03FC03FE01FE01FE01FE00FF00FF00FF007F807F803FC03FC01",
      INIT_1C => X"F80FF00FF00FF01FE01FE01FE01FE03FC03FC03FC03FC03FC03FC03FC03FC03F",
      INIT_1D => X"01FC03FC07F80FF00FE01FE03FC03F807F80FF00FF01FE01FC03FC03FC07F807",
      INIT_1E => X"80FF01FC03F807F01FE03FC07F80FF01FE03FC07F80FF01FE03FC07F80FF00FE",
      INIT_1F => X"7F80FE03FC07F01FC03F80FF01FC07F80FE01FC07F00FE03FC07F80FE01FC07F",
      INIT_20 => X"7F01FC07F01FE03F80FE03F80FE03F807F01FC07F01FC03F80FE03F807F01FC0",
      INIT_21 => X"01FC07F03F80FE03F80FE03F80FC07F01FC07F01FC07F01FC07F01FC07F01FC0",
      INIT_22 => X"0FE03F81FC07F03F80FE07F01FC07E03F80FE07F01FC07E03F80FE03F81FC07F",
      INIT_23 => X"81FC0FE03F01FC0FE07F01F80FE07F01F80FE07F01F80FE07F01F80FE07F01FC",
      INIT_24 => X"3F81FC0FE07F03F81FC0FE07F03F81FC0FE07F03F81FC0FE03F01F80FC07F03F",
      INIT_25 => X"3F81F80FC0FE07E03F01F81FC0FC07E03F03F81FC0FC07E03F01F80FC0FE07F0",
      INIT_26 => X"01F81F80FC0FC07E07E03F03F81F81FC0FC0FE07E03F03F81F80FC0FE07E03F0",
      INIT_27 => X"1F81FC0FC0FC0FC07E07E07E03F03F03F01F81F81FC0FC0FC07E07E07F03F03F",
      INIT_28 => X"0FC0FC0FC0FC0FC0FC0FE07E07E07E07E07E07E07F03F03F03F03F03F81F81F8",
      INIT_29 => X"E07E0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC",
      INIT_2A => X"07E07E0FC0FC0FC0FC1F81F81F81F81F03F03F03F03F03E07E07E07E07E07E07",
      INIT_2B => X"07E07E0FC0FC1F81F81F03F03F07E07E07C0FC0FC0F81F81F81F03F03F03F07E",
      INIT_2C => X"E07C0FC1F81F83F03E07E07C0FC0F81F83F03F07E07E0FC0FC1F81F81F03F03E",
      INIT_2D => X"0F81F83F03E07E0FC0F81F03F07E07C0FC1F81F03F03E07E0FC0F81F83F03E07",
      INIT_2E => X"3F07E0FC0F81F03E07E0FC1F81F03E07E0FC1F81F03E07E0FC0F81F03F07E07C",
      INIT_2F => X"1F83F07E0FC1F83F07E0FC1F81F03E07C0F81F03F07E0FC1F83F03E07C0F81F0",
      INIT_30 => X"81F03E07C0F83F07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC",
      INIT_31 => X"3E07C1F83F07E0F81F03E07C1F83F07E0F81F03E07C1F83F07E0FC1F83E07C0F",
      INIT_32 => X"F83E07C1F83F07C0F83F07E0F81F03E0FC1F03E07C1F83F07C0F81F07E0FC1F0",
      INIT_33 => X"F07E0F81F07E0F81F07E0F81F07E0F81F07E0FC1F03E0FC1F03E0FC1F03E07C1",
      INIT_34 => X"FC1F07E0F81F07C0F83F07C0F83E07C1F83E07C1F03E0FC1F03E0FC1F03E0FC1",
      INIT_35 => X"1F83E0FC1F07E0F83F07C0F83E07C1F03E0F81F07E0F83F07C1F83E07C1F03E0",
      INIT_36 => X"E0F81F07C1F83E0FC1F07C0F83E07C1F03E0F81F07C1F83E0FC1F07E0F83F07C",
      INIT_37 => X"0F83E07C1F07C0F83E0FC1F07E0F83E07C1F07E0F83E07C1F07E0F83F07C1F03",
      INIT_38 => X"7C1F07E0F83E0FC1F07C1F83E0F81F07C1F03E0F83F07C1F07E0F83E07C1F07E",
      INIT_39 => X"F07C1F03E0F83E07C1F07C1F83E0F83F07C1F07E0F83E0F81F07C1F03E0F83E0",
      INIT_3A => X"E0F83E0FC1F07C1F03E0F83E0FC1F07C1F03E0F83E0FC1F07C1F03E0F83E0FC1",
      INIT_3B => X"E0F83E0F83F07C1F07C1F83E0F83E0F81F07C1F07E0F83E0F83F07C1F07C1F83",
      INIT_3C => X"E0F83E0FC1F07C1F07C0F83E0F83E0FC1F07C1F07C0F83E0F83E07C1F07C1F07",
      INIT_3D => X"F07C1F07C1F83E0F83E0F81F07C1F07C1F03E0F83E0F83E07C1F07C1F07E0F83",
      INIT_3E => X"F83E0F83F07C1F07C1F07C0F83E0F83E0F81F07C1F07C1F03E0F83E0F83E0FC1",
      INIT_3F => X"7C1F03E0F83E0F83E0FC1F07C1F07C1F03E0F83E0F83E07C1F07C1F07C1F83E0",
      INIT_40 => X"7E0F83E0F83E0F81F07C1F07C1F03E0F83E0F83E0FC1F07C1F07C1F03E0F83E0",
      INIT_41 => X"1F07C1F07C1F03E0F83E0F83E07C1F07C1F07C0F83E0F83E0F83F07C1F07C1F0",
      INIT_42 => X"1F83E0F83E0F83F07C1F07C1F03E0F83E0F83E07C1F07C1F07C0F83E0F83E0F8",
      INIT_43 => X"0F83E0F81F07C1F07C1F83E0F83E0F81F07C1F07C1F83E0F83E0F81F07C1F07C",
      INIT_44 => X"0F83E0F83E07C1F07C1F83E0F83E0FC1F07C1F07E0F83E0F83F07C1F07C1F03E",
      INIT_45 => X"1F07C1F07E0F83E0F81F07C1F07E0F83E0F81F07C1F07E0F83E0F81F07C1F07C",
      INIT_46 => X"7C1F07C0F83E0F81F07C1F03E0F83E07C1F07C0F83E0F83F07C1F07E0F83E0F8",
      INIT_47 => X"E0F83F07C1F07E0F83E07C1F07E0F83E0FC1F07C1F83E0F81F07C1F03E0F83E0",
      INIT_48 => X"0F83E07C1F07E0F83E07C1F03E0F83F07C1F03E0F83F07C1F03E0F83F07C1F03",
      INIT_49 => X"E0FC1F07E0F83F07C1F83E0FC1F07E0F83E07C1F03E0F81F07C1F83E0FC1F07C",
      INIT_4A => X"7C0F83E07C1F83E0FC1F03E0F81F07C0F83E07C1F83E0FC1F07E0F83F07C1F83",
      INIT_4B => X"1F07C0F83F07C0F83F07C0F83E07C1F83E07C1F83E0FC1F03E0F81F07E0F83F0",
      INIT_4C => X"3E07C0F83F07C0F83F07C0F83F07C0F81F07E0F81F07E0F81F07E0F81F07E0F8",
      INIT_4D => X"F83F07E0F81F03E0FC1F83E07C0F83F07C0F81F07E0F81F03E0FC1F03E07C1F8",
      INIT_4E => X"03E0FC1F83F07E0FC1F03E07C0F81F07E0FC1F83E07C0F81F07E0FC1F03E07C0",
      INIT_4F => X"F07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0F81F03E07C0F81F",
      INIT_50 => X"F83F03E07C0F81F83F07E0FC1F81F03E07C0F81F03E07C0FC1F83F07E0FC1F83",
      INIT_51 => X"E07E0FC1F81F03F07E0FC0F81F03F07E0FC0F81F03F07E0FC0F81F03E07E0FC1",
      INIT_52 => X"0FC0F81F83F03E07E07C0FC1F81F03F07E07C0FC1F81F03F07E0FC0F81F83F03",
      INIT_53 => X"C0FC1F81F83F03F07E07E0FC0FC1F81F83F03F07E07E0FC0F81F81F03F07E07E",
      INIT_54 => X"C0FC0FC0F81F81F81F03F03F07E07E07E0FC0FC0F81F81F83F03F03E07E07C0F",
      INIT_55 => X"07E07E07C0FC0FC0FC0FC0FC0F81F81F81F81F83F03F03F03F03E07E07E07E0F",
      INIT_56 => X"F03F03F03F03F03F03F03F03F03F03F03F03F03F03F07E07E07E07E07E07E07E",
      INIT_57 => X"F01F81F81F81F81FC0FC0FC0FC0FC0FC07E07E07E07E07E07E07E07E07E03F03",
      INIT_58 => X"81FC0FC0FC07E07E07F03F03F01F81F81F80FC0FC0FC07E07E07E03F03F03F03",
      INIT_59 => X"FC0FC07E07F03F01F81FC0FC07E07E03F03F81F81FC0FC0FE07E07F03F03F81F",
      INIT_5A => X"FC0FE07F03F81F80FC07E03F03F81FC0FC07E03F03F81F80FC07E07F03F01F81",
      INIT_5B => X"80FC07E03F01FC0FE07F03F81FC0FE03F01F80FC07E03F01F80FC07E03F03F81",
      INIT_5C => X"F01F80FE03F01FC0FE03F01FC0FE03F01FC0FE03F01FC0FE03F01F80FE07F03F",
      INIT_5D => X"C07E03F80FE03F81FC07F01FC0FE03F80FC07F01FC0FE03F81FC07F03F80FE07",
      INIT_5E => X"7F01FC07F01FC07F01FC07F01FC0FE03F80FE03F80FE03F80FE03F01FC07F01F",
      INIT_5F => X"FF01FC07F01FE03F80FE03FC07F01FC07F01FE03F80FE03F80FE03F80FE03FC0",
      INIT_60 => X"807F01FE03F807F01FE03F807F01FE03F80FF01FC03F80FE01FC07F00FE03F80",
      INIT_61 => X"E03FC07F807F00FE01FC03F807F00FE01FC03F807F00FE03FC07F80FF01FC03F",
      INIT_62 => X"07F807F00FF00FE01FE01FC03FC03F807F80FF00FE01FE03FC07F807F00FF01F",
      INIT_63 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FE01FE01FE01FE01FC03FC03FC07F8",
      INIT_64 => X"1FF00FF00FF807F807FC03FC03FC01FE01FE01FE01FE00FF00FF00FF00FF00FF",
      INIT_65 => X"01FF00FF807FC03FE01FF00FF807FC03FC01FE00FF00FF807F803FC03FE01FE0",
      INIT_66 => X"1FE00FF803FE01FF007FC01FE00FF807FC01FE00FF807FC01FE00FF007FC03FE",
      INIT_67 => X"01FF007FC01FF007FE00FF803FE00FF803FE00FF803FE00FF007FC01FF007FC0",
      INIT_68 => X"7FE00FFC01FF803FF007FC00FF801FF007FE00FF803FF007FC00FF803FE00FFC",
      INIT_69 => X"07FE007FE00FFC00FFC00FF801FF801FF003FF007FE007FC00FFC01FF803FF00",
      INIT_6A => X"FF001FF801FFC00FFC00FFC007FE007FE007FE007FE007FE007FE007FE007FE0",
      INIT_6B => X"7FE003FF800FFC007FF003FF800FFC007FE003FF001FF800FFC007FE007FF003",
      INIT_6C => X"C003FF800FFE001FFC007FF001FFC007FF001FFC007FF001FFC007FF001FFC00",
      INIT_6D => X"E001FFE003FFC003FFC003FF8007FF800FFF001FFE003FFC007FF800FFF001FF",
      INIT_6E => X"3FFE001FFF000FFF8007FF8003FFC003FFC001FFE001FFE001FFE001FFE001FF",
      INIT_6F => X"FFF8003FFE0007FFC001FFF0007FFC001FFF0007FF8003FFE000FFF0007FFC00",
      INIT_70 => X"007FFE0007FFE0007FFE0007FFE000FFFC000FFF8001FFF8003FFF0007FFC000",
      INIT_71 => X"3FFF8000FFFE0003FFF8000FFFE0007FFF0003FFF8001FFFC000FFFC0007FFE0",
      INIT_72 => X"00FFFF0000FFFF0000FFFF0000FFFF0001FFFE0001FFFC0007FFF8000FFFE000",
      INIT_73 => X"FFF00007FFFE0000FFFF80003FFFE0000FFFF80003FFFC0001FFFE0000FFFF00",
      INIT_74 => X"FFF80000FFFFE00007FFFF00001FFFF80001FFFF80001FFFF80001FFFF80003F",
      INIT_75 => X"003FFFFE00000FFFFF000007FFFF800007FFFF80000FFFFF00001FFFFE00003F",
      INIT_76 => X"3FFFFFC00000FFFFFE000003FFFFF000003FFFFF000007FFFFE00000FFFFF800",
      INIT_77 => X"0007FFFFFE0000007FFFFFC000001FFFFFE000000FFFFFF000000FFFFFE00000",
      INIT_78 => X"FFFFF80000003FFFFFFE0000000FFFFFFE0000001FFFFFFC0000007FFFFFE000",
      INIT_79 => X"FFFFFF000000003FFFFFFFE00000000FFFFFFFE00000001FFFFFFF80000000FF",
      INIT_7A => X"00001FFFFFFFFFF0000000001FFFFFFFFF8000000003FFFFFFFFC000000003FF",
      INIT_7B => X"FFFFFFFFFFFFE000000000000FFFFFFFFFFFC00000000001FFFFFFFFFFC00000",
      INIT_7C => X"000003FFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFE0000000000000",
      INIT_7D => X"FFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFF000000000000",
      INIT_7E => X"FFFFFFFFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__1_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__1_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__1_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__1_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__1_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_2_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFE000000000000000001FFFFFFFFFFFFFFFFFFE00000000000000000001FF",
      INIT_06 => X"FFFF0000000000000007FFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFC0000000000000FFFFFFFFFFFFFE000000000000007FFFFFFFFFF",
      INIT_08 => X"E000000000003FFFFFFFFFFFC000000000001FFFFFFFFFFFFC0000000000007F",
      INIT_09 => X"0000000007FFFFFFFFFF00000000000FFFFFFFFFFF000000000007FFFFFFFFFF",
      INIT_0A => X"FFE0000000007FFFFFFFFF8000000000FFFFFFFFFF80000000007FFFFFFFFFE0",
      INIT_0B => X"003FFFFFFFF8000000007FFFFFFFF8000000003FFFFFFFFE0000000007FFFFFF",
      INIT_0C => X"FFFFFFF000000007FFFFFFFE00000000FFFFFFFFC00000000FFFFFFFFE000000",
      INIT_0D => X"7FFFFFFF00000003FFFFFFF800000007FFFFFFF00000000FFFFFFFF00000000F",
      INIT_0E => X"000001FFFFFFE0000000FFFFFFF80000003FFFFFFF00000007FFFFFFE0000000",
      INIT_0F => X"0FFFFFFC0000007FFFFFF0000000FFFFFFE0000001FFFFFFC0000003FFFFFFC0",
      INIT_10 => X"7FFFFFC000000FFFFFF8000001FFFFFF0000003FFFFFF0000001FFFFFF800000",
      INIT_11 => X"000FFFFFF000000FFFFFF000000FFFFFF8000007FFFFFC000001FFFFFF000000",
      INIT_12 => X"FFF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFF800000FFFFFF000",
      INIT_13 => X"C00000FFFFFC00001FFFFF800001FFFFF800000FFFFFC00000FFFFFE000007FF",
      INIT_14 => X"F800007FFFFC00001FFFFF000007FFFFC00001FFFFF000003FFFFE000007FFFF",
      INIT_15 => X"FFFF800007FFFF800007FFFF800007FFFFC00003FFFFC00001FFFFE00000FFFF",
      INIT_16 => X"80000FFFFE00003FFFFC00007FFFF00000FFFFE00001FFFFC00003FFFFC00007",
      INIT_17 => X"0003FFFF00001FFFF80000FFFFC00007FFFF00001FFFF80000FFFFE00003FFFF",
      INIT_18 => X"00007FFFE00007FFFE00007FFFE0000FFFFE00007FFFE00007FFFE00007FFFF0",
      INIT_19 => X"FFF00007FFFC0000FFFF80003FFFE00007FFFC0000FFFF80001FFFF00003FFFF",
      INIT_1A => X"0001FFFF0000FFFF80003FFFE0001FFFF00007FFFC0001FFFF00007FFFC0001F",
      INIT_1B => X"003FFFC0003FFFC0003FFFE0001FFFE0000FFFF0000FFFF80007FFFC0003FFFE",
      INIT_1C => X"000FFFF0000FFFE0001FFFE0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0",
      INIT_1D => X"FE0003FFF8000FFFF0001FFFC0003FFF8000FFFF0001FFFE0003FFFC0007FFF8",
      INIT_1E => X"00FFFE0003FFF8001FFFC0007FFF0001FFFC0007FFF0001FFFC0007FFF0000FF",
      INIT_1F => X"7FFF0003FFF8001FFFC000FFFE0007FFF0001FFF8000FFFC0007FFF0001FFF80",
      INIT_20 => X"7FFE0007FFE0003FFF0003FFF0003FFF8001FFF8001FFFC000FFFC0007FFE000",
      INIT_21 => X"01FFF8003FFF0003FFF0003FFF0007FFE0007FFE0007FFE0007FFE0007FFE000",
      INIT_22 => X"F0003FFE0007FFC000FFF8001FFF8003FFF0007FFE0007FFC000FFFC001FFF80",
      INIT_23 => X"01FFF0003FFE000FFF8001FFF0007FFE000FFF8001FFF0007FFE000FFF8001FF",
      INIT_24 => X"3FFE000FFF8003FFE000FFF8003FFE000FFF8003FFE000FFFC001FFF0007FFC0",
      INIT_25 => X"3FFE000FFF0007FFC001FFE000FFF8003FFC001FFF0007FFC001FFF000FFF800",
      INIT_26 => X"01FFE000FFF0007FF8003FFC001FFE000FFF0007FFC003FFE000FFF0007FFC00",
      INIT_27 => X"E001FFF000FFF0007FF8007FFC003FFC001FFE001FFF000FFF8007FF8003FFC0",
      INIT_28 => X"0FFF000FFF000FFF000FFF8007FF8007FF8007FF8003FFC003FFC003FFE001FF",
      INIT_29 => X"FF800FFF000FFF000FFF000FFF000FFF000FFF000FFF000FFF000FFF000FFF00",
      INIT_2A => X"F8007FF000FFF000FFE001FFE001FFE003FFC003FFC003FF8007FF8007FF8007",
      INIT_2B => X"F8007FF000FFE001FFE003FFC007FF8007FF000FFF001FFE001FFC003FFC007F",
      INIT_2C => X"FF800FFE001FFC003FF8007FF000FFE003FFC007FF800FFF001FFE001FFC003F",
      INIT_2D => X"0FFE003FFC007FF000FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007",
      INIT_2E => X"C007FF000FFE003FF800FFE001FFC007FF001FFE003FF800FFF001FFC007FF80",
      INIT_2F => X"1FFC007FF001FFC007FF001FFE003FF800FFE003FF800FFE003FFC007FF001FF",
      INIT_30 => X"FE003FF800FFC007FF001FFC007FF001FFC007FF001FFC007FF001FFC007FF00",
      INIT_31 => X"C007FE003FF800FFE003FF801FFC007FF001FFC007FE003FF800FFE003FF800F",
      INIT_32 => X"003FF801FFC007FF003FF800FFE003FF001FFC007FE003FF800FFE007FF001FF",
      INIT_33 => X"007FF001FF800FFE007FF001FF800FFE007FF001FFC00FFE003FF001FFC007FE",
      INIT_34 => X"001FF800FFE007FF003FF800FFC007FE003FF801FFC00FFE003FF001FFC00FFE",
      INIT_35 => X"E003FF001FF800FFC007FF003FF801FFC00FFE007FF003FF801FFC007FE003FF",
      INIT_36 => X"FF001FF801FFC00FFE007FF003FF801FFC00FFE007FE003FF001FF800FFC007F",
      INIT_37 => X"0FFC007FE007FF003FF001FF800FFC007FE007FF003FF801FF800FFC007FE003",
      INIT_38 => X"801FF800FFC00FFE007FE003FF001FF801FFC00FFC007FE007FF003FF801FF80",
      INIT_39 => X"FF801FFC00FFC007FE007FE003FF003FF801FF800FFC00FFE007FE003FF003FF",
      INIT_3A => X"00FFC00FFE007FE003FF003FF001FF801FFC00FFC00FFE007FE003FF003FF001",
      INIT_3B => X"FF003FF003FF801FF801FFC00FFC00FFE007FE007FF003FF003FF801FF801FFC",
      INIT_3C => X"00FFC00FFE007FE007FF003FF003FF001FF801FF800FFC00FFC007FE007FE007",
      INIT_3D => X"FF801FF801FFC00FFC00FFE007FE007FE003FF003FF003FF801FF801FF800FFC",
      INIT_3E => X"003FF003FF801FF801FF800FFC00FFC00FFE007FE007FE003FF003FF003FF001",
      INIT_3F => X"7FE003FF003FF003FF001FF801FF801FFC00FFC00FFC007FE007FE007FE003FF",
      INIT_40 => X"800FFC00FFC00FFE007FE007FE003FF003FF003FF001FF801FF801FFC00FFC00",
      INIT_41 => X"1FF801FF801FFC00FFC00FFC007FE007FE007FF003FF003FF003FF801FF801FF",
      INIT_42 => X"E003FF003FF003FF801FF801FFC00FFC00FFC007FE007FE007FF003FF003FF00",
      INIT_43 => X"0FFC00FFE007FE007FE003FF003FF001FF801FF801FFC00FFC00FFE007FE007F",
      INIT_44 => X"F003FF003FF801FF801FFC00FFC00FFE007FE007FF003FF003FF801FF801FFC0",
      INIT_45 => X"1FF801FF800FFC00FFE007FE007FF003FF001FF801FF800FFC00FFE007FE007F",
      INIT_46 => X"801FF800FFC00FFE007FE003FF003FF801FF800FFC00FFC007FE007FF003FF00",
      INIT_47 => X"FF003FF801FF800FFC007FE007FF003FF001FF801FFC00FFE007FE003FF003FF",
      INIT_48 => X"0FFC007FE007FF003FF801FFC00FFC007FE003FF003FF801FFC00FFC007FE003",
      INIT_49 => X"00FFE007FF003FF801FFC00FFE007FF003FF801FFC00FFE007FE003FF001FF80",
      INIT_4A => X"800FFC007FE003FF001FFC00FFE007FF003FF801FFC00FFE007FF003FF801FFC",
      INIT_4B => X"E007FF003FF800FFC007FF003FF801FFC007FE003FF001FFC00FFE007FF003FF",
      INIT_4C => X"C007FF003FF800FFC007FF003FF800FFE007FF001FF800FFE007FF001FF800FF",
      INIT_4D => X"003FF800FFE003FF001FFC007FF003FF800FFE007FF001FFC00FFE003FF801FF",
      INIT_4E => X"03FF001FFC007FF001FFC007FF001FF800FFE003FF800FFE007FF001FFC007FF",
      INIT_4F => X"FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE0",
      INIT_50 => X"003FFC007FF001FFC007FF001FFE003FF800FFE003FF800FFE003FF800FFE003",
      INIT_51 => X"FF800FFE001FFC007FF000FFE003FF800FFF001FFC007FF000FFE003FF800FFE",
      INIT_52 => X"0FFF001FFC003FF8007FF001FFE003FF8007FF001FFE003FF800FFF001FFC003",
      INIT_53 => X"00FFE001FFC003FF8007FF000FFE001FFC003FF8007FF000FFE001FFC007FF80",
      INIT_54 => X"00FFF000FFE001FFE003FFC007FF8007FF000FFF001FFE003FFC003FF8007FF0",
      INIT_55 => X"07FF8007FF000FFF000FFF000FFE001FFE001FFC003FFC003FFC007FF8007FF0",
      INIT_56 => X"FFC003FFC003FFC003FFC003FFC003FFC003FFC003FF8007FF8007FF8007FF80",
      INIT_57 => X"001FFE001FFE001FFF000FFF000FFF0007FF8007FF8007FF8007FF8007FFC003",
      INIT_58 => X"FE000FFF0007FF8007FFC003FFE001FFE000FFF000FFF8007FF8003FFC003FFC",
      INIT_59 => X"FFF0007FF8003FFE001FFF0007FF8003FFC001FFE000FFF0007FF8003FFC001F",
      INIT_5A => X"FFF0007FFC001FFF0007FFC003FFE000FFF8003FFC001FFF0007FF8003FFE001",
      INIT_5B => X"FF0007FFC001FFF0007FFC001FFF0003FFE000FFF8003FFE000FFF8003FFC001",
      INIT_5C => X"001FFF0003FFE000FFFC001FFF0003FFE000FFFC001FFF0003FFE000FFF8003F",
      INIT_5D => X"FF8003FFF0003FFE0007FFE000FFFC000FFF8001FFF0003FFE0007FFC000FFF8",
      INIT_5E => X"7FFE0007FFE0007FFE0007FFE000FFFC000FFFC000FFFC000FFFC001FFF8001F",
      INIT_5F => X"FFFE0007FFE0003FFF0003FFF8001FFF8001FFFC000FFFC000FFFC000FFFC000",
      INIT_60 => X"FF8001FFFC0007FFE0003FFF8001FFFC000FFFE0003FFF0001FFF8000FFFC000",
      INIT_61 => X"003FFF80007FFF0001FFFC0007FFF0001FFFC0007FFF0003FFF8000FFFE0003F",
      INIT_62 => X"F80007FFF0000FFFE0001FFFC0003FFF8000FFFF0001FFFC0007FFF8000FFFE0",
      INIT_63 => X"FF0000FFFF0000FFFF0000FFFF0000FFFF0001FFFE0001FFFE0003FFFC0007FF",
      INIT_64 => X"E0000FFFF00007FFF80003FFFC0001FFFE0001FFFE0000FFFF0000FFFF0000FF",
      INIT_65 => X"01FFFF00007FFFC0001FFFF00007FFFC0001FFFF0000FFFF80003FFFC0001FFF",
      INIT_66 => X"E0000FFFFC0001FFFF80001FFFF00007FFFE0000FFFF80001FFFF00007FFFC00",
      INIT_67 => X"FE00007FFFE00007FFFF00003FFFF00003FFFF00003FFFF00007FFFE00007FFF",
      INIT_68 => X"80000FFFFE00003FFFF80000FFFFE00007FFFF00003FFFF80000FFFFC0000FFF",
      INIT_69 => X"07FFFF80000FFFFF00000FFFFE00001FFFFC00007FFFF80000FFFFE00003FFFF",
      INIT_6A => X"00001FFFFE00000FFFFF000007FFFF800007FFFF800007FFFF800007FFFF8000",
      INIT_6B => X"800003FFFFF000007FFFFC00000FFFFF800003FFFFE00000FFFFF800007FFFFC",
      INIT_6C => X"0003FFFFF000001FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF",
      INIT_6D => X"FFFE000003FFFFFC000003FFFFF800000FFFFFE000003FFFFF800000FFFFFE00",
      INIT_6E => X"3FFFFFE000000FFFFFF8000003FFFFFC000001FFFFFE000001FFFFFE000001FF",
      INIT_6F => X"FFFFFFC0000007FFFFFE0000007FFFFFE0000007FFFFFC000000FFFFFF800000",
      INIT_70 => X"FF80000007FFFFFF80000007FFFFFF0000000FFFFFFE0000003FFFFFF8000000",
      INIT_71 => X"3FFFFFFF00000003FFFFFFF00000007FFFFFFC0000001FFFFFFF00000007FFFF",
      INIT_72 => X"00FFFFFFFF00000000FFFFFFFF00000001FFFFFFFE00000007FFFFFFF0000000",
      INIT_73 => X"FFFFFFF800000000FFFFFFFFC00000000FFFFFFFFC00000001FFFFFFFF000000",
      INIT_74 => X"00000000FFFFFFFFF8000000001FFFFFFFFE000000001FFFFFFFFE000000003F",
      INIT_75 => X"FFC0000000000FFFFFFFFFF80000000007FFFFFFFFF0000000001FFFFFFFFFC0",
      INIT_76 => X"C00000000000FFFFFFFFFFFC00000000003FFFFFFFFFF80000000000FFFFFFFF",
      INIT_77 => X"0007FFFFFFFFFFFF8000000000001FFFFFFFFFFFF000000000000FFFFFFFFFFF",
      INIT_78 => X"0000000000003FFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFF8000000000",
      INIT_79 => X"000000000000003FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFF00",
      INIT_7A => X"00001FFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFC00",
      INIT_7B => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE0000000000000000",
      INIT_7C => X"FFFFFC0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__1_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__1_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__1_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__1_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__1_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_3_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000001FF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000003FFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFF",
      INIT_08 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007F",
      INIT_09 => X"FFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_0A => X"0000000000007FFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFF",
      INIT_0B => X"003FFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFF8000000",
      INIT_0C => X"FFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFF000000000000000",
      INIT_0D => X"7FFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFF0000000000000000F",
      INIT_0E => X"000001FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFF800000000000000",
      INIT_0F => X"F00000000000007FFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFC00000000",
      INIT_10 => X"7FFFFFFFFFFFF0000000000001FFFFFFFFFFFFC0000000000001FFFFFFFFFFFF",
      INIT_11 => X"FFF000000000000FFFFFFFFFFFF0000000000007FFFFFFFFFFFE000000000000",
      INIT_12 => X"000000001FFFFFFFFFFF800000000001FFFFFFFFFFF800000000000FFFFFFFFF",
      INIT_13 => X"000000FFFFFFFFFFE00000000001FFFFFFFFFFF00000000000FFFFFFFFFFF800",
      INIT_14 => X"0000007FFFFFFFFFE00000000007FFFFFFFFFE00000000003FFFFFFFFFF80000",
      INIT_15 => X"0000000007FFFFFFFFF80000000007FFFFFFFFFC0000000001FFFFFFFFFF0000",
      INIT_16 => X"FFFFF0000000003FFFFFFFFF8000000000FFFFFFFFFE0000000003FFFFFFFFF8",
      INIT_17 => X"0003FFFFFFFFE000000000FFFFFFFFF8000000001FFFFFFFFF0000000003FFFF",
      INIT_18 => X"FFFF8000000007FFFFFFFF800000000FFFFFFFFF8000000007FFFFFFFF800000",
      INIT_19 => X"00000007FFFFFFFF000000003FFFFFFFF800000000FFFFFFFFE000000003FFFF",
      INIT_1A => X"0001FFFFFFFF000000003FFFFFFFE000000007FFFFFFFE000000007FFFFFFFE0",
      INIT_1B => X"003FFFFFFFC00000003FFFFFFFE00000000FFFFFFFF000000007FFFFFFFC0000",
      INIT_1C => X"000FFFFFFFF00000001FFFFFFFE00000003FFFFFFFC00000003FFFFFFFC00000",
      INIT_1D => X"000003FFFFFFF00000001FFFFFFFC0000000FFFFFFFE00000003FFFFFFF80000",
      INIT_1E => X"FF00000003FFFFFFE00000007FFFFFFE00000007FFFFFFE00000007FFFFFFF00",
      INIT_1F => X"7FFFFFFC0000001FFFFFFF00000007FFFFFFE0000000FFFFFFF80000001FFFFF",
      INIT_20 => X"80000007FFFFFFC0000003FFFFFFC0000001FFFFFFE0000000FFFFFFF8000000",
      INIT_21 => X"01FFFFFFC0000003FFFFFFC0000007FFFFFF80000007FFFFFF80000007FFFFFF",
      INIT_22 => X"FFFFC0000007FFFFFF0000001FFFFFFC0000007FFFFFF8000000FFFFFFE00000",
      INIT_23 => X"FE0000003FFFFFF0000001FFFFFF8000000FFFFFFE0000007FFFFFF0000001FF",
      INIT_24 => X"C000000FFFFFFC000000FFFFFFC000000FFFFFFC000000FFFFFFE0000007FFFF",
      INIT_25 => X"C000000FFFFFF8000001FFFFFF0000003FFFFFE0000007FFFFFE000000FFFFFF",
      INIT_26 => X"FE000000FFFFFF8000003FFFFFE000000FFFFFF8000003FFFFFF0000007FFFFF",
      INIT_27 => X"FFFE000000FFFFFF8000007FFFFFC000001FFFFFE000000FFFFFF8000003FFFF",
      INIT_28 => X"0FFFFFF000000FFFFFF0000007FFFFF8000007FFFFFC000003FFFFFC000001FF",
      INIT_29 => X"00000FFFFFF000000FFFFFF000000FFFFFF000000FFFFFF000000FFFFFF00000",
      INIT_2A => X"FFFF800000FFFFFF000001FFFFFE000003FFFFFC000003FFFFF8000007FFFFF8",
      INIT_2B => X"00007FFFFF000001FFFFFC000007FFFFF800000FFFFFE000001FFFFFC000007F",
      INIT_2C => X"FFFFF000001FFFFFC000007FFFFF000003FFFFF800000FFFFFE000001FFFFFC0",
      INIT_2D => X"F000003FFFFF800000FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007",
      INIT_2E => X"0007FFFFF000003FFFFF000001FFFFF800001FFFFFC00000FFFFFE000007FFFF",
      INIT_2F => X"1FFFFF800001FFFFF800001FFFFFC00000FFFFFC00000FFFFFC000007FFFFE00",
      INIT_30 => X"FFFFC00000FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF80000",
      INIT_31 => X"FFF800003FFFFF000003FFFFE000007FFFFE000007FFFFC00000FFFFFC00000F",
      INIT_32 => X"FFC00001FFFFF800003FFFFF000003FFFFE000007FFFFC00000FFFFF800001FF",
      INIT_33 => X"FF800001FFFFF000007FFFFE00000FFFFF800001FFFFF000003FFFFE000007FF",
      INIT_34 => X"FFE00000FFFFF800003FFFFF000007FFFFC00001FFFFF000003FFFFE00000FFF",
      INIT_35 => X"FFFC00001FFFFF000007FFFFC00001FFFFF000007FFFFC00001FFFFF800003FF",
      INIT_36 => X"FFFFE00001FFFFF000007FFFFC00001FFFFF000007FFFFC00001FFFFF000007F",
      INIT_37 => X"0FFFFF800007FFFFC00001FFFFF000007FFFF800003FFFFE00000FFFFF800003",
      INIT_38 => X"001FFFFF00000FFFFF800003FFFFE00001FFFFF000007FFFF800003FFFFE0000",
      INIT_39 => X"00001FFFFF000007FFFF800003FFFFC00001FFFFF00000FFFFF800003FFFFC00",
      INIT_3A => X"FF00000FFFFF800003FFFFC00001FFFFE00000FFFFF000007FFFFC00003FFFFE",
      INIT_3B => X"FFFFC00003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFF",
      INIT_3C => X"00FFFFF000007FFFF800003FFFFC00001FFFFE00000FFFFF000007FFFF800007",
      INIT_3D => X"00001FFFFE00000FFFFF000007FFFF800003FFFFC00003FFFFE00001FFFFF000",
      INIT_3E => X"FFC00003FFFFE00001FFFFF00000FFFFF000007FFFF800003FFFFC00003FFFFE",
      INIT_3F => X"7FFFFC00003FFFFC00001FFFFE00001FFFFF00000FFFFF800007FFFF800003FF",
      INIT_40 => X"000FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE00001FFFFF00000",
      INIT_41 => X"E00001FFFFE00000FFFFF000007FFFF800007FFFFC00003FFFFC00001FFFFE00",
      INIT_42 => X"FFFC00003FFFFC00001FFFFE00000FFFFF000007FFFF800007FFFFC00003FFFF",
      INIT_43 => X"0FFFFF000007FFFF800003FFFFC00001FFFFE00001FFFFF00000FFFFF800007F",
      INIT_44 => X"0003FFFFC00001FFFFE00000FFFFF000007FFFF800003FFFFC00001FFFFE0000",
      INIT_45 => X"E00001FFFFF00000FFFFF800007FFFFC00001FFFFE00000FFFFF000007FFFF80",
      INIT_46 => X"FFE00000FFFFF000007FFFFC00003FFFFE00000FFFFF000007FFFF800003FFFF",
      INIT_47 => X"FFFFC00001FFFFF000007FFFF800003FFFFE00001FFFFF000007FFFFC00003FF",
      INIT_48 => X"0FFFFF800007FFFFC00001FFFFF000007FFFFC00003FFFFE00000FFFFF800003",
      INIT_49 => X"00FFFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE0000",
      INIT_4A => X"000FFFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE000",
      INIT_4B => X"0007FFFFC00000FFFFF800003FFFFE000007FFFFC00001FFFFF000007FFFFC00",
      INIT_4C => X"0007FFFFC00000FFFFF800003FFFFF000007FFFFE00000FFFFF800001FFFFF00",
      INIT_4D => X"003FFFFF000003FFFFE000007FFFFC00000FFFFF800001FFFFF000003FFFFE00",
      INIT_4E => X"03FFFFE000007FFFFE000007FFFFE00000FFFFFC00000FFFFF800001FFFFF800",
      INIT_4F => X"FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFF0000",
      INIT_50 => X"FFC000007FFFFE000007FFFFE000003FFFFF000003FFFFF000003FFFFF000003",
      INIT_51 => X"00000FFFFFE000007FFFFF000003FFFFF000001FFFFF800000FFFFFC00000FFF",
      INIT_52 => X"0FFFFFE000003FFFFF800001FFFFFC000007FFFFE000003FFFFF000001FFFFFC",
      INIT_53 => X"FF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFF80000",
      INIT_54 => X"00FFFFFF000001FFFFFC000007FFFFF800000FFFFFE000003FFFFFC000007FFF",
      INIT_55 => X"F8000007FFFFF000000FFFFFF000001FFFFFE000003FFFFFC000007FFFFF8000",
      INIT_56 => X"FFFFFC000003FFFFFC000003FFFFFC000003FFFFFC000007FFFFF8000007FFFF",
      INIT_57 => X"001FFFFFE000001FFFFFF000000FFFFFF8000007FFFFF8000007FFFFF8000003",
      INIT_58 => X"00000FFFFFF8000007FFFFFC000001FFFFFF000000FFFFFF8000003FFFFFC000",
      INIT_59 => X"0000007FFFFFC000001FFFFFF8000003FFFFFE000000FFFFFF8000003FFFFFE0",
      INIT_5A => X"0000007FFFFFE0000007FFFFFC000000FFFFFFC000001FFFFFF8000003FFFFFE",
      INIT_5B => X"000007FFFFFE0000007FFFFFE0000003FFFFFF0000003FFFFFF0000003FFFFFE",
      INIT_5C => X"001FFFFFFC000000FFFFFFE0000003FFFFFF0000001FFFFFFC000000FFFFFFC0",
      INIT_5D => X"FFFFFC0000003FFFFFF8000000FFFFFFF0000001FFFFFFC0000007FFFFFF0000",
      INIT_5E => X"80000007FFFFFF80000007FFFFFF0000000FFFFFFF0000000FFFFFFE0000001F",
      INIT_5F => X"FFFFFFF80000003FFFFFFC0000001FFFFFFE0000000FFFFFFF0000000FFFFFFF",
      INIT_60 => X"000001FFFFFFF80000003FFFFFFE0000000FFFFFFFC0000001FFFFFFF0000000",
      INIT_61 => X"FFC00000007FFFFFFE00000007FFFFFFE00000007FFFFFFC0000000FFFFFFFC0",
      INIT_62 => X"FFFFF80000000FFFFFFFE00000003FFFFFFF00000001FFFFFFF80000000FFFFF",
      INIT_63 => X"FFFFFF00000000FFFFFFFF00000000FFFFFFFE00000001FFFFFFFC00000007FF",
      INIT_64 => X"FFFFF000000007FFFFFFFC00000001FFFFFFFE00000000FFFFFFFF00000000FF",
      INIT_65 => X"FE000000007FFFFFFFE000000007FFFFFFFE00000000FFFFFFFFC00000001FFF",
      INIT_66 => X"00000FFFFFFFFE000000001FFFFFFFF800000000FFFFFFFFE000000007FFFFFF",
      INIT_67 => X"FFFFFF8000000007FFFFFFFFC000000003FFFFFFFFC000000007FFFFFFFF8000",
      INIT_68 => X"00000FFFFFFFFFC000000000FFFFFFFFF8000000003FFFFFFFFF000000000FFF",
      INIT_69 => X"F8000000000FFFFFFFFFF0000000001FFFFFFFFF8000000000FFFFFFFFFC0000",
      INIT_6A => X"FFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFF80000000007FFFFFFFF",
      INIT_6B => X"FFFFFC00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000007FFFFF",
      INIT_6C => X"FFFC00000000001FFFFFFFFFFE00000000001FFFFFFFFFFE00000000001FFFFF",
      INIT_6D => X"0000000003FFFFFFFFFFFC00000000000FFFFFFFFFFFC00000000000FFFFFFFF",
      INIT_6E => X"3FFFFFFFFFFFF0000000000003FFFFFFFFFFFE000000000001FFFFFFFFFFFE00",
      INIT_6F => X"00000000000007FFFFFFFFFFFF80000000000007FFFFFFFFFFFF000000000000",
      INIT_70 => X"FFFFFFFFF800000000000007FFFFFFFFFFFFF00000000000003FFFFFFFFFFFFF",
      INIT_71 => X"3FFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFE000000000000007FFFF",
      INIT_72 => X"00FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFF800000000000000",
      INIT_73 => X"FFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFE00000000000000",
      INIT_74 => X"FFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFE000000000000000003F",
      INIT_75 => X"0000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_77 => X"0007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFF",
      INIT_78 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000",
      INIT_79 => X"000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000",
      INIT_7A => X"00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__1_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__1_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__1_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__1_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__1_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__1_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__1_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__1_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__1_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__1_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__1_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__1_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__1_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__1_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__1_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_4_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00000000000000000000000000000000000000000000000000000000000001FF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_07 => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_08 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFF80000000000000000000000000000000000000007FFFFFFFFFFF",
      INIT_0B => X"FFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"80000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_0E => X"FFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFF8000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"7FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFF",
      INIT_11 => X"000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000",
      INIT_12 => X"FFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF000000000",
      INIT_13 => X"000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000",
      INIT_15 => X"0000000007FFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFC0000000000",
      INIT_17 => X"FFFC000000000000000000FFFFFFFFFFFFFFFFFFE0000000000000000003FFFF",
      INIT_18 => X"00000000000007FFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFF",
      INIT_19 => X"00000007FFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFC0000",
      INIT_1A => X"0001FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFF8000000000",
      INIT_1B => X"003FFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFF8000000000000",
      INIT_1C => X"000FFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFC0000000000000",
      INIT_1D => X"000003FFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFC000000000000",
      INIT_1E => X"0000000003FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFF8000000000",
      INIT_1F => X"800000000000001FFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFE00000",
      INIT_20 => X"FFFFFFF800000000000003FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF",
      INIT_21 => X"01FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFF800000000000007FFFFFF",
      INIT_22 => X"000000000007FFFFFFFFFFFFE00000000000007FFFFFFFFFFFFF000000000000",
      INIT_23 => X"FFFFFFFFC0000000000001FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFE00",
      INIT_24 => X"0000000FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF00000000000007FFFF",
      INIT_25 => X"FFFFFFF0000000000001FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF000000",
      INIT_26 => X"00000000FFFFFFFFFFFFC000000000000FFFFFFFFFFFFC0000000000007FFFFF",
      INIT_27 => X"FFFFFFFFFF0000000000007FFFFFFFFFFFE000000000000FFFFFFFFFFFFC0000",
      INIT_28 => X"F000000000000FFFFFFFFFFFF8000000000007FFFFFFFFFFFC000000000001FF",
      INIT_29 => X"00000FFFFFFFFFFFF000000000000FFFFFFFFFFFF000000000000FFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFF000000000001FFFFFFFFFFFC000000000003FFFFFFFFFFF8000000",
      INIT_2B => X"FFFF800000000001FFFFFFFFFFF800000000000FFFFFFFFFFFE000000000007F",
      INIT_2C => X"00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000001FFFFFFF",
      INIT_2D => X"0000003FFFFFFFFFFF000000000007FFFFFFFFFFC00000000000FFFFFFFFFFF8",
      INIT_2E => X"0007FFFFFFFFFFC00000000001FFFFFFFFFFE00000000000FFFFFFFFFFF80000",
      INIT_2F => X"1FFFFFFFFFFE00000000001FFFFFFFFFFF00000000000FFFFFFFFFFF80000000",
      INIT_30 => X"FFFFFFFFFF00000000001FFFFFFFFFFE00000000001FFFFFFFFFFE0000000000",
      INIT_31 => X"FFFFFFFFC00000000003FFFFFFFFFF800000000007FFFFFFFFFF00000000000F",
      INIT_32 => X"FFFFFFFE00000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000001FF",
      INIT_33 => X"FFFFFFFE00000000007FFFFFFFFFF00000000001FFFFFFFFFFC00000000007FF",
      INIT_34 => X"FFFFFFFF00000000003FFFFFFFFFF80000000001FFFFFFFFFFC0000000000FFF",
      INIT_35 => X"FFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000003FF",
      INIT_36 => X"FFFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000007F",
      INIT_37 => X"0FFFFFFFFFF80000000001FFFFFFFFFF80000000003FFFFFFFFFF00000000003",
      INIT_38 => X"001FFFFFFFFFF00000000003FFFFFFFFFE00000000007FFFFFFFFFC000000000",
      INIT_39 => X"00001FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFFC0000000",
      INIT_3A => X"0000000FFFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC00000",
      INIT_3B => X"0000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE000",
      INIT_3C => X"FF00000000007FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFF8",
      INIT_3D => X"FFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFC0000000001FFFFFFFF",
      INIT_3E => X"FFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000003FFFFF",
      INIT_3F => X"7FFFFFFFFFC0000000001FFFFFFFFFE0000000000FFFFFFFFFF80000000003FF",
      INIT_40 => X"000FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFE0000000000",
      INIT_41 => X"000001FFFFFFFFFF00000000007FFFFFFFFF80000000003FFFFFFFFFE0000000",
      INIT_42 => X"000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFFC0000",
      INIT_43 => X"F00000000007FFFFFFFFFC0000000001FFFFFFFFFE0000000000FFFFFFFFFF80",
      INIT_44 => X"FFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFF",
      INIT_45 => X"FFFFFE0000000000FFFFFFFFFF80000000001FFFFFFFFFF00000000007FFFFFF",
      INIT_46 => X"FFFFFFFF00000000007FFFFFFFFFC0000000000FFFFFFFFFF80000000003FFFF",
      INIT_47 => X"FFFFFFFFFE00000000007FFFFFFFFFC0000000001FFFFFFFFFF80000000003FF",
      INIT_48 => X"0FFFFFFFFFF80000000001FFFFFFFFFF80000000003FFFFFFFFFF00000000003",
      INIT_49 => X"00FFFFFFFFFFC0000000000FFFFFFFFFFC0000000000FFFFFFFFFFC000000000",
      INIT_4A => X"000FFFFFFFFFFC0000000000FFFFFFFFFFC0000000000FFFFFFFFFFC00000000",
      INIT_4B => X"0007FFFFFFFFFF00000000003FFFFFFFFFF80000000001FFFFFFFFFF80000000",
      INIT_4C => X"0007FFFFFFFFFF00000000003FFFFFFFFFF80000000000FFFFFFFFFFE0000000",
      INIT_4D => X"003FFFFFFFFFFC00000000007FFFFFFFFFF00000000001FFFFFFFFFFC0000000",
      INIT_4E => X"03FFFFFFFFFF800000000007FFFFFFFFFF00000000000FFFFFFFFFFE00000000",
      INIT_4F => X"FFFFFFFFFFC00000000003FFFFFFFFFFC00000000003FFFFFFFFFFC000000000",
      INIT_50 => X"FFFFFFFF800000000007FFFFFFFFFFC00000000003FFFFFFFFFFC00000000003",
      INIT_51 => X"FFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFF00000000000FFF",
      INIT_52 => X"F000000000003FFFFFFFFFFE000000000007FFFFFFFFFFC00000000001FFFFFF",
      INIT_53 => X"00000001FFFFFFFFFFF800000000001FFFFFFFFFFF800000000001FFFFFFFFFF",
      INIT_54 => X"00FFFFFFFFFFFE000000000007FFFFFFFFFFF000000000003FFFFFFFFFFF8000",
      INIT_55 => X"FFFFFFF800000000000FFFFFFFFFFFE000000000003FFFFFFFFFFF8000000000",
      INIT_56 => X"000000000003FFFFFFFFFFFC000000000003FFFFFFFFFFF8000000000007FFFF",
      INIT_57 => X"001FFFFFFFFFFFE000000000000FFFFFFFFFFFF8000000000007FFFFFFFFFFFC",
      INIT_58 => X"FFFFF0000000000007FFFFFFFFFFFE000000000000FFFFFFFFFFFFC000000000",
      INIT_59 => X"0000007FFFFFFFFFFFE0000000000003FFFFFFFFFFFF0000000000003FFFFFFF",
      INIT_5A => X"FFFFFF80000000000007FFFFFFFFFFFF0000000000001FFFFFFFFFFFFC000000",
      INIT_5B => X"000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFC0000000000003FFFFFF",
      INIT_5C => X"FFE0000000000000FFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF00000000",
      INIT_5D => X"FFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFE00000000000007FFFFFFFFFF",
      INIT_5E => X"00000007FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFF00000000000001F",
      INIT_5F => X"000000000000003FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF0000000",
      INIT_60 => X"FFFFFE000000000000003FFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFF8000000000000007FFFFFFFFFFFFFF800000000000000FFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFE000000000000000FFFFF",
      INIT_63 => X"FFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFE0000000000000007FF",
      INIT_64 => X"FFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFF0000000000000000FF",
      INIT_65 => X"FFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFF00000000000000001FFF",
      INIT_66 => X"FFFFF000000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFF",
      INIT_67 => X"0000000000000007FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFF",
      INIT_68 => X"00000FFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFF000",
      INIT_69 => X"FFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_6A => X"000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFF800000",
      INIT_6C => X"000000000000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFF",
      INIT_6D => X"FFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_6E => X"3FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFF",
      INIT_6F => X"00000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000",
      INIT_70 => X"000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000",
      INIT_71 => X"C000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INIT_72 => X"FF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_75 => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_77 => X"FFF80000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_78 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000",
      INIT_7A => X"00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__2_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__2_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__2_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__2_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_5_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"00000000000000000000000000000000000000000000000000007FFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
      INIT_0C => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000",
      INIT_0E => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_10 => X"8000000000000000000000000000000000000000000000000001FFFFFFFFFFFF",
      INIT_11 => X"000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000",
      INIT_13 => X"FFFFFF00000000000000000000000000000000000000000000FFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000003FFFF",
      INIT_18 => X"FFFFFFFFFFFFF8000000000000000000000000000000000007FFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFF80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFC000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFC000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFF",
      INIT_21 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000007FFFFFF",
      INIT_22 => X"000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000",
      INIT_23 => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000",
      INIT_24 => X"FFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFF",
      INIT_26 => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFF",
      INIT_27 => X"00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000",
      INIT_28 => X"FFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_29 => X"00000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFF",
      INIT_2A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_2C => X"00000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFF",
      INIT_2D => X"FFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_2E => X"0007FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_2F => X"E0000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"00000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000000F",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFE00",
      INIT_33 => X"0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFF000",
      INIT_35 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000003FF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFF80",
      INIT_37 => X"F000000000000000000001FFFFFFFFFFFFFFFFFFFFC000000000000000000003",
      INIT_38 => X"001FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000",
      INIT_3A => X"0000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFC0000000000000",
      INIT_3C => X"0000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFE00000000",
      INIT_3E => X"000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000003FFFFF",
      INIT_3F => X"7FFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFC00",
      INIT_40 => X"FFF000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000000",
      INIT_41 => X"000001FFFFFFFFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_43 => X"000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000",
      INIT_45 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFC0000",
      INIT_47 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000003FF",
      INIT_48 => X"0FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFC",
      INIT_49 => X"FF000000000000000000000FFFFFFFFFFFFFFFFFFFFF00000000000000000000",
      INIT_4A => X"000FFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_4C => X"0007FFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_4E => X"03FFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFC00000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFC",
      INIT_51 => X"00000000000000007FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFF",
      INIT_52 => X"FFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_53 => X"00000001FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFF",
      INIT_54 => X"FF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFC000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"000000000003FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFF",
      INIT_57 => X"FFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"0000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFF",
      INIT_5A => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_5B => X"FFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_5C => X"FFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFFFFFF",
      INIT_5E => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001F",
      INIT_5F => X"000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000",
      INIT_60 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_61 => X"00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000",
      INIT_62 => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_63 => X"000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_64 => X"000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_65 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_66 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000",
      INIT_67 => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_68 => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000",
      INIT_6A => X"FFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFF",
      INIT_6B => X"00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000",
      INIT_6E => X"C0000000000000000000000000000000000000000000000001FFFFFFFFFFFFFF",
      INIT_6F => X"00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000",
      INIT_73 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000",
      INIT_75 => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_78 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"FFFFE00000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__2_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__2_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__2_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__2_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_6_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"00000000000000000000000000000000000000000000000000007FFFFFFFFFFF",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000",
      INIT_11 => X"000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_14 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFF8000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"000000000000000000000000000000000000000000000000000000000003FFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_19 => X"000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000",
      INIT_1B => X"00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_1D => X"000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000",
      INIT_1F => X"00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_21 => X"FE00000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_22 => X"000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000",
      INIT_24 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000",
      INIT_26 => X"FFFFFFFF000000000000000000000000000000000000000000000000007FFFFF",
      INIT_27 => X"00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000",
      INIT_29 => X"FFFFF000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_2A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFE0000000000000000000000000000000000000000000001FFFFFFF",
      INIT_2D => X"000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000007FF",
      INIT_34 => X"0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000003",
      INIT_38 => X"FFE000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000",
      INIT_3C => X"FFFFFFFFFFFF800000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_3D => X"000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000",
      INIT_3F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000",
      INIT_41 => X"FFFFFE00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFF",
      INIT_42 => X"00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
      INIT_45 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000007FFFFFF",
      INIT_46 => X"000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INIT_48 => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000",
      INIT_4A => X"FFF000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000",
      INIT_4E => X"FC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000FFF",
      INIT_52 => X"000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000",
      INIT_58 => X"000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000",
      INIT_5B => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000",
      INIT_5D => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_5E => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INIT_5F => X"FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000",
      INIT_60 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000",
      INIT_62 => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000",
      INIT_64 => X"000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000",
      INIT_66 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000",
      INIT_68 => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000",
      INIT_6B => X"00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFF800000000000000000000000000000000000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__2_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__2_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__2_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__2_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_7_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_22 => X"FFFFFFFFFFF80000000000000000000000000000000000000000000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000",
      INIT_27 => X"00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_2A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000",
      INIT_2D => X"000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFF8000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"00000000000000000000000000000000000000000000000000000000000007FF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000",
      INIT_35 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_38 => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000",
      INIT_3A => X"0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_3D => X"000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000",
      INIT_3F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000",
      INIT_42 => X"00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFF80000000000000000000000000000000000000000000000000000",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_47 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"F000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000",
      INIT_4C => X"0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_4F => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
      INIT_52 => X"000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFE00000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFF8000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_5E => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"FFFFF00000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFF000000000000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__2_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__2_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__2_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__2_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_8_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_8_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_8_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
COS_reg_1_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"FFF8000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"FFFFFFF800000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__1_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__2_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__2_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__2_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__2_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__2_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__2_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__2_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__2_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__2_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__2_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__2_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__2_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__2_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__2_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__2_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => COS_reg_0_9_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_COS_reg_1_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_COS_reg_1_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_COS_reg_1_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_COS_reg_1_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_COS_reg_1_9_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => COS_reg_1_9_n_35,
      DOBDO(31 downto 0) => NLW_COS_reg_1_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_COS_reg_1_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_COS_reg_1_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_COS_reg_1_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_COS_reg_1_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_COS_reg_1_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_COS_reg_1_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_COS_reg_1_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DITHER_BLOCK_GEN.DITHER_REG_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN\,
      Q => \DITHER_BLOCK_GEN.DITHER_REG\(16)
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst,
      O => p_0_in
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => p_0_in,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[1]\,
      PRE => rst,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[0]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[11]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[10]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[12]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[11]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[13]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[12]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[14]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[13]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[15]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[14]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[16]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[15]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[17]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[16]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[18]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[17]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[19]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[18]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[20]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[19]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[2]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[1]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[21]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[20]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[22]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[21]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[23]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[22]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[24]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[23]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[25]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[24]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[26]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[25]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[27]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[26]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[28]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[27]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[29]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[28]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[30]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[29]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[3]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[2]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[30]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[4]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[3]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[5]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[4]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[6]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[5]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[7]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[6]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[8]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[7]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[9]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[8]\
    );
\DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[10]\,
      Q => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[9]\
    );
\DITHER_BLOCK_GEN.PRN_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[3]\,
      I1 => \DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg_n_0_[0]\,
      O => p_1_in
    );
\DITHER_BLOCK_GEN.PRN_reg\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => p_0_in,
      CLR => rst,
      D => p_1_in,
      Q => \DITHER_BLOCK_GEN.PRN\
    );
\SINE_WAVE[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_0_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(0)
    );
\SINE_WAVE[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_10_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(10)
    );
\SINE_WAVE[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_11_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(11)
    );
\SINE_WAVE[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_12_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(12)
    );
\SINE_WAVE[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_13_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(13)
    );
\SINE_WAVE[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_1_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(1)
    );
\SINE_WAVE[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_2_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(2)
    );
\SINE_WAVE[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_3_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(3)
    );
\SINE_WAVE[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_4_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(4)
    );
\SINE_WAVE[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_5_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(5)
    );
\SINE_WAVE[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_6_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(6)
    );
\SINE_WAVE[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_7_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(7)
    );
\SINE_WAVE[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_8_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(8)
    );
\SINE_WAVE[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SINE_reg_1_9_n_35,
      I1 => SINE_WAVE_0_sn_1,
      O => SINE_WAVE(9)
    );
SINE_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"694A5AD694A5AD694A5AD694B5AD294B5AD294B5AD294B5AD294B5AD294B5AD2",
      INIT_01 => X"94B5AD294B5AD294B5A5296B5A5296B5A52D6B4A52D6B4A52D6B4A52D694A5AD",
      INIT_02 => X"5A5296B4A52D6B4A5AD694B5AD294B5A5296B5A5296B4A52D6B4A5AD694A5AD6",
      INIT_03 => X"6B5A52D694A5AD294B5A52D6B4A5AD694B5AD296B5A52D6B4A5AD694B5AD294B",
      INIT_04 => X"4A5AD296B5A52D694B5A5296B4A5AD296B5A52D694A5AD296B4A52D694A5AD29",
      INIT_05 => X"94B5A52D694B5A52D694B5A52D694B5A52D694B5A52D694B5A52D694B5AD296B",
      INIT_06 => X"5AD296B4B5A52D696B4A5AD29694B5A52D694B4A5AD296B4A5AD2D694B5A52D6",
      INIT_07 => X"9694B4A5A52D696B4B5A52D29694B5A5AD29694B5A5AD2D694B5A5AD29694B5A",
      INIT_08 => X"4B5A5A52D29696B4B5A5AD2D29694B4A5A52D29694B4B5A5AD2D694B4A5A52D2",
      INIT_09 => X"52D2D2969694B4B5A5A5AD2D2969694B4B5A5A52D2D69694B4B5A5AD2D29696B",
      INIT_0A => X"4B4B4B5A5A5A5A52D2D2D296969694B4B4B5A5A5A52D2D2D69696B4B4B4A5A5A",
      INIT_0B => X"94B4B4B4B4B4B4B4B4B4B4B4A5A5A5A5A5A5A5A52D2D2D2D2D29696969696B4B",
      INIT_0C => X"A5A5A4B4B4B4B4B4B4B4B4B4B4B4B69696969696969696969696969696969696",
      INIT_0D => X"B4B4B4969696D2D2D2D25A5A5A4B4B4B4B49696969696D2D2D2D2D2DA5A5A5A5",
      INIT_0E => X"92D2DA5A4B4B69692D2DA5A5B4B4969692D2D25A5A4B4B4969696D2D2DA5A5A4",
      INIT_0F => X"49692D25A4B49692D25A4B49692D25A4B4B696D2DA5A4B49696D2D25A4B4B696",
      INIT_10 => X"B4B692DA4B496D25A4B692D25B49692DA5B49692DA5B4B692D25B4B696D2DA4B",
      INIT_11 => X"DA496D25B496D24B692DA4B692DA4B692DA4B692DA4B692DA4B692D25B496D25",
      INIT_12 => X"6DA4B6D24B6D25B6925B492DB496DA4B6D25B692DB496D24B692DB496D24B692",
      INIT_13 => X"A492DB6924B6DA496DB492DB6925B6D24B6D24B6DA496DA496DA496DA496DA49",
      INIT_14 => X"B6D24924B6DB492496DB692496DB6D2496DB692496DB4924B6DA492DB6924B6D",
      INIT_15 => X"24924925B6DB6DB6DA4924924B6DB6DB6924924B6DB6DA492492DB6DB492496D",
      INIT_16 => X"492492492492492492492492492492492492492492496DB6DB6DB6DB6DB69249",
      INIT_17 => X"6C924924DB6DB6D924924926DB6DB6DB249249249249B6DB6DB6DB6DB6DB2492",
      INIT_18 => X"6DB24936DB24926DB64924DB6C9249B6DB64924DB6DB24924DB6DB249249B6DB",
      INIT_19 => X"924DB249B64936C926DB249B64936D924DB64926DB249B6C924DB64926DB6493",
      INIT_1A => X"926C936C93649B649B64DB24DB24DB24DB24DB24DB249B649B649B6C936C926D",
      INIT_1B => X"6C9364D926C9B24D936C9B24D936C9B24D926C93649B24D926C93649B24DB26D",
      INIT_1C => X"4D9366C9B26C9B26C9B26C9B26C9B26C9B26C9B26C9B26C9B24D9364D936C9B2",
      INIT_1D => X"264D9B264D9B264D9B264D9326C99366C9B264D9326C9B364D9326C9B26CD936",
      INIT_1E => X"4C993264C993264C993264C99326CD9B366CD93264C9B366C99326CD93264D9B",
      INIT_1F => X"CC99B3266CD9933664CD9B3266CD993266CD993266CD9B3264C99B366CD9B326",
      INIT_20 => X"664CC999332666CCD99B33666CC99933266CCD9933266CCD9933664CC99B3266",
      INIT_21 => X"99333366664CCCD999B33326664CCC999B3336666CCC999B332666CCC9993336",
      INIT_22 => X"6666664CCCCCCCD99999993333332666666CCCCCD99999B3333666664CCCC999",
      INIT_23 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC999999999999999933333333333666",
      INIT_24 => X"9CCCCCCCCE66666666333333333331999999999999999CCCCCCCCCCCCCCCCCCC",
      INIT_25 => X"998CCCC6667333319998CCCCE666633333199998CCCCCE666667333333999999",
      INIT_26 => X"199CCC66733199CCC667331998CCC667333999CCCE6673331998CCCE66633339",
      INIT_27 => X"319CCE63319CCE673198CC6633198CE6733198CC6633198CCE6733198CCE6733",
      INIT_28 => X"7318CE6319CC67398CE63398C67319CC67319CC673398CE63398CC673198CE63",
      INIT_29 => X"E6318C6318CE739CE6318C6739CE6318CE7398C67398C6339CC6339CC67398C6",
      INIT_2A => X"9CE318C739CE318C639CE739C6318C6318E739CE739CE739CE739CE739CE739C",
      INIT_2B => X"639C639C738C738C738C738C738C639C639C631CE318E738C739C631CE718C63",
      INIT_2C => X"38E31C738E39C718E39C738E31C638E71CE39C738E71CE39C738C718E71CE31C",
      INIT_2D => X"1C71C71C738E38E38E38E31C71C71C638E38E31C71C638E38C71C738E38C71C6",
      INIT_2E => X"38F1C71C78E38E3871C71C71E38E38E38E38F1C71C71C71C71C71C71C71C71C7",
      INIT_2F => X"E3C70E3C71E3871C38F1C78E3C71E38F1C70E3871C78E3871C70E38E1C71C38E",
      INIT_30 => X"3C78F1E3C78F1E3C78F1C3870E1C38F1E3C70E1C78F1C3871E3870E3C70E3C70",
      INIT_31 => X"3C3C7878F0F1E1E3C3878F0F1E1C3C7870F1E3C3878F1E1C3878F1E3C3870E1C",
      INIT_32 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E1E1E1E1E1C3C3C3C787878F0F0E1E1E",
      INIT_33 => X"1F0F0787C3C1E1F0F078783C3C1E1E0F0F0F878783C3C3C3E1E1E1E1F0F0F0F0",
      INIT_34 => X"1F07C3E0F87C1E0F87C1E0F87C1E0F0783E1F0F87C3E1F0F87C3E1F0F0783C3E",
      INIT_35 => X"F83F07C1F07E0F83E0F83E07C1F07C1F07C1F07C3E0F83E0F83E1F07C1F0F83E",
      INIT_36 => X"3F03F03E07E0FC0F81F83F03E07C0F81F03E07C0F81F07E0FC1F03E0FC1F07E0",
      INIT_37 => X"FE07F03F81FC0FC07E07F03F03F81F81F81F80FC0FC0FC0FC0FC0F81F81F81F8",
      INIT_38 => X"03FC07F80FE03FC07F01FC07F80FE03F81FC07F01FC07E03F80FC07F03F81FC0",
      INIT_39 => X"01FF00FF807FC03FC01FE01FE01FF00FF00FF01FE01FE01FC03FC07F807F00FE",
      INIT_3A => X"FF801FFC00FFC00FFC01FF801FF803FF007FC00FF803FE00FF803FE00FF803FC",
      INIT_3B => X"FFF8003FFE001FFE000FFF000FFE001FFE003FF8007FF001FFC00FFE003FF001",
      INIT_3C => X"F80003FFFE0001FFFE0001FFFC0007FFF0001FFF8001FFF8001FFF8003FFE000",
      INIT_3D => X"FFFF0000007FFFFF000001FFFFF000003FFFFC00003FFFF80000FFFFC0000FFF",
      INIT_3E => X"8000000000007FFFFFFFFFC000000003FFFFFFFE00000003FFFFFFE0000003FF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FF80000007FFFFFF80000000FFFFFFFFC000000003FFFFFFFFFE000000000003",
      INIT_42 => X"FFF00003FFFF00001FFFFC00003FFFFC00001FFFFF800001FFFFFE000000FFFF",
      INIT_43 => X"000FFF8001FFF0003FFF0003FFF8001FFFC0007FFF80007FFF80007FFF80003F",
      INIT_44 => X"801FFC00FFE003FF800FFE003FFC007FF000FFF000FFF000FFF0007FF8003FFE",
      INIT_45 => X"7FC01FE00FF803FE00FF801FF007FC00FF801FF803FF003FF003FF003FF003FF",
      INIT_46 => X"FF01FE01FC03F807F807F00FF00FF00FF00FF00FF007F807F803FC01FE00FF00",
      INIT_47 => X"03F01F80FE07F01F80FE03F81FC07F01FC07F01FC07F01FE03F80FF01FC03F80",
      INIT_48 => X"1F83F03F03F03F03F03F03F03F03F03F01F81F81FC0FC0FE07E03F01F80FC07E",
      INIT_49 => X"07C1F83E07C1F83E07C1F83F07E0FC1F83F07E0FC0F81F03F07E07C0FC0F81F8",
      INIT_4A => X"7C3E0F83C1F07C1F0F83E0F83E0F83E0F83E0F83E0F83E0FC1F07C1F03E0F83F",
      INIT_4B => X"787C3E1F0F0783C1E0F0783C1E0F0783E1F0F83C1E0F87C1E0F87C1F0F83E1F0",
      INIT_4C => X"0F0F0F0F0F0F87878787C3C3C3E1E1E0F0F078783C3C1E1F0F0F8783C3E1F0F0",
      INIT_4D => X"7870F0F1E1E1C3C3C3C78787878F0F0F0F0F0E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_4E => X"78F1E3C7870E1E3C78F0E1E3C7870F1E1C3C7870F1E1C3C3878F0F1E1E3C3C78",
      INIT_4F => X"1C38F1E3871E3870E3C70E1C78F1C3870E3C78F1E3C70E1C3870E1C3870E1C3C",
      INIT_50 => X"F1C71E38E3C71C78E3871C78E3871C78E3C71E38F1C78E3C70E3871E3871E38F",
      INIT_51 => X"E38E71C71C71C78E38E38E38E38E38E38E1C71C71C71E38E38E3C71C71E38E38",
      INIT_52 => X"E39C71C638E31C71C638E38C71C71CE38E38E31C71C71C718E38E38E38E38E38",
      INIT_53 => X"31CE39C638C718E71CE39C738E71CE39C738E31C638E71C638E71C638E71C738",
      INIT_54 => X"8E738C639CE318E738C639C631CE31CE718E718E718E718E718E718E718E71CE",
      INIT_55 => X"318C6318C6318C6318C6318C6318C639CE739CE718C631CE739C6318C739C631",
      INIT_56 => X"67318CE7318CE7318CE7318CE7398C6339CE6318CE739CC6318C6739CE739CE6",
      INIT_57 => X"CE67319CCE63398CC67319CC67319CC67319CC67319CC63398CE6319CC63398C",
      INIT_58 => X"8CCE6633199CCE6733198CC6633199CCE633198CC663319CCE673198CE673198",
      INIT_59 => X"999CCCC66673339998CCC6663331998CCC667333998CCC66733199CCC6673319",
      INIT_5A => X"331999999CCCCCCE6666673333399999CCCCCE6666333319998CCCC666633331",
      INIT_5B => X"6666633333333333333333333331999999999999CCCCCCCCCCE6666666733333",
      INIT_5C => X"CCCCCCCC99999999999993333333333333333333333666666666666666666666",
      INIT_5D => X"B333366666CCCCC99999B33333666666CCCCCCD999999B3333333666666666CC",
      INIT_5E => X"CC999B332666CCD999B332666CCCD99933326664CCC9999B33326664CCCC9999",
      INIT_5F => X"64CD9933664CD99B3266CCD9933266CCD99B33664CC999332664CCD99B336664",
      INIT_60 => X"4CD9B366CD993264CD9B3664C99B366CC99B3664C99B3266CD9933664CD99336",
      INIT_61 => X"9B364C9B366C99326CD9B264C99366CD9B364C993264C993264C993264C99326",
      INIT_62 => X"CD9364D9326C9B264D9366C9B364D9326C99366C9B364C9B264D9B264D9B264D",
      INIT_63 => X"D9364D936C9B26C9B26C9364D9364D9364D9364D9364D9364D9366C9B26C9B26",
      INIT_64 => X"26D936C93649B24D926C93649B24D926C9B64DB26C9364DB26C9B64D936C9B26",
      INIT_65 => X"24DB249B649B64936C936C936C936C936C936C936C936C936C9B649B64DB24D9",
      INIT_66 => X"DB6C924DB64926DB249B6D924DB64936D924DB64936D926DB249B64936C926D9",
      INIT_67 => X"924936DB6C924926DB6D924936DB6C9249B6DB24926DB64924DB6C924DB6C924",
      INIT_68 => X"DB6D924924924924924936DB6DB6DB6C924924924DB6DB6DB24924936DB6DB24",
      INIT_69 => X"B6DA4924924924924925B6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6",
      INIT_6A => X"25B6DB6924925B6DB6924924B6DB6DB4924924B6DB6DB6D2492492496DB6DB6D",
      INIT_6B => X"24B6DA492DB692496DB4924B6DA4925B6DA4925B6DA4924B6DB492496DB6D249",
      INIT_6C => X"B6D24B6D24B6D24B6D24B6D24B6D2496DA496DB492DB6925B6D2496DA492DB69",
      INIT_6D => X"DB496D24B692DA496D24B692DB496DA4B6D25B6925B492DA496DA496D24B6D24",
      INIT_6E => X"2DA5B496D25B496D25B4B692DA4B692DA4B692DB496D25B496D25B492DA4B692",
      INIT_6F => X"96D2DA5B4B692D25A4B696D25A4B696D25A4B696D25B4B692DA5B496D25A4B69",
      INIT_70 => X"5B4B69692D2DA5B4B49692D2DA5B4B69692D25A4B49692D25A4B49692D25A4B4",
      INIT_71 => X"696D2D2D25A5A5B4B4B69696D2D2DA5A5B4B4969692D2DA5A5B4B49696D2D25A",
      INIT_72 => X"692D2D2D2D2D2DA5A5A5A5A5B4B4B4B4B696969692D2D2D2DA5A5A5B4B4B4969",
      INIT_73 => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4969696969696969",
      INIT_74 => X"B4B4B4B5A5A5A5A5A5AD2D2D2D2D2D2969696969696969696B4B4B4B4B4B4B4B",
      INIT_75 => X"D2969694B4B4B5A5A5AD2D2D296969694B4B4B5A5A5A5AD2D2D2D296969696B4",
      INIT_76 => X"B4B5A5AD2D29696B4B4A5A5AD2D29696B4B4A5A5AD2D2D69696B4B4A5A5A52D2",
      INIT_77 => X"5AD2D696B4B5A52D29694B4B5A5AD2D696B4B5A5AD2D29694B4A5A5AD2D69694",
      INIT_78 => X"9694B5A52D296B4B5A52D296B4B5A52D29694B5A5AD29694B4A5A52D696B4B5A",
      INIT_79 => X"5A52D694B5A52D694B5A5AD296B4A5AD2D694B5A52D296B4A5AD2D694B5A5AD2",
      INIT_7A => X"B5A52D694B5A52D694B5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD296B4B",
      INIT_7B => X"A52D694B5AD296B4A52D694B5A5296B4A5AD694B5A52D694A5AD296B4A5AD294",
      INIT_7C => X"B4A5AD694A5AD294B5A5296B4A52D694A5AD294B5A52D6B4A5AD694B5AD296B4",
      INIT_7D => X"5AD694B5AD294B5AD296B5A5296B4A52D6B4A5AD694A5AD294B5AD296B5A52D6",
      INIT_7E => X"AD294B5AD294B5AD294B5A5296B5A5296B5A5296B4A52D6B4A52D6B4A5AD694A",
      INIT_7F => X"52D6B4A52D6B4A52D6B4A5AD694A5AD694A5AD694A5AD694A5AD694A5AD294B5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_0_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"718C6318E739CE718C6318E739CE318C631CE739CE318C631CE739CE318C631C",
      INIT_01 => X"18C631CE739CE318C639CE739C6318C639CE738C6318C739CE738C6318E739CE",
      INIT_02 => X"9C6318C739CE738C6318E739CE318C639CE739C6318C739CE738C6318E739CE7",
      INIT_03 => X"8C639CE718C631CE739C6318C739CE718C631CE739C6318C739CE718C631CE73",
      INIT_04 => X"8C631CE739C6318E739C6318C739CE318C639CE718C631CE738C6318E739CE31",
      INIT_05 => X"18C639CE718C639CE718C639CE718C639CE718C639CE718C639CE718C631CE73",
      INIT_06 => X"631CE738C639CE718C739CE318E739C6318E738C631CE738C631CE718C639CE7",
      INIT_07 => X"18E738C639CE718C739C631CE718C639CE318E739C631CE718C639CE318E739C",
      INIT_08 => X"8C639C631CE718C739C631CE318E738C639CE318E738C639CE318E738C639CE3",
      INIT_09 => X"9CE31CE718E738C639C631CE318E718C739C639CE318E718C739C631CE318E73",
      INIT_0A => X"738C739C639C639CE31CE318E718E738C739C639C631CE318E718C738C739C63",
      INIT_0B => X"18C738C738C738C738C738C739C639C639C639C631CE31CE31CE718E718E738C",
      INIT_0C => X"39C638C738C738C738C738C738C738E718E718E718E718E718E718E718E718E7",
      INIT_0D => X"C738C718E718E31CE31C639C638C738C738E718E718E71CE31CE31CE39C639C6",
      INIT_0E => X"E31CE39C738C718E31CE39C638C718E71CE31C639C738C718E718E31CE39C638",
      INIT_0F => X"8E71CE39C738E71CE39C738E71CE39C738C718E31C638C718E71CE39C738C718",
      INIT_10 => X"C738E31C738E71C638C71CE39C718E31C638E71CE39C738E31C638C718E31C73",
      INIT_11 => X"1C718E39C718E38C71CE38C71CE38C71CE38C71CE38C71CE38C71CE39C718E39",
      INIT_12 => X"8E38C71C738E39C71C638E31C718E38C71C638E31C718E38C71CE38E71C738E3",
      INIT_13 => X"38E31C71C738E38E71C71CE38E39C71C738E38C71C718E38E71C718E38E71C71",
      INIT_14 => X"38E38E38C71C71C718E38E38E71C71C718E38E38E71C71C738E38E31C71C738E",
      INIT_15 => X"C71C71C638E38E38E38E38E38C71C71C71C71C738E38E38E38E31C71C71C718E",
      INIT_16 => X"8E38E38E38E38E38E38E38E38E38E38E38E38E38E38E71C71C71C71C71C71C71",
      INIT_17 => X"8F1C71C71C71C71E38E38E38E38E38E3C71C71C71C71C71C71C71C71C71C38E3",
      INIT_18 => X"71C38E38E3C71C71C78E38E38F1C71C71C78E38E38E3C71C71C71C38E38E38E3",
      INIT_19 => X"E38E3C71C78E38F1C71C38E3871C71E38E3871C71C38E38F1C71C78E38E3871C",
      INIT_1A => X"E38F1C70E3871C78E3871C38E3C71C38E3C71C38E3C71C78E3871C70E38F1C71",
      INIT_1B => X"70E3871E38F1C38E1C70E3C71E38F1C38E1C70E3871C38E1C70E3871C38E3C71",
      INIT_1C => X"8E1C78F1C38F1C38F1C38F1C38F1C38F1C38F1C38F1C38F1C38E1C78E1C70E3C",
      INIT_1D => X"3871E3C78E1C3871E3C78E1C38F1E3870E3C78E1C38F1C3871E3C70E3C70E1C7",
      INIT_1E => X"70E1C3870E1C3870E1C3870E1C38F1E3C78F1E3C78F1C3870E1C38F1E3C78E1C",
      INIT_1F => X"F0E1C3C78F1E1C3878F1E3C3870E1E3C78F1E1C3870E1C3C78F1E3C78F1E3C38",
      INIT_20 => X"7870F1E1C3C7870F1E1C3C7870F1E1C3C78F0E1E3C3870F1E1C3878F0E1C3C78",
      INIT_21 => X"1E3C3C787870F0E1E1C3C3C7878F0F1E1C3C387870F0E1E3C3C7870F0E1E3C38",
      INIT_22 => X"8787878F0F0F0F1E1E1E1E3C3C3C38787870F0F0E1E1E1C3C3C787878F0F0E1E",
      INIT_23 => X"F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E1E1E1E1E1E1E1E1C3C3C3C3C3C787",
      INIT_24 => X"1F0F0F0F0F87878787C3C3C3C3C3C1E1E1E1E1E1E1E1E0F0F0F0F0F0F0F0F0F0",
      INIT_25 => X"E1F0F0F8787C3C3E1E1F0F0F078783C3C3E1E1E0F0F0F07878783C3C3C1E1E1E",
      INIT_26 => X"1E1F0F8783C1E1F0F8783C1E1F0F0787C3C1E1F0F0787C3C1E1F0F0F8783C3C1",
      INIT_27 => X"C1E0F07C3E1F0F87C1E0F0783C1E0F0783C1E0F0783C1E0F0F87C3E1F0F0783C",
      INIT_28 => X"7C1F0F83E1F0783E0F07C3E0F87C1E0F87C1E0F87C3E0F07C3E0F0783E1F0F83",
      INIT_29 => X"07C1F07C1F0F83E0F83E0F87C1F07C1F0F83E0F87C1F07C3E0F83C1F0783E0F8",
      INIT_2A => X"E0FC1F07C1F03E0F83E0F83E07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F",
      INIT_2B => X"7C1F83E07C0F83F07C0F83F07C0F83E07C1F83E0FC1F07C0F83E07C1F07E0F83",
      INIT_2C => X"3F03E07C0FC1F81F03E07C0FC1F83F07E0FC1F83F07E0FC1F83F07E0F81F03E0",
      INIT_2D => X"1F81F81F83F03F03F03F03E07E07E07C0FC0FC1F81F83F03F07E07C0FC0F81F8",
      INIT_2E => X"3F01F81F80FC0FC07E07E07E03F03F03F03F01F81F81F81F81F81F81F81F81F8",
      INIT_2F => X"FC07F03F81FC07E03F01F80FC07E03F01F80FC07E07F03F81F80FC0FE07E03F0",
      INIT_30 => X"C07F01FC07F01FC07F01FC07F01FC0FE03F80FE07F01FC07E03F80FC07F03F80",
      INIT_31 => X"3FC07F80FF01FE03FC07F00FE01FC07F80FE03FC07F01FE03F80FE03FC07F01F",
      INIT_32 => X"00FF00FF00FF00FF00FF00FF00FF00FF01FE01FE01FC03FC07F807F00FF01FE0",
      INIT_33 => X"E00FF807FC01FE00FF807FC03FE01FF00FF007F803FC03FC01FE01FE00FF00FF",
      INIT_34 => X"E007FC00FF801FF007FE00FF801FF007FC01FF007FC01FF007FC01FF007FC03F",
      INIT_35 => X"003FF801FF800FFC00FFC007FE007FE007FE007FC00FFC00FFC01FF801FF003F",
      INIT_36 => X"3FFC003FF800FFF001FFC003FF800FFE003FF800FFE007FF001FFC00FFE007FF",
      INIT_37 => X"0007FFC001FFF0007FF8003FFC001FFE001FFF000FFF000FFF000FFE001FFE00",
      INIT_38 => X"FC0007FFF0003FFF8001FFF8000FFFC001FFF8001FFF8003FFF0007FFC001FFF",
      INIT_39 => X"FE0000FFFF80003FFFE0001FFFE0000FFFF0001FFFE0001FFFC0007FFF8000FF",
      INIT_3A => X"00001FFFFF00000FFFFE00001FFFFC00007FFFF00003FFFF00003FFFF00003FF",
      INIT_3B => X"FFFFFFC000001FFFFFF000000FFFFFE000003FFFFF800001FFFFF000003FFFFE",
      INIT_3C => X"000003FFFFFFFE00000001FFFFFFF80000001FFFFFFE0000001FFFFFFC000000",
      INIT_3D => X"00000000007FFFFFFFFFFE00000000003FFFFFFFFFC000000000FFFFFFFFF000",
      INIT_3E => X"0000000000007FFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFC00",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_40 => X"00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"007FFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFE000000000000",
      INIT_42 => X"000FFFFFFFFF0000000003FFFFFFFFFC00000000007FFFFFFFFFFE0000000000",
      INIT_43 => X"0000007FFFFFF0000000FFFFFFF80000003FFFFFFF800000007FFFFFFF800000",
      INIT_44 => X"7FFFFC00001FFFFF800001FFFFFC00000FFFFFF000000FFFFFF0000007FFFFFE",
      INIT_45 => X"FFC0001FFFF80001FFFF80000FFFFC00007FFFF80000FFFFF00000FFFFF00000",
      INIT_46 => X"FF0001FFFC0007FFF8000FFFF0000FFFF0000FFFF00007FFF80003FFFE0000FF",
      INIT_47 => X"FFF0007FFE000FFF8001FFF8003FFF0003FFF0003FFF0001FFF8000FFFC0007F",
      INIT_48 => X"007FF000FFF000FFF000FFF000FFF000FFF8007FFC003FFE001FFF0007FFC001",
      INIT_49 => X"FFC007FE003FF801FFC007FF001FFC007FF001FFC007FF000FFE003FFC007FF8",
      INIT_4A => X"FC01FF803FF003FF007FE007FE007FE007FE007FE007FE003FF003FF001FF800",
      INIT_4B => X"F803FE00FF007FC01FF007FC01FF007FE00FF803FE007FC01FF803FF007FE00F",
      INIT_4C => X"FF00FF00FF007F807F803FC03FE01FE00FF007F803FC01FF00FF807FC01FF00F",
      INIT_4D => X"07F00FF01FE03FC03FC07F807F80FF00FF00FE01FE01FE01FE01FE01FE01FE01",
      INIT_4E => X"F80FE03F80FE01FC07F01FE03F80FF01FC03F80FF01FC03F807F00FE01FC03F8",
      INIT_4F => X"03F80FE07F01F80FE03F01FC07F03F80FE03F80FE03F01FC07F01FC07F01FC03",
      INIT_50 => X"0FC0FE07E03F03F81F80FC07E07F03F81FC0FE07F03F81FC0FE07F01F80FE07F",
      INIT_51 => X"1F81F03F03F03F81F81F81F81F81F81F81FC0FC0FC0FE07E07E03F03F01F81F8",
      INIT_52 => X"1F83F03E07E0FC0FC1F81F83F03F03E07E07E0FC0FC0FC0F81F81F81F81F81F8",
      INIT_53 => X"0FC1F83E07C0F81F03E07C0F81F03E07C0F81F03E07E0FC1F81F03E07E0FC0F8",
      INIT_54 => X"81F07C1F83E0F81F07C1F83E0FC1F03E0F81F07E0F81F07E0F81F07E0F81F03E",
      INIT_55 => X"F07C1F07C1F07C1F07C1F07C1F07C1F83E0F83E0F83E0FC1F07C1F07C0F83E0F",
      INIT_56 => X"1F0F83E0F07C1F0F83E0F07C1F0783E0F83E1F07C1F07C3E0F83E0F83E0F83E1",
      INIT_57 => X"C1E0F07C3E1F0783C1F0F83C1F0F83C1F0F83C1F0F83C1F0783E1F07C3E0F87C",
      INIT_58 => X"7C3E1E0F0783C1E0F0F87C3E1F0F87C3E1F0F87C3E1F0F83C1E0F0783E1F0F87",
      INIT_59 => X"8783C3C1E1F0F078783C3E1E0F0F8783C3E1F0F0787C3C1E0F0F87C3C1E0F0F8",
      INIT_5A => X"F0F878787C3C3C3E1E1E1F0F0F078787C3C3C1E1E1F0F0F8787C3C3E1E1F0F0F",
      INIT_5B => X"1E1E1F0F0F0F0F0F0F0F0F0F0F0F878787878787C3C3C3C3C3E1E1E1E1F0F0F0",
      INIT_5C => X"C3C3C3C38787878787878F0F0F0F0F0F0F0F0F0F0F0E1E1E1E1E1E1E1E1E1E1E",
      INIT_5D => X"70F0F1E1E1C3C3C787878F0F0F1E1E1E3C3C3C38787878F0F0F0F1E1E1E1E1C3",
      INIT_5E => X"3C7878F0E1E1C3C7878F0E1E1C3C3878F0F1E1E3C3C787870F0E1E1C3C3C7878",
      INIT_5F => X"1C3C78F0E1C3C7870E1E3C3870F1E1C3C7870F1E3C3878F0E1E3C3C7870F1E1C",
      INIT_60 => X"3C3870E1C3870E1C3C78F1E3C7870E1C3878F1E3C7870E1E3C78F0E1C3C78F0E",
      INIT_61 => X"78F1C3870E1C78F1E3C78E1C3870E1C3870E3C78F1E3C78F1E3C78F1E3C78F1E",
      INIT_62 => X"C38F1C38F1E3871E3C70E1C78F1C38F1E3870E1C78F1C3871E3C78E1C3871E3C",
      INIT_63 => X"38F1C38F1C78E1C78E1C70E3C70E3C70E3C70E3C70E3C70E3C70E1C78E1C78E1",
      INIT_64 => X"1E38F1C70E3871C38E1C70E3871C38E1C78E3C71E38F1C38E1C78E3C70E3871E",
      INIT_65 => X"1C38E3871C78E38F1C70E38F1C70E38F1C70E38F1C70E38F1C78E3871C38E3C7",
      INIT_66 => X"38E38E3C71C71E38E3871C71C38E38F1C71C38E38F1C71E38E3871C70E38E1C7",
      INIT_67 => X"8E38F1C71C71C71E38E38E38F1C71C71C78E38E38E1C71C71C38E38E3C71C71C",
      INIT_68 => X"C71C71C71C71C71C71C70E38E38E38E38E38E38E3C71C71C71C71C70E38E38E3",
      INIT_69 => X"8E39C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71",
      INIT_6A => X"E38E38E71C71C71C718E38E38E38E38C71C71C71C71C71CE38E38E38E38E38E3",
      INIT_6B => X"E38E39C71C718E38E38C71C71C638E38E39C71C71C638E38E38C71C71C71CE38",
      INIT_6C => X"8E31C71CE38E31C71CE38E31C71CE38E39C71C738E38E71C71CE38E39C71C718",
      INIT_6D => X"C738E31C718E39C71CE38E71C738E39C71CE38E71C738E39C71C638E31C71CE3",
      INIT_6E => X"1C638C71CE38C71CE38C718E39C718E39C718E38C71CE38C71CE38C71C638E71",
      INIT_6F => X"8E31C638C718E31C638E71CE39C718E31C638E71CE38C718E39C738E31C638E7",
      INIT_70 => X"38C718E71CE39C738C718E31C638C718E71CE39C738E71CE39C738E71CE39C73",
      INIT_71 => X"18E31CE31C639C738C718E71CE31C639C738C718E71CE39C638C738E71CE31C6",
      INIT_72 => X"E71CE31CE31CE39C639C639C738C738C718E718E71CE31CE39C639C738C738E7",
      INIT_73 => X"C738C738C738C738C738C738C738C738C738C738C738C738C718E718E718E718",
      INIT_74 => X"738C738C639C639C639CE31CE31CE318E718E718E718E718E738C738C738C738",
      INIT_75 => X"CE718E738C738C639C631CE318E718E738C738C639C639CE31CE318E718E718C",
      INIT_76 => X"8C739C631CE718E738C639C631CE718E738C639C631CE318E718C739C639CE31",
      INIT_77 => X"C631CE718C739CE318E738C739C631CE718C739C631CE718C739C639CE318E73",
      INIT_78 => X"718C739CE318E738C631CE718C739CE318E738C639CE718C739C631CE718C739",
      INIT_79 => X"C631CE738C631CE738C639CE718C639CE318C739CE318E739C631CE738C639CE",
      INIT_7A => X"8C631CE738C631CE738C6318E739C6318E739C6318E739C6318E739C6318E738",
      INIT_7B => X"9CE318C739CE718C631CE738C6318E739C6318C739CE318C639CE718C639CE73",
      INIT_7C => X"8C639CE739C6318C739CE718C631CE739C6318C739CE318C639CE738C6318E73",
      INIT_7D => X"C6318C739CE738C6318E739CE718C631CE739C6318C639CE738C6318E739CE31",
      INIT_7E => X"6318C739CE738C6318C739CE718C6318E739CE718C631CE739CE318C639CE739",
      INIT_7F => X"31CE739CE318C631CE739C6318C639CE739C6318C639CE739C6318C639CE738C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_1_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_10_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_11_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_12_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_13_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7E0F83E0F83E0F81F07C1F07C1F03E0F83E0F83E0FC1F07C1F07C1F03E0F83E0",
      INIT_01 => X"1F07C1F07C1F03E0F83E0F83E07C1F07C1F07C0F83E0F83E0F83F07C1F07C1F0",
      INIT_02 => X"1F83E0F83E0F83F07C1F07C1F03E0F83E0F83E07C1F07C1F07C0F83E0F83E0F8",
      INIT_03 => X"0F83E0F81F07C1F07C1F83E0F83E0F81F07C1F07C1F83E0F83E0F81F07C1F07C",
      INIT_04 => X"0F83E0F83E07C1F07C1F83E0F83E0FC1F07C1F07E0F83E0F83F07C1F07C1F03E",
      INIT_05 => X"1F07C1F07E0F83E0F81F07C1F07E0F83E0F81F07C1F07E0F83E0F81F07C1F07C",
      INIT_06 => X"7C1F07C0F83E0F81F07C1F03E0F83E07C1F07C0F83E0F83F07C1F07E0F83E0F8",
      INIT_07 => X"E0F83F07C1F07E0F83E07C1F07E0F83E0FC1F07C1F83E0F81F07C1F03E0F83E0",
      INIT_08 => X"0F83E07C1F07E0F83E07C1F03E0F83F07C1F03E0F83F07C1F03E0F83F07C1F03",
      INIT_09 => X"E0FC1F07E0F83F07C1F83E0FC1F07E0F83E07C1F03E0F81F07C1F83E0FC1F07C",
      INIT_0A => X"7C0F83E07C1F83E0FC1F03E0F81F07C0F83E07C1F83E0FC1F07E0F83F07C1F83",
      INIT_0B => X"1F07C0F83F07C0F83F07C0F83E07C1F83E07C1F83E0FC1F03E0F81F07E0F83F0",
      INIT_0C => X"3E07C0F83F07C0F83F07C0F83F07C0F81F07E0F81F07E0F81F07E0F81F07E0F8",
      INIT_0D => X"F83F07E0F81F03E0FC1F83E07C0F83F07C0F81F07E0F81F03E0FC1F03E07C1F8",
      INIT_0E => X"03E0FC1F83F07E0FC1F03E07C0F81F07E0FC1F83E07C0F81F07E0FC1F03E07C0",
      INIT_0F => X"F07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0F81F03E07C0F81F",
      INIT_10 => X"F83F03E07C0F81F83F07E0FC1F81F03E07C0F81F03E07C0FC1F83F07E0FC1F83",
      INIT_11 => X"E07E0FC1F81F03F07E0FC0F81F03F07E0FC0F81F03F07E0FC0F81F03E07E0FC1",
      INIT_12 => X"0FC0F81F83F03E07E07C0FC1F81F03F07E07C0FC1F81F03F07E0FC0F81F83F03",
      INIT_13 => X"C0FC1F81F83F03F07E07E0FC0FC1F81F83F03F07E07E0FC0F81F81F03F07E07E",
      INIT_14 => X"C0FC0FC0F81F81F81F03F03F07E07E07E0FC0FC0F81F81F83F03F03E07E07C0F",
      INIT_15 => X"07E07E07C0FC0FC0FC0FC0FC0F81F81F81F81F83F03F03F03F03E07E07E07E0F",
      INIT_16 => X"F03F03F03F03F03F03F03F03F03F03F03F03F03F03F07E07E07E07E07E07E07E",
      INIT_17 => X"F01F81F81F81F81FC0FC0FC0FC0FC0FC07E07E07E07E07E07E07E07E07E03F03",
      INIT_18 => X"81FC0FC0FC07E07E07F03F03F01F81F81F80FC0FC0FC07E07E07E03F03F03F03",
      INIT_19 => X"FC0FC07E07F03F01F81FC0FC07E07E03F03F81F81FC0FC0FE07E07F03F03F81F",
      INIT_1A => X"FC0FE07F03F81F80FC07E03F03F81FC0FC07E03F03F81F80FC07E07F03F01F81",
      INIT_1B => X"80FC07E03F01FC0FE07F03F81FC0FE03F01F80FC07E03F01F80FC07E03F03F81",
      INIT_1C => X"F01F80FE03F01FC0FE03F01FC0FE03F01FC0FE03F01FC0FE03F01F80FE07F03F",
      INIT_1D => X"C07E03F80FE03F81FC07F01FC0FE03F80FC07F01FC0FE03F81FC07F03F80FE07",
      INIT_1E => X"7F01FC07F01FC07F01FC07F01FC0FE03F80FE03F80FE03F80FE03F01FC07F01F",
      INIT_1F => X"FF01FC07F01FE03F80FE03FC07F01FC07F01FE03F80FE03F80FE03F80FE03FC0",
      INIT_20 => X"807F01FE03F807F01FE03F807F01FE03F80FF01FC03F80FE01FC07F00FE03F80",
      INIT_21 => X"E03FC07F807F00FE01FC03F807F00FE01FC03F807F00FE03FC07F80FF01FC03F",
      INIT_22 => X"07F807F00FF00FE01FE01FC03FC03F807F80FF00FE01FE03FC07F807F00FF01F",
      INIT_23 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FE01FE01FE01FE01FC03FC03FC07F8",
      INIT_24 => X"1FF00FF00FF807F807FC03FC03FC01FE01FE01FE01FE00FF00FF00FF00FF00FF",
      INIT_25 => X"01FF00FF807FC03FE01FF00FF807FC03FC01FE00FF00FF807F803FC03FE01FE0",
      INIT_26 => X"1FE00FF803FE01FF007FC01FE00FF807FC01FE00FF807FC01FE00FF007FC03FE",
      INIT_27 => X"01FF007FC01FF007FE00FF803FE00FF803FE00FF803FE00FF007FC01FF007FC0",
      INIT_28 => X"7FE00FFC01FF803FF007FC00FF801FF007FE00FF803FF007FC00FF803FE00FFC",
      INIT_29 => X"07FE007FE00FFC00FFC00FF801FF801FF003FF007FE007FC00FFC01FF803FF00",
      INIT_2A => X"FF001FF801FFC00FFC00FFC007FE007FE007FE007FE007FE007FE007FE007FE0",
      INIT_2B => X"7FE003FF800FFC007FF003FF800FFC007FE003FF001FF800FFC007FE007FF003",
      INIT_2C => X"C003FF800FFE001FFC007FF001FFC007FF001FFC007FF001FFC007FF001FFC00",
      INIT_2D => X"E001FFE003FFC003FFC003FF8007FF800FFF001FFE003FFC007FF800FFF001FF",
      INIT_2E => X"3FFE001FFF000FFF8007FF8003FFC003FFC001FFE001FFE001FFE001FFE001FF",
      INIT_2F => X"FFF8003FFE0007FFC001FFF0007FFC001FFF0007FF8003FFE000FFF0007FFC00",
      INIT_30 => X"007FFE0007FFE0007FFE0007FFE000FFFC000FFF8001FFF8003FFF0007FFC000",
      INIT_31 => X"3FFF8000FFFE0003FFF8000FFFE0007FFF0003FFF8001FFFC000FFFC0007FFE0",
      INIT_32 => X"00FFFF0000FFFF0000FFFF0000FFFF0001FFFE0001FFFC0007FFF8000FFFE000",
      INIT_33 => X"FFF00007FFFE0000FFFF80003FFFE0000FFFF80003FFFC0001FFFE0000FFFF00",
      INIT_34 => X"FFF80000FFFFE00007FFFF00001FFFF80001FFFF80001FFFF80001FFFF80003F",
      INIT_35 => X"003FFFFE00000FFFFF000007FFFF800007FFFF80000FFFFF00001FFFFE00003F",
      INIT_36 => X"3FFFFFC00000FFFFFE000003FFFFF000003FFFFF000007FFFFE00000FFFFF800",
      INIT_37 => X"0007FFFFFE0000007FFFFFC000001FFFFFE000000FFFFFF000000FFFFFE00000",
      INIT_38 => X"FFFFF80000003FFFFFFE0000000FFFFFFE0000001FFFFFFC0000007FFFFFE000",
      INIT_39 => X"FFFFFF000000003FFFFFFFE00000000FFFFFFFE00000001FFFFFFF80000000FF",
      INIT_3A => X"00001FFFFFFFFFF0000000001FFFFFFFFF8000000003FFFFFFFFC000000003FF",
      INIT_3B => X"FFFFFFFFFFFFE000000000000FFFFFFFFFFFC00000000001FFFFFFFFFFC00000",
      INIT_3C => X"000003FFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFE0000000000000",
      INIT_3D => X"FFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFF000000000000",
      INIT_3E => X"FFFFFFFFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFF",
      INIT_42 => X"000000000000FFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFF",
      INIT_43 => X"0000000000000FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFF800000",
      INIT_44 => X"000003FFFFFFFFFF800000000003FFFFFFFFFFF000000000000FFFFFFFFFFFFE",
      INIT_45 => X"FFC000000007FFFFFFFF8000000003FFFFFFFFF8000000000FFFFFFFFFF00000",
      INIT_46 => X"FF00000003FFFFFFF80000000FFFFFFFF00000000FFFFFFFF800000001FFFFFF",
      INIT_47 => X"000FFFFFFE0000007FFFFFF8000000FFFFFFF0000000FFFFFFF80000003FFFFF",
      INIT_48 => X"00000FFFFFF000000FFFFFF000000FFFFFF8000003FFFFFE000000FFFFFFC000",
      INIT_49 => X"003FFFFE000007FFFFC00000FFFFFC00000FFFFFC00000FFFFFE000003FFFFF8",
      INIT_4A => X"FC00007FFFF00000FFFFE00001FFFFE00001FFFFE00001FFFFF00000FFFFF800",
      INIT_4B => X"F80001FFFF00003FFFF00003FFFF00001FFFF80001FFFFC00007FFFF00001FFF",
      INIT_4C => X"00FFFF0000FFFF80007FFFC0001FFFE0000FFFF80003FFFF00007FFFC0000FFF",
      INIT_4D => X"000FFFF0001FFFC0003FFF80007FFF0000FFFE0001FFFE0001FFFE0001FFFE00",
      INIT_4E => X"07FFE0007FFE0003FFF0001FFF8000FFFC0007FFF0003FFF8000FFFE0003FFF8",
      INIT_4F => X"0007FFE000FFF8001FFF0003FFF0007FFE0007FFE000FFFC000FFFC000FFFC00",
      INIT_50 => X"003FFE001FFF0007FF8003FFE000FFF8003FFE000FFF8003FFE000FFF8001FFF",
      INIT_51 => X"FF800FFF000FFF8007FF8007FF8007FF8003FFC003FFE001FFE000FFF0007FF8",
      INIT_52 => X"FF800FFE001FFC003FF8007FF000FFE001FFE003FFC003FF8007FF8007FF8007",
      INIT_53 => X"003FF801FFC007FF001FFC007FF001FFC007FF001FFE003FF800FFE001FFC007",
      INIT_54 => X"800FFC007FE007FF003FF801FFC00FFE007FF001FF800FFE007FF001FF800FFE",
      INIT_55 => X"0FFC00FFC00FFC00FFC00FFC00FFC007FE007FE007FE003FF003FF003FF801FF",
      INIT_56 => X"00FF801FF003FF007FE00FFC00FF801FF801FF003FF003FE007FE007FE007FE0",
      INIT_57 => X"3FE00FFC01FF007FC00FF803FF007FC00FF803FF007FC00FF801FF003FE007FC",
      INIT_58 => X"03FE01FF007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF007FE00FF80",
      INIT_59 => X"7F803FC01FF00FF807FC01FE00FF807FC01FF00FF803FC01FF007FC03FE00FF8",
      INIT_5A => X"0FF807F803FC03FE01FE00FF00FF807FC03FC01FE00FF007F803FC01FE00FF00",
      INIT_5B => X"FE01FF00FF00FF00FF00FF00FF007F807F807F803FC03FC03FE01FE01FF00FF0",
      INIT_5C => X"3FC03FC07F807F807F807F00FF00FF00FF00FF00FF01FE01FE01FE01FE01FE01",
      INIT_5D => X"F00FF01FE03FC03F807F80FF00FE01FE03FC03F807F807F00FF00FE01FE01FC0",
      INIT_5E => X"FC07F80FE01FC03F807F01FE03FC07F80FF01FE03FC07F80FF01FE03FC03F807",
      INIT_5F => X"03FC07F01FC03F80FE01FC07F00FE03FC07F00FE03F807F01FE03FC07F00FE03",
      INIT_60 => X"03F80FE03F80FE03FC07F01FC07F01FC07F80FE03F80FE01FC07F01FC03F80FE",
      INIT_61 => X"F80FC07F01FC07F01FC07E03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE",
      INIT_62 => X"C07F03F80FE07F01FC0FE03F80FC07F01F80FE03F80FC07F01FC07E03F80FE03",
      INIT_63 => X"F80FC07F03F81FC07E03F01FC0FE03F01FC0FE03F01FC0FE03F01FC07E03F81F",
      INIT_64 => X"01F80FC0FE07F03F81FC0FE07F03F81FC07E03F01F80FC07E03F81FC0FE07F01",
      INIT_65 => X"03F81F80FC07E07F03F01F80FC0FE07F03F01F80FC0FE07F03F81F80FC07E03F",
      INIT_66 => X"F81F81FC0FC0FE07E07F03F03F81F80FC0FC07E07F03F01F81F80FC0FE07E03F",
      INIT_67 => X"81F80FC0FC0FC0FE07E07E07F03F03F03F81F81F81FC0FC0FC07E07E03F03F03",
      INIT_68 => X"C0FC0FC0FC0FC0FC0FC0FE07E07E07E07E07E07E03F03F03F03F03F01F81F81F",
      INIT_69 => X"7E07C0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0F",
      INIT_6A => X"E07E07E0FC0FC0FC0F81F81F81F81F83F03F03F03F03F03E07E07E07E07E07E0",
      INIT_6B => X"E07E07C0FC0F81F81F83F03F03E07E07E07C0FC0FC1F81F81F83F03F03F03E07",
      INIT_6C => X"7E0FC0FC1F81F03F03E07E0FC0FC1F81F83F03F07E07E0FC0FC1F81F83F03F07",
      INIT_6D => X"C0F81F03F07E07C0FC1F81F03F07E07C0FC1F81F03F07E07C0FC1F81F03F03E0",
      INIT_6E => X"03E07C0FC1F83F03E07C0F81F83F07E07C0F81F83F03E07C0FC1F83F03E07E0F",
      INIT_6F => X"81F03E07C0F81F03E07E0FC1F83F07E0FC1F81F03E07C0F81F83F07E0FC1F81F",
      INIT_70 => X"F83F07E0FC1F83F07C0F81F03E07C0F81F03E07C0F81F03E07C0F81F03E07C0F",
      INIT_71 => X"07E0FC1F03E07C0F83F07E0FC1F03E07C0F83F07E0FC1F83E07C0F81F03E0FC1",
      INIT_72 => X"1F03E0FC1F03E07C1F83E07C0F83F07C0F81F07E0FC1F03E07C1F83F07C0F81F",
      INIT_73 => X"3F07C0F83F07C0F83F07C0F83F07C0F83F07C0F83F07C0F83F07E0F81F07E0F8",
      INIT_74 => X"0F83F07C1F83E07C1F83E0FC1F03E0F81F07E0F81F07E0F81F07C0F83F07C0F8",
      INIT_75 => X"C1F07E0F83F07C1F83E0FC1F07E0F81F07C0F83E07C1F83E0FC1F07E0F81F07C",
      INIT_76 => X"7C0F83E0FC1F07E0F83E07C1F03E0F81F07C1F83E0FC1F07E0F83F07C1F83E0F",
      INIT_77 => X"C1F03E0F83F07C1F07E0F83F07C1F03E0F83F07C1F03E0F83F07C1F83E0F81F0",
      INIT_78 => X"0F83F07C1F07E0F83E0FC1F07C0F83E0F81F07C1F83E0F83F07C1F03E0F83F07",
      INIT_79 => X"3E0FC1F07C1F03E0F83E07C1F07C1F83E0F83F07C1F07E0F83E0FC1F07C1F83E",
      INIT_7A => X"7C1F03E0F83E0FC1F07C1F07E0F83E0F81F07C1F07E0F83E0F81F07C1F07E0F8",
      INIT_7B => X"7C1F07C0F83E0F83E0FC1F07C1F07E0F83E0F83F07C1F07C1F83E0F83E07C1F0",
      INIT_7C => X"7C1F83E0F83E0F83F07C1F07C1F03E0F83E0F83F07C1F07C1F83E0F83E0F81F0",
      INIT_7D => X"3E0F83F07C1F07C1F07E0F83E0F83E0FC1F07C1F07C1F83E0F83E0F81F07C1F0",
      INIT_7E => X"1F07C0F83E0F83E0F83F07C1F07C1F07E0F83E0F83E0FC1F07C1F07C1F83E0F8",
      INIT_7F => X"0FC1F07C1F07C1F03E0F83E0F83E07C1F07C1F07C1F83E0F83E0F83E07C1F07C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_2_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"800FFC00FFC00FFE007FE007FE003FF003FF003FF001FF801FF801FFC00FFC00",
      INIT_01 => X"1FF801FF801FFC00FFC00FFC007FE007FE007FF003FF003FF003FF801FF801FF",
      INIT_02 => X"E003FF003FF003FF801FF801FFC00FFC00FFC007FE007FE007FF003FF003FF00",
      INIT_03 => X"0FFC00FFE007FE007FE003FF003FF001FF801FF801FFC00FFC00FFE007FE007F",
      INIT_04 => X"F003FF003FF801FF801FFC00FFC00FFE007FE007FF003FF003FF801FF801FFC0",
      INIT_05 => X"1FF801FF800FFC00FFE007FE007FF003FF001FF801FF800FFC00FFE007FE007F",
      INIT_06 => X"801FF800FFC00FFE007FE003FF003FF801FF800FFC00FFC007FE007FF003FF00",
      INIT_07 => X"FF003FF801FF800FFC007FE007FF003FF001FF801FFC00FFE007FE003FF003FF",
      INIT_08 => X"0FFC007FE007FF003FF801FFC00FFC007FE003FF003FF801FFC00FFC007FE003",
      INIT_09 => X"00FFE007FF003FF801FFC00FFE007FF003FF801FFC00FFE007FE003FF001FF80",
      INIT_0A => X"800FFC007FE003FF001FFC00FFE007FF003FF801FFC00FFE007FF003FF801FFC",
      INIT_0B => X"E007FF003FF800FFC007FF003FF801FFC007FE003FF001FFC00FFE007FF003FF",
      INIT_0C => X"C007FF003FF800FFC007FF003FF800FFE007FF001FF800FFE007FF001FF800FF",
      INIT_0D => X"003FF800FFE003FF001FFC007FF003FF800FFE007FF001FFC00FFE003FF801FF",
      INIT_0E => X"03FF001FFC007FF001FFC007FF001FF800FFE003FF800FFE007FF001FFC007FF",
      INIT_0F => X"FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE0",
      INIT_10 => X"003FFC007FF001FFC007FF001FFE003FF800FFE003FF800FFE003FF800FFE003",
      INIT_11 => X"FF800FFE001FFC007FF000FFE003FF800FFF001FFC007FF000FFE003FF800FFE",
      INIT_12 => X"0FFF001FFC003FF8007FF001FFE003FF8007FF001FFE003FF800FFF001FFC003",
      INIT_13 => X"00FFE001FFC003FF8007FF000FFE001FFC003FF8007FF000FFE001FFC007FF80",
      INIT_14 => X"00FFF000FFE001FFE003FFC007FF8007FF000FFF001FFE003FFC003FF8007FF0",
      INIT_15 => X"07FF8007FF000FFF000FFF000FFE001FFE001FFC003FFC003FFC007FF8007FF0",
      INIT_16 => X"FFC003FFC003FFC003FFC003FFC003FFC003FFC003FF8007FF8007FF8007FF80",
      INIT_17 => X"001FFE001FFE001FFF000FFF000FFF0007FF8007FF8007FF8007FF8007FFC003",
      INIT_18 => X"FE000FFF0007FF8007FFC003FFE001FFE000FFF000FFF8007FF8003FFC003FFC",
      INIT_19 => X"FFF0007FF8003FFE001FFF0007FF8003FFC001FFE000FFF0007FF8003FFC001F",
      INIT_1A => X"FFF0007FFC001FFF0007FFC003FFE000FFF8003FFC001FFF0007FF8003FFE001",
      INIT_1B => X"FF0007FFC001FFF0007FFC001FFF0003FFE000FFF8003FFE000FFF8003FFC001",
      INIT_1C => X"001FFF0003FFE000FFFC001FFF0003FFE000FFFC001FFF0003FFE000FFF8003F",
      INIT_1D => X"FF8003FFF0003FFE0007FFE000FFFC000FFF8001FFF0003FFE0007FFC000FFF8",
      INIT_1E => X"7FFE0007FFE0007FFE0007FFE000FFFC000FFFC000FFFC000FFFC001FFF8001F",
      INIT_1F => X"FFFE0007FFE0003FFF0003FFF8001FFF8001FFFC000FFFC000FFFC000FFFC000",
      INIT_20 => X"FF8001FFFC0007FFE0003FFF8001FFFC000FFFE0003FFF0001FFF8000FFFC000",
      INIT_21 => X"003FFF80007FFF0001FFFC0007FFF0001FFFC0007FFF0003FFF8000FFFE0003F",
      INIT_22 => X"F80007FFF0000FFFE0001FFFC0003FFF8000FFFF0001FFFC0007FFF8000FFFE0",
      INIT_23 => X"FF0000FFFF0000FFFF0000FFFF0000FFFF0001FFFE0001FFFE0003FFFC0007FF",
      INIT_24 => X"E0000FFFF00007FFF80003FFFC0001FFFE0001FFFE0000FFFF0000FFFF0000FF",
      INIT_25 => X"01FFFF00007FFFC0001FFFF00007FFFC0001FFFF0000FFFF80003FFFC0001FFF",
      INIT_26 => X"E0000FFFFC0001FFFF80001FFFF00007FFFE0000FFFF80001FFFF00007FFFC00",
      INIT_27 => X"FE00007FFFE00007FFFF00003FFFF00003FFFF00003FFFF00007FFFE00007FFF",
      INIT_28 => X"80000FFFFE00003FFFF80000FFFFE00007FFFF00003FFFF80000FFFFC0000FFF",
      INIT_29 => X"07FFFF80000FFFFF00000FFFFE00001FFFFC00007FFFF80000FFFFE00003FFFF",
      INIT_2A => X"00001FFFFE00000FFFFF000007FFFF800007FFFF800007FFFF800007FFFF8000",
      INIT_2B => X"800003FFFFF000007FFFFC00000FFFFF800003FFFFE00000FFFFF800007FFFFC",
      INIT_2C => X"0003FFFFF000001FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF",
      INIT_2D => X"FFFE000003FFFFFC000003FFFFF800000FFFFFE000003FFFFF800000FFFFFE00",
      INIT_2E => X"3FFFFFE000000FFFFFF8000003FFFFFC000001FFFFFE000001FFFFFE000001FF",
      INIT_2F => X"FFFFFFC0000007FFFFFE0000007FFFFFE0000007FFFFFC000000FFFFFF800000",
      INIT_30 => X"FF80000007FFFFFF80000007FFFFFF0000000FFFFFFE0000003FFFFFF8000000",
      INIT_31 => X"3FFFFFFF00000003FFFFFFF00000007FFFFFFC0000001FFFFFFF00000007FFFF",
      INIT_32 => X"00FFFFFFFF00000000FFFFFFFF00000001FFFFFFFE00000007FFFFFFF0000000",
      INIT_33 => X"FFFFFFF800000000FFFFFFFFC00000000FFFFFFFFC00000001FFFFFFFF000000",
      INIT_34 => X"00000000FFFFFFFFF8000000001FFFFFFFFE000000001FFFFFFFFE000000003F",
      INIT_35 => X"FFC0000000000FFFFFFFFFF80000000007FFFFFFFFF0000000001FFFFFFFFFC0",
      INIT_36 => X"C00000000000FFFFFFFFFFFC00000000003FFFFFFFFFF80000000000FFFFFFFF",
      INIT_37 => X"0007FFFFFFFFFFFF8000000000001FFFFFFFFFFFF000000000000FFFFFFFFFFF",
      INIT_38 => X"0000000000003FFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFF8000000000",
      INIT_39 => X"000000000000003FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFF00",
      INIT_3A => X"00001FFFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFC00",
      INIT_3B => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE0000000000000000",
      INIT_3C => X"FFFFFC0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000007FFFFF",
      INIT_44 => X"00000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001",
      INIT_45 => X"003FFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFF00000",
      INIT_46 => X"00FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFF800000000000000",
      INIT_47 => X"0000000001FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFF8000000000000",
      INIT_48 => X"FFFFFFFFFFF000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000",
      INIT_49 => X"FFFFFFFE00000000003FFFFFFFFFFC00000000003FFFFFFFFFFE000000000007",
      INIT_4A => X"03FFFFFFFFF0000000001FFFFFFFFFE0000000001FFFFFFFFFF00000000007FF",
      INIT_4B => X"F800000000FFFFFFFFF000000000FFFFFFFFF8000000003FFFFFFFFF00000000",
      INIT_4C => X"000000FFFFFFFF800000003FFFFFFFE000000007FFFFFFFF000000003FFFFFFF",
      INIT_4D => X"0000000FFFFFFFC00000007FFFFFFF00000001FFFFFFFE00000001FFFFFFFE00",
      INIT_4E => X"FFFFE0000001FFFFFFF00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF8",
      INIT_4F => X"0000001FFFFFF8000000FFFFFFF0000001FFFFFFE0000003FFFFFFC0000003FF",
      INIT_50 => X"000001FFFFFF0000007FFFFFE0000007FFFFFE0000007FFFFFE0000007FFFFFF",
      INIT_51 => X"FF800000FFFFFF8000007FFFFF8000007FFFFFC000001FFFFFE000000FFFFFF8",
      INIT_52 => X"007FFFFE000003FFFFF800000FFFFFE000001FFFFFC000007FFFFF8000007FFF",
      INIT_53 => X"FFFFF800003FFFFF000003FFFFF000003FFFFF000001FFFFF800001FFFFFC000",
      INIT_54 => X"7FFFFC00001FFFFF000007FFFFC00001FFFFF000007FFFFE00000FFFFF800001",
      INIT_55 => X"0003FFFFC00003FFFFC00003FFFFC00001FFFFE00001FFFFF00000FFFFF80000",
      INIT_56 => X"FFFF80000FFFFF00001FFFFC00007FFFF80000FFFFF00001FFFFE00001FFFFE0",
      INIT_57 => X"FFE00003FFFF00003FFFF80000FFFFC00007FFFF00003FFFF80000FFFFE00003",
      INIT_58 => X"FFFE0000FFFFC0000FFFFC0000FFFFC0000FFFFC0000FFFFC0000FFFFE00007F",
      INIT_59 => X"007FFFC0000FFFF80003FFFE00007FFFC0000FFFF80003FFFF00003FFFE00007",
      INIT_5A => X"FFF80007FFFC0001FFFE0000FFFF80003FFFC0001FFFF00007FFFC0001FFFF00",
      INIT_5B => X"FE0000FFFF0000FFFF0000FFFF00007FFF80007FFFC0003FFFE0001FFFF0000F",
      INIT_5C => X"FFC0003FFF80007FFF8000FFFF0000FFFF0000FFFF0001FFFE0001FFFE0001FF",
      INIT_5D => X"0FFFF0001FFFC0007FFF8000FFFE0001FFFC0007FFF8000FFFF0001FFFE0003F",
      INIT_5E => X"FC0007FFE0003FFF8000FFFE0003FFF8000FFFE0003FFF8000FFFE0003FFF800",
      INIT_5F => X"0003FFF0003FFF8001FFFC000FFFE0003FFF0001FFF8000FFFE0003FFF0001FF",
      INIT_60 => X"0007FFE0007FFE0003FFF0003FFF0003FFF8001FFF8001FFFC000FFFC0007FFE",
      INIT_61 => X"F8003FFF0003FFF0003FFE0007FFE0007FFE0007FFE0007FFE0007FFE0007FFE",
      INIT_62 => X"3FFF0007FFE000FFFC001FFF8003FFF0007FFE0007FFC000FFFC001FFF8001FF",
      INIT_63 => X"F8003FFF0007FFC001FFF0003FFE000FFFC001FFF0003FFE000FFFC001FFF800",
      INIT_64 => X"0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF8003FFE000FF",
      INIT_65 => X"0007FF8003FFE000FFF0007FFC001FFF000FFF8003FFE000FFF8007FFC001FFF",
      INIT_66 => X"F8007FFC003FFE001FFF000FFF8007FFC003FFE000FFF0007FF8003FFE001FFF",
      INIT_67 => X"7FF8003FFC003FFE001FFE000FFF000FFF8007FF8003FFC003FFE001FFF000FF",
      INIT_68 => X"C003FFC003FFC003FFC001FFE001FFE001FFE001FFF000FFF000FFF0007FF800",
      INIT_69 => X"01FFC003FFC003FFC003FFC003FFC003FFC003FFC003FFC003FFC003FFC003FF",
      INIT_6A => X"1FFE001FFC003FFC007FF8007FF8007FF000FFF000FFF001FFE001FFE001FFE0",
      INIT_6B => X"1FFE003FFC007FF8007FF000FFE001FFE003FFC003FF8007FF800FFF000FFE00",
      INIT_6C => X"01FFC003FF800FFF001FFE003FFC007FF800FFF001FFE003FFC007FF800FFF00",
      INIT_6D => X"C007FF000FFE003FFC007FF000FFE003FFC007FF000FFE003FFC007FF000FFE0",
      INIT_6E => X"FFE003FFC007FF001FFC007FF800FFE003FF8007FF001FFC003FF800FFE001FF",
      INIT_6F => X"800FFE003FF800FFE001FFC007FF001FFC007FF001FFC007FF800FFE003FF800",
      INIT_70 => X"07FF001FFC007FF003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF",
      INIT_71 => X"FFE003FF001FFC007FF001FFC00FFE003FF800FFE003FF801FFC007FF001FFC0",
      INIT_72 => X"FF001FFC00FFE003FF801FFC007FF003FF800FFE003FF001FFC007FF003FF800",
      INIT_73 => X"FF003FF800FFC007FF003FF800FFC007FF003FF800FFC007FF001FF800FFE007",
      INIT_74 => X"FF800FFC007FE003FF801FFC00FFE007FF001FF800FFE007FF003FF800FFC007",
      INIT_75 => X"3FF001FF800FFC007FE003FF001FF800FFC007FE003FF801FFC00FFE007FF003",
      INIT_76 => X"03FF801FFC00FFE007FE003FF001FF800FFC007FE003FF001FF800FFC007FE00",
      INIT_77 => X"C00FFE007FF003FF001FF800FFC00FFE007FF003FF001FF800FFC007FE007FF0",
      INIT_78 => X"FF800FFC00FFE007FE003FF003FF801FF800FFC007FE007FF003FF001FF800FF",
      INIT_79 => X"01FFC00FFC00FFE007FE003FF003FF801FF800FFC00FFE007FE003FF003FF801",
      INIT_7A => X"FC00FFE007FE003FF003FF001FF801FF800FFC00FFE007FE007FF003FF001FF8",
      INIT_7B => X"03FF003FF801FF801FFC00FFC00FFE007FE007FF003FF003FF801FF801FFC00F",
      INIT_7C => X"FC007FE007FE007FF003FF003FF001FF801FF800FFC00FFC007FE007FE007FF0",
      INIT_7D => X"01FF800FFC00FFC00FFE007FE007FE003FF003FF003FF801FF801FF800FFC00F",
      INIT_7E => X"FF003FF801FF801FF800FFC00FFC00FFE007FE007FE003FF003FF003FF801FF8",
      INIT_7F => X"003FF003FF003FF001FF801FF801FFC00FFC00FFC007FE007FE007FE003FF003",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_3_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE00001FFFFF00000",
      INIT_01 => X"E00001FFFFE00000FFFFF000007FFFF800007FFFFC00003FFFFC00001FFFFE00",
      INIT_02 => X"FFFC00003FFFFC00001FFFFE00000FFFFF000007FFFF800007FFFFC00003FFFF",
      INIT_03 => X"0FFFFF000007FFFF800003FFFFC00001FFFFE00001FFFFF00000FFFFF800007F",
      INIT_04 => X"0003FFFFC00001FFFFE00000FFFFF000007FFFF800003FFFFC00001FFFFE0000",
      INIT_05 => X"E00001FFFFF00000FFFFF800007FFFFC00001FFFFE00000FFFFF000007FFFF80",
      INIT_06 => X"FFE00000FFFFF000007FFFFC00003FFFFE00000FFFFF000007FFFF800003FFFF",
      INIT_07 => X"FFFFC00001FFFFF000007FFFF800003FFFFE00001FFFFF000007FFFFC00003FF",
      INIT_08 => X"0FFFFF800007FFFFC00001FFFFF000007FFFFC00003FFFFE00000FFFFF800003",
      INIT_09 => X"00FFFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE0000",
      INIT_0A => X"000FFFFF800003FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE000",
      INIT_0B => X"0007FFFFC00000FFFFF800003FFFFE000007FFFFC00001FFFFF000007FFFFC00",
      INIT_0C => X"0007FFFFC00000FFFFF800003FFFFF000007FFFFE00000FFFFF800001FFFFF00",
      INIT_0D => X"003FFFFF000003FFFFE000007FFFFC00000FFFFF800001FFFFF000003FFFFE00",
      INIT_0E => X"03FFFFE000007FFFFE000007FFFFE00000FFFFFC00000FFFFF800001FFFFF800",
      INIT_0F => X"FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFF0000",
      INIT_10 => X"FFC000007FFFFE000007FFFFE000003FFFFF000003FFFFF000003FFFFF000003",
      INIT_11 => X"00000FFFFFE000007FFFFF000003FFFFF000001FFFFF800000FFFFFC00000FFF",
      INIT_12 => X"0FFFFFE000003FFFFF800001FFFFFC000007FFFFE000003FFFFF000001FFFFFC",
      INIT_13 => X"FF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFF80000",
      INIT_14 => X"00FFFFFF000001FFFFFC000007FFFFF800000FFFFFE000003FFFFFC000007FFF",
      INIT_15 => X"F8000007FFFFF000000FFFFFF000001FFFFFE000003FFFFFC000007FFFFF8000",
      INIT_16 => X"FFFFFC000003FFFFFC000003FFFFFC000003FFFFFC000007FFFFF8000007FFFF",
      INIT_17 => X"001FFFFFE000001FFFFFF000000FFFFFF8000007FFFFF8000007FFFFF8000003",
      INIT_18 => X"00000FFFFFF8000007FFFFFC000001FFFFFF000000FFFFFF8000003FFFFFC000",
      INIT_19 => X"0000007FFFFFC000001FFFFFF8000003FFFFFE000000FFFFFF8000003FFFFFE0",
      INIT_1A => X"0000007FFFFFE0000007FFFFFC000000FFFFFFC000001FFFFFF8000003FFFFFE",
      INIT_1B => X"000007FFFFFE0000007FFFFFE0000003FFFFFF0000003FFFFFF0000003FFFFFE",
      INIT_1C => X"001FFFFFFC000000FFFFFFE0000003FFFFFF0000001FFFFFFC000000FFFFFFC0",
      INIT_1D => X"FFFFFC0000003FFFFFF8000000FFFFFFF0000001FFFFFFC0000007FFFFFF0000",
      INIT_1E => X"80000007FFFFFF80000007FFFFFF0000000FFFFFFF0000000FFFFFFE0000001F",
      INIT_1F => X"FFFFFFF80000003FFFFFFC0000001FFFFFFE0000000FFFFFFF0000000FFFFFFF",
      INIT_20 => X"000001FFFFFFF80000003FFFFFFE0000000FFFFFFFC0000001FFFFFFF0000000",
      INIT_21 => X"FFC00000007FFFFFFE00000007FFFFFFE00000007FFFFFFC0000000FFFFFFFC0",
      INIT_22 => X"FFFFF80000000FFFFFFFE00000003FFFFFFF00000001FFFFFFF80000000FFFFF",
      INIT_23 => X"FFFFFF00000000FFFFFFFF00000000FFFFFFFE00000001FFFFFFFC00000007FF",
      INIT_24 => X"FFFFF000000007FFFFFFFC00000001FFFFFFFE00000000FFFFFFFF00000000FF",
      INIT_25 => X"FE000000007FFFFFFFE000000007FFFFFFFE00000000FFFFFFFFC00000001FFF",
      INIT_26 => X"00000FFFFFFFFE000000001FFFFFFFF800000000FFFFFFFFE000000007FFFFFF",
      INIT_27 => X"FFFFFF8000000007FFFFFFFFC000000003FFFFFFFFC000000007FFFFFFFF8000",
      INIT_28 => X"00000FFFFFFFFFC000000000FFFFFFFFF8000000003FFFFFFFFF000000000FFF",
      INIT_29 => X"F8000000000FFFFFFFFFF0000000001FFFFFFFFF8000000000FFFFFFFFFC0000",
      INIT_2A => X"FFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFF80000000007FFFFFFFF",
      INIT_2B => X"FFFFFC00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000007FFFFF",
      INIT_2C => X"FFFC00000000001FFFFFFFFFFE00000000001FFFFFFFFFFE00000000001FFFFF",
      INIT_2D => X"0000000003FFFFFFFFFFFC00000000000FFFFFFFFFFFC00000000000FFFFFFFF",
      INIT_2E => X"3FFFFFFFFFFFF0000000000003FFFFFFFFFFFE000000000001FFFFFFFFFFFE00",
      INIT_2F => X"00000000000007FFFFFFFFFFFF80000000000007FFFFFFFFFFFF000000000000",
      INIT_30 => X"FFFFFFFFF800000000000007FFFFFFFFFFFFF00000000000003FFFFFFFFFFFFF",
      INIT_31 => X"3FFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFE000000000000007FFFF",
      INIT_32 => X"00FFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFF800000000000000",
      INIT_33 => X"FFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFE00000000000000",
      INIT_34 => X"FFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFE000000000000000003F",
      INIT_35 => X"0000000000000FFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_37 => X"0007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFF",
      INIT_38 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000",
      INIT_39 => X"000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000",
      INIT_3A => X"00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000",
      INIT_44 => X"000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_46 => X"000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_47 => X"000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_48 => X"FFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC000",
      INIT_49 => X"00000001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_4B => X"F800000000000000000FFFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFF",
      INIT_4C => X"000000000000007FFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFF",
      INIT_4D => X"000000000000003FFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFE00",
      INIT_4E => X"FFFFE00000000000000FFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFF8",
      INIT_4F => X"FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFE00000000000003FFFFFFFFF",
      INIT_50 => X"000000000000FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFE0000000000000",
      INIT_51 => X"007FFFFFFFFFFF8000000000007FFFFFFFFFFFC000000000001FFFFFFFFFFFF8",
      INIT_52 => X"FFFFFFFE000000000007FFFFFFFFFFE000000000003FFFFFFFFFFF8000000000",
      INIT_53 => X"FFFFF80000000000FFFFFFFFFFF00000000000FFFFFFFFFFF800000000003FFF",
      INIT_54 => X"FFFFFC0000000000FFFFFFFFFFC0000000000FFFFFFFFFFE00000000007FFFFF",
      INIT_55 => X"FFFFFFFFC0000000003FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFF",
      INIT_56 => X"00007FFFFFFFFF0000000003FFFFFFFFF8000000000FFFFFFFFFE0000000001F",
      INIT_57 => X"FFE000000000FFFFFFFFF8000000003FFFFFFFFF0000000007FFFFFFFFE00000",
      INIT_58 => X"0001FFFFFFFFC000000003FFFFFFFFC000000003FFFFFFFFC000000001FFFFFF",
      INIT_59 => X"FFFFFFC000000007FFFFFFFE000000003FFFFFFFF800000000FFFFFFFFE00000",
      INIT_5A => X"FFF800000003FFFFFFFE000000007FFFFFFFC00000000FFFFFFFFC00000000FF",
      INIT_5B => X"FE00000000FFFFFFFF00000000FFFFFFFF800000003FFFFFFFE00000000FFFFF",
      INIT_5C => X"FFC00000007FFFFFFF80000000FFFFFFFF00000000FFFFFFFE00000001FFFFFF",
      INIT_5D => X"FFFFF00000003FFFFFFF80000001FFFFFFFC00000007FFFFFFF00000001FFFFF",
      INIT_5E => X"03FFFFFFE00000007FFFFFFE00000007FFFFFFE00000007FFFFFFE00000007FF",
      INIT_5F => X"0000000FFFFFFF80000003FFFFFFE0000000FFFFFFF80000001FFFFFFF000000",
      INIT_60 => X"FFFFFFE0000001FFFFFFF0000000FFFFFFF80000007FFFFFFC0000003FFFFFFE",
      INIT_61 => X"F8000000FFFFFFF0000001FFFFFFE0000001FFFFFFE0000001FFFFFFE0000001",
      INIT_62 => X"0000FFFFFFE0000003FFFFFF8000000FFFFFFE0000003FFFFFFC0000007FFFFF",
      INIT_63 => X"07FFFFFF0000003FFFFFF0000001FFFFFFC000000FFFFFFE0000003FFFFFF800",
      INIT_64 => X"FFFFFFC000000FFFFFFC000000FFFFFFC000000FFFFFFC0000007FFFFFE00000",
      INIT_65 => X"FFFFFF8000001FFFFFF0000003FFFFFF0000007FFFFFE0000007FFFFFC000000",
      INIT_66 => X"07FFFFFC000001FFFFFF0000007FFFFFC000001FFFFFF0000007FFFFFE000000",
      INIT_67 => X"0007FFFFFC000001FFFFFE000000FFFFFF8000007FFFFFC000001FFFFFF00000",
      INIT_68 => X"C000003FFFFFC000003FFFFFE000001FFFFFE000000FFFFFF000000FFFFFF800",
      INIT_69 => X"FFFFC000003FFFFFC000003FFFFFC000003FFFFFC000003FFFFFC000003FFFFF",
      INIT_6A => X"0001FFFFFC000003FFFFF8000007FFFFF000000FFFFFF000001FFFFFE000001F",
      INIT_6B => X"FFFE000003FFFFF800000FFFFFE000001FFFFFC000007FFFFF800000FFFFFE00",
      INIT_6C => X"00003FFFFF800000FFFFFE000003FFFFF800000FFFFFE000003FFFFF800000FF",
      INIT_6D => X"3FFFFF000001FFFFFC00000FFFFFE000003FFFFF000001FFFFFC00000FFFFFE0",
      INIT_6E => X"FFE000003FFFFF000003FFFFF800001FFFFF800000FFFFFC000007FFFFE00000",
      INIT_6F => X"800001FFFFF800001FFFFFC00000FFFFFC00000FFFFFC000007FFFFE000007FF",
      INIT_70 => X"0000FFFFFC00000FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF",
      INIT_71 => X"001FFFFF000003FFFFF000003FFFFE000007FFFFE000007FFFFC00000FFFFFC0",
      INIT_72 => X"00FFFFFC00001FFFFF800003FFFFF000007FFFFE00000FFFFFC00000FFFFF800",
      INIT_73 => X"00FFFFF800003FFFFF000007FFFFC00000FFFFF800003FFFFF000007FFFFE000",
      INIT_74 => X"007FFFFC00001FFFFF800003FFFFE00000FFFFF800001FFFFF000007FFFFC000",
      INIT_75 => X"000FFFFF800003FFFFE00000FFFFF800003FFFFE000007FFFFC00001FFFFF000",
      INIT_76 => X"00007FFFFC00001FFFFE00000FFFFF800003FFFFE00000FFFFF800003FFFFE00",
      INIT_77 => X"C00001FFFFF00000FFFFF800003FFFFE00000FFFFF000007FFFFC00001FFFFF0",
      INIT_78 => X"FF800003FFFFE00001FFFFF000007FFFF800003FFFFE00000FFFFF000007FFFF",
      INIT_79 => X"FFFFC00003FFFFE00001FFFFF000007FFFF800003FFFFE00001FFFFF000007FF",
      INIT_7A => X"03FFFFE00001FFFFF00000FFFFF800007FFFFC00001FFFFE00000FFFFF000007",
      INIT_7B => X"0000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800007FFFFC000",
      INIT_7C => X"FC00001FFFFE00000FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF0",
      INIT_7D => X"FFFF800003FFFFC00001FFFFE00001FFFFF00000FFFFF800007FFFF800003FFF",
      INIT_7E => X"00FFFFF800007FFFF800003FFFFC00001FFFFE00001FFFFF00000FFFFF800007",
      INIT_7F => X"00000FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE00001FFFFF000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_4_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFE0000000000",
      INIT_01 => X"000001FFFFFFFFFF00000000007FFFFFFFFF80000000003FFFFFFFFFE0000000",
      INIT_02 => X"000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFFC0000",
      INIT_03 => X"F00000000007FFFFFFFFFC0000000001FFFFFFFFFE0000000000FFFFFFFFFF80",
      INIT_04 => X"FFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFF",
      INIT_05 => X"FFFFFE0000000000FFFFFFFFFF80000000001FFFFFFFFFF00000000007FFFFFF",
      INIT_06 => X"FFFFFFFF00000000007FFFFFFFFFC0000000000FFFFFFFFFF80000000003FFFF",
      INIT_07 => X"FFFFFFFFFE00000000007FFFFFFFFFC0000000001FFFFFFFFFF80000000003FF",
      INIT_08 => X"0FFFFFFFFFF80000000001FFFFFFFFFF80000000003FFFFFFFFFF00000000003",
      INIT_09 => X"00FFFFFFFFFFC0000000000FFFFFFFFFFC0000000000FFFFFFFFFFC000000000",
      INIT_0A => X"000FFFFFFFFFFC0000000000FFFFFFFFFFC0000000000FFFFFFFFFFC00000000",
      INIT_0B => X"0007FFFFFFFFFF00000000003FFFFFFFFFF80000000001FFFFFFFFFF80000000",
      INIT_0C => X"0007FFFFFFFFFF00000000003FFFFFFFFFF80000000000FFFFFFFFFFE0000000",
      INIT_0D => X"003FFFFFFFFFFC00000000007FFFFFFFFFF00000000001FFFFFFFFFFC0000000",
      INIT_0E => X"03FFFFFFFFFF800000000007FFFFFFFFFF00000000000FFFFFFFFFFE00000000",
      INIT_0F => X"FFFFFFFFFFC00000000003FFFFFFFFFFC00000000003FFFFFFFFFFC000000000",
      INIT_10 => X"FFFFFFFF800000000007FFFFFFFFFFC00000000003FFFFFFFFFFC00000000003",
      INIT_11 => X"FFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFF00000000000FFF",
      INIT_12 => X"F000000000003FFFFFFFFFFE000000000007FFFFFFFFFFC00000000001FFFFFF",
      INIT_13 => X"00000001FFFFFFFFFFF800000000001FFFFFFFFFFF800000000001FFFFFFFFFF",
      INIT_14 => X"00FFFFFFFFFFFE000000000007FFFFFFFFFFF000000000003FFFFFFFFFFF8000",
      INIT_15 => X"FFFFFFF800000000000FFFFFFFFFFFE000000000003FFFFFFFFFFF8000000000",
      INIT_16 => X"000000000003FFFFFFFFFFFC000000000003FFFFFFFFFFF8000000000007FFFF",
      INIT_17 => X"001FFFFFFFFFFFE000000000000FFFFFFFFFFFF8000000000007FFFFFFFFFFFC",
      INIT_18 => X"FFFFF0000000000007FFFFFFFFFFFE000000000000FFFFFFFFFFFFC000000000",
      INIT_19 => X"0000007FFFFFFFFFFFE0000000000003FFFFFFFFFFFF0000000000003FFFFFFF",
      INIT_1A => X"FFFFFF80000000000007FFFFFFFFFFFF0000000000001FFFFFFFFFFFFC000000",
      INIT_1B => X"000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFC0000000000003FFFFFF",
      INIT_1C => X"FFE0000000000000FFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF00000000",
      INIT_1D => X"FFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFE00000000000007FFFFFFFFFF",
      INIT_1E => X"00000007FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFF00000000000001F",
      INIT_1F => X"000000000000003FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF0000000",
      INIT_20 => X"FFFFFE000000000000003FFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFF8000000000000007FFFFFFFFFFFFFF800000000000000FFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFE000000000000000FFFFF",
      INIT_23 => X"FFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFE0000000000000007FF",
      INIT_24 => X"FFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFF0000000000000000FF",
      INIT_25 => X"FFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFF00000000000000001FFF",
      INIT_26 => X"FFFFF000000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFF",
      INIT_27 => X"0000000000000007FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFF",
      INIT_28 => X"00000FFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFF000",
      INIT_29 => X"FFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_2A => X"000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFF800000",
      INIT_2C => X"000000000000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFF",
      INIT_2D => X"FFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_2E => X"3FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFF",
      INIT_2F => X"00000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000",
      INIT_30 => X"000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000",
      INIT_31 => X"C000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INIT_32 => X"FF00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_35 => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_37 => X"FFF80000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_38 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000",
      INIT_3A => X"00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_46 => X"00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_48 => X"FFFFFFFFFFF00000000000000000000000000000000000000000000000003FFF",
      INIT_49 => X"000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_4B => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000001FF",
      INIT_4E => X"00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000007",
      INIT_4F => X"00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000",
      INIT_50 => X"0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_51 => X"FFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_52 => X"00000001FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFFFF",
      INIT_53 => X"FFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_54 => X"000003FFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_56 => X"00000000000000FFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFF",
      INIT_57 => X"001FFFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFFFFFFFFE00000",
      INIT_58 => X"FFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFC000000000000000",
      INIT_59 => X"FFFFFFC00000000000000001FFFFFFFFFFFFFFFFF800000000000000001FFFFF",
      INIT_5A => X"FFF80000000000000001FFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFF",
      INIT_5B => X"FE0000000000000000FFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFF",
      INIT_5C => X"FFC0000000000000007FFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFF",
      INIT_5D => X"FFFFF0000000000000007FFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFE000000000000001FFFFFFFFFFFFFFE000000000000001FFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFF800000000000000FFFFFF",
      INIT_60 => X"0000001FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFC00000000000001",
      INIT_61 => X"F80000000000000FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFE0000000",
      INIT_62 => X"FFFFFFFFFFE00000000000007FFFFFFFFFFFFE00000000000003FFFFFFFFFFFF",
      INIT_63 => X"00000000FFFFFFFFFFFFF00000000000003FFFFFFFFFFFFE00000000000007FF",
      INIT_64 => X"FFFFFFC0000000000003FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFE00000",
      INIT_65 => X"0000007FFFFFFFFFFFF0000000000000FFFFFFFFFFFFE0000000000003FFFFFF",
      INIT_66 => X"FFFFFFFC000000000000FFFFFFFFFFFFC000000000000FFFFFFFFFFFFE000000",
      INIT_67 => X"0000000003FFFFFFFFFFFE0000000000007FFFFFFFFFFFC000000000000FFFFF",
      INIT_68 => X"3FFFFFFFFFFFC000000000001FFFFFFFFFFFE000000000000FFFFFFFFFFFF800",
      INIT_69 => X"FFFFC000000000003FFFFFFFFFFFC000000000003FFFFFFFFFFFC00000000000",
      INIT_6A => X"0000000003FFFFFFFFFFF800000000000FFFFFFFFFFFF000000000001FFFFFFF",
      INIT_6B => X"0001FFFFFFFFFFF800000000001FFFFFFFFFFFC000000000007FFFFFFFFFFE00",
      INIT_6C => X"FFFFFFFFFF800000000001FFFFFFFFFFF800000000001FFFFFFFFFFF80000000",
      INIT_6D => X"FFFFFF000000000003FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001F",
      INIT_6E => X"FFE00000000000FFFFFFFFFFF800000000007FFFFFFFFFFC00000000001FFFFF",
      INIT_6F => X"800000000007FFFFFFFFFFC00000000003FFFFFFFFFFC00000000001FFFFFFFF",
      INIT_70 => X"0000000003FFFFFFFFFF800000000007FFFFFFFFFF800000000007FFFFFFFFFF",
      INIT_71 => X"00000000FFFFFFFFFFF00000000001FFFFFFFFFFE00000000003FFFFFFFFFFC0",
      INIT_72 => X"00000003FFFFFFFFFF80000000000FFFFFFFFFFE00000000003FFFFFFFFFF800",
      INIT_73 => X"00000007FFFFFFFFFF00000000003FFFFFFFFFF80000000000FFFFFFFFFFE000",
      INIT_74 => X"00000003FFFFFFFFFF80000000001FFFFFFFFFF80000000000FFFFFFFFFFC000",
      INIT_75 => X"000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000003FFFFFFFFFF000",
      INIT_76 => X"0000000003FFFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE00",
      INIT_77 => X"C0000000000FFFFFFFFFF80000000001FFFFFFFFFF00000000003FFFFFFFFFF0",
      INIT_78 => X"FF80000000001FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFFFF",
      INIT_79 => X"FFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFF",
      INIT_7A => X"FFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFF",
      INIT_7B => X"FFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFF",
      INIT_7C => X"03FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000F",
      INIT_7D => X"00007FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFF800000000",
      INIT_7E => X"00000007FFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF800000",
      INIT_7F => X"0000000000FFFFFFFFFF80000000003FFFFFFFFFC0000000001FFFFFFFFFF000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_5_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFF000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000000",
      INIT_01 => X"000001FFFFFFFFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_03 => X"000000000007FFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000",
      INIT_05 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFC0000",
      INIT_07 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000003FF",
      INIT_08 => X"0FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFC",
      INIT_09 => X"FF000000000000000000000FFFFFFFFFFFFFFFFFFFFF00000000000000000000",
      INIT_0A => X"000FFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_0C => X"0007FFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_0E => X"03FFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFC00000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFC",
      INIT_11 => X"00000000000000007FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFF",
      INIT_12 => X"FFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_13 => X"00000001FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFF",
      INIT_14 => X"FF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFC000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"000000000003FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFF",
      INIT_17 => X"FFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"0000007FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFF",
      INIT_1A => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_1B => X"FFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_1C => X"FFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007FFFFFFFFFF",
      INIT_1E => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001F",
      INIT_1F => X"000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000",
      INIT_20 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_21 => X"00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000",
      INIT_22 => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_23 => X"000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_24 => X"000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_25 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_26 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000",
      INIT_27 => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_28 => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFF",
      INIT_2B => X"00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000",
      INIT_2E => X"C0000000000000000000000000000000000000000000000001FFFFFFFFFFFFFF",
      INIT_2F => X"00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000",
      INIT_33 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000",
      INIT_35 => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_38 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"FFFFE00000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"00000000000000000000000000000000000000000000000000000000000FFFFF",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_48 => X"00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_4B => X"00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000",
      INIT_4D => X"000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000",
      INIT_4F => X"00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_51 => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007",
      INIT_52 => X"0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFC0000000000000000000000000000000000000000FFFFFFFFFFFFFFF",
      INIT_56 => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000",
      INIT_58 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000",
      INIT_59 => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_5A => X"0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000",
      INIT_5B => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
      INIT_5C => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000",
      INIT_5D => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_5E => X"000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000",
      INIT_5F => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000",
      INIT_60 => X"000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000",
      INIT_61 => X"F8000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000",
      INIT_62 => X"FFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFF",
      INIT_64 => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFF",
      INIT_65 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_66 => X"FFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFF",
      INIT_68 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FF",
      INIT_69 => X"FFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FF",
      INIT_6C => X"FFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_6D => X"000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFF",
      INIT_6E => X"FFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFC0000000000000000",
      INIT_6F => X"7FFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFC0",
      INIT_72 => X"0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFE000",
      INIT_74 => X"0000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000003FFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFF000",
      INIT_76 => X"00000000000000000001FFFFFFFFFFFFFFFFFFFFE000000000000000000001FF",
      INIT_77 => X"3FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFF0",
      INIT_78 => X"FF800000000000000000000FFFFFFFFFFFFFFFFFFFFE00000000000000000000",
      INIT_79 => X"00003FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFE0000000000000000",
      INIT_7B => X"0000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFE00000000000",
      INIT_7D => X"000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFF800000",
      INIT_7F => X"000000000000000000007FFFFFFFFFFFFFFFFFFFC00000000000000000000FFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_6_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000",
      INIT_01 => X"FFFFFE00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFF",
      INIT_02 => X"00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000007FFFFFF",
      INIT_06 => X"000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INIT_08 => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000",
      INIT_0A => X"FFF000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000",
      INIT_0E => X"FC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000",
      INIT_11 => X"FFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000FFF",
      INIT_12 => X"000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000",
      INIT_18 => X"000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000",
      INIT_1B => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000",
      INIT_1D => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_1E => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INIT_1F => X"FFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000",
      INIT_20 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000",
      INIT_22 => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000",
      INIT_24 => X"000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000",
      INIT_26 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000",
      INIT_28 => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000",
      INIT_2B => X"00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFF800000000000000000000000000000000000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"0000000000000000000000000000000000000000000000000007FFFFFFFFFFFF",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"000000000000000000000000000000000000000000000000001FFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_55 => X"000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000",
      INIT_58 => X"0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_5E => X"000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000",
      INIT_60 => X"00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFF",
      INIT_61 => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000",
      INIT_62 => X"FFFFFFFFFFE00000000000000000000000000000000000000000000000000000",
      INIT_63 => X"000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000",
      INIT_65 => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_6B => X"000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000",
      INIT_6E => X"FFE000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF",
      INIT_6F => X"00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000003F",
      INIT_72 => X"0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000FFF",
      INIT_76 => X"00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_78 => X"007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000",
      INIT_7A => X"FFFFFFE00000000000000000000000000000000000000001FFFFFFFFFFFFFFFF",
      INIT_7B => X"000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFF800000000000000000000000000000000000000007FFFFF",
      INIT_7F => X"00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_7_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000",
      INIT_02 => X"00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFF80000000000000000000000000000000000000000000000000000",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_07 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"F000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000",
      INIT_0C => X"0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_0F => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
      INIT_12 => X"000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFE00000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFC0000000000000000000000000000000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFF8000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_1E => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"FFFFF00000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFFF000000000000000000000000000000000000000000000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"00000000000000000000000000000000000000000000000000000000001FFFFF",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000",
      INIT_62 => X"00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000001FFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"00000000000000000000000000000000000000000000000000003FFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"000000000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000",
      INIT_6E => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_71 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_74 => X"0000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"000000000000000000000000000000000000000000000000000000000000000F",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000",
      INIT_79 => X"0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFE000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"00000000000000000000000000000000000000000000000000001FFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_7E => X"000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_8_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"FFF8000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"FFFFFFF800000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"000000000000000000000000000000000000000000000000000000001FFFFFFF",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"FFFFFFE000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => SINE_reg_0_9_n_0,
      CASCADEOUTB => NLW_SINE_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_0_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_SINE_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_SINE_reg_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AD294B5A5296B5A5296B5A5296B5A5296B5A5296B5A52D6B4A52D6B4A52D6B4A",
      INIT_01 => X"5296B5A52D6B4A52D6B4A52D694A5AD694A5AD694A5AD294B5AD294B5AD294B5",
      INIT_02 => X"6B4A5AD694B5AD294B5A5296B5A52D6B4A52D694A5AD694B5AD294B5AD296B5A",
      INIT_03 => X"2D694B5AD296B5A52D6B4A5AD294B5A5296B4A52D694A5AD294B5A5296B5A52D",
      INIT_04 => X"294B5A52D694B5A5296B4A5AD296B5A52D694A5AD296B4A52D694B5AD296B4A5",
      INIT_05 => X"D2D694B5A52D694B5A52D694B5A52D694B5A52D694B5AD296B4A5AD296B4A5AD",
      INIT_06 => X"4B5A5AD296B4B5A52D694B4A5AD296B4B5A52D694B5A5AD296B4A5AD296B4A5A",
      INIT_07 => X"5AD2D696B4A5A52D29694B5A5AD29694B4A5AD2D694B4A5AD2D694B4A5AD2969",
      INIT_08 => X"29696B4B5A5A52D29694B4B5A5AD2D696B4B5A5AD2D29694B4A5AD2D696B4B5A",
      INIT_09 => X"4B4A5A5A52D2D69696B4B4B5A5A52D2D69694B4B5A5A52D2D69694B4B5A5AD2D",
      INIT_0A => X"2D696969694B4B4B4B5A5A5A5AD2D2D296969694B4B4B5A5A5AD2D2D2969694B",
      INIT_0B => X"D2D2D2D2D2D2D2D6969696969696969694B4B4B4B4B4B5A5A5A5A5A5AD2D2D2D",
      INIT_0C => X"9696969696969692D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2",
      INIT_0D => X"9692D2D2DA5A5A5B4B4B4B496969696D2D2D2D2DA5A5A5A5A5B4B4B4B4B4B496",
      INIT_0E => X"5A4B4B69692D2DA5A5B4B4969692D2DA5A5B4B4B69696D2D2DA5A5A4B4B4B696",
      INIT_0F => X"2D25A4B49692D25A4B49692D25A4B49696D2DA5B4B49692D2DA5B4B49696D2DA",
      INIT_10 => X"96D25A4B692DA5B496D2DA4B696D25A4B696D25A4B696D25A4B496D2DA5B4B69",
      INIT_11 => X"496D25B492DA4B692DA4B692DB496D25B496D25B496D2DA4B692DA4B692DA5B4",
      INIT_12 => X"24B6D24B6925B6925B492DA496DA4B6D25B692DB496D24B6925B496D24B692DB",
      INIT_13 => X"96DB4925B6924B6DA496DB492DB6925B6924B6D24B6D24B6D24B6D24B6D24B6D",
      INIT_14 => X"924B6DB692492DB6D24925B6DA4925B6DA4925B6D2492DB692496DB4925B6D24",
      INIT_15 => X"B6DB6DB6924924924B6DB6DB6D2492492DB6DB6D2492496DB6DA492496DB6DA4",
      INIT_16 => X"6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DA4924924924924925B6D",
      INIT_17 => X"24DB6DB6C924924DB6DB6DB24924924936DB6DB6DB6C9249249249249249B6DB",
      INIT_18 => X"24936DB24936DB24926DB64924DB6D924936DB6C9249B6DB64924936DB6C9249",
      INIT_19 => X"9B64936C926D924DB649B6C926DB249B6C926DB249B6D924DB64926DB24936DB",
      INIT_1A => X"9B24DB26D926D936C936C936C936C936C936C936C936C936C926D926D924DB24",
      INIT_1B => X"64D936C9B26D9364DB26C9364DB26D93649B24D926C93649B24D926C936C9B64",
      INIT_1C => X"64D9364D9366C9B26C9B26C9B26C9B26C9B26C9B26C9364D9364D936C9B26C9B",
      INIT_1D => X"B264D9B264D9B264D9326CD9366C99364C9B26CD9366C9B264D9364C9B26C9B3",
      INIT_1E => X"64C993264C993264C993264C99326CD9B366C993264D9B364C99366CD9326CD9",
      INIT_1F => X"6CC99B3266CC99B3664CD993266CD993366CD993266CD9B3264C99B366CD9B32",
      INIT_20 => X"2666CCD99B332664CC99933266CCD99B33664CC99B33664CD99B3266CC99B326",
      INIT_21 => X"9999333326664CCCD999933326664CCC999B3336664CCD999B336664CCD99933",
      INIT_22 => X"33666666666CCCCCCCD999999B333333666666CCCCCD999993333366666CCCCD",
      INIT_23 => X"666666666666666666666CCCCCCCCCCCCCCCCCCCCCC999999999999933333333",
      INIT_24 => X"CCCCCE6666666733333333339999999999998CCCCCCCCCCCCCCCCCCCCCC66666",
      INIT_25 => X"8CCCC6666333319998CCCC666673333399999CCCCCE6666673333339999998CC",
      INIT_26 => X"98CCE66333998CCE66333199CCCE663331998CCC6663331999CCCE6663333999",
      INIT_27 => X"198CE673198CE673398CC6633198CC6733998CC6633198CCE6733998CC667331",
      INIT_28 => X"319CC63398C67319CC63398CE63398CE63398CE63398CE63319CC673398CE673",
      INIT_29 => X"6739CE739CE6318C6339CE7318C6739CC6319CE7318CE7318CE7318CE7318CE6",
      INIT_2A => X"8C639CE318C639CE738C6318E739CE739C6318C6318C6318C6318C6318C6318C",
      INIT_2B => X"738E718E718E718E718E718E718E718E738C738C639C631CE718C739C631CE71",
      INIT_2C => X"1CE38E71C638E71C638E71C638C71CE39C738E71CE39C738E718E31C639C738C",
      INIT_2D => X"1C71C71C71C71C718E38E38E38C71C71C738E38E31C71C638E38C71C638E39C7",
      INIT_2E => X"1C71C78E38E3C71C71C78E38E38E3871C71C71C71C71C71C71E38E38E38E71C7",
      INIT_2F => X"F1C78E1C78E1C70E3C71E38F1C78E3C71E38E1C71E38E1C71E38E3C71C78E38F",
      INIT_30 => X"3C3870E1C3870E1C3870E3C78F1E3C70E1C38F1E3870E3C70E1C78E1C78F1C38",
      INIT_31 => X"1E3C3C7878F0F1E1C3C3878F0E1E3C3878F0E1E3C7870F1E3C7870E1E3C78F1E",
      INIT_32 => X"7878787878787878787878787870F0F0F0F0F1E1E1E1E3C3C3C387878F0F0E1E",
      INIT_33 => X"0F0F87C3C1E1F0F0F8783C3C1E1E0F0F078787C3C3C3E1E1E1E1F0F0F0F0F0F0",
      INIT_34 => X"0F87C1F0F83E1F0783E1F0783C1F0F87C1E0F0783C1E0F0783C1E0F0F87C3E1E",
      INIT_35 => X"FC1F07C0F83E0F83F07C1F07C1F07C1F07C1F07C1F07C1F0F83E0F83C1F07C3E",
      INIT_36 => X"1F81F03F03E07E0FC0F81F03F07E0FC1F83F07E0FC1F83E07C1F83E07C1F83E0",
      INIT_37 => X"7E03F01F80FC07E07F03F03F81F81F80FC0FC0FC0FC0FC0FC0FC0FC0FC0FC1F8",
      INIT_38 => X"01FC03F80FF01FC07F80FE03F80FE03F80FE03F81FC07F01F80FE07F01F80FC0",
      INIT_39 => X"00FF007F803FC01FE01FE00FF00FF00FF00FF00FF00FE01FE01FC03F807F80FF",
      INIT_3A => X"FFC00FFC00FFC00FFC00FFC01FF801FF003FE00FF801FF007FC01FF007F803FE",
      INIT_3B => X"7FFC001FFE000FFF000FFF000FFF000FFE003FFC007FF001FFC007FF003FF801",
      INIT_3C => X"FC0001FFFE0001FFFE0001FFFE0003FFF8001FFFC000FFFC000FFF8001FFF000",
      INIT_3D => X"FFFF0000007FFFFF800001FFFFF800003FFFFC00003FFFF80000FFFFC0000FFF",
      INIT_3E => X"C000000000007FFFFFFFFFC000000003FFFFFFFF00000001FFFFFFE0000001FF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFC0000007FFFFFFC00000007FFFFFFFC000000003FFFFFFFFFE000000000001",
      INIT_42 => X"FFF00003FFFF00001FFFFC00003FFFFC00000FFFFF800000FFFFFE000000FFFF",
      INIT_43 => X"0007FFC001FFF8001FFF8001FFF8000FFFE0003FFF80007FFF80007FFFC0001F",
      INIT_44 => X"800FFC007FF003FF800FFE001FFC007FF8007FF000FFF0007FF8007FFC001FFF",
      INIT_45 => X"3FC01FF007FC01FF007FC01FF003FE00FFC01FF801FF803FF003FF003FF801FF",
      INIT_46 => X"7F00FE01FE03FC03F807F807F80FF00FF00FF807F807F803FC03FE01FF00FF80",
      INIT_47 => X"03F81FC0FE03F01FC07E03F80FE03F81FC07F01FE03F80FE03FC07F01FE03FC0",
      INIT_48 => X"1F81F81F81F03F03F03F03F03F01F81F81F81FC0FC0FE07E03F03F81FC0FE07F",
      INIT_49 => X"07E0F83F07C0F83F07E0F81F03E07C0F81F03E07C0FC1F81F03F07E07C0FC0FC",
      INIT_4A => X"7C1F0F83E0F87C1F07C1F07C3E0F83E0F83E0F83E07C1F07C1F07E0F83E0FC1F",
      INIT_4B => X"7C3C1E0F0F87C3E1F0F87C3E1F0F87C1E0F0783E1F0783E1F0783E1F07C3E0F8",
      INIT_4C => X"0F0F0F0F87878787C3C3C3C1E1E1F0F0F078783C3C1E1E0F0F8783C3E1E0F0F8",
      INIT_4D => X"787870F0F1E1E1E3C3C3C387878787870F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_4E => X"3870E1C3C78F1E1C3878F1E1C3C78F0E1E3C3878F0F1E1C3C7878F0F1E1E3C3C",
      INIT_4F => X"0E3C70E3C70E1C78E1C38F1E3870E3C78F1C3870E1C38F1E3C78F1E3C78F1E3C",
      INIT_50 => X"71C38E3871C70E38E1C71E38E1C70E38F1C78E3C71E38F1C38E1C78E3C70E3C7",
      INIT_51 => X"E38E38E38E38E38E38E38E38E38F1C71C71C71C78E38E38E1C71C71E38E38F1C",
      INIT_52 => X"638E31C71CE38E31C71C638E38C71C71C638E38E38C71C71C71C71CE38E38E38",
      INIT_53 => X"38C738E718E31CE39C738E71CE39C738E71C638C71CE39C718E39C71CE38C71C",
      INIT_54 => X"C6318E738C639CE31CE718C738C639C639C631CE31CE31CE31CE31CE39C639C6",
      INIT_55 => X"39CE739CE739CE739CE739CE739CE718C6318C639CE739C6318C739CE318C739",
      INIT_56 => X"6319CE6339CC6339CC6319CE6319CE7318C6739CE6318C6739CE7318C6318C67",
      INIT_57 => X"C673198CE63319CC67319CCE63398CE63398CE6319CC67319CE63398C67318CE",
      INIT_58 => X"CCE6733198CCE6733198CC6633198CCE673198CC6633198CE673398CC673398C",
      INIT_59 => X"9CCCC66673331998CCCE667333999CCCE663331998CCE66333998CCE66333998",
      INIT_5A => X"999999CCCCCCE66666733333199998CCCCC66667333319998CCCCE6663333199",
      INIT_5B => X"33333333333333333339999999999999998CCCCCCCCCCC666666667333333339",
      INIT_5C => X"666CCCCCCCCCCC99999999999999993333333333333333333333333333333333",
      INIT_5D => X"9993333266666CCCCD99999B333336666664CCCCCC9999999B33333332666666",
      INIT_5E => X"6CCC9993336664CCD9993336666CCCD99933326664CCCD999B33326666CCCC99",
      INIT_5F => X"664CD9933266CC99B33664CC99B33664CC99933666CCD99B336664CC99933266",
      INIT_60 => X"64CD9B366CD993264CD9B3664C99B3664C99B3664CD9B3266CC99B3664CD9933",
      INIT_61 => X"D9B264C9B364C99366CD93264C9B366CD9B364C993264C993264C993264C9932",
      INIT_62 => X"6C9B364D9364C9B26CD9364C9B264D9366C99364C9B264D9B264D9B264D9B264",
      INIT_63 => X"4D936C9B26C9B24D9364D9364D9364D9364D9364D9364D9364D9364D9366C9B2",
      INIT_64 => X"B64DB24D926C93649B24D926C93649B24D936C9B24D936C9B24D93649B26C936",
      INIT_65 => X"B64936C936D926D926D924DB24DB24DB24DB24DB24DB26D926D926C936C93649",
      INIT_66 => X"C926DB64926DB24936D924DB64926DB249B6C926D924DB64936C926D924DB249",
      INIT_67 => X"DB6D924924DB6DB24924DB6DB24926DB6D924936DB24926DB64924DB6C924DB6",
      INIT_68 => X"4924DB6DB6DB6DB6DB6D924924924924DB6DB6DB649249249B6DB6DB24924936",
      INIT_69 => X"92496DB6DB6DB6DB6DB692492492492492492492492492492492492492492492",
      INIT_6A => X"B692492DB6DB4924925B6DB6D2492496DB6DB6D24924925B6DB6DB6DA4924924",
      INIT_6B => X"B6D2496DB4925B6D2492DB692496DB6924B6DB692496DB692492DB6D24924B6D",
      INIT_6C => X"925B6925B6925B6925B6925B6D24B6D24B6DA496DB492DB6925B6D2496DB4925",
      INIT_6D => X"496D24B692DB496D24B692DB496DA4B6D25B692DB492DA496DA4B6D24B6D25B6",
      INIT_6E => X"A4B692DA4B496D25B496D25B496D25B496D25B496D25B496D24B692DA4B6925B",
      INIT_6F => X"D25B4B696D2DA4B496D2DA5B49692DA5B49692DA4B496D25A4B692D25B496D2D",
      INIT_70 => X"696D2D25A4B4B69692D25A5B4B696D2D25A4B49692D25A4B49692D25A4B49692",
      INIT_71 => X"25A5A5B4B4B6969692D2D25A5A4B4B4969692D2DA5A5B4B49696D2D25A5B4B49",
      INIT_72 => X"A5A5A5A5B4B4B4B4B4B69696969692D2D2D2D25A5A5A4B4B4B4B6969692D2D2D",
      INIT_73 => X"69696969696969696969696969696969696D2D2D2D2D2D2D2D2D2D2D2D25A5A5",
      INIT_74 => X"D2D69696969694B4B4B4B4B4A5A5A5A5A5A5A5A52D2D2D2D2D2D2D2D2D2D2D29",
      INIT_75 => X"5A5A52D2D2D69696B4B4B4A5A5A5AD2D2D296969694B4B4B4A5A5A5A5AD2D2D2",
      INIT_76 => X"D69694B4B5A5AD2D29696B4B4A5A5AD2D2969694B4B5A5A5AD2D2969694B4B4A",
      INIT_77 => X"4B4A5A52D296B4B5A5AD2D29694B4A5A52D29694B4B5A5AD2D69694B4A5A5AD2",
      INIT_78 => X"5AD29694B5A5AD296B4B5A5AD29694B5A5AD29694B4A5AD2D696B4A5A52D2969",
      INIT_79 => X"6B4A5AD296B4B5A52D694B5A52D296B4A5AD29694B5A52D696B4A5AD2D694B5A",
      INIT_7A => X"D694B5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD296B4A5AD29",
      INIT_7B => X"94B5A5296B4A52D694B5A5296B4A5AD694B5A52D694A5AD296B4A5AD694B5A52",
      INIT_7C => X"D294B5AD296B5A52D6B4A5AD694B5AD296B5A52D6B4A5AD294B5A5296B4A5AD6",
      INIT_7D => X"6B5A5296B5A52D6B4A52D694A5AD694A5AD294B5AD296B5A52D6B4A52D694A5A",
      INIT_7E => X"B5A5296B4A52D6B4A52D6B4A52D6B4A5AD694A5AD694A5AD294B5AD294B5AD29",
      INIT_7F => X"4B5AD294B5AD294B5AD294B5AD294B5AD294B5AD296B5A5296B5A5296B5A5296",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_0_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9CE738C6318E739CE718C6318E739CE718C6318E739CE318C631CE739CE318C6",
      INIT_01 => X"CE718C631CE739CE318C631CE739C6318C639CE739C6318C739CE738C6318C73",
      INIT_02 => X"E739C6318C739CE738C6318E739CE318C631CE739C6318C739CE738C6318E739",
      INIT_03 => X"E318C739CE718C631CE739C6318C739CE718C631CE739C6318C739CE718C631C",
      INIT_04 => X"E738C631CE738C6318E739C6318E739CE318C639CE718C631CE738C6318E739C",
      INIT_05 => X"CE318C739CE318C739CE318C739CE318C739CE318C739CE718C639CE718C639C",
      INIT_06 => X"38C639CE718C739CE318C739C6318E738C631CE738C639CE718C639CE718C639",
      INIT_07 => X"C631CE718C639CE318E738C639CE718C739C631CE738C639CE318C739C6318E7",
      INIT_08 => X"E718E738C639CE318E738C739C631CE718C739C631CE718C739C631CE718C739",
      INIT_09 => X"C739C639CE31CE718E738C739C631CE318E738C739C631CE318E738C739C631C",
      INIT_0A => X"1CE718E718C738C738C639C639CE31CE718E718C738C739C639CE31CE718E738",
      INIT_0B => X"CE31CE31CE31CE318E718E718E718E718C738C738C738C639C639C639CE31CE3",
      INIT_0C => X"8E718E718E718E71CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31",
      INIT_0D => X"718E31CE39C639C738C738C718E718E31CE31CE39C639C639C738C738C738C71",
      INIT_0E => X"39C738E718E31C639C738C718E71CE39C638C738E718E31CE39C639C738C718E",
      INIT_0F => X"E31C638C718E31C638C718E31C638C718E31C638C738E71CE39C738C718E31C6",
      INIT_10 => X"71CE39C718E39C738E31C638E71CE39C718E31C638E71CE39C738E31C638C718",
      INIT_11 => X"C71CE38C71C638E71C638E71C738E31C738E31C738E31C638E71C638E71C638C",
      INIT_12 => X"E38E31C718E38E71C738E39C71C638E31C718E38C71CE38E71C738E31C718E38",
      INIT_13 => X"8E38C71C718E38E39C71C738E38E71C718E38E31C71CE38E31C71CE38E31C71C",
      INIT_14 => X"8E38E38E71C71C71CE38E38E39C71C71C638E38E31C71C718E38E38C71C71CE3",
      INIT_15 => X"71C71C718E38E38E38E38E38E31C71C71C71C71CE38E38E38E39C71C71C71C63",
      INIT_16 => X"E38E38E38E38E38E38E38E38E38E38E38E38E38E38E39C71C71C71C71C71C71C",
      INIT_17 => X"E3C71C71C71C71C38E38E38E38E38E38F1C71C71C71C71C71C71C71C71C78E38",
      INIT_18 => X"1C70E38E38F1C71C71E38E38E3C71C71C70E38E38E3871C71C71C70E38E38E38",
      INIT_19 => X"78E38F1C71E38E3C71C78E38E1C71C78E38E1C71C78E38E3C71C71E38E38F1C7",
      INIT_1A => X"78E3C71E38E1C70E38F1C70E38F1C70E38F1C70E38F1C70E38E1C71E38E3C71C",
      INIT_1B => X"1C38F1C78E1C70E3C71E38F1C38E1C70E3871C38E1C70E3871C38E1C70E3871C",
      INIT_1C => X"E3C70E3C70E1C78E1C78E1C78E1C78E1C78E1C78E1C70E3C70E3C70E3871E387",
      INIT_1D => X"8E1C3871E3C78E1C38F1E3C70E1C78F1C3871E3C70E1C78E1C38F1C3871E3870",
      INIT_1E => X"1C3870E1C3870E1C3870E1C3870E1C3870E1C78F1E3C78F1C3870E1C38F1E3C7",
      INIT_1F => X"1C3878F1E1C3878F1E3C3870E1E3C78F0E1C3870E1E3C78F1E3C7870E1C3870E",
      INIT_20 => X"1E1E3C3878F0E1E3C3878F0E1E3C3878F0E1C3C7870F1E3C3878F1E1C3878F1E",
      INIT_21 => X"87870F0F1E1E3C3C387870F0E1E1C3C387870F0E1E3C3C7878F0E1E3C3C7870F",
      INIT_22 => X"F0E1E1E1E1E3C3C3C3C78787870F0F0F1E1E1E3C3C3C787870F0F0E1E1E3C3C3",
      INIT_23 => X"1E1E1E1E1E1E1E1E1E1E1C3C3C3C3C3C3C3C3C3C3C38787878787878F0F0F0F0",
      INIT_24 => X"C3C3C1E1E1E1E0F0F0F0F0F07878787878787C3C3C3C3C3C3C3C3C3C3C3E1E1E",
      INIT_25 => X"7C3C3E1E1F0F0F8787C3C3E1E1F0F0F078787C3C3C1E1E1E0F0F0F07878787C3",
      INIT_26 => X"87C3E1E0F0787C3E1E0F0F87C3C1E1F0F0787C3C1E1F0F0787C3C1E1E0F0F878",
      INIT_27 => X"F87C1E0F0783E1F0F87C3E1F0F87C3E0F0787C3E1F0F87C3E1F0F8783C1E0F0F",
      INIT_28 => X"0F83C1F0783E0F07C3E0F87C1E0F87C1E0F87C1E0F87C1E0F07C3E0F0783E1F0",
      INIT_29 => X"E0F83E0F83E1F07C1F07C1F0F83E0F83C1F07C1F0F83E0F07C1F0F83E0F07C1E",
      INIT_2A => X"7C1F83E0F83E07C1F07C1F07E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83",
      INIT_2B => X"0F81F07E0F81F07E0F81F07E0F81F07E0F83F07C1F83E0FC1F07C0F83E0FC1F0",
      INIT_2C => X"03E07E0FC1F81F03E07E0FC1F83F03E07C0F81F03E07C0F81F07E0FC1F83F07C",
      INIT_2D => X"03F03F03F03F03F07E07E07E07C0FC0FC0F81F81F03F03E07E07C0FC1F81F83F",
      INIT_2E => X"03F03F81F81FC0FC0FC07E07E07E07F03F03F03F03F03F03F01F81F81F81F03F",
      INIT_2F => X"0FC07E03F81FC0FE03F01F80FC07E03F01F81FC0FE07E03F01F81FC0FC07E07F",
      INIT_30 => X"FC07F01FC07F01FC07F01FC07F01FC0FE03F80FE07F01FC0FE03F81FC07F03F8",
      INIT_31 => X"01FC03F807F00FE03FC07F80FE01FC07F80FE01FC07F00FE03F80FE01FC07F01",
      INIT_32 => X"F807F807F807F807F807F807F80FF00FF00FF01FE01FE03FC03F807F80FF01FE",
      INIT_33 => X"FF007FC03FE00FF007F803FC01FE00FF007F803FC03FE01FE01FF00FF00FF00F",
      INIT_34 => X"FF803FF007FE00FF801FF007FC00FF803FE00FF803FE00FF803FE00FF803FE01",
      INIT_35 => X"FC00FFC007FE007FF003FF003FF003FF003FF003FF003FF007FE007FC00FFC01",
      INIT_36 => X"007FF000FFE001FFC007FF000FFE003FF800FFE003FF801FFC007FE003FF801F",
      INIT_37 => X"FE000FFF8003FFE000FFF0007FF8007FFC003FFC003FFC003FFC003FFC003FF8",
      INIT_38 => X"FFFC0007FFF0003FFF8001FFF8001FFF8001FFF8003FFF0007FFE000FFF8003F",
      INIT_39 => X"FFFF00007FFFC0001FFFE0000FFFF0000FFFF0000FFFE0001FFFC0007FFF8000",
      INIT_3A => X"FFC00003FFFFC00003FFFFC00007FFFF00001FFFF80000FFFFC0000FFFF80001",
      INIT_3B => X"0003FFFFFE000000FFFFFF000000FFFFFE000003FFFFF000003FFFFF000007FF",
      INIT_3C => X"FC00000001FFFFFFFE00000001FFFFFFF80000003FFFFFFC0000007FFFFFF000",
      INIT_3D => X"FFFF0000000000007FFFFFFFFFF80000000003FFFFFFFFF8000000003FFFFFFF",
      INIT_3E => X"C0000000000000000000003FFFFFFFFFFFFFFFFF000000000000001FFFFFFFFF",
      INIT_3F => X"00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000",
      INIT_41 => X"FFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFC0000000000000000000001",
      INIT_42 => X"FFFFFFFC000000001FFFFFFFFFC0000000000FFFFFFFFFFF000000000000FFFF",
      INIT_43 => X"0007FFFFFE0000001FFFFFFE0000000FFFFFFFC00000007FFFFFFF800000001F",
      INIT_44 => X"FFF000007FFFFC00000FFFFFE000007FFFFF800000FFFFFF8000007FFFFFE000",
      INIT_45 => X"C0001FFFF80001FFFF80001FFFFC0000FFFFE00001FFFFC00003FFFFC00001FF",
      INIT_46 => X"8000FFFE0003FFFC0007FFF8000FFFF0000FFFF80007FFFC0003FFFE0000FFFF",
      INIT_47 => X"FC001FFF0003FFE0007FFC000FFFC001FFF8001FFFC000FFFC0007FFE0003FFF",
      INIT_48 => X"1FFE001FFE003FFC003FFC003FFE001FFE001FFF000FFF8003FFC001FFF0007F",
      INIT_49 => X"F800FFC007FF003FF800FFE003FF800FFE003FF800FFE001FFC007FF800FFF00",
      INIT_4A => X"801FF003FF007FE007FE007FC00FFC00FFC00FFC007FE007FE007FF003FF001F",
      INIT_4B => X"803FE00FF007FC01FF007FC01FF007FE00FF803FE007FC01FF803FE007FC00FF",
      INIT_4C => X"F00FF00FF807F807FC03FC01FE01FF00FF807FC03FE01FF00FF803FC01FF00FF",
      INIT_4D => X"7F807F00FE01FE03FC03FC07F807F807F00FF00FF00FF00FF00FF00FF00FF00F",
      INIT_4E => X"C07F01FC07F01FE03F80FE01FC07F00FE03FC07F00FE01FC07F80FF01FE03FC0",
      INIT_4F => X"0FC07F03F80FE07F01FC0FE03F80FC07F01FC07F01FC0FE03F80FE03F80FE03F",
      INIT_50 => X"7E03F03F81F80FC0FE07E03F01F80FC0FE07F03F81FC0FE03F01F80FC07F03F8",
      INIT_51 => X"FC0FC0FC0FC0FC0FC0FC0FC0FC0FE07E07E07E07F03F03F01F81F81FC0FC0FE0",
      INIT_52 => X"7C0FC1F81F03F03E07E07C0FC0F81F81F83F03F03F07E07E07E07E0FC0FC0FC0",
      INIT_53 => X"3F07C0F81F03E0FC1F83F07E0FC1F83F07E07C0F81F03E07E0FC1F81F03F07E0",
      INIT_54 => X"07C1F07C0F83E0FC1F07E0F83F07C1F83E07C1F03E0FC1F03E0FC1F03E07C1F8",
      INIT_55 => X"C1F07C1F07C1F07C1F07C1F07C1F07E0F83E0F83E0F83E07C1F07C1F03E0F83E",
      INIT_56 => X"7C1E0F83C1F07C3E0F83E1F07C1E0F83E0F87C1F07C1F0783E0F83E0F83E0F87",
      INIT_57 => X"0783E1F0F83C1E0F87C1E0F07C3E0F07C3E0F07C1E0F87C1E0F83C1F0783E0F0",
      INIT_58 => X"F0F87C3E1F0F0783C1E0F0783C1E0F0F87C1E0F0783C1E0F0783C1F0F87C3E0F",
      INIT_59 => X"1F0F078783C3E1E0F0F0787C3C1E1F0F0783C3E1E0F0F87C3C1E0F0F87C3C1E0",
      INIT_5A => X"E1E1E1F0F0F0F878787C3C3C1E1E1F0F0F078787C3C3E1E1F0F0F0787C3C3E1E",
      INIT_5B => X"3C3C3C3C3C3C3C3C3C3E1E1E1E1E1E1E1E0F0F0F0F0F0F8787878783C3C3C3C1",
      INIT_5C => X"878F0F0F0F0F0F1E1E1E1E1E1E1E1E3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_5D => X"E1E3C3C387878F0F0E1E1E1C3C3C38787878F0F0F0E1E1E1E3C3C3C3C3878787",
      INIT_5E => X"70F0E1E3C387870F1E1E3C387870F0E1E1C3C387870F0E1E1C3C3C7878F0F0E1",
      INIT_5F => X"7870E1E3C3870F1E3C3878F0E1C3C7870F1E1C3878F0E1E3C387870F1E1C3C78",
      INIT_60 => X"78F1E3C78F1E1C3870E1C3878F1E3C7870E1C3878F1E3C3870F1E3C7870E1E3C",
      INIT_61 => X"E1C3870E3C78F1E3870E1C3870E3C78F1E3C78F1E3C78F1E3C78F1E3C78F1E3C",
      INIT_62 => X"8F1C3871E3870E3C70E1C78F1C3871E3870E1C78F1C3871E3C78E1C3871E3C78",
      INIT_63 => X"71E38F1C38F1C38E1C78E1C78E1C78E1C78E1C78E1C78E1C78E1C78E1C78F1C3",
      INIT_64 => X"3871C38E1C70E3871C38E1C70E3871C38E1C70E3C71E38F1C38E1C78E3C70E38",
      INIT_65 => X"3871C70E38E1C71E38E1C71C38E3C71C38E3C71C38E3C71E38E1C70E38F1C78E",
      INIT_66 => X"F1C71C78E38E3C71C71E38E3871C71C38E38F1C71E38E3871C70E38E1C71C38E",
      INIT_67 => X"1C71E38E38E38E3C71C71C71C38E38E38E1C71C71C38E38E3871C71C70E38E38",
      INIT_68 => X"8E38E38E38E38E38E38E1C71C71C71C71C71C71C78E38E38E38E38E3C71C71C7",
      INIT_69 => X"1C718E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E38E3",
      INIT_6A => X"C71C71CE38E38E38E39C71C71C71C718E38E38E38E38E39C71C71C71C71C71C7",
      INIT_6B => X"C71C718E38E39C71C71CE38E38E71C71C738E38E38E71C71C71CE38E38E38C71",
      INIT_6C => X"1C638E39C71C638E39C71C638E38C71C738E38E71C71CE38E39C71C718E38E39",
      INIT_6D => X"8E71C738E31C718E38C71CE38E71C738E39C71CE38E31C718E38C71C738E39C7",
      INIT_6E => X"38C71CE38C718E39C718E39C718E39C718E39C718E39C718E38C71CE38C71C63",
      INIT_6F => X"1C638C718E31C738E71CE39C718E31C638E71CE38C718E39C738E31C638E71CE",
      INIT_70 => X"718E31C638C738E71CE39C638C718E31C638C718E31C638C718E31C638C718E3",
      INIT_71 => X"39C639C738C718E71CE31C639C738C718E71CE31C639C738E718E31C639C738E",
      INIT_72 => X"C639C639C738C738C738E718E718E31CE31CE39C639C738C738C718E71CE31CE",
      INIT_73 => X"8E718E718E718E718E718E718E718E718E71CE31CE31CE31CE31CE31CE39C639",
      INIT_74 => X"E318E718E718E738C738C738C639C639C639C639CE31CE31CE31CE31CE31CE31",
      INIT_75 => X"9C639CE31CE718E738C738C639C631CE31CE718E718C738C739C639C631CE31C",
      INIT_76 => X"18E718C739C631CE318E738C739C631CE318E718C739C639CE31CE718E738C73",
      INIT_77 => X"8C739C631CE738C639CE31CE718C739C631CE718C739C631CE718E738C639CE3",
      INIT_78 => X"631CE718C639CE318C739C631CE718C639CE318E738C631CE718C739C631CE71",
      INIT_79 => X"8C739CE318C739C6318E739C631CE738C631CE718C639CE718C739CE318E739C",
      INIT_7A => X"18E739CE318C739CE318C739CE318C739CE318C739CE318C739CE318C739CE31",
      INIT_7B => X"18C639CE738C6318E739C6318C739CE718C639CE718C631CE738C6318E739C63",
      INIT_7C => X"1CE739CE318C639CE738C6318E739CE318C639CE738C631CE739C6318C739CE7",
      INIT_7D => X"8C639CE739C6318C739CE718C6318E739CE318C631CE739C6318C739CE718C63",
      INIT_7E => X"C639CE738C6318C739CE738C6318C739CE718C6318E739CE318C631CE739CE31",
      INIT_7F => X"739CE318C631CE739CE318C631CE739CE318C631CE739C6318C639CE739C6318",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_1_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"000000000000000000000000000000000000000000000000000000000FFFFFFF",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"FFFFFFF000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_10_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_10_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_10_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_11_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_11_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_11_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_12_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_12_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_12_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_13_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_13_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_13_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"83E0F83E0F81F07C1F07C1F07E0F83E0F83E0F81F07C1F07C1F03E0F83E0F83E",
      INIT_01 => X"C1F07C1F03E0F83E0F83E0FC1F07C1F07C1F83E0F83E0F83F07C1F07C1F07C0F",
      INIT_02 => X"E0F83E0F83F07C1F07C1F07E0F83E0F83E0FC1F07C1F07C0F83E0F83E0F81F07",
      INIT_03 => X"E0F83F07C1F07C1F03E0F83E0F83F07C1F07C1F03E0F83E0F83F07C1F07C1F03",
      INIT_04 => X"E0F83E0FC1F07C1F07E0F83E0F81F07C1F07C1F83E0F83E0FC1F07C1F07E0F83",
      INIT_05 => X"C1F07C0F83E0F83F07C1F07C0F83E0F83F07C1F07C0F83E0F83E07C1F07C1F83",
      INIT_06 => X"07C1F83E0F83F07C1F07C0F83E0F81F07C1F03E0F83E07C1F07C1F83E0F83E07",
      INIT_07 => X"3E0FC1F07C1F83E0F81F07C1F83E0F83F07C1F03E0F83E07C1F07C0F83E0F81F",
      INIT_08 => X"E0F81F07C1F83E0F81F07C0F83E0FC1F07C0F83E0FC1F07C0F83E0FC1F07C0F8",
      INIT_09 => X"3F07C1F83E0FC1F07E0F83F07C1F03E0F81F07C0F83E0FC1F07E0F83F07C1F03",
      INIT_0A => X"03E0F81F07C0F83F07C1F83E07C1F03E0F81F07C0F83F07C1F83E0FC1F07E0F8",
      INIT_0B => X"C1F03E0FC1F03E0F81F07E0F81F07E0F83F07C0F83F07C1F83E07C1F83E0FC1F",
      INIT_0C => X"81F07E0F81F07E0FC1F03E0FC1F03E0FC1F03E0FC1F03E0FC1F03E0FC1F03E0F",
      INIT_0D => X"0F81F03E07C1F83F07C0F83F07E0F81F03E0FC1F83E07C1F83F07C0F83F07C0F",
      INIT_0E => X"F83F07E0F81F03E07C0F83F07E0FC1F83E07C0F81F07E0FC1F83E07C0F83F07E",
      INIT_0F => X"1F03E07C0F81F03E07C0F81F03E07C0F81F03E07C0F81F03E07C0F83F07E0FC1",
      INIT_10 => X"0FC1F83F07E07C0F81F03E07E0FC1F83F07E0FC1F81F03E07C0F81F03E07C0F8",
      INIT_11 => X"3F03E07C0FC1F81F03E07E0FC0F81F03F07E0FC0F81F03E07E0FC1F81F03E07C",
      INIT_12 => X"E07E0FC0F81F81F03F07E07C0FC1F81F03F07E07C0FC1F81F03F07E0FC0F81F8",
      INIT_13 => X"7E07C0FC0F81F81F83F03F07E07E0FC0F81F81F03F03E07E0FC0FC1F81F03F03",
      INIT_14 => X"7E07E07E0FC0FC0FC1F81F81F83F03F03E07E07E0FC0FC0F81F81F83F03F03E0",
      INIT_15 => X"F03F03F07E07E07E07E07E07E0FC0FC0FC0FC0FC1F81F81F81F83F03F03F03E0",
      INIT_16 => X"1F81F81F81F81F81F81F81F81F81F81F81F81F81F81F83F03F03F03F03F03F03",
      INIT_17 => X"1FC0FC0FC0FC0FC07E07E07E07E07E07F03F03F03F03F03F03F03F03F03F81F8",
      INIT_18 => X"FC0FE07E07F03F03F01F81F81FC0FC0FC0FE07E07E07F03F03F03F01F81F81F8",
      INIT_19 => X"07E07F03F01F81FC0FC07E07E03F03F81F81FC0FC07E07E03F03F01F81F80FC0",
      INIT_1A => X"07E03F01F81FC0FE07F03F01F80FC0FE07F03F01F80FC0FE07E03F01F81FC0FC",
      INIT_1B => X"FC07F03F81FC0FE03F01F80FC07E03F01F80FC07E03F01F80FC07E03F01F80FC",
      INIT_1C => X"1FC0FE03F01FC07E03F81FC07E03F81FC07E03F81FC0FE03F01FC0FE07F01F80",
      INIT_1D => X"7E03F80FE03F81FC07F01FC0FE03F80FC07F01FC0FE03F81FC07F03F80FE07F0",
      INIT_1E => X"03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FC07F01FC07F01FC0",
      INIT_1F => X"03F807F01FC07F80FE03F80FE01FC07F01FC07F01FE03F80FE03F80FE03F80FE",
      INIT_20 => X"FE01FC07F80FE01FC07F80FE01FC07F80FE03FC07F00FE03F807F01FC07F80FE",
      INIT_21 => X"7F80FF00FE01FC03F807F00FE01FC03F807F00FE01FC03F807F01FE03FC07F00",
      INIT_22 => X"F01FE01FE01FC03FC03F807F80FF00FF01FE01FC03FC07F80FF00FE01FE03FC0",
      INIT_23 => X"FE01FE01FE01FE01FE01FC03FC03FC03FC03FC03FC07F807F807F807F00FF00F",
      INIT_24 => X"C03FC01FE01FE00FF00FF00FF807F807F807FC03FC03FC03FC03FC03FC01FE01",
      INIT_25 => X"FC03FE01FF00FF807FC03FE01FF00FF007F803FC03FE01FE00FF00FF807F803F",
      INIT_26 => X"803FE01FF007FC01FE00FF803FC01FF00FF803FC01FF00FF803FC01FE00FF807",
      INIT_27 => X"F803FE00FF801FF007FC01FF007FC01FF007FC01FF007FC01FF007F803FE00FF",
      INIT_28 => X"007FC00FF801FF003FE007FC01FF803FE007FC01FF803FE00FFC01FF007FE00F",
      INIT_29 => X"E007FE007FE00FFC00FFC00FF801FF803FF003FF007FE00FFC00FF801FF003FE",
      INIT_2A => X"03FF801FF801FFC00FFC00FFE007FE007FE007FE007FE007FE007FE007FE007F",
      INIT_2B => X"007FF001FF800FFE007FF001FF800FFE007FF003FF801FFC00FFC007FE003FF0",
      INIT_2C => X"FFE001FFC007FF001FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFC",
      INIT_2D => X"FFF000FFF000FFF001FFE001FFC003FFC007FF800FFF001FFE003FFC007FF800",
      INIT_2E => X"000FFF8007FFC003FFC001FFE001FFF000FFF000FFF000FFF0007FF8007FF000",
      INIT_2F => X"003FFE0007FFC001FFF0007FFC001FFF0007FFC001FFE000FFF8003FFC001FFF",
      INIT_30 => X"FC000FFFC000FFFC000FFFC000FFFC001FFF8001FFF0003FFE0007FFC000FFF8",
      INIT_31 => X"0003FFF8000FFFE0003FFF8001FFFC0007FFE0003FFF0001FFF8001FFFC000FF",
      INIT_32 => X"F80007FFF80007FFF80007FFF8000FFFF0000FFFE0001FFFC0007FFF8000FFFE",
      INIT_33 => X"00FFFFC0001FFFF00007FFFC0001FFFF00007FFFC0001FFFE0000FFFF0000FFF",
      INIT_34 => X"007FFFF00001FFFF80000FFFFC00007FFFE00007FFFE00007FFFE00007FFFE00",
      INIT_35 => X"FC00003FFFFE00000FFFFF00000FFFFF00000FFFFF00000FFFFE00003FFFFC00",
      INIT_36 => X"00000FFFFFE000003FFFFF000001FFFFF800001FFFFF800003FFFFE000007FFF",
      INIT_37 => X"FE0000007FFFFFE000000FFFFFF8000003FFFFFC000003FFFFFC000003FFFFF8",
      INIT_38 => X"0003FFFFFFF00000007FFFFFF80000007FFFFFF8000000FFFFFFE0000007FFFF",
      INIT_39 => X"0000FFFFFFFFC00000001FFFFFFFF00000000FFFFFFFE00000003FFFFFFF8000",
      INIT_3A => X"FFC0000000003FFFFFFFFFC000000000FFFFFFFFF8000000003FFFFFFFF80000",
      INIT_3B => X"0000000001FFFFFFFFFFFF000000000001FFFFFFFFFFF00000000000FFFFFFFF",
      INIT_3C => X"FC0000000000000001FFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFF000",
      INIT_3D => X"0000FFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFF",
      INIT_3E => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_42 => X"FFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_43 => X"0007FFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFF80000000000000001F",
      INIT_44 => X"FFFFFFFF80000000000FFFFFFFFFFF800000000000FFFFFFFFFFFF8000000000",
      INIT_45 => X"00001FFFFFFFFE000000001FFFFFFFFF0000000001FFFFFFFFFC0000000001FF",
      INIT_46 => X"0000FFFFFFFC00000007FFFFFFF00000000FFFFFFFF800000003FFFFFFFF0000",
      INIT_47 => X"FFFFE0000003FFFFFF8000000FFFFFFE0000001FFFFFFF00000007FFFFFFC000",
      INIT_48 => X"1FFFFFE000003FFFFFC000003FFFFFE000001FFFFFF0000003FFFFFE0000007F",
      INIT_49 => X"FFFF000007FFFFC00000FFFFFC00000FFFFFC00000FFFFFE000007FFFFF00000",
      INIT_4A => X"001FFFFC00007FFFF800007FFFF00000FFFFF000007FFFF800007FFFFC00001F",
      INIT_4B => X"003FFFF00007FFFE00007FFFE00007FFFF00003FFFF80001FFFFC00007FFFF00",
      INIT_4C => X"FFF0000FFFF80007FFFC0001FFFE0000FFFF80003FFFE0000FFFFC0001FFFF00",
      INIT_4D => X"7FFF8000FFFE0003FFFC0007FFF80007FFF0000FFFF0000FFFF0000FFFF0000F",
      INIT_4E => X"FF8001FFF8001FFFC000FFFE0007FFF0003FFF8000FFFE0007FFF0001FFFC000",
      INIT_4F => X"0FFF8003FFF0007FFE000FFFC000FFF8001FFF8001FFF0003FFF0003FFF0003F",
      INIT_50 => X"7FFC003FFE000FFF0007FFC001FFF000FFF8003FFE000FFFC001FFF0007FFC00",
      INIT_51 => X"000FFF000FFF000FFF000FFF000FFF8007FF8007FFC003FFE001FFE000FFF000",
      INIT_52 => X"800FFE001FFC003FF8007FF000FFE001FFC003FFC007FF8007FF800FFF000FFF",
      INIT_53 => X"3FF800FFE003FF001FFC007FF001FFC007FF800FFE003FF800FFE001FFC007FF",
      INIT_54 => X"07FE007FF003FF001FF800FFC007FE003FF801FFC00FFE003FF001FFC007FE00",
      INIT_55 => X"FE007FE007FE007FE007FE007FE007FF003FF003FF003FF801FF801FFC00FFC0",
      INIT_56 => X"7FE00FFC01FF803FF003FE007FE00FFC00FF801FF801FF803FF003FF003FF007",
      INIT_57 => X"F803FE00FFC01FF007FE00FF803FF007FC00FF801FF007FE00FFC01FF803FF00",
      INIT_58 => X"FF007FC01FF007FC01FF007FC01FF00FF801FF007FC01FF007FC01FF007FC00F",
      INIT_59 => X"E00FF807FC03FE00FF007F803FE01FF007FC03FE00FF007FC01FF00FF803FE00",
      INIT_5A => X"FE01FE00FF00FF807F803FC01FE01FF00FF807F803FC01FE00FF007F803FC01F",
      INIT_5B => X"C03FC03FC03FC03FC03FE01FE01FE01FE00FF00FF00FF007F807F803FC03FC01",
      INIT_5C => X"F80FF00FF00FF01FE01FE01FE01FE03FC03FC03FC03FC03FC03FC03FC03FC03F",
      INIT_5D => X"01FC03FC07F80FF00FE01FE03FC03F807F80FF00FF01FE01FC03FC03FC07F807",
      INIT_5E => X"80FF01FC03F807F01FE03FC07F80FF01FE03FC07F80FF01FE03FC07F80FF00FE",
      INIT_5F => X"7F80FE03FC07F01FC03F80FF01FC07F80FE01FC07F00FE03FC07F80FE01FC07F",
      INIT_60 => X"7F01FC07F01FE03F80FE03F80FE03F807F01FC07F01FC03F80FE03F807F01FC0",
      INIT_61 => X"01FC07F03F80FE03F80FE03F80FC07F01FC07F01FC07F01FC07F01FC07F01FC0",
      INIT_62 => X"0FE03F81FC07F03F80FE07F01FC07E03F80FE07F01FC07E03F80FE03F81FC07F",
      INIT_63 => X"81FC0FE03F01FC0FE07F01F80FE07F01F80FE07F01F80FE07F01F80FE07F01FC",
      INIT_64 => X"3F81FC0FE07F03F81FC0FE07F03F81FC0FE07F03F81FC0FE03F01F80FC07F03F",
      INIT_65 => X"3F81F80FC0FE07E03F01F81FC0FC07E03F03F81FC0FC07E03F01F80FC0FE07F0",
      INIT_66 => X"01F81F80FC0FC07E07E03F03F81F81FC0FC0FE07E03F03F81F80FC0FE07E03F0",
      INIT_67 => X"1F81FC0FC0FC0FC07E07E07E03F03F03F01F81F81FC0FC0FC07E07E07F03F03F",
      INIT_68 => X"0FC0FC0FC0FC0FC0FC0FE07E07E07E07E07E07E07F03F03F03F03F03F81F81F8",
      INIT_69 => X"E07E0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC0FC",
      INIT_6A => X"07E07E0FC0FC0FC0FC1F81F81F81F81F03F03F03F03F03E07E07E07E07E07E07",
      INIT_6B => X"07E07E0FC0FC1F81F81F03F03F07E07E07C0FC0FC0F81F81F81F03F03F03F07E",
      INIT_6C => X"E07C0FC1F81F83F03E07E07C0FC0F81F83F03F07E07E0FC0FC1F81F81F03F03E",
      INIT_6D => X"0F81F83F03E07E0FC0F81F03F07E07C0FC1F81F03F03E07E0FC0F81F83F03E07",
      INIT_6E => X"3F07E0FC0F81F03E07E0FC1F81F03E07E0FC1F81F03E07E0FC0F81F03F07E07C",
      INIT_6F => X"1F83F07E0FC1F83F07E0FC1F81F03E07C0F81F03F07E0FC1F83F03E07C0F81F0",
      INIT_70 => X"81F03E07C0F83F07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC",
      INIT_71 => X"3E07C1F83F07E0F81F03E07C1F83F07E0F81F03E07C1F83F07E0FC1F83E07C0F",
      INIT_72 => X"F83E07C1F83F07C0F83F07E0F81F03E0FC1F03E07C1F83F07C0F81F07E0FC1F0",
      INIT_73 => X"F07E0F81F07E0F81F07E0F81F07E0F81F07E0FC1F03E0FC1F03E0FC1F03E07C1",
      INIT_74 => X"FC1F07E0F81F07C0F83F07C0F83E07C1F83E07C1F03E0FC1F03E0FC1F03E0FC1",
      INIT_75 => X"1F83E0FC1F07E0F83F07C0F83E07C1F03E0F81F07E0F83F07C1F83E07C1F03E0",
      INIT_76 => X"E0F81F07C1F83E0FC1F07C0F83E07C1F03E0F81F07C1F83E0FC1F07E0F83F07C",
      INIT_77 => X"0F83E07C1F07C0F83E0FC1F07E0F83E07C1F07E0F83E07C1F07E0F83F07C1F03",
      INIT_78 => X"7C1F07E0F83E0FC1F07C1F83E0F81F07C1F03E0F83F07C1F07E0F83E07C1F07E",
      INIT_79 => X"F07C1F03E0F83E07C1F07C1F83E0F83F07C1F07E0F83E0F81F07C1F03E0F83E0",
      INIT_7A => X"E0F83E0FC1F07C1F03E0F83E0FC1F07C1F03E0F83E0FC1F07C1F03E0F83E0FC1",
      INIT_7B => X"E0F83E0F83F07C1F07C1F83E0F83E0F81F07C1F07E0F83E0F83F07C1F07C1F83",
      INIT_7C => X"E0F83E0FC1F07C1F07C0F83E0F83E0FC1F07C1F07C0F83E0F83E07C1F07C1F07",
      INIT_7D => X"F07C1F07C1F83E0F83E0F81F07C1F07C1F03E0F83E0F83E07C1F07C1F07E0F83",
      INIT_7E => X"F83E0F83F07C1F07C1F07C0F83E0F83E0F81F07C1F07C1F03E0F83E0F83E0FC1",
      INIT_7F => X"7C1F03E0F83E0F83E0FC1F07C1F07C1F03E0F83E0F83E07C1F07C1F07C1F83E0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_2_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7FE007FE007FF003FF003FF001FF801FF801FF800FFC00FFC00FFE007FE007FE",
      INIT_01 => X"C00FFC00FFE007FE007FE003FF003FF003FF801FF801FF800FFC00FFC00FFC00",
      INIT_02 => X"1FF801FF800FFC00FFC00FFE007FE007FE003FF003FF003FF801FF801FF800FF",
      INIT_03 => X"E007FF003FF003FF001FF801FF800FFC00FFC00FFE007FE007FF003FF003FF00",
      INIT_04 => X"1FF801FFC00FFC00FFE007FE007FF003FF003FF801FF801FFC00FFC00FFE007F",
      INIT_05 => X"C00FFC007FE007FF003FF003FF801FF800FFC00FFC007FE007FE003FF003FF80",
      INIT_06 => X"FFC007FE007FF003FF003FF801FF800FFC00FFE007FE003FF003FF801FF801FF",
      INIT_07 => X"01FFC00FFC007FE007FF003FF801FF800FFC00FFE007FE003FF003FF801FF800",
      INIT_08 => X"E007FF003FF801FF800FFC007FE003FF003FF801FFC00FFC007FE003FF003FF8",
      INIT_09 => X"FF003FF801FFC00FFE007FF003FF001FF800FFC007FE003FF001FF800FFC00FF",
      INIT_0A => X"FFE007FF003FF800FFC007FE003FF001FF800FFC007FF003FF801FFC00FFE007",
      INIT_0B => X"3FF001FFC00FFE007FF001FF800FFE007FF003FF800FFC007FE003FF801FFC00",
      INIT_0C => X"7FF001FF800FFE003FF001FFC00FFE003FF001FFC00FFE003FF001FFC00FFE00",
      INIT_0D => X"FF800FFE003FF800FFC007FF001FF800FFE003FF801FFC007FF003FF800FFC00",
      INIT_0E => X"F800FFE007FF001FFC007FF001FFC007FE003FF800FFE003FF801FFC007FF001",
      INIT_0F => X"00FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE003F",
      INIT_10 => X"FFC007FF001FFC007FF001FFE003FF800FFE003FF800FFE003FF800FFE003FF8",
      INIT_11 => X"00FFE003FFC007FF001FFE003FF800FFF001FFC007FF001FFE003FF800FFE003",
      INIT_12 => X"E001FFC007FF800FFF001FFC003FF800FFF001FFC003FF800FFF001FFC007FF8",
      INIT_13 => X"FE003FFC007FF8007FF000FFE001FFC007FF800FFF001FFE003FFC007FF000FF",
      INIT_14 => X"FE001FFE003FFC003FF8007FF800FFF001FFE001FFC003FF8007FF800FFF001F",
      INIT_15 => X"F000FFF001FFE001FFE001FFE003FFC003FFC003FF8007FF8007FF000FFF001F",
      INIT_16 => X"007FF8007FF8007FF8007FF8007FF8007FF8007FF8007FF000FFF000FFF000FF",
      INIT_17 => X"FFC003FFC003FFC001FFE001FFE001FFF000FFF000FFF000FFF000FFF0007FF8",
      INIT_18 => X"03FFE001FFF000FFF0007FF8003FFC003FFE001FFE000FFF000FFF0007FF8007",
      INIT_19 => X"001FFF000FFF8003FFC001FFE000FFF8007FFC003FFE001FFF000FFF8007FFC0",
      INIT_1A => X"001FFF0007FFC001FFF000FFF8003FFE000FFF0007FFC001FFE000FFF8003FFC",
      INIT_1B => X"03FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FFC",
      INIT_1C => X"FFC001FFF0003FFE0007FFC001FFF8003FFE0007FFC001FFF0003FFE000FFF80",
      INIT_1D => X"01FFF8001FFF8003FFF0003FFE0007FFC000FFFC001FFF8003FFF0007FFE000F",
      INIT_1E => X"0007FFE0007FFE0007FFE0007FFE0007FFE0007FFE0007FFC000FFFC000FFFC0",
      INIT_1F => X"0007FFF0003FFF8001FFF8001FFFC000FFFC000FFFE0007FFE0007FFE0007FFE",
      INIT_20 => X"01FFFC0007FFE0003FFF8001FFFC0007FFE0003FFF0001FFF8000FFFC0007FFE",
      INIT_21 => X"FF8000FFFE0003FFF8000FFFE0003FFF8000FFFE0003FFF8000FFFE0003FFF00",
      INIT_22 => X"0FFFE0001FFFC0003FFF80007FFF0000FFFE0003FFFC0007FFF0001FFFE0003F",
      INIT_23 => X"01FFFE0001FFFE0001FFFC0003FFFC0003FFFC0003FFF80007FFF8000FFFF000",
      INIT_24 => X"3FFFC0001FFFE0000FFFF00007FFF80007FFFC0003FFFC0003FFFC0003FFFE00",
      INIT_25 => X"FC0001FFFF00007FFFC0001FFFF0000FFFF80003FFFE0001FFFF00007FFF8000",
      INIT_26 => X"7FFFE0000FFFFC0001FFFF80003FFFF00007FFFC0000FFFF80003FFFE00007FF",
      INIT_27 => X"07FFFE00007FFFF00003FFFF00003FFFF00003FFFF00003FFFF00007FFFE0000",
      INIT_28 => X"FFFFC00007FFFF00001FFFFC00007FFFE00003FFFF80001FFFFC0000FFFFE000",
      INIT_29 => X"E00001FFFFE00003FFFFC00007FFFF80000FFFFF00001FFFFC00007FFFF00001",
      INIT_2A => X"FFFF800007FFFFC00003FFFFE00001FFFFE00001FFFFE00001FFFFE00001FFFF",
      INIT_2B => X"FFFFF000007FFFFE00000FFFFF800001FFFFF000007FFFFC00003FFFFE00000F",
      INIT_2C => X"FFE000003FFFFF000001FFFFF800001FFFFF800001FFFFF800001FFFFF800003",
      INIT_2D => X"000FFFFFF000000FFFFFE000003FFFFFC000007FFFFF000001FFFFFC000007FF",
      INIT_2E => X"0000007FFFFFC000003FFFFFE000000FFFFFF000000FFFFFF0000007FFFFF000",
      INIT_2F => X"000001FFFFFFC000000FFFFFFC000000FFFFFFC000001FFFFFF8000003FFFFFF",
      INIT_30 => X"03FFFFFFC0000003FFFFFFC0000003FFFFFF8000000FFFFFFE0000003FFFFFF8",
      INIT_31 => X"00000007FFFFFFE00000007FFFFFFC0000001FFFFFFF00000007FFFFFFC00000",
      INIT_32 => X"F800000007FFFFFFF800000007FFFFFFF00000001FFFFFFFC00000007FFFFFFE",
      INIT_33 => X"0000003FFFFFFFF000000003FFFFFFFF000000003FFFFFFFE00000000FFFFFFF",
      INIT_34 => X"FFFFFFF0000000007FFFFFFFFC000000001FFFFFFFFE000000001FFFFFFFFE00",
      INIT_35 => X"03FFFFFFFFFE0000000000FFFFFFFFFF0000000000FFFFFFFFFE0000000003FF",
      INIT_36 => X"FFFFFFFFFFE00000000000FFFFFFFFFFF800000000007FFFFFFFFFE000000000",
      INIT_37 => X"FE0000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFC000000000007",
      INIT_38 => X"FFFFFFFFFFF000000000000007FFFFFFFFFFFFF80000000000001FFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFE0000000000000007FFF",
      INIT_3A => X"FFC00000000000000000003FFFFFFFFFFFFFFFFFF8000000000000000007FFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000FFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFE000000000000000001FFFFFFFFFFFFFFFFFFE00000000000000000001FF",
      INIT_46 => X"FFFF0000000000000007FFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFC0000000000000FFFFFFFFFFFFFE000000000000007FFFFFFFFFF",
      INIT_48 => X"E000000000003FFFFFFFFFFFC000000000001FFFFFFFFFFFFC0000000000007F",
      INIT_49 => X"0000000007FFFFFFFFFF00000000000FFFFFFFFFFF000000000007FFFFFFFFFF",
      INIT_4A => X"FFE0000000007FFFFFFFFF8000000000FFFFFFFFFF80000000007FFFFFFFFFE0",
      INIT_4B => X"003FFFFFFFF8000000007FFFFFFFF8000000003FFFFFFFFE0000000007FFFFFF",
      INIT_4C => X"FFFFFFF000000007FFFFFFFE00000000FFFFFFFFC00000000FFFFFFFFE000000",
      INIT_4D => X"7FFFFFFF00000003FFFFFFF800000007FFFFFFF00000000FFFFFFFF00000000F",
      INIT_4E => X"000001FFFFFFE0000000FFFFFFF80000003FFFFFFF00000007FFFFFFE0000000",
      INIT_4F => X"0FFFFFFC0000007FFFFFF0000000FFFFFFE0000001FFFFFFC0000003FFFFFFC0",
      INIT_50 => X"7FFFFFC000000FFFFFF8000001FFFFFF0000003FFFFFF0000001FFFFFF800000",
      INIT_51 => X"000FFFFFF000000FFFFFF000000FFFFFF8000007FFFFFC000001FFFFFF000000",
      INIT_52 => X"FFF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFF800000FFFFFF000",
      INIT_53 => X"C00000FFFFFC00001FFFFF800001FFFFF800000FFFFFC00000FFFFFE000007FF",
      INIT_54 => X"F800007FFFFC00001FFFFF000007FFFFC00001FFFFF000003FFFFE000007FFFF",
      INIT_55 => X"FFFF800007FFFF800007FFFF800007FFFFC00003FFFFC00001FFFFE00000FFFF",
      INIT_56 => X"80000FFFFE00003FFFFC00007FFFF00000FFFFE00001FFFFC00003FFFFC00007",
      INIT_57 => X"0003FFFF00001FFFF80000FFFFC00007FFFF00001FFFF80000FFFFE00003FFFF",
      INIT_58 => X"00007FFFE00007FFFE00007FFFE0000FFFFE00007FFFE00007FFFE00007FFFF0",
      INIT_59 => X"FFF00007FFFC0000FFFF80003FFFE00007FFFC0000FFFF80001FFFF00003FFFF",
      INIT_5A => X"0001FFFF0000FFFF80003FFFE0001FFFF00007FFFC0001FFFF00007FFFC0001F",
      INIT_5B => X"003FFFC0003FFFC0003FFFE0001FFFE0000FFFF0000FFFF80007FFFC0003FFFE",
      INIT_5C => X"000FFFF0000FFFE0001FFFE0001FFFC0003FFFC0003FFFC0003FFFC0003FFFC0",
      INIT_5D => X"FE0003FFF8000FFFF0001FFFC0003FFF8000FFFF0001FFFE0003FFFC0007FFF8",
      INIT_5E => X"00FFFE0003FFF8001FFFC0007FFF0001FFFC0007FFF0001FFFC0007FFF0000FF",
      INIT_5F => X"7FFF0003FFF8001FFFC000FFFE0007FFF0001FFF8000FFFC0007FFF0001FFF80",
      INIT_60 => X"7FFE0007FFE0003FFF0003FFF0003FFF8001FFF8001FFFC000FFFC0007FFE000",
      INIT_61 => X"01FFF8003FFF0003FFF0003FFF0007FFE0007FFE0007FFE0007FFE0007FFE000",
      INIT_62 => X"F0003FFE0007FFC000FFF8001FFF8003FFF0007FFE0007FFC000FFFC001FFF80",
      INIT_63 => X"01FFF0003FFE000FFF8001FFF0007FFE000FFF8001FFF0007FFE000FFF8001FF",
      INIT_64 => X"3FFE000FFF8003FFE000FFF8003FFE000FFF8003FFE000FFFC001FFF0007FFC0",
      INIT_65 => X"3FFE000FFF0007FFC001FFE000FFF8003FFC001FFF0007FFC001FFF000FFF800",
      INIT_66 => X"01FFE000FFF0007FF8003FFC001FFE000FFF0007FFC003FFE000FFF0007FFC00",
      INIT_67 => X"E001FFF000FFF0007FF8007FFC003FFC001FFE001FFF000FFF8007FF8003FFC0",
      INIT_68 => X"0FFF000FFF000FFF000FFF8007FF8007FF8007FF8003FFC003FFC003FFE001FF",
      INIT_69 => X"FF800FFF000FFF000FFF000FFF000FFF000FFF000FFF000FFF000FFF000FFF00",
      INIT_6A => X"F8007FF000FFF000FFE001FFE001FFE003FFC003FFC003FF8007FF8007FF8007",
      INIT_6B => X"F8007FF000FFE001FFE003FFC007FF8007FF000FFF001FFE001FFC003FFC007F",
      INIT_6C => X"FF800FFE001FFC003FF8007FF000FFE003FFC007FF800FFF001FFE001FFC003F",
      INIT_6D => X"0FFE003FFC007FF000FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007",
      INIT_6E => X"C007FF000FFE003FF800FFE001FFC007FF001FFE003FF800FFF001FFC007FF80",
      INIT_6F => X"1FFC007FF001FFC007FF001FFE003FF800FFE003FF800FFE003FFC007FF001FF",
      INIT_70 => X"FE003FF800FFC007FF001FFC007FF001FFC007FF001FFC007FF001FFC007FF00",
      INIT_71 => X"C007FE003FF800FFE003FF801FFC007FF001FFC007FE003FF800FFE003FF800F",
      INIT_72 => X"003FF801FFC007FF003FF800FFE003FF001FFC007FE003FF800FFE007FF001FF",
      INIT_73 => X"007FF001FF800FFE007FF001FF800FFE007FF001FFC00FFE003FF001FFC007FE",
      INIT_74 => X"001FF800FFE007FF003FF800FFC007FE003FF801FFC00FFE003FF001FFC00FFE",
      INIT_75 => X"E003FF001FF800FFC007FF003FF801FFC00FFE007FF003FF801FFC007FE003FF",
      INIT_76 => X"FF001FF801FFC00FFE007FF003FF801FFC00FFE007FE003FF001FF800FFC007F",
      INIT_77 => X"0FFC007FE007FF003FF001FF800FFC007FE007FF003FF801FF800FFC007FE003",
      INIT_78 => X"801FF800FFC00FFE007FE003FF001FF801FFC00FFC007FE007FF003FF801FF80",
      INIT_79 => X"FF801FFC00FFC007FE007FE003FF003FF801FF800FFC00FFE007FE003FF003FF",
      INIT_7A => X"00FFC00FFE007FE003FF003FF001FF801FFC00FFC00FFE007FE003FF003FF001",
      INIT_7B => X"FF003FF003FF801FF801FFC00FFC00FFE007FE007FF003FF003FF801FF801FFC",
      INIT_7C => X"00FFC00FFE007FE007FF003FF003FF001FF801FF800FFC00FFC007FE007FE007",
      INIT_7D => X"FF801FF801FFC00FFC00FFE007FE007FE003FF003FF003FF801FF801FF800FFC",
      INIT_7E => X"003FF003FF801FF801FF800FFC00FFC00FFE007FE007FE003FF003FF003FF001",
      INIT_7F => X"7FE003FF003FF003FF001FF801FF801FFC00FFC00FFC007FE007FE007FE003FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_3_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFE00001FFFFF00000FFFFF000007FFFF800007FFFFC00003FFFFE00001FFFFE",
      INIT_01 => X"3FFFFC00001FFFFE00001FFFFF00000FFFFF800007FFFF800003FFFFC00003FF",
      INIT_02 => X"0007FFFF800003FFFFC00001FFFFE00001FFFFF00000FFFFF800007FFFF80000",
      INIT_03 => X"E00000FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF00",
      INIT_04 => X"FFF800003FFFFC00001FFFFE00000FFFFF000007FFFF800003FFFFC00001FFFF",
      INIT_05 => X"3FFFFC00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF000007F",
      INIT_06 => X"003FFFFE00000FFFFF000007FFFF800003FFFFE00001FFFFF000007FFFF80000",
      INIT_07 => X"00003FFFFC00001FFFFF000007FFFF800003FFFFE00001FFFFF000007FFFF800",
      INIT_08 => X"E00000FFFFF800007FFFFC00001FFFFF000007FFFFC00003FFFFE00000FFFFF8",
      INIT_09 => X"FF000007FFFFC00001FFFFF00000FFFFF800003FFFFE00000FFFFF800003FFFF",
      INIT_0A => X"FFE00000FFFFF800003FFFFE00000FFFFF800003FFFFF000007FFFFC00001FFF",
      INIT_0B => X"FFF000003FFFFE00000FFFFF800001FFFFF000007FFFFC00001FFFFF800003FF",
      INIT_0C => X"FFF000007FFFFE00000FFFFFC00001FFFFF000003FFFFE00000FFFFFC00001FF",
      INIT_0D => X"FF800001FFFFF800003FFFFF000007FFFFE000007FFFFC00000FFFFF800003FF",
      INIT_0E => X"F800001FFFFF000003FFFFF000003FFFFE000007FFFFE000007FFFFC00000FFF",
      INIT_0F => X"00001FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFF",
      INIT_10 => X"003FFFFF000003FFFFF000001FFFFF800001FFFFF800001FFFFF800001FFFFF8",
      INIT_11 => X"FFFFE000003FFFFF000001FFFFF800000FFFFFC00000FFFFFE000007FFFFE000",
      INIT_12 => X"E000003FFFFF800000FFFFFC000007FFFFF000003FFFFF800000FFFFFC000007",
      INIT_13 => X"01FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFFC00000FFFFF",
      INIT_14 => X"FE000001FFFFFC000007FFFFF800000FFFFFE000003FFFFF8000007FFFFF0000",
      INIT_15 => X"0FFFFFF000001FFFFFE000001FFFFFC000003FFFFF8000007FFFFF000000FFFF",
      INIT_16 => X"000007FFFFF8000007FFFFF8000007FFFFF8000007FFFFF000000FFFFFF00000",
      INIT_17 => X"FFC000003FFFFFC000001FFFFFE000000FFFFFF000000FFFFFF000000FFFFFF8",
      INIT_18 => X"FFFFE000000FFFFFF0000007FFFFFC000001FFFFFE000000FFFFFF0000007FFF",
      INIT_19 => X"FFFFFF0000007FFFFFC000001FFFFFF8000003FFFFFE000000FFFFFF8000003F",
      INIT_1A => X"FFFFFF0000003FFFFFF0000007FFFFFE000000FFFFFFC000001FFFFFF8000003",
      INIT_1B => X"FFFFF0000003FFFFFF0000003FFFFFF0000003FFFFFF0000003FFFFFF0000003",
      INIT_1C => X"FFC000000FFFFFFE0000003FFFFFF8000001FFFFFFC000000FFFFFFE0000007F",
      INIT_1D => X"000007FFFFFF8000000FFFFFFE0000003FFFFFFC0000007FFFFFF0000001FFFF",
      INIT_1E => X"FFFFFFE0000001FFFFFFE0000001FFFFFFE0000001FFFFFFC0000003FFFFFFC0",
      INIT_1F => X"0000000FFFFFFF80000007FFFFFFC0000003FFFFFFE0000001FFFFFFE0000001",
      INIT_20 => X"FFFFFC0000001FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFE",
      INIT_21 => X"007FFFFFFE00000007FFFFFFE00000007FFFFFFE00000007FFFFFFE0000000FF",
      INIT_22 => X"00001FFFFFFFC00000007FFFFFFF00000001FFFFFFFC0000000FFFFFFFE00000",
      INIT_23 => X"000001FFFFFFFE00000003FFFFFFFC00000003FFFFFFF800000007FFFFFFF000",
      INIT_24 => X"00003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFC00000003FFFFFFFE00",
      INIT_25 => X"03FFFFFFFF000000003FFFFFFFF000000007FFFFFFFE00000000FFFFFFFF8000",
      INIT_26 => X"FFFFE000000003FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFE0000000",
      INIT_27 => X"000001FFFFFFFFF000000000FFFFFFFFF000000000FFFFFFFFF000000001FFFF",
      INIT_28 => X"FFFFC000000000FFFFFFFFFC000000001FFFFFFFFF8000000003FFFFFFFFE000",
      INIT_29 => X"1FFFFFFFFFE0000000003FFFFFFFFF8000000000FFFFFFFFFC000000000FFFFF",
      INIT_2A => X"00007FFFFFFFFFC0000000001FFFFFFFFFE0000000001FFFFFFFFFE000000000",
      INIT_2B => X"00000FFFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFFFE000000",
      INIT_2C => X"001FFFFFFFFFFF000000000007FFFFFFFFFF800000000007FFFFFFFFFF800000",
      INIT_2D => X"FFFFFFFFF000000000001FFFFFFFFFFFC00000000000FFFFFFFFFFFC00000000",
      INIT_2E => X"0000000000003FFFFFFFFFFFE000000000000FFFFFFFFFFFF000000000000FFF",
      INIT_2F => X"FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF",
      INIT_30 => X"000000003FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFE00000000000007",
      INIT_31 => X"000000000000001FFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC00000",
      INIT_32 => X"F80000000000000007FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFE",
      INIT_33 => X"000000000000000FFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFF",
      INIT_34 => X"0000000FFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFE00",
      INIT_35 => X"FFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFE000000000000",
      INIT_36 => X"00000000001FFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFF",
      INIT_37 => X"FE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_38 => X"FFFFFFFFFFF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFC000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000001FF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000003FFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007FFFFFFFFFF",
      INIT_48 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007F",
      INIT_49 => X"FFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_4A => X"0000000000007FFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFF",
      INIT_4B => X"003FFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFF8000000",
      INIT_4C => X"FFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFF000000000000000",
      INIT_4D => X"7FFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFF0000000000000000F",
      INIT_4E => X"000001FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFF800000000000000",
      INIT_4F => X"F00000000000007FFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFC00000000",
      INIT_50 => X"7FFFFFFFFFFFF0000000000001FFFFFFFFFFFFC0000000000001FFFFFFFFFFFF",
      INIT_51 => X"FFF000000000000FFFFFFFFFFFF0000000000007FFFFFFFFFFFE000000000000",
      INIT_52 => X"000000001FFFFFFFFFFF800000000001FFFFFFFFFFF800000000000FFFFFFFFF",
      INIT_53 => X"000000FFFFFFFFFFE00000000001FFFFFFFFFFF00000000000FFFFFFFFFFF800",
      INIT_54 => X"0000007FFFFFFFFFE00000000007FFFFFFFFFE00000000003FFFFFFFFFF80000",
      INIT_55 => X"0000000007FFFFFFFFF80000000007FFFFFFFFFC0000000001FFFFFFFFFF0000",
      INIT_56 => X"FFFFF0000000003FFFFFFFFF8000000000FFFFFFFFFE0000000003FFFFFFFFF8",
      INIT_57 => X"0003FFFFFFFFE000000000FFFFFFFFF8000000001FFFFFFFFF0000000003FFFF",
      INIT_58 => X"FFFF8000000007FFFFFFFF800000000FFFFFFFFF8000000007FFFFFFFF800000",
      INIT_59 => X"00000007FFFFFFFF000000003FFFFFFFF800000000FFFFFFFFE000000003FFFF",
      INIT_5A => X"0001FFFFFFFF000000003FFFFFFFE000000007FFFFFFFE000000007FFFFFFFE0",
      INIT_5B => X"003FFFFFFFC00000003FFFFFFFE00000000FFFFFFFF000000007FFFFFFFC0000",
      INIT_5C => X"000FFFFFFFF00000001FFFFFFFE00000003FFFFFFFC00000003FFFFFFFC00000",
      INIT_5D => X"000003FFFFFFF00000001FFFFFFFC0000000FFFFFFFE00000003FFFFFFF80000",
      INIT_5E => X"FF00000003FFFFFFE00000007FFFFFFE00000007FFFFFFE00000007FFFFFFF00",
      INIT_5F => X"7FFFFFFC0000001FFFFFFF00000007FFFFFFE0000000FFFFFFF80000001FFFFF",
      INIT_60 => X"80000007FFFFFFC0000003FFFFFFC0000001FFFFFFE0000000FFFFFFF8000000",
      INIT_61 => X"01FFFFFFC0000003FFFFFFC0000007FFFFFF80000007FFFFFF80000007FFFFFF",
      INIT_62 => X"FFFFC0000007FFFFFF0000001FFFFFFC0000007FFFFFF8000000FFFFFFE00000",
      INIT_63 => X"FE0000003FFFFFF0000001FFFFFF8000000FFFFFFE0000007FFFFFF0000001FF",
      INIT_64 => X"C000000FFFFFFC000000FFFFFFC000000FFFFFFC000000FFFFFFE0000007FFFF",
      INIT_65 => X"C000000FFFFFF8000001FFFFFF0000003FFFFFE0000007FFFFFE000000FFFFFF",
      INIT_66 => X"FE000000FFFFFF8000003FFFFFE000000FFFFFF8000003FFFFFF0000007FFFFF",
      INIT_67 => X"FFFE000000FFFFFF8000007FFFFFC000001FFFFFE000000FFFFFF8000003FFFF",
      INIT_68 => X"0FFFFFF000000FFFFFF0000007FFFFF8000007FFFFFC000003FFFFFC000001FF",
      INIT_69 => X"00000FFFFFF000000FFFFFF000000FFFFFF000000FFFFFF000000FFFFFF00000",
      INIT_6A => X"FFFF800000FFFFFF000001FFFFFE000003FFFFFC000003FFFFF8000007FFFFF8",
      INIT_6B => X"00007FFFFF000001FFFFFC000007FFFFF800000FFFFFE000001FFFFFC000007F",
      INIT_6C => X"FFFFF000001FFFFFC000007FFFFF000003FFFFF800000FFFFFE000001FFFFFC0",
      INIT_6D => X"F000003FFFFF800000FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007",
      INIT_6E => X"0007FFFFF000003FFFFF000001FFFFF800001FFFFFC00000FFFFFE000007FFFF",
      INIT_6F => X"1FFFFF800001FFFFF800001FFFFFC00000FFFFFC00000FFFFFC000007FFFFE00",
      INIT_70 => X"FFFFC00000FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF80000",
      INIT_71 => X"FFF800003FFFFF000003FFFFE000007FFFFE000007FFFFC00000FFFFFC00000F",
      INIT_72 => X"FFC00001FFFFF800003FFFFF000003FFFFE000007FFFFC00000FFFFF800001FF",
      INIT_73 => X"FF800001FFFFF000007FFFFE00000FFFFF800001FFFFF000003FFFFE000007FF",
      INIT_74 => X"FFE00000FFFFF800003FFFFF000007FFFFC00001FFFFF000003FFFFE00000FFF",
      INIT_75 => X"FFFC00001FFFFF000007FFFFC00001FFFFF000007FFFFC00001FFFFF800003FF",
      INIT_76 => X"FFFFE00001FFFFF000007FFFFC00001FFFFF000007FFFFC00001FFFFF000007F",
      INIT_77 => X"0FFFFF800007FFFFC00001FFFFF000007FFFF800003FFFFE00000FFFFF800003",
      INIT_78 => X"001FFFFF00000FFFFF800003FFFFE00001FFFFF000007FFFF800003FFFFE0000",
      INIT_79 => X"00001FFFFF000007FFFF800003FFFFC00001FFFFF00000FFFFF800003FFFFC00",
      INIT_7A => X"FF00000FFFFF800003FFFFC00001FFFFE00000FFFFF000007FFFFC00003FFFFE",
      INIT_7B => X"FFFFC00003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFF",
      INIT_7C => X"00FFFFF000007FFFF800003FFFFC00001FFFFE00000FFFFF000007FFFF800007",
      INIT_7D => X"00001FFFFE00000FFFFF000007FFFF800003FFFFC00003FFFFE00001FFFFF000",
      INIT_7E => X"FFC00003FFFFE00001FFFFF00000FFFFF000007FFFF800003FFFFC00003FFFFE",
      INIT_7F => X"7FFFFC00003FFFFC00001FFFFE00001FFFFF00000FFFFF800007FFFF800003FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_4_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFE0000000000FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFE",
      INIT_01 => X"FFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFF80000000003FFFFFFF",
      INIT_02 => X"FFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFF",
      INIT_03 => X"1FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFF0000000000FF",
      INIT_04 => X"0007FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC000000000",
      INIT_05 => X"000003FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFF0000000",
      INIT_06 => X"00000001FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFFFF80000",
      INIT_07 => X"0000000003FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFFFF800",
      INIT_08 => X"E00000000007FFFFFFFFFC0000000000FFFFFFFFFFC0000000001FFFFFFFFFF8",
      INIT_09 => X"FF00000000003FFFFFFFFFF00000000007FFFFFFFFFE00000000007FFFFFFFFF",
      INIT_0A => X"FFE00000000007FFFFFFFFFE00000000007FFFFFFFFFF00000000003FFFFFFFF",
      INIT_0B => X"FFF00000000001FFFFFFFFFF80000000000FFFFFFFFFFC00000000007FFFFFFF",
      INIT_0C => X"FFF00000000001FFFFFFFFFFC0000000000FFFFFFFFFFE00000000003FFFFFFF",
      INIT_0D => X"FF800000000007FFFFFFFFFF00000000001FFFFFFFFFFC00000000007FFFFFFF",
      INIT_0E => X"F80000000000FFFFFFFFFFF00000000001FFFFFFFFFFE00000000003FFFFFFFF",
      INIT_0F => X"00000000007FFFFFFFFFF800000000007FFFFFFFFFF800000000007FFFFFFFFF",
      INIT_10 => X"00000000FFFFFFFFFFF000000000007FFFFFFFFFF800000000007FFFFFFFFFF8",
      INIT_11 => X"00001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFE000",
      INIT_12 => X"1FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFC000000",
      INIT_13 => X"FFFFFFFC00000000000FFFFFFFFFFFC00000000000FFFFFFFFFFFC0000000000",
      INIT_14 => X"FE000000000003FFFFFFFFFFF800000000001FFFFFFFFFFF800000000000FFFF",
      INIT_15 => X"0000000FFFFFFFFFFFE000000000003FFFFFFFFFFF800000000000FFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFF8000000000007FFFFFFFFFFF800000000000FFFFFFFFFFFF00000",
      INIT_17 => X"FFC000000000003FFFFFFFFFFFE000000000000FFFFFFFFFFFF0000000000007",
      INIT_18 => X"00001FFFFFFFFFFFF0000000000003FFFFFFFFFFFE000000000000FFFFFFFFFF",
      INIT_19 => X"FFFFFF0000000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFF80000000",
      INIT_1A => X"000000FFFFFFFFFFFFF0000000000001FFFFFFFFFFFFC0000000000007FFFFFF",
      INIT_1B => X"FFFFF0000000000000FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF0000000",
      INIT_1C => X"003FFFFFFFFFFFFE00000000000007FFFFFFFFFFFFC0000000000001FFFFFFFF",
      INIT_1D => X"0000000000007FFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF00000000000",
      INIT_1E => X"FFFFFFE00000000000001FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFFC0",
      INIT_1F => X"FFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFE00000000000001FFFFFFF",
      INIT_20 => X"000003FFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFF800000000000001",
      INIT_21 => X"0000000001FFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFE000000000",
      INIT_22 => X"0000000000003FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFE00000",
      INIT_23 => X"00000000000001FFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFF000",
      INIT_24 => X"0000000000001FFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFE00",
      INIT_25 => X"0000000000FFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFF8000",
      INIT_26 => X"00001FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE0000000",
      INIT_27 => X"FFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFF0000000000000",
      INIT_28 => X"FFFFC0000000000000000003FFFFFFFFFFFFFFFFFF8000000000000000001FFF",
      INIT_29 => X"00000000001FFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFE000000000",
      INIT_2B => X"0000000000000001FFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000",
      INIT_2D => X"000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFF",
      INIT_2E => X"0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_2F => X"FFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003FFFFF",
      INIT_32 => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000001FF",
      INIT_35 => X"FFFFFFFFFFFE0000000000000000000000000000000000000001FFFFFFFFFFFF",
      INIT_36 => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_38 => X"FFFFFFFFFFF00000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFC0000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"00000000000000000000000000000000000000000000000000000000000001FF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_47 => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_48 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFF80000000000000000000000000000000000000007FFFFFFFFFFF",
      INIT_4B => X"FFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"80000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_4E => X"FFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFF8000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"7FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFF",
      INIT_51 => X"000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000",
      INIT_52 => X"FFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF000000000",
      INIT_53 => X"000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000",
      INIT_55 => X"0000000007FFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFC0000000000",
      INIT_57 => X"FFFC000000000000000000FFFFFFFFFFFFFFFFFFE0000000000000000003FFFF",
      INIT_58 => X"00000000000007FFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFF",
      INIT_59 => X"00000007FFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFC0000",
      INIT_5A => X"0001FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFF8000000000",
      INIT_5B => X"003FFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFF8000000000000",
      INIT_5C => X"000FFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFC0000000000000",
      INIT_5D => X"000003FFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFC000000000000",
      INIT_5E => X"0000000003FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFF8000000000",
      INIT_5F => X"800000000000001FFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFE00000",
      INIT_60 => X"FFFFFFF800000000000003FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF",
      INIT_61 => X"01FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFF800000000000007FFFFFF",
      INIT_62 => X"000000000007FFFFFFFFFFFFE00000000000007FFFFFFFFFFFFF000000000000",
      INIT_63 => X"FFFFFFFFC0000000000001FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFE00",
      INIT_64 => X"0000000FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF00000000000007FFFF",
      INIT_65 => X"FFFFFFF0000000000001FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF000000",
      INIT_66 => X"00000000FFFFFFFFFFFFC000000000000FFFFFFFFFFFFC0000000000007FFFFF",
      INIT_67 => X"FFFFFFFFFF0000000000007FFFFFFFFFFFE000000000000FFFFFFFFFFFFC0000",
      INIT_68 => X"F000000000000FFFFFFFFFFFF8000000000007FFFFFFFFFFFC000000000001FF",
      INIT_69 => X"00000FFFFFFFFFFFF000000000000FFFFFFFFFFFF000000000000FFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFF000000000001FFFFFFFFFFFC000000000003FFFFFFFFFFF8000000",
      INIT_6B => X"FFFF800000000001FFFFFFFFFFF800000000000FFFFFFFFFFFE000000000007F",
      INIT_6C => X"00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000001FFFFFFF",
      INIT_6D => X"0000003FFFFFFFFFFF000000000007FFFFFFFFFFC00000000000FFFFFFFFFFF8",
      INIT_6E => X"0007FFFFFFFFFFC00000000001FFFFFFFFFFE00000000000FFFFFFFFFFF80000",
      INIT_6F => X"1FFFFFFFFFFE00000000001FFFFFFFFFFF00000000000FFFFFFFFFFF80000000",
      INIT_70 => X"FFFFFFFFFF00000000001FFFFFFFFFFE00000000001FFFFFFFFFFE0000000000",
      INIT_71 => X"FFFFFFFFC00000000003FFFFFFFFFF800000000007FFFFFFFFFF00000000000F",
      INIT_72 => X"FFFFFFFE00000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000001FF",
      INIT_73 => X"FFFFFFFE00000000007FFFFFFFFFF00000000001FFFFFFFFFFC00000000007FF",
      INIT_74 => X"FFFFFFFF00000000003FFFFFFFFFF80000000001FFFFFFFFFFC0000000000FFF",
      INIT_75 => X"FFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000003FF",
      INIT_76 => X"FFFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000007F",
      INIT_77 => X"0FFFFFFFFFF80000000001FFFFFFFFFF80000000003FFFFFFFFFF00000000003",
      INIT_78 => X"001FFFFFFFFFF00000000003FFFFFFFFFE00000000007FFFFFFFFFC000000000",
      INIT_79 => X"00001FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFFC0000000",
      INIT_7A => X"0000000FFFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC00000",
      INIT_7B => X"0000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE000",
      INIT_7C => X"FF00000000007FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFF8",
      INIT_7D => X"FFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFC0000000001FFFFFFFF",
      INIT_7E => X"FFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000003FFFFF",
      INIT_7F => X"7FFFFFFFFFC0000000001FFFFFFFFFE0000000000FFFFFFFFFF80000000003FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep__0_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep__0_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep__0_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep__0_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep__0_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep__0_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep__0_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep__0_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_5_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFE",
      INIT_01 => X"FFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000",
      INIT_02 => X"000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_04 => X"00000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF0000000",
      INIT_06 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF800",
      INIT_08 => X"E000000000000000000003FFFFFFFFFFFFFFFFFFFFC000000000000000000007",
      INIT_09 => X"00FFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFE000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_0B => X"000FFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000",
      INIT_0D => X"007FFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFF",
      INIT_0E => X"F8000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFF80000000000000000000007",
      INIT_11 => X"FFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFE000",
      INIT_12 => X"0000000000007FFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFF",
      INIT_13 => X"FFFFFFFC00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC0000000000",
      INIT_14 => X"01FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFF",
      INIT_15 => X"0000000000000000001FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_16 => X"FFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_17 => X"003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFF",
      INIT_18 => X"00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_19 => X"FFFFFF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFFF",
      INIT_1C => X"0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000",
      INIT_1D => X"00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_1E => X"FFFFFFE0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_1F => X"FFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFF800000000000000000000000000007FFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000001FFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000001FFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000007FFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_28 => X"FFFFC00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFF000000000000000000000000000000000000000000007FFFFF",
      INIT_2D => X"000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_2F => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_30 => X"00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000",
      INIT_32 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_34 => X"00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"0000000000000000000000000000000000000000000000000003FFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFF00000000000000000000000000000000000000000000000000000",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"00000000000000000000000000000000000000000000000000007FFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
      INIT_4C => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000",
      INIT_4E => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_50 => X"8000000000000000000000000000000000000000000000000001FFFFFFFFFFFF",
      INIT_51 => X"000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000",
      INIT_53 => X"FFFFFF00000000000000000000000000000000000000000000FFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000003FFFF",
      INIT_58 => X"FFFFFFFFFFFFF8000000000000000000000000000000000007FFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFF80000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFC000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFC000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000FFFFFFFFFFFFFF",
      INIT_61 => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000007FFFFFF",
      INIT_62 => X"000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000",
      INIT_63 => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000",
      INIT_64 => X"FFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFF",
      INIT_66 => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFF",
      INIT_67 => X"00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000",
      INIT_68 => X"FFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_69 => X"00000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFF",
      INIT_6A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_6C => X"00000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFF",
      INIT_6D => X"FFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_6E => X"0007FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_6F => X"E0000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"00000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000000F",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFE00",
      INIT_73 => X"0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFF000",
      INIT_75 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000003FF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFF80",
      INIT_77 => X"F000000000000000000001FFFFFFFFFFFFFFFFFFFFC000000000000000000003",
      INIT_78 => X"001FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000",
      INIT_7A => X"0000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFC0000000000000",
      INIT_7C => X"0000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFE00000000",
      INIT_7E => X"000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000003FFFFF",
      INIT_7F => X"7FFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFC00",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_6_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_01 => X"000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFF00000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000007FF",
      INIT_08 => X"E000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000",
      INIT_0C => X"FFF0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF",
      INIT_0D => X"000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_10 => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_13 => X"FFFFFFFC0000000000000000000000000000000000000000000003FFFFFFFFFF",
      INIT_14 => X"00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_16 => X"FFFFFFFFFFF800000000000000000000000000000000000000000000000FFFFF",
      INIT_17 => X"000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_19 => X"FFFFFF000000000000000000000000000000000000000000000000007FFFFFFF",
      INIT_1A => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_1E => X"FFFFFFE00000000000000000000000000000000000000000000000000000003F",
      INIT_1F => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_23 => X"000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000",
      INIT_25 => X"000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000",
      INIT_27 => X"000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFC00000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000001FFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_2C => X"00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_2F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"00000000000000000000000000000000000000000000000000007FFFFFFFFFFF",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000",
      INIT_51 => X"000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_54 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFF8000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"000000000000000000000000000000000000000000000000000000000003FFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_59 => X"000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000",
      INIT_5B => X"00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_5D => X"000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000",
      INIT_5F => X"00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_61 => X"FE00000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_62 => X"000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000",
      INIT_64 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000",
      INIT_66 => X"FFFFFFFF000000000000000000000000000000000000000000000000007FFFFF",
      INIT_67 => X"00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000",
      INIT_69 => X"FFFFF000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_6A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFE0000000000000000000000000000000000000000000001FFFFFFF",
      INIT_6D => X"000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000007FF",
      INIT_74 => X"0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000003",
      INIT_78 => X"FFE000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000",
      INIT_7C => X"FFFFFFFFFFFF800000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_7D => X"000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000",
      INIT_7F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep_rep_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_7_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_01 => X"00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000",
      INIT_03 => X"00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000",
      INIT_06 => X"000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000",
      INIT_08 => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_0B => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFF0000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_13 => X"00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_16 => X"000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
      INIT_19 => X"000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"00000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_1E => X"FFFFFFE000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_62 => X"FFFFFFFFFFF80000000000000000000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000",
      INIT_67 => X"00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_6A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000",
      INIT_6D => X"000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFF8000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"00000000000000000000000000000000000000000000000000000000000007FF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000",
      INIT_75 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_78 => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000",
      INIT_7A => X"0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_7D => X"000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000",
      INIT_7F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_8_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_8_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_8_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
SINE_reg_1_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ACCUMULATOR_reg[31]_rep__0_n_0\,
      ADDRARDADDR(14) => \ACCUMULATOR_reg[30]_rep_n_0\,
      ADDRARDADDR(13) => \ACCUMULATOR_reg[29]_rep_n_0\,
      ADDRARDADDR(12) => \ACCUMULATOR_reg[28]_rep_n_0\,
      ADDRARDADDR(11) => \ACCUMULATOR_reg[27]_rep_n_0\,
      ADDRARDADDR(10) => \ACCUMULATOR_reg[26]_rep__0_n_0\,
      ADDRARDADDR(9) => \ACCUMULATOR_reg[25]_rep__0_n_0\,
      ADDRARDADDR(8) => \ACCUMULATOR_reg[24]_rep__0_n_0\,
      ADDRARDADDR(7) => \ACCUMULATOR_reg[23]_rep__0_n_0\,
      ADDRARDADDR(6) => \ACCUMULATOR_reg[22]_rep_n_0\,
      ADDRARDADDR(5) => \ACCUMULATOR_reg[21]_rep_n_0\,
      ADDRARDADDR(4) => \ACCUMULATOR_reg[20]_rep_n_0\,
      ADDRARDADDR(3) => \ACCUMULATOR_reg[19]_rep_n_0\,
      ADDRARDADDR(2) => \ACCUMULATOR_reg[18]_rep__0_n_0\,
      ADDRARDADDR(1) => \ACCUMULATOR_reg[17]_rep__0_n_0\,
      ADDRARDADDR(0) => \ACCUMULATOR_reg[16]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => SINE_reg_0_9_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_SINE_reg_1_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_SINE_reg_1_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_SINE_reg_1_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_SINE_reg_1_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_SINE_reg_1_9_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => SINE_reg_1_9_n_35,
      DOBDO(31 downto 0) => NLW_SINE_reg_1_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_SINE_reg_1_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_SINE_reg_1_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_SINE_reg_1_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_SINE_reg_1_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_SINE_reg_1_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_SINE_reg_1_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_SINE_reg_1_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    FREQ_WORD : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SINE_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 );
    COS_WAVE : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_NCO_V4_0_0,NCO_V4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "NCO_V4,Vivado 2021.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \SINE_WAVE[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
\SINE_WAVE[13]_INST_0_i_1\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => rst,
      D => '1',
      Q => \SINE_WAVE[13]_INST_0_i_1_n_0\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_V4
     port map (
      COS_WAVE(13 downto 0) => COS_WAVE(13 downto 0),
      FREQ_WORD(31 downto 0) => FREQ_WORD(31 downto 0),
      SINE_WAVE(13 downto 0) => SINE_WAVE(13 downto 0),
      SINE_WAVE_0_sp_1 => \SINE_WAVE[13]_INST_0_i_1_n_0\,
      clk => clk,
      rst => rst
    );
end STRUCTURE;
