###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       202402   # Number of WRITE/WRITEP commands
num_reads_done                 =       482650   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       410564   # Number of read row buffer hits
num_read_cmds                  =       482650   # Number of READ/READP commands
num_writes_done                =       202410   # Number of read requests issued
num_write_row_hits             =       150905   # Number of write row buffer hits
num_act_cmds                   =       124036   # Number of ACT commands
num_pre_cmds                   =       124012   # Number of PRE commands
num_ondemand_pres              =       104494   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9354925   # Cyles of rank active rank.0
rank_active_cycles.1           =      9110574   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       645075   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       889426   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       635843   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5483   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1853   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1618   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          926   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1042   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1754   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2358   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3533   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         7778   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22872   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           46   # Write cmd latency (cycles)
write_latency[20-39]           =          975   # Write cmd latency (cycles)
write_latency[40-59]           =         1549   # Write cmd latency (cycles)
write_latency[60-79]           =         4057   # Write cmd latency (cycles)
write_latency[80-99]           =         8405   # Write cmd latency (cycles)
write_latency[100-119]         =        11225   # Write cmd latency (cycles)
write_latency[120-139]         =        15224   # Write cmd latency (cycles)
write_latency[140-159]         =        14796   # Write cmd latency (cycles)
write_latency[160-179]         =        14679   # Write cmd latency (cycles)
write_latency[180-199]         =        13881   # Write cmd latency (cycles)
write_latency[200-]            =       117565   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       227214   # Read request latency (cycles)
read_latency[40-59]            =        70054   # Read request latency (cycles)
read_latency[60-79]            =        55069   # Read request latency (cycles)
read_latency[80-99]            =        18956   # Read request latency (cycles)
read_latency[100-119]          =        13449   # Read request latency (cycles)
read_latency[120-139]          =        10325   # Read request latency (cycles)
read_latency[140-159]          =         8370   # Read request latency (cycles)
read_latency[160-179]          =         6748   # Read request latency (cycles)
read_latency[180-199]          =         5553   # Read request latency (cycles)
read_latency[200-]             =        66912   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.01039e+09   # Write energy
read_energy                    =  1.94604e+09   # Read energy
act_energy                     =  3.39362e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.09636e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.26924e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83747e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.685e+09   # Active standby energy rank.1
average_read_latency           =      111.426   # Average read request latency (cycles)
average_interarrival           =      14.5972   # Average request interarrival latency (cycles)
total_energy                   =  1.62595e+10   # Total energy (pJ)
average_power                  =      1625.95   # Average power (mW)
average_bandwidth              =      5.84585   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       212972   # Number of WRITE/WRITEP commands
num_reads_done                 =       492548   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       419478   # Number of read row buffer hits
num_read_cmds                  =       492548   # Number of READ/READP commands
num_writes_done                =       212977   # Number of read requests issued
num_write_row_hits             =       159947   # Number of write row buffer hits
num_act_cmds                   =       126456   # Number of ACT commands
num_pre_cmds                   =       126434   # Number of PRE commands
num_ondemand_pres              =       106113   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9238384   # Cyles of rank active rank.0
rank_active_cycles.1           =      9198151   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       761616   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       801849   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       655865   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6130   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1786   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1576   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          847   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1020   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1730   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2235   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3521   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         7887   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22928   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           41   # Write cmd latency (cycles)
write_latency[20-39]           =         1188   # Write cmd latency (cycles)
write_latency[40-59]           =         2060   # Write cmd latency (cycles)
write_latency[60-79]           =         5346   # Write cmd latency (cycles)
write_latency[80-99]           =        10136   # Write cmd latency (cycles)
write_latency[100-119]         =        13136   # Write cmd latency (cycles)
write_latency[120-139]         =        16533   # Write cmd latency (cycles)
write_latency[140-159]         =        15667   # Write cmd latency (cycles)
write_latency[160-179]         =        15245   # Write cmd latency (cycles)
write_latency[180-199]         =        14732   # Write cmd latency (cycles)
write_latency[200-]            =       118888   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       219436   # Read request latency (cycles)
read_latency[40-59]            =        76269   # Read request latency (cycles)
read_latency[60-79]            =        61061   # Read request latency (cycles)
read_latency[80-99]            =        20596   # Read request latency (cycles)
read_latency[100-119]          =        13632   # Read request latency (cycles)
read_latency[120-139]          =        10769   # Read request latency (cycles)
read_latency[140-159]          =         8720   # Read request latency (cycles)
read_latency[160-179]          =         6864   # Read request latency (cycles)
read_latency[180-199]          =         5552   # Read request latency (cycles)
read_latency[200-]             =        69649   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.06316e+09   # Write energy
read_energy                    =  1.98595e+09   # Read energy
act_energy                     =  3.45984e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.65576e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.84888e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.76475e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73965e+09   # Active standby energy rank.1
average_read_latency           =      116.002   # Average read request latency (cycles)
average_interarrival           =      14.1737   # Average request interarrival latency (cycles)
total_energy                   =  1.63546e+10   # Total energy (pJ)
average_power                  =      1635.46   # Average power (mW)
average_bandwidth              =      6.02048   # Average bandwidth
