verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/shifter_12.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/seven_seg_20.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/multiplier_13.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/decoder_21.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/counter_19.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/compare_11.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/boolean_10.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/adder_9.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_shifter_5.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_multiplier_6.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_compare_3.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_bool_4.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/test_adder_2.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/reset_conditioner_7.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/multi_seven_seg_8.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "C:/Users/1002413/Documents/8bitALU-master/8bitALU-master/work/planAhead/8bitalu/8bitalu.srcs/sources_1/imports/verilog/mojo_top_0.v"
