vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/18.1/1688936/Aula6_Codigo_Concorrente_WITH-SELECT-WHEN/Exercicio1.vhd
source_file = 1, C:/intelFPGA_lite/18.1/1688936/Aula6_Codigo_Concorrente_WITH-SELECT-WHEN/Exercicio2.vhd
source_file = 1, C:/intelFPGA_lite/18.1/1688936/Aula6_Codigo_Concorrente_WITH-SELECT-WHEN/Waveform.vwf
source_file = 1, C:/intelFPGA_lite/18.1/1688936/Aula6_Codigo_Concorrente_WITH-SELECT-WHEN/Exercicio3.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/intelFPGA_lite/18.1/1688936/Aula6_Codigo_Concorrente_WITH-SELECT-WHEN/db/Aula6_Codigo_Concorrente_WITH-SELECT-WHEN.cbx.xml
design_name = hard_block
design_name = Exercicio3
instance = comp, \saida[0]~output\, saida[0]~output, Exercicio3, 1
instance = comp, \saida[1]~output\, saida[1]~output, Exercicio3, 1
instance = comp, \saida[2]~output\, saida[2]~output, Exercicio3, 1
instance = comp, \saida[3]~output\, saida[3]~output, Exercicio3, 1
instance = comp, \a[0]~input\, a[0]~input, Exercicio3, 1
instance = comp, \En~input\, En~input, Exercicio3, 1
instance = comp, \a[1]~input\, a[1]~input, Exercicio3, 1
instance = comp, \saida~0\, saida~0, Exercicio3, 1
instance = comp, \saida~1\, saida~1, Exercicio3, 1
instance = comp, \saida~2\, saida~2, Exercicio3, 1
instance = comp, \saida~3\, saida~3, Exercicio3, 1
