[options]
isa rv32i

[depth]
insn            20
reg       15    30
pc_fwd    10    30
pc_bwd    10    30
unique    1  10 30
causal    10    30

[csrs]

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define DEBUGNETS

[script-sources]
read_verilog -sv /home/davos/eda/riscv-formal/cores/veldt/wrapper.sv
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_calcRamAddr.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_core14.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Instr_parseInstr.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/VeldtFV.v
