// Seed: 1132666622
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_4;
  ;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  wor   id_2,
    input  wor   id_3,
    output uwire id_4,
    input  tri1  id_5
);
  always @(posedge id_2 or posedge id_3 or 1 or posedge -1'h0) begin : LABEL_0
    id_1 <= id_2;
  end
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign id_4 = id_0;
endmodule
