#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb  2 09:06:35 2020
# Process ID: 7792
# Current directory: E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17780 E:\Exercise\FPGA\v3edu\test03_ddr_rd_ctrl\design2\ddr3_hdmi.xpr
# Log file: E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci]
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -directory E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/../Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test03_ddr_rd_ctrl/design2/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
set_property compxlib.modelsim_compiled_library_dir D:/ProgramData/Xilinx/XLib10.7 [current_project]
update_ip_catalog
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
compile_simlib -simulator modelsim -simulator_exec_path {D:/ProgramData/modeltech64_10.7/win64} -family kintex7 -family virtex7 -family artix7 -family spartan7 -family zynq -language all -library all -dir {D:/ProgramData/Xilinx/XLib10.7} -force
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
close_project
open_project E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.xpr
update_compile_order -fileset sources_1
