{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555512758736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555512758814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 16:52:38 2019 " "Processing started: Wed Apr 17 16:52:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555512758814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512758814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512758815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555512759053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555512759053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_TRIANGLE.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_TRIANGLE " "Found entity 1: AC_MOTOR_TRIANGLE" {  } { { "src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_SINE.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_SINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_SINE " "Found entity 1: AC_MOTOR_SINE" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_CONTROL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_CONTROL.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_CONTROL " "Found entity 1: AC_MOTOR_CONTROL" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_COMPARATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_COMPARATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_COMPARATOR " "Found entity 1: AC_MOTOR_COMPARATOR" {  } { { "src/AC_MOTOR/AC_MOTOR_COMPARATOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAX1000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAX1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000 " "Found entity 1: MAX1000" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/HOST/SPI_HOST.v 2 2 " "Found 2 design units, including 2 entities, in source file src/SPI/HOST/SPI_HOST.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_HOST " "Found entity 1: SPI_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771100 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_HOST " "Found entity 2: SPI_INP_FILTER_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Found entity 1: CLOCK_GENERATOR" {  } { { "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/ZUWEISUNG/ZUWEISUNG.v 2 2 " "Found 2 design units, including 2 entities, in source file src/SPI/ZUWEISUNG/ZUWEISUNG.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR " "Found entity 1: DATA_IN_VAR" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771102 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR " "Found entity 2: DATA_OUT_VAR" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TOOLBOX/SEL/SEL.v 3 3 " "Found 3 design units, including 3 entities, in source file src/TOOLBOX/SEL/SEL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL_SPI_INPUT " "Found entity 1: SEL_SPI_INPUT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771102 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEL_1_BIT " "Found entity 2: SEL_1_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771102 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEL_12_BIT " "Found entity 3: SEL_12_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/WDT/WDT.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/WDT/WDT.v" { { "Info" "ISGN_ENTITY_NAME" "1 WDT " "Found entity 1: WDT" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/WDT/WDT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v 1 1 " "Found 1 design units, including 1 entities, in source file src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIG_INP_FILTER " "Found entity 1: DIG_INP_FILTER" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v 2 2 " "Found 2 design units, including 2 entities, in source file src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_LTC2313_12 " "Found entity 1: ADC_LTC2313_12" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771105 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_LTC2313_12_MOV_AVG " "Found entity 2: ADC_LTC2313_12_MOV_AVG" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_AD5061 " "Found entity 1: DAC_AD5061" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DC_MOTOR/DC_MOTOR.v 3 3 " "Found 3 design units, including 3 entities, in source file src/DC_MOTOR/DC_MOTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MOTOR_ANTRIEB " "Found entity 1: DC_MOTOR_ANTRIEB" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771106 ""} { "Info" "ISGN_ENTITY_NAME" "2 DC_MOTOR_RAMPE " "Found entity 2: DC_MOTOR_RAMPE" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771106 ""} { "Info" "ISGN_ENTITY_NAME" "3 DC_MOTOR_LUEFTER " "Found entity 3: DC_MOTOR_LUEFTER" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v 2 2 " "Found 2 design units, including 2 entities, in source file src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" { { "Info" "ISGN_ENTITY_NAME" "1 DREHZAHLMESSUNG " "Found entity 1: DREHZAHLMESSUNG" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771107 ""} { "Info" "ISGN_ENTITY_NAME" "2 INP_FILTER " "Found entity 2: INP_FILTER" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL Implicit Net warning at SPI_HOST.v(50): created implicit net for \"SPI_CS_OUT\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX1000 " "Elaborating entity \"MAX1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555512771180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "U28_OUT " "Pin \"U28_OUT\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 688 -904 -736 704 "U28_OUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1555512771203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR DATA_OUT_VAR:data_out_var " "Elaborating entity \"DATA_OUT_VAR\" for hierarchy \"DATA_OUT_VAR:data_out_var\"" {  } { { "MAX1000.bdf" "data_out_var" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 88 640 936 904 "data_out_var" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_HOST SPI_HOST:spi_host " "Elaborating entity \"SPI_HOST\" for hierarchy \"SPI_HOST:spi_host\"" {  } { { "MAX1000.bdf" "spi_host" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 56 184 448 200 "spi_host" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL or VHDL warning at SPI_HOST.v(50): object \"SPI_CS_OUT\" assigned a value but never read" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555512771222 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(122) " "Verilog HDL assignment warning at SPI_HOST.v(122): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771222 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(196) " "Verilog HDL assignment warning at SPI_HOST.v(196): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771222 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(201) " "Verilog HDL assignment warning at SPI_HOST.v(201): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771222 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(208) " "Verilog HDL assignment warning at SPI_HOST.v(208): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771222 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(218) " "Verilog HDL assignment warning at SPI_HOST.v(218): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771222 "|MAX1000|SPI_HOST:spi_host"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_HOST SPI_HOST:spi_host\|SPI_INP_FILTER_HOST:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_HOST\" for hierarchy \"SPI_HOST:spi_host\|SPI_INP_FILTER_HOST:spi_inp_filter_cs\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "spi_inp_filter_cs" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST.v(246) " "Verilog HDL assignment warning at SPI_HOST.v(246): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771224 "|MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST.v(251) " "Verilog HDL assignment warning at SPI_HOST.v(251): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771224 "|MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "MAX1000.bdf" "pll" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 528 288 576 704 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "altpll_component" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 6000000 " "Parameter \"clk2_divide_by\" = \"6000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 40909091 " "Parameter \"clk2_multiply_by\" = \"40909091\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512771282 ""}  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555512771282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll2 " "Found entity 1: PLL_altpll2" {  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512771323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512771323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll2 PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated " "Elaborating entity \"PLL_altpll2\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL_SPI_INPUT SEL_SPI_INPUT:sel_spi_input " "Elaborating entity \"SEL_SPI_INPUT\" for hierarchy \"SEL_SPI_INPUT:sel_spi_input\"" {  } { { "MAX1000.bdf" "sel_spi_input" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -128 -200 0 80 "sel_spi_input" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SEL.v(49) " "Verilog HDL assignment warning at SEL.v(49): truncated value with size 32 to match size of target (16)" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771326 "|MAX1000|SEL_SPI_INPUT:sel_spi_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR CLOCK_GENERATOR:clock_generator " "Elaborating entity \"CLOCK_GENERATOR\" for hierarchy \"CLOCK_GENERATOR:clock_generator\"" {  } { { "MAX1000.bdf" "clock_generator" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 840 288 480 1048 "clock_generator" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_INP_FILTER DIG_INP_FILTER:spi_cs_filter " "Elaborating entity \"DIG_INP_FILTER\" for hierarchy \"DIG_INP_FILTER:spi_cs_filter\"" {  } { { "MAX1000.bdf" "spi_cs_filter" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -144 -472 -328 -64 "spi_cs_filter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DIG_INP_FILTER.v(25) " "Verilog HDL assignment warning at DIG_INP_FILTER.v(25): truncated value with size 32 to match size of target (5)" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771330 "|MAX1000|DIG_INP_FILTER:spi_cs_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DIG_INP_FILTER.v(30) " "Verilog HDL assignment warning at DIG_INP_FILTER.v(30): truncated value with size 32 to match size of target (5)" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771330 "|MAX1000|DIG_INP_FILTER:spi_cs_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WDT WDT:wdt " "Elaborating entity \"WDT\" for hierarchy \"WDT:wdt\"" {  } { { "MAX1000.bdf" "wdt" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 264 296 480 376 "wdt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WDT.v(47) " "Verilog HDL assignment warning at WDT.v(47): truncated value with size 32 to match size of target (16)" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/WDT/WDT.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771331 "|MAX1000|WDT:wdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR DATA_IN_VAR:data_in_var " "Elaborating entity \"DATA_IN_VAR\" for hierarchy \"DATA_IN_VAR:data_in_var\"" {  } { { "MAX1000.bdf" "data_in_var" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 144 -224 72 1056 "data_in_var" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_LTC2313_12_MOV_AVG ADC_LTC2313_12_MOV_AVG:adc1 " "Elaborating entity \"ADC_LTC2313_12_MOV_AVG\" for hierarchy \"ADC_LTC2313_12_MOV_AVG:adc1\"" {  } { { "MAX1000.bdf" "adc1" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 112 1312 1544 256 "adc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctr_sample ADC_LTC2313_12.v(120) " "Verilog HDL or VHDL warning at ADC_LTC2313_12.v(120): object \"ctr_sample\" assigned a value but never read" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ADC_LTC2313_12.v(178) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(178): truncated value with size 32 to match size of target (11)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(195) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(195): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(200) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(200): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(205) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(205): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(210) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(210): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(215) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(215): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(220) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(220): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(225) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(225): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(230) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(230): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(235) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(235): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(240) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(240): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771335 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(245) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(245): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771336 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(250) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(250): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771336 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(255) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(255): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771336 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_LTC2313_12 ADC_LTC2313_12_MOV_AVG:adc1\|ADC_LTC2313_12:adc_ltc2313_12 " "Elaborating entity \"ADC_LTC2313_12\" for hierarchy \"ADC_LTC2313_12_MOV_AVG:adc1\|ADC_LTC2313_12:adc_ltc2313_12\"" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "adc_ltc2313_12" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_LTC2313_12.v(50) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(50): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771337 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(73) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(73): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771337 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(85) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(85): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771337 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_LTC2313_12.v(94) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(94): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771337 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DREHZAHLMESSUNG DREHZAHLMESSUNG:drehzahlmessung " "Elaborating entity \"DREHZAHLMESSUNG\" for hierarchy \"DREHZAHLMESSUNG:drehzahlmessung\"" {  } { { "MAX1000.bdf" "drehzahlmessung" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1104 -144 32 1184 "drehzahlmessung" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DREHZAHLMESSUNG.v(67) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(67): truncated value with size 32 to match size of target (6)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771351 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DREHZAHLMESSUNG.v(74) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(74): truncated value with size 32 to match size of target (11)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771351 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INP_FILTER DREHZAHLMESSUNG:drehzahlmessung\|INP_FILTER:inp_filter " "Elaborating entity \"INP_FILTER\" for hierarchy \"DREHZAHLMESSUNG:drehzahlmessung\|INP_FILTER:inp_filter\"" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "inp_filter" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DREHZAHLMESSUNG.v(176) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(176): truncated value with size 32 to match size of target (12)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771352 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DREHZAHLMESSUNG.v(181) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(181): truncated value with size 32 to match size of target (12)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771352 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_AD5061 DAC_AD5061:dac1 " "Elaborating entity \"DAC_AD5061\" for hierarchy \"DAC_AD5061:dac1\"" {  } { { "MAX1000.bdf" "dac1" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1208 1312 1528 1320 "dac1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771353 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_dac_re DAC_AD5061.v(18) " "Verilog HDL or VHDL warning at DAC_AD5061.v(18): object \"clk_dac_re\" assigned a value but never read" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555512771354 "|MAX1000|DAC_AD5061:dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_AD5061.v(65) " "Verilog HDL assignment warning at DAC_AD5061.v(65): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771354 "|MAX1000|DAC_AD5061:dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DAC_AD5061.v(73) " "Verilog HDL assignment warning at DAC_AD5061.v(73): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771354 "|MAX1000|DAC_AD5061:dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_AD5061.v(84) " "Verilog HDL assignment warning at DAC_AD5061.v(84): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771354 "|MAX1000|DAC_AD5061:dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MOTOR_LUEFTER DC_MOTOR_LUEFTER:dc_motor_luefter " "Elaborating entity \"DC_MOTOR_LUEFTER\" for hierarchy \"DC_MOTOR_LUEFTER:dc_motor_luefter\"" {  } { { "MAX1000.bdf" "dc_motor_luefter" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1056 -552 -368 1136 "dc_motor_luefter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(245) " "Verilog HDL assignment warning at DC_MOTOR.v(245): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771356 "|MAX1000|DC_MOTOR_LUEFTER:dc_motor_luefter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(248) " "Verilog HDL assignment warning at DC_MOTOR.v(248): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771356 "|MAX1000|DC_MOTOR_LUEFTER:dc_motor_luefter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_COMPARATOR AC_MOTOR_COMPARATOR:inst5 " "Elaborating entity \"AC_MOTOR_COMPARATOR\" for hierarchy \"AC_MOTOR_COMPARATOR:inst5\"" {  } { { "MAX1000.bdf" "inst5" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1504 664 912 1616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_COMPARATOR.v(41) " "Verilog HDL assignment warning at AC_MOTOR_COMPARATOR.v(41): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR/AC_MOTOR_COMPARATOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_COMPARATOR.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771357 "|MAX1000|AC_MOTOR_COMPARATOR:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_SINE AC_MOTOR_SINE:inst3 " "Elaborating entity \"AC_MOTOR_SINE\" for hierarchy \"AC_MOTOR_SINE:inst3\"" {  } { { "MAX1000.bdf" "inst3" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1504 168 456 1648 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771357 ""}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "sine \"M9K\" AC_MOTOR_SINE.v(44) " "Verilog HDL warning at AC_MOTOR_SINE.v(44): can't infer memory for variable 'sine' with attribute '\"M9K\"'." {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 44 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(47) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(47): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 9 AC_MOTOR_SINE.v(56) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(56): truncated value with size 14 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(57) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(57): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(58) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(58): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(59) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(59): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 9 AC_MOTOR_SINE.v(61) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(61): truncated value with size 14 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(62) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(62): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(63) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(63): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(64) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(64): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 9 AC_MOTOR_SINE.v(66) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(66): truncated value with size 14 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(67) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(67): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(68) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(68): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(69) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(69): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_SINE.v(72) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(72): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_SINE.v(75) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(75): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_SINE.v(78) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(78): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(84) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(84): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(86) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(86): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(88) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(88): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771366 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(92) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(92): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771367 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(123) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(123): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771367 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(124) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(124): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771367 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(125) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(125): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771367 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(126) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(126): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771367 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MOTOR_RAMPE DC_MOTOR_RAMPE:dc_motor_rampe_antrieb " "Elaborating entity \"DC_MOTOR_RAMPE\" for hierarchy \"DC_MOTOR_RAMPE:dc_motor_rampe_antrieb\"" {  } { { "MAX1000.bdf" "dc_motor_rampe_antrieb" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1504 -592 -328 1616 "dc_motor_rampe_antrieb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DC_MOTOR.v(158) " "Verilog HDL assignment warning at DC_MOTOR.v(158): truncated value with size 32 to match size of target (16)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771368 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(163) " "Verilog HDL assignment warning at DC_MOTOR.v(163): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771368 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(187) " "Verilog HDL assignment warning at DC_MOTOR.v(187): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771368 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(188) " "Verilog HDL assignment warning at DC_MOTOR.v(188): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771368 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(193) " "Verilog HDL assignment warning at DC_MOTOR.v(193): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771368 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(203) " "Verilog HDL assignment warning at DC_MOTOR.v(203): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771368 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(204) " "Verilog HDL assignment warning at DC_MOTOR.v(204): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771368 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(208) " "Verilog HDL assignment warning at DC_MOTOR.v(208): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771368 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_TRIANGLE AC_MOTOR_TRIANGLE:inst2 " "Elaborating entity \"AC_MOTOR_TRIANGLE\" for hierarchy \"AC_MOTOR_TRIANGLE:inst2\"" {  } { { "MAX1000.bdf" "inst2" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1648 -136 104 1728 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AC_MOTOR_TRIANGLE.v(31) " "Verilog HDL assignment warning at AC_MOTOR_TRIANGLE.v(31): truncated value with size 32 to match size of target (2)" {  } { { "src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771370 "|MAX1000|AC_MOTOR_TRIANGLE:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 24 AC_MOTOR_TRIANGLE.v(41) " "Verilog HDL assignment warning at AC_MOTOR_TRIANGLE.v(41): truncated value with size 36 to match size of target (24)" {  } { { "src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_TRIANGLE.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771370 "|MAX1000|AC_MOTOR_TRIANGLE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_CONTROL AC_MOTOR_CONTROL:inst4 " "Elaborating entity \"AC_MOTOR_CONTROL\" for hierarchy \"AC_MOTOR_CONTROL:inst4\"" {  } { { "MAX1000.bdf" "inst4" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1520 -256 104 1600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_CONTROL.v(15) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(15): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771378 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 AC_MOTOR_CONTROL.v(23) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(23): truncated value with size 13 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771378 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR_CONTROL.v(24) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(24): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771378 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MOTOR_ANTRIEB DC_MOTOR_ANTRIEB:dc_motor_antrieb " "Elaborating entity \"DC_MOTOR_ANTRIEB\" for hierarchy \"DC_MOTOR_ANTRIEB:dc_motor_antrieb\"" {  } { { "MAX1000.bdf" "dc_motor_antrieb" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1192 288 520 1368 "dc_motor_antrieb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512771379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(67) " "Verilog HDL assignment warning at DC_MOTOR.v(67): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771380 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(70) " "Verilog HDL assignment warning at DC_MOTOR.v(70): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771380 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(80) " "Verilog HDL assignment warning at DC_MOTOR.v(80): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771380 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(81) " "Verilog HDL assignment warning at DC_MOTOR.v(81): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771380 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(106) " "Verilog HDL assignment warning at DC_MOTOR.v(106): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771380 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(114) " "Verilog HDL assignment warning at DC_MOTOR.v(114): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555512771380 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "AC_MOTOR_SINE:inst3\|Mux35_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AC_MOTOR_SINE:inst3\|Mux35_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MAX1000.MAX10000.rtl.mif " "Parameter INIT_FILE set to MAX1000.MAX10000.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "AC_MOTOR_SINE:inst3\|Mux23_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AC_MOTOR_SINE:inst3\|Mux23_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MAX1000.MAX10001.rtl.mif " "Parameter INIT_FILE set to MAX1000.MAX10001.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "AC_MOTOR_SINE:inst3\|Mux11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AC_MOTOR_SINE:inst3\|Mux11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MAX1000.MAX10002.rtl.mif " "Parameter INIT_FILE set to MAX1000.MAX10002.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555512775189 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555512775189 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555512775189 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult4\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult4" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 114 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555512775190 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult5\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult5" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 116 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555512775190 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult3\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult3" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555512775190 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult0\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult0" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555512775190 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult2\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult2" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555512775190 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AC_MOTOR_SINE:inst3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AC_MOTOR_SINE:inst3\|Mult1\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "Mult1" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555512775190 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555512775190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AC_MOTOR_SINE:inst3\|altsyncram:Mux35_rtl_0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|altsyncram:Mux35_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AC_MOTOR_SINE:inst3\|altsyncram:Mux35_rtl_0 " "Instantiated megafunction \"AC_MOTOR_SINE:inst3\|altsyncram:Mux35_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MAX1000.MAX10000.rtl.mif " "Parameter \"INIT_FILE\" = \"MAX1000.MAX10000.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775228 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555512775228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hu " "Found entity 1: altsyncram_1hu" {  } { { "db/altsyncram_1hu.tdf" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_1hu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512775267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512775267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AC_MOTOR_SINE:inst3\|altsyncram:Mux23_rtl_0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|altsyncram:Mux23_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AC_MOTOR_SINE:inst3\|altsyncram:Mux23_rtl_0 " "Instantiated megafunction \"AC_MOTOR_SINE:inst3\|altsyncram:Mux23_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MAX1000.MAX10001.rtl.mif " "Parameter \"INIT_FILE\" = \"MAX1000.MAX10001.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775273 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555512775273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hu " "Found entity 1: altsyncram_2hu" {  } { { "db/altsyncram_2hu.tdf" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_2hu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512775310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512775310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AC_MOTOR_SINE:inst3\|altsyncram:Mux11_rtl_0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|altsyncram:Mux11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AC_MOTOR_SINE:inst3\|altsyncram:Mux11_rtl_0 " "Instantiated megafunction \"AC_MOTOR_SINE:inst3\|altsyncram:Mux11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MAX1000.MAX10002.rtl.mif " "Parameter \"INIT_FILE\" = \"MAX1000.MAX10002.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775315 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555512775315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3hu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3hu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3hu " "Found entity 1: altsyncram_3hu" {  } { { "db/altsyncram_3hu.tdf" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/altsyncram_3hu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512775353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512775353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult4\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult4 " "Instantiated megafunction \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775368 ""}  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555512775368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lgs " "Found entity 1: mult_lgs" {  } { { "db/mult_lgs.tdf" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/mult_lgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512775403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512775403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555512775412 ""}  } { { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555512775412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775422 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf" 298 9 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf" 396 9 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hrg " "Found entity 1: add_sub_hrg" {  } { { "db/add_sub_hrg.tdf" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/add_sub_hrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555512775482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512775482 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00030 AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf" 958 39 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775484 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00032 AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/multcore.tdf" 970 44 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775485 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs AC_MOTOR_SINE:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"AC_MOTOR_SINE:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/mschwarz/fhnw/software/intelFPGA/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "src/AC_MOTOR/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SINE.v" 103 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512775488 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 224 -704 -528 240 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555512777375 "|MAX1000|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 240 -704 -528 256 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555512777375 "|MAX1000|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 256 -704 -528 272 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555512777375 "|MAX1000|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 272 -704 -528 288 "LED6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555512777375 "|MAX1000|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 288 -704 -528 304 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555512777375 "|MAX1000|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "U25_IN GND " "Pin \"U25_IN\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 968 -832 -656 984 "U25_IN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555512777375 "|MAX1000|U25_IN"} { "Warning" "WMLS_MLS_STUCK_PIN" "D26 GND " "Pin \"D26\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1208 -808 -632 1224 "D26" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555512777375 "|MAX1000|D26"} { "Warning" "WMLS_MLS_STUCK_PIN" "U6_IN VCC " "Pin \"U6_IN\" is stuck at VCC" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1560 912 1088 1576 "U6_IN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555512777375 "|MAX1000|U6_IN"} { "Warning" "WMLS_MLS_STUCK_PIN" "U7_IN VCC " "Pin \"U7_IN\" is stuck at VCC" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1688 912 1088 1704 "U7_IN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555512777375 "|MAX1000|U7_IN"} { "Warning" "WMLS_MLS_STUCK_PIN" "D25 VCC " "Pin \"D25\" is stuck at VCC" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1816 912 1088 1832 "D25" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555512777375 "|MAX1000|D25"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555512777375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555512777596 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "117 " "117 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555512781326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555512781786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555512781786 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "U28_OUT " "No output dependent on input pin \"U28_OUT\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 688 -904 -736 704 "U28_OUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555512782147 "|MAX1000|U28_OUT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555512782147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5119 " "Implemented 5119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555512782147 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555512782147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5032 " "Implemented 5032 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555512782147 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555512782147 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555512782147 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1555512782147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555512782147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1234 " "Peak virtual memory: 1234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555512782170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 16:53:02 2019 " "Processing ended: Wed Apr 17 16:53:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555512782170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555512782170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555512782170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555512782170 ""}
