
<!--
////////////////////////////////////////////////////////////////////////////////
# THIS FILE WAS AUTOMATICALLY GENERATED FROM DO NOT EDIT
////////////////////////////////////////////////////////////////////////////////
-->
<!-- This file should be created for each benchamrks independetly-->
<!-- It maps the clock nets from design file to the physical pin of the tile -->
<!-- This file just provides the default implementation -->
<repack_design_constraints>
    <pin_constraint pb_type="clb" pin="clk[0]" net="clock0"/>

    <pin_constraint pb_type="io" pin="clk[0]" net="clock0"/>

    <pin_constraint pb_type="dsp" pin="clk[0]" net="clock0"/>

    <pin_constraint pb_type="bram" pin="clk[0]" net="clock0"/>

</repack_design_constraints>
