
lab7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d6fc  080001c0  080001c0  000101c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000155c8  0800d8c0  0800d8c0  0001d8c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022e88  08022e88  00040080  2**0
                  CONTENTS
  4 .ARM          00000008  08022e88  08022e88  00032e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022e90  08022e90  00040080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022e90  08022e90  00032e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08022e94  08022e94  00032e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08022e98  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000460  20000080  08022f18  00040080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e0  08022f18  000404e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040080  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  000400b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000257af  00000000  00000000  00040168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004585  00000000  00000000  00065917  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001918  00000000  00000000  00069ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001933a  00000000  00000000  0006b7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00008675  00000000  00000000  00084af2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000129d  00000000  00000000  0008d167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00007204  00000000  00000000  0008e404  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000076  00000000  00000000  00095608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00003477  00000000  00000000  0009567e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 000000d8  00000000  00000000  00098af5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000080 	.word	0x20000080
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800d8a4 	.word	0x0800d8a4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000084 	.word	0x20000084
 80001fc:	0800d8a4 	.word	0x0800d8a4

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	; 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	3c01      	subs	r4, #1
 800033c:	bf28      	it	cs
 800033e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000342:	d2e9      	bcs.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2iz>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae0:	d215      	bcs.n	8000b0e <__aeabi_d2iz+0x36>
 8000ae2:	d511      	bpl.n	8000b08 <__aeabi_d2iz+0x30>
 8000ae4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aec:	d912      	bls.n	8000b14 <__aeabi_d2iz+0x3c>
 8000aee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000afe:	fa23 f002 	lsr.w	r0, r3, r2
 8000b02:	bf18      	it	ne
 8000b04:	4240      	negne	r0, r0
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b12:	d105      	bne.n	8000b20 <__aeabi_d2iz+0x48>
 8000b14:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	bf08      	it	eq
 8000b1a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_d2uiz>:
 8000b28:	004a      	lsls	r2, r1, #1
 8000b2a:	d211      	bcs.n	8000b50 <__aeabi_d2uiz+0x28>
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b30:	d211      	bcs.n	8000b56 <__aeabi_d2uiz+0x2e>
 8000b32:	d50d      	bpl.n	8000b50 <__aeabi_d2uiz+0x28>
 8000b34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d40e      	bmi.n	8000b5c <__aeabi_d2uiz+0x34>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_d2uiz+0x3a>
 8000b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0000 	mov.w	r0, #0
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2f>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b70:	bf24      	itt	cs
 8000b72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b7a:	d90d      	bls.n	8000b98 <__aeabi_d2f+0x30>
 8000b7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b9c:	d121      	bne.n	8000be2 <__aeabi_d2f+0x7a>
 8000b9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ba2:	bfbc      	itt	lt
 8000ba4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	4770      	bxlt	lr
 8000baa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb2:	f1c2 0218 	rsb	r2, r2, #24
 8000bb6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bbe:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	f040 0001 	orrne.w	r0, r0, #1
 8000bc8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bcc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd4:	ea40 000c 	orr.w	r0, r0, ip
 8000bd8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be0:	e7cc      	b.n	8000b7c <__aeabi_d2f+0x14>
 8000be2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000be6:	d107      	bne.n	8000bf8 <__aeabi_d2f+0x90>
 8000be8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bec:	bf1e      	ittt	ne
 8000bee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bf2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bf6:	4770      	bxne	lr
 8000bf8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b970 	b.w	8000f00 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9e08      	ldr	r6, [sp, #32]
 8000c3e:	460d      	mov	r5, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	460f      	mov	r7, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4694      	mov	ip, r2
 8000c4c:	d965      	bls.n	8000d1a <__udivmoddi4+0xe2>
 8000c4e:	fab2 f382 	clz	r3, r2
 8000c52:	b143      	cbz	r3, 8000c66 <__udivmoddi4+0x2e>
 8000c54:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c58:	f1c3 0220 	rsb	r2, r3, #32
 8000c5c:	409f      	lsls	r7, r3
 8000c5e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c62:	4317      	orrs	r7, r2
 8000c64:	409c      	lsls	r4, r3
 8000c66:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c6a:	fa1f f58c 	uxth.w	r5, ip
 8000c6e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c72:	0c22      	lsrs	r2, r4, #16
 8000c74:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c78:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c7c:	fb01 f005 	mul.w	r0, r1, r5
 8000c80:	4290      	cmp	r0, r2
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c84:	eb1c 0202 	adds.w	r2, ip, r2
 8000c88:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c8c:	f080 811c 	bcs.w	8000ec8 <__udivmoddi4+0x290>
 8000c90:	4290      	cmp	r0, r2
 8000c92:	f240 8119 	bls.w	8000ec8 <__udivmoddi4+0x290>
 8000c96:	3902      	subs	r1, #2
 8000c98:	4462      	add	r2, ip
 8000c9a:	1a12      	subs	r2, r2, r0
 8000c9c:	b2a4      	uxth	r4, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000caa:	fb00 f505 	mul.w	r5, r0, r5
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	d90a      	bls.n	8000cc8 <__udivmoddi4+0x90>
 8000cb2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cba:	f080 8107 	bcs.w	8000ecc <__udivmoddi4+0x294>
 8000cbe:	42a5      	cmp	r5, r4
 8000cc0:	f240 8104 	bls.w	8000ecc <__udivmoddi4+0x294>
 8000cc4:	4464      	add	r4, ip
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ccc:	1b64      	subs	r4, r4, r5
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11e      	cbz	r6, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40dc      	lsrs	r4, r3
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0xbc>
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	f000 80ed 	beq.w	8000ec2 <__udivmoddi4+0x28a>
 8000ce8:	2100      	movs	r1, #0
 8000cea:	e9c6 0500 	strd	r0, r5, [r6]
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf4:	fab3 f183 	clz	r1, r3
 8000cf8:	2900      	cmp	r1, #0
 8000cfa:	d149      	bne.n	8000d90 <__udivmoddi4+0x158>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	d302      	bcc.n	8000d06 <__udivmoddi4+0xce>
 8000d00:	4282      	cmp	r2, r0
 8000d02:	f200 80f8 	bhi.w	8000ef6 <__udivmoddi4+0x2be>
 8000d06:	1a84      	subs	r4, r0, r2
 8000d08:	eb65 0203 	sbc.w	r2, r5, r3
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	4617      	mov	r7, r2
 8000d10:	2e00      	cmp	r6, #0
 8000d12:	d0e2      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	e9c6 4700 	strd	r4, r7, [r6]
 8000d18:	e7df      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d1a:	b902      	cbnz	r2, 8000d1e <__udivmoddi4+0xe6>
 8000d1c:	deff      	udf	#255	; 0xff
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f040 8090 	bne.w	8000e48 <__udivmoddi4+0x210>
 8000d28:	1a8a      	subs	r2, r1, r2
 8000d2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2e:	fa1f fe8c 	uxth.w	lr, ip
 8000d32:	2101      	movs	r1, #1
 8000d34:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d38:	fb07 2015 	mls	r0, r7, r5, r2
 8000d3c:	0c22      	lsrs	r2, r4, #16
 8000d3e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d42:	fb0e f005 	mul.w	r0, lr, r5
 8000d46:	4290      	cmp	r0, r2
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x124>
 8000d4a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d4e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x122>
 8000d54:	4290      	cmp	r0, r2
 8000d56:	f200 80cb 	bhi.w	8000ef0 <__udivmoddi4+0x2b8>
 8000d5a:	4645      	mov	r5, r8
 8000d5c:	1a12      	subs	r2, r2, r0
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d64:	fb07 2210 	mls	r2, r7, r0, r2
 8000d68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d6c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x14e>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d7c:	d202      	bcs.n	8000d84 <__udivmoddi4+0x14c>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f200 80bb 	bhi.w	8000efa <__udivmoddi4+0x2c2>
 8000d84:	4610      	mov	r0, r2
 8000d86:	eba4 040e 	sub.w	r4, r4, lr
 8000d8a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d8e:	e79f      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d90:	f1c1 0720 	rsb	r7, r1, #32
 8000d94:	408b      	lsls	r3, r1
 8000d96:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d9a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d9e:	fa05 f401 	lsl.w	r4, r5, r1
 8000da2:	fa20 f307 	lsr.w	r3, r0, r7
 8000da6:	40fd      	lsrs	r5, r7
 8000da8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dac:	4323      	orrs	r3, r4
 8000dae:	fbb5 f8f9 	udiv	r8, r5, r9
 8000db2:	fa1f fe8c 	uxth.w	lr, ip
 8000db6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dba:	0c1c      	lsrs	r4, r3, #16
 8000dbc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dc0:	fb08 f50e 	mul.w	r5, r8, lr
 8000dc4:	42a5      	cmp	r5, r4
 8000dc6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dca:	fa00 f001 	lsl.w	r0, r0, r1
 8000dce:	d90b      	bls.n	8000de8 <__udivmoddi4+0x1b0>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd8:	f080 8088 	bcs.w	8000eec <__udivmoddi4+0x2b4>
 8000ddc:	42a5      	cmp	r5, r4
 8000dde:	f240 8085 	bls.w	8000eec <__udivmoddi4+0x2b4>
 8000de2:	f1a8 0802 	sub.w	r8, r8, #2
 8000de6:	4464      	add	r4, ip
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	b29d      	uxth	r5, r3
 8000dec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df0:	fb09 4413 	mls	r4, r9, r3, r4
 8000df4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000df8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x1da>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e08:	d26c      	bcs.n	8000ee4 <__udivmoddi4+0x2ac>
 8000e0a:	45a6      	cmp	lr, r4
 8000e0c:	d96a      	bls.n	8000ee4 <__udivmoddi4+0x2ac>
 8000e0e:	3b02      	subs	r3, #2
 8000e10:	4464      	add	r4, ip
 8000e12:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e16:	fba3 9502 	umull	r9, r5, r3, r2
 8000e1a:	eba4 040e 	sub.w	r4, r4, lr
 8000e1e:	42ac      	cmp	r4, r5
 8000e20:	46c8      	mov	r8, r9
 8000e22:	46ae      	mov	lr, r5
 8000e24:	d356      	bcc.n	8000ed4 <__udivmoddi4+0x29c>
 8000e26:	d053      	beq.n	8000ed0 <__udivmoddi4+0x298>
 8000e28:	b156      	cbz	r6, 8000e40 <__udivmoddi4+0x208>
 8000e2a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e2e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e32:	fa04 f707 	lsl.w	r7, r4, r7
 8000e36:	40ca      	lsrs	r2, r1
 8000e38:	40cc      	lsrs	r4, r1
 8000e3a:	4317      	orrs	r7, r2
 8000e3c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e40:	4618      	mov	r0, r3
 8000e42:	2100      	movs	r1, #0
 8000e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e48:	f1c3 0120 	rsb	r1, r3, #32
 8000e4c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e50:	fa20 f201 	lsr.w	r2, r0, r1
 8000e54:	fa25 f101 	lsr.w	r1, r5, r1
 8000e58:	409d      	lsls	r5, r3
 8000e5a:	432a      	orrs	r2, r5
 8000e5c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e60:	fa1f fe8c 	uxth.w	lr, ip
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1510 	mls	r5, r7, r0, r1
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e72:	fb00 f50e 	mul.w	r5, r0, lr
 8000e76:	428d      	cmp	r5, r1
 8000e78:	fa04 f403 	lsl.w	r4, r4, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x258>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e86:	d22f      	bcs.n	8000ee8 <__udivmoddi4+0x2b0>
 8000e88:	428d      	cmp	r5, r1
 8000e8a:	d92d      	bls.n	8000ee8 <__udivmoddi4+0x2b0>
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	4461      	add	r1, ip
 8000e90:	1b49      	subs	r1, r1, r5
 8000e92:	b292      	uxth	r2, r2
 8000e94:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e98:	fb07 1115 	mls	r1, r7, r5, r1
 8000e9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ea4:	4291      	cmp	r1, r2
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x282>
 8000ea8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eac:	f105 38ff 	add.w	r8, r5, #4294967295
 8000eb0:	d216      	bcs.n	8000ee0 <__udivmoddi4+0x2a8>
 8000eb2:	4291      	cmp	r1, r2
 8000eb4:	d914      	bls.n	8000ee0 <__udivmoddi4+0x2a8>
 8000eb6:	3d02      	subs	r5, #2
 8000eb8:	4462      	add	r2, ip
 8000eba:	1a52      	subs	r2, r2, r1
 8000ebc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ec0:	e738      	b.n	8000d34 <__udivmoddi4+0xfc>
 8000ec2:	4631      	mov	r1, r6
 8000ec4:	4630      	mov	r0, r6
 8000ec6:	e708      	b.n	8000cda <__udivmoddi4+0xa2>
 8000ec8:	4639      	mov	r1, r7
 8000eca:	e6e6      	b.n	8000c9a <__udivmoddi4+0x62>
 8000ecc:	4610      	mov	r0, r2
 8000ece:	e6fb      	b.n	8000cc8 <__udivmoddi4+0x90>
 8000ed0:	4548      	cmp	r0, r9
 8000ed2:	d2a9      	bcs.n	8000e28 <__udivmoddi4+0x1f0>
 8000ed4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000edc:	3b01      	subs	r3, #1
 8000ede:	e7a3      	b.n	8000e28 <__udivmoddi4+0x1f0>
 8000ee0:	4645      	mov	r5, r8
 8000ee2:	e7ea      	b.n	8000eba <__udivmoddi4+0x282>
 8000ee4:	462b      	mov	r3, r5
 8000ee6:	e794      	b.n	8000e12 <__udivmoddi4+0x1da>
 8000ee8:	4640      	mov	r0, r8
 8000eea:	e7d1      	b.n	8000e90 <__udivmoddi4+0x258>
 8000eec:	46d0      	mov	r8, sl
 8000eee:	e77b      	b.n	8000de8 <__udivmoddi4+0x1b0>
 8000ef0:	3d02      	subs	r5, #2
 8000ef2:	4462      	add	r2, ip
 8000ef4:	e732      	b.n	8000d5c <__udivmoddi4+0x124>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e70a      	b.n	8000d10 <__udivmoddi4+0xd8>
 8000efa:	4464      	add	r4, ip
 8000efc:	3802      	subs	r0, #2
 8000efe:	e742      	b.n	8000d86 <__udivmoddi4+0x14e>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <ILI9341_Select>:


#include "stm32l4xx_hal.h"
#include "ili9341.h"

static void ILI9341_Select() {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2110      	movs	r1, #16
 8000f0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f10:	f004 fa02 	bl	8005318 <HAL_GPIO_WritePin>
}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <ILI9341_Unselect>:

void ILI9341_Unselect() {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	2110      	movs	r1, #16
 8000f20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f24:	f004 f9f8 	bl	8005318 <HAL_GPIO_WritePin>
}
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <ILI9341_Reset>:

static void ILI9341_Reset() {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2101      	movs	r1, #1
 8000f34:	4806      	ldr	r0, [pc, #24]	; (8000f50 <ILI9341_Reset+0x24>)
 8000f36:	f004 f9ef 	bl	8005318 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000f3a:	2005      	movs	r0, #5
 8000f3c:	f002 fa76 	bl	800342c <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
 8000f40:	2201      	movs	r2, #1
 8000f42:	2101      	movs	r1, #1
 8000f44:	4802      	ldr	r0, [pc, #8]	; (8000f50 <ILI9341_Reset+0x24>)
 8000f46:	f004 f9e7 	bl	8005318 <HAL_GPIO_WritePin>
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	48000400 	.word	0x48000400

08000f54 <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd) {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2102      	movs	r1, #2
 8000f62:	4807      	ldr	r0, [pc, #28]	; (8000f80 <ILI9341_WriteCommand+0x2c>)
 8000f64:	f004 f9d8 	bl	8005318 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000f68:	1df9      	adds	r1, r7, #7
 8000f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6e:	2201      	movs	r2, #1
 8000f70:	4804      	ldr	r0, [pc, #16]	; (8000f84 <ILI9341_WriteCommand+0x30>)
 8000f72:	f007 fb02 	bl	800857a <HAL_SPI_Transmit>

}
 8000f76:	bf00      	nop
 8000f78:	3708      	adds	r7, #8
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	48000400 	.word	0x48000400
 8000f84:	200002a0 	.word	0x200002a0

08000f88 <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000f92:	2201      	movs	r2, #1
 8000f94:	2102      	movs	r1, #2
 8000f96:	4811      	ldr	r0, [pc, #68]	; (8000fdc <ILI9341_WriteData+0x54>)
 8000f98:	f004 f9be 	bl	8005318 <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 8000f9c:	e015      	b.n	8000fca <ILI9341_WriteData+0x42>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000fa4:	bf28      	it	cs
 8000fa6:	f44f 4300 	movcs.w	r3, #32768	; 0x8000
 8000faa:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8000fac:	89fa      	ldrh	r2, [r7, #14]
 8000fae:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb2:	6879      	ldr	r1, [r7, #4]
 8000fb4:	480a      	ldr	r0, [pc, #40]	; (8000fe0 <ILI9341_WriteData+0x58>)
 8000fb6:	f007 fae0 	bl	800857a <HAL_SPI_Transmit>

        buff += chunk_size;
 8000fba:	89fb      	ldrh	r3, [r7, #14]
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 8000fc2:	89fb      	ldrh	r3, [r7, #14]
 8000fc4:	683a      	ldr	r2, [r7, #0]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1e6      	bne.n	8000f9e <ILI9341_WriteData+0x16>
    }
}
 8000fd0:	bf00      	nop
 8000fd2:	bf00      	nop
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	48000400 	.word	0x48000400
 8000fe0:	200002a0 	.word	0x200002a0

08000fe4 <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4604      	mov	r4, r0
 8000fec:	4608      	mov	r0, r1
 8000fee:	4611      	mov	r1, r2
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	80fb      	strh	r3, [r7, #6]
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	80bb      	strh	r3, [r7, #4]
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	807b      	strh	r3, [r7, #2]
 8000ffe:	4613      	mov	r3, r2
 8001000:	803b      	strh	r3, [r7, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 8001002:	202a      	movs	r0, #42	; 0x2a
 8001004:	f7ff ffa6 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8001008:	88fb      	ldrh	r3, [r7, #6]
 800100a:	0a1b      	lsrs	r3, r3, #8
 800100c:	b29b      	uxth	r3, r3
 800100e:	b2db      	uxtb	r3, r3
 8001010:	733b      	strb	r3, [r7, #12]
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	737b      	strb	r3, [r7, #13]
 8001018:	887b      	ldrh	r3, [r7, #2]
 800101a:	0a1b      	lsrs	r3, r3, #8
 800101c:	b29b      	uxth	r3, r3
 800101e:	b2db      	uxtb	r3, r3
 8001020:	73bb      	strb	r3, [r7, #14]
 8001022:	887b      	ldrh	r3, [r7, #2]
 8001024:	b2db      	uxtb	r3, r3
 8001026:	73fb      	strb	r3, [r7, #15]
        ILI9341_WriteData(data, sizeof(data));
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	2104      	movs	r1, #4
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff ffaa 	bl	8000f88 <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 8001034:	202b      	movs	r0, #43	; 0x2b
 8001036:	f7ff ff8d 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 800103a:	88bb      	ldrh	r3, [r7, #4]
 800103c:	0a1b      	lsrs	r3, r3, #8
 800103e:	b29b      	uxth	r3, r3
 8001040:	b2db      	uxtb	r3, r3
 8001042:	723b      	strb	r3, [r7, #8]
 8001044:	88bb      	ldrh	r3, [r7, #4]
 8001046:	b2db      	uxtb	r3, r3
 8001048:	727b      	strb	r3, [r7, #9]
 800104a:	883b      	ldrh	r3, [r7, #0]
 800104c:	0a1b      	lsrs	r3, r3, #8
 800104e:	b29b      	uxth	r3, r3
 8001050:	b2db      	uxtb	r3, r3
 8001052:	72bb      	strb	r3, [r7, #10]
 8001054:	883b      	ldrh	r3, [r7, #0]
 8001056:	b2db      	uxtb	r3, r3
 8001058:	72fb      	strb	r3, [r7, #11]
        ILI9341_WriteData(data, sizeof(data));
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	2104      	movs	r1, #4
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff ff91 	bl	8000f88 <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 8001066:	202c      	movs	r0, #44	; 0x2c
 8001068:	f7ff ff74 	bl	8000f54 <ILI9341_WriteCommand>
}
 800106c:	bf00      	nop
 800106e:	3714      	adds	r7, #20
 8001070:	46bd      	mov	sp, r7
 8001072:	bd90      	pop	{r4, r7, pc}

08001074 <ILI9341_Init>:

void ILI9341_Init() {
 8001074:	b590      	push	{r4, r7, lr}
 8001076:	b09b      	sub	sp, #108	; 0x6c
 8001078:	af00      	add	r7, sp, #0
    ILI9341_Select();
 800107a:	f7ff ff43 	bl	8000f04 <ILI9341_Select>
    ILI9341_Reset();
 800107e:	f7ff ff55 	bl	8000f2c <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 8001082:	2001      	movs	r0, #1
 8001084:	f7ff ff66 	bl	8000f54 <ILI9341_WriteCommand>
    HAL_Delay(1000);
 8001088:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800108c:	f002 f9ce 	bl	800342c <HAL_Delay>

    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 8001090:	20cb      	movs	r0, #203	; 0xcb
 8001092:	f7ff ff5f 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 8001096:	4a87      	ldr	r2, [pc, #540]	; (80012b4 <ILI9341_Init+0x240>)
 8001098:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800109c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010a0:	6018      	str	r0, [r3, #0]
 80010a2:	3304      	adds	r3, #4
 80010a4:	7019      	strb	r1, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 80010a6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80010aa:	2105      	movs	r1, #5
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ff6b 	bl	8000f88 <ILI9341_WriteData>
    }

    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 80010b2:	20cf      	movs	r0, #207	; 0xcf
 80010b4:	f7ff ff4e 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 80010b8:	4a7f      	ldr	r2, [pc, #508]	; (80012b8 <ILI9341_Init+0x244>)
 80010ba:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010be:	6812      	ldr	r2, [r2, #0]
 80010c0:	4611      	mov	r1, r2
 80010c2:	8019      	strh	r1, [r3, #0]
 80010c4:	3302      	adds	r3, #2
 80010c6:	0c12      	lsrs	r2, r2, #16
 80010c8:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 80010ca:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010ce:	2103      	movs	r1, #3
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff59 	bl	8000f88 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 80010d6:	20e8      	movs	r0, #232	; 0xe8
 80010d8:	f7ff ff3c 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 80010dc:	4a77      	ldr	r2, [pc, #476]	; (80012bc <ILI9341_Init+0x248>)
 80010de:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80010e2:	6812      	ldr	r2, [r2, #0]
 80010e4:	4611      	mov	r1, r2
 80010e6:	8019      	strh	r1, [r3, #0]
 80010e8:	3302      	adds	r3, #2
 80010ea:	0c12      	lsrs	r2, r2, #16
 80010ec:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 80010ee:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80010f2:	2103      	movs	r1, #3
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ff47 	bl	8000f88 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 80010fa:	20ea      	movs	r0, #234	; 0xea
 80010fc:	f7ff ff2a 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 8001100:	2300      	movs	r3, #0
 8001102:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
        ILI9341_WriteData(data, sizeof(data));
 8001106:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800110a:	2102      	movs	r1, #2
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff3b 	bl	8000f88 <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 8001112:	20ed      	movs	r0, #237	; 0xed
 8001114:	f7ff ff1e 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 8001118:	4b69      	ldr	r3, [pc, #420]	; (80012c0 <ILI9341_Init+0x24c>)
 800111a:	653b      	str	r3, [r7, #80]	; 0x50
        ILI9341_WriteData(data, sizeof(data));
 800111c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001120:	2104      	movs	r1, #4
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff ff30 	bl	8000f88 <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 8001128:	20f7      	movs	r0, #247	; 0xf7
 800112a:	f7ff ff13 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 800112e:	2320      	movs	r3, #32
 8001130:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
        ILI9341_WriteData(data, sizeof(data));
 8001134:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001138:	2101      	movs	r1, #1
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff ff24 	bl	8000f88 <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 8001140:	20c0      	movs	r0, #192	; 0xc0
 8001142:	f7ff ff07 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 8001146:	2323      	movs	r3, #35	; 0x23
 8001148:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
        ILI9341_WriteData(data, sizeof(data));
 800114c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001150:	2101      	movs	r1, #1
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff18 	bl	8000f88 <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 8001158:	20c1      	movs	r0, #193	; 0xc1
 800115a:	f7ff fefb 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 800115e:	2310      	movs	r3, #16
 8001160:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
        ILI9341_WriteData(data, sizeof(data));
 8001164:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001168:	2101      	movs	r1, #1
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff ff0c 	bl	8000f88 <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 8001170:	20c5      	movs	r0, #197	; 0xc5
 8001172:	f7ff feef 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 8001176:	f642 033e 	movw	r3, #10302	; 0x283e
 800117a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
        ILI9341_WriteData(data, sizeof(data));
 800117e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001182:	2102      	movs	r1, #2
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff feff 	bl	8000f88 <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 800118a:	20c7      	movs	r0, #199	; 0xc7
 800118c:	f7ff fee2 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 8001190:	2386      	movs	r3, #134	; 0x86
 8001192:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        ILI9341_WriteData(data, sizeof(data));
 8001196:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800119a:	2101      	movs	r1, #1
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff fef3 	bl	8000f88 <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 80011a2:	2036      	movs	r0, #54	; 0x36
 80011a4:	f7ff fed6 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 80011a8:	2348      	movs	r3, #72	; 0x48
 80011aa:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
        ILI9341_WriteData(data, sizeof(data));
 80011ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011b2:	2101      	movs	r1, #1
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff fee7 	bl	8000f88 <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 80011ba:	203a      	movs	r0, #58	; 0x3a
 80011bc:	f7ff feca 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 80011c0:	2355      	movs	r3, #85	; 0x55
 80011c2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        ILI9341_WriteData(data, sizeof(data));
 80011c6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80011ca:	2101      	movs	r1, #1
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff fedb 	bl	8000f88 <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 80011d2:	20b1      	movs	r0, #177	; 0xb1
 80011d4:	f7ff febe 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 80011d8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80011dc:	863b      	strh	r3, [r7, #48]	; 0x30
        ILI9341_WriteData(data, sizeof(data));
 80011de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011e2:	2102      	movs	r1, #2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fecf 	bl	8000f88 <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 80011ea:	20b6      	movs	r0, #182	; 0xb6
 80011ec:	f7ff feb2 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 80011f0:	4a34      	ldr	r2, [pc, #208]	; (80012c4 <ILI9341_Init+0x250>)
 80011f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011f6:	6812      	ldr	r2, [r2, #0]
 80011f8:	4611      	mov	r1, r2
 80011fa:	8019      	strh	r1, [r3, #0]
 80011fc:	3302      	adds	r3, #2
 80011fe:	0c12      	lsrs	r2, r2, #16
 8001200:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8001202:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001206:	2103      	movs	r1, #3
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff febd 	bl	8000f88 <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 800120e:	20f2      	movs	r0, #242	; 0xf2
 8001210:	f7ff fea0 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 8001214:	2300      	movs	r3, #0
 8001216:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        ILI9341_WriteData(data, sizeof(data));
 800121a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800121e:	2101      	movs	r1, #1
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff feb1 	bl	8000f88 <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 8001226:	2026      	movs	r0, #38	; 0x26
 8001228:	f7ff fe94 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 800122c:	2301      	movs	r3, #1
 800122e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        ILI9341_WriteData(data, sizeof(data));
 8001232:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001236:	2101      	movs	r1, #1
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fea5 	bl	8000f88 <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 800123e:	20e0      	movs	r0, #224	; 0xe0
 8001240:	f7ff fe88 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 8001244:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <ILI9341_Init+0x254>)
 8001246:	f107 0414 	add.w	r4, r7, #20
 800124a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800124c:	c407      	stmia	r4!, {r0, r1, r2}
 800124e:	8023      	strh	r3, [r4, #0]
 8001250:	3402      	adds	r4, #2
 8001252:	0c1b      	lsrs	r3, r3, #16
 8001254:	7023      	strb	r3, [r4, #0]
                           0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	210f      	movs	r1, #15
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fe93 	bl	8000f88 <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 8001262:	20e1      	movs	r0, #225	; 0xe1
 8001264:	f7ff fe76 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 8001268:	4b18      	ldr	r3, [pc, #96]	; (80012cc <ILI9341_Init+0x258>)
 800126a:	1d3c      	adds	r4, r7, #4
 800126c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800126e:	c407      	stmia	r4!, {r0, r1, r2}
 8001270:	8023      	strh	r3, [r4, #0]
 8001272:	3402      	adds	r4, #2
 8001274:	0c1b      	lsrs	r3, r3, #16
 8001276:	7023      	strb	r3, [r4, #0]
                           0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	210f      	movs	r1, #15
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff fe83 	bl	8000f88 <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 8001282:	2011      	movs	r0, #17
 8001284:	f7ff fe66 	bl	8000f54 <ILI9341_WriteCommand>
    HAL_Delay(120);
 8001288:	2078      	movs	r0, #120	; 0x78
 800128a:	f002 f8cf 	bl	800342c <HAL_Delay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 800128e:	2029      	movs	r0, #41	; 0x29
 8001290:	f7ff fe60 	bl	8000f54 <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 8001294:	2036      	movs	r0, #54	; 0x36
 8001296:	f7ff fe5d 	bl	8000f54 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 800129a:	2348      	movs	r3, #72	; 0x48
 800129c:	703b      	strb	r3, [r7, #0]
        ILI9341_WriteData(data, sizeof(data));
 800129e:	463b      	mov	r3, r7
 80012a0:	2101      	movs	r1, #1
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fe70 	bl	8000f88 <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 80012a8:	f7ff fe36 	bl	8000f18 <ILI9341_Unselect>
}
 80012ac:	bf00      	nop
 80012ae:	376c      	adds	r7, #108	; 0x6c
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd90      	pop	{r4, r7, pc}
 80012b4:	0800d8c0 	.word	0x0800d8c0
 80012b8:	0800d8c8 	.word	0x0800d8c8
 80012bc:	0800d8cc 	.word	0x0800d8cc
 80012c0:	81120364 	.word	0x81120364
 80012c4:	0800d8d0 	.word	0x0800d8d0
 80012c8:	0800d8d4 	.word	0x0800d8d4
 80012cc:	0800d8e4 	.word	0x0800d8e4

080012d0 <ILI9341_WriteChar>:
    ILI9341_WriteData(data, sizeof(data));

    ILI9341_Unselect();
}

static void ILI9341_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80012d0:	b082      	sub	sp, #8
 80012d2:	b590      	push	{r4, r7, lr}
 80012d4:	b089      	sub	sp, #36	; 0x24
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	637b      	str	r3, [r7, #52]	; 0x34
 80012da:	4603      	mov	r3, r0
 80012dc:	80fb      	strh	r3, [r7, #6]
 80012de:	460b      	mov	r3, r1
 80012e0:	80bb      	strh	r3, [r7, #4]
 80012e2:	4613      	mov	r3, r2
 80012e4:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80012e6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80012ea:	b29a      	uxth	r2, r3
 80012ec:	88fb      	ldrh	r3, [r7, #6]
 80012ee:	4413      	add	r3, r2
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	3b01      	subs	r3, #1
 80012f4:	b29c      	uxth	r4, r3
 80012f6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	88bb      	ldrh	r3, [r7, #4]
 80012fe:	4413      	add	r3, r2
 8001300:	b29b      	uxth	r3, r3
 8001302:	3b01      	subs	r3, #1
 8001304:	b29b      	uxth	r3, r3
 8001306:	88b9      	ldrh	r1, [r7, #4]
 8001308:	88f8      	ldrh	r0, [r7, #6]
 800130a:	4622      	mov	r2, r4
 800130c:	f7ff fe6a 	bl	8000fe4 <ILI9341_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8001310:	2300      	movs	r3, #0
 8001312:	61fb      	str	r3, [r7, #28]
 8001314:	e043      	b.n	800139e <ILI9341_WriteChar+0xce>
        b = font.data[(ch - 32) * font.height + i];
 8001316:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001318:	78fb      	ldrb	r3, [r7, #3]
 800131a:	3b20      	subs	r3, #32
 800131c:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8001320:	fb01 f303 	mul.w	r3, r1, r3
 8001324:	4619      	mov	r1, r3
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	440b      	add	r3, r1
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	4413      	add	r3, r2
 800132e:	881b      	ldrh	r3, [r3, #0]
 8001330:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8001332:	2300      	movs	r3, #0
 8001334:	61bb      	str	r3, [r7, #24]
 8001336:	e029      	b.n	800138c <ILI9341_WriteChar+0xbc>
            if((b << j) & 0x8000)  {
 8001338:	697a      	ldr	r2, [r7, #20]
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d00e      	beq.n	8001366 <ILI9341_WriteChar+0x96>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001348:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800134a:	0a1b      	lsrs	r3, r3, #8
 800134c:	b29b      	uxth	r3, r3
 800134e:	b2db      	uxtb	r3, r3
 8001350:	743b      	strb	r3, [r7, #16]
 8001352:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001354:	b2db      	uxtb	r3, r3
 8001356:	747b      	strb	r3, [r7, #17]
                ILI9341_WriteData(data, sizeof(data));
 8001358:	f107 0310 	add.w	r3, r7, #16
 800135c:	2102      	movs	r1, #2
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff fe12 	bl	8000f88 <ILI9341_WriteData>
 8001364:	e00f      	b.n	8001386 <ILI9341_WriteChar+0xb6>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001366:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800136a:	0a1b      	lsrs	r3, r3, #8
 800136c:	b29b      	uxth	r3, r3
 800136e:	b2db      	uxtb	r3, r3
 8001370:	733b      	strb	r3, [r7, #12]
 8001372:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001376:	b2db      	uxtb	r3, r3
 8001378:	737b      	strb	r3, [r7, #13]
                ILI9341_WriteData(data, sizeof(data));
 800137a:	f107 030c 	add.w	r3, r7, #12
 800137e:	2102      	movs	r1, #2
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff fe01 	bl	8000f88 <ILI9341_WriteData>
        for(j = 0; j < font.width; j++) {
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	3301      	adds	r3, #1
 800138a:	61bb      	str	r3, [r7, #24]
 800138c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001390:	461a      	mov	r2, r3
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	4293      	cmp	r3, r2
 8001396:	d3cf      	bcc.n	8001338 <ILI9341_WriteChar+0x68>
    for(i = 0; i < font.height; i++) {
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	3301      	adds	r3, #1
 800139c:	61fb      	str	r3, [r7, #28]
 800139e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80013a2:	461a      	mov	r2, r3
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d3b5      	bcc.n	8001316 <ILI9341_WriteChar+0x46>
            }
        }
    }
}
 80013aa:	bf00      	nop
 80013ac:	bf00      	nop
 80013ae:	3724      	adds	r7, #36	; 0x24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80013b6:	b002      	add	sp, #8
 80013b8:	4770      	bx	lr

080013ba <ILI9341_WriteString>:

void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80013ba:	b082      	sub	sp, #8
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af04      	add	r7, sp, #16
 80013c2:	603a      	str	r2, [r7, #0]
 80013c4:	617b      	str	r3, [r7, #20]
 80013c6:	4603      	mov	r3, r0
 80013c8:	80fb      	strh	r3, [r7, #6]
 80013ca:	460b      	mov	r3, r1
 80013cc:	80bb      	strh	r3, [r7, #4]
    ILI9341_Select();
 80013ce:	f7ff fd99 	bl	8000f04 <ILI9341_Select>

    while(*str) {
 80013d2:	e02e      	b.n	8001432 <ILI9341_WriteString+0x78>
        if(x + font.width >= ILI9341_WIDTH) {
 80013d4:	88fb      	ldrh	r3, [r7, #6]
 80013d6:	7d3a      	ldrb	r2, [r7, #20]
 80013d8:	4413      	add	r3, r2
 80013da:	2bef      	cmp	r3, #239	; 0xef
 80013dc:	dd14      	ble.n	8001408 <ILI9341_WriteString+0x4e>
            x = 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80013e2:	7d7b      	ldrb	r3, [r7, #21]
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	88bb      	ldrh	r3, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9341_HEIGHT) {
 80013ec:	88bb      	ldrh	r3, [r7, #4]
 80013ee:	7d7a      	ldrb	r2, [r7, #21]
 80013f0:	4413      	add	r3, r2
 80013f2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80013f6:	da21      	bge.n	800143c <ILI9341_WriteString+0x82>
                break;
            }

            if(*str == ' ') {
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b20      	cmp	r3, #32
 80013fe:	d103      	bne.n	8001408 <ILI9341_WriteString+0x4e>
                // skip spaces in the beginning of the new line
                str++;
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	3301      	adds	r3, #1
 8001404:	603b      	str	r3, [r7, #0]
                continue;
 8001406:	e014      	b.n	8001432 <ILI9341_WriteString+0x78>
            }
        }

        ILI9341_WriteChar(x, y, *str, font, color, bgcolor);
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	781a      	ldrb	r2, [r3, #0]
 800140c:	88b9      	ldrh	r1, [r7, #4]
 800140e:	88f8      	ldrh	r0, [r7, #6]
 8001410:	8c3b      	ldrh	r3, [r7, #32]
 8001412:	9302      	str	r3, [sp, #8]
 8001414:	8bbb      	ldrh	r3, [r7, #28]
 8001416:	9301      	str	r3, [sp, #4]
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	f7ff ff57 	bl	80012d0 <ILI9341_WriteChar>
        x += font.width;
 8001422:	7d3b      	ldrb	r3, [r7, #20]
 8001424:	b29a      	uxth	r2, r3
 8001426:	88fb      	ldrh	r3, [r7, #6]
 8001428:	4413      	add	r3, r2
 800142a:	80fb      	strh	r3, [r7, #6]
        str++;
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	3301      	adds	r3, #1
 8001430:	603b      	str	r3, [r7, #0]
    while(*str) {
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1cc      	bne.n	80013d4 <ILI9341_WriteString+0x1a>
 800143a:	e000      	b.n	800143e <ILI9341_WriteString+0x84>
                break;
 800143c:	bf00      	nop
    }

    ILI9341_Unselect();
 800143e:	f7ff fd6b 	bl	8000f18 <ILI9341_Unselect>
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800144c:	b002      	add	sp, #8
 800144e:	4770      	bx	lr

08001450 <ILI9341_FillRectangle>:

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001450:	b590      	push	{r4, r7, lr}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	4604      	mov	r4, r0
 8001458:	4608      	mov	r0, r1
 800145a:	4611      	mov	r1, r2
 800145c:	461a      	mov	r2, r3
 800145e:	4623      	mov	r3, r4
 8001460:	80fb      	strh	r3, [r7, #6]
 8001462:	4603      	mov	r3, r0
 8001464:	80bb      	strh	r3, [r7, #4]
 8001466:	460b      	mov	r3, r1
 8001468:	807b      	strh	r3, [r7, #2]
 800146a:	4613      	mov	r3, r2
 800146c:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	2bef      	cmp	r3, #239	; 0xef
 8001472:	d853      	bhi.n	800151c <ILI9341_FillRectangle+0xcc>
 8001474:	88bb      	ldrh	r3, [r7, #4]
 8001476:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800147a:	d24f      	bcs.n	800151c <ILI9341_FillRectangle+0xcc>
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 800147c:	88fa      	ldrh	r2, [r7, #6]
 800147e:	887b      	ldrh	r3, [r7, #2]
 8001480:	4413      	add	r3, r2
 8001482:	2bf0      	cmp	r3, #240	; 0xf0
 8001484:	dd03      	ble.n	800148e <ILI9341_FillRectangle+0x3e>
 8001486:	88fb      	ldrh	r3, [r7, #6]
 8001488:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 800148c:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 800148e:	88ba      	ldrh	r2, [r7, #4]
 8001490:	883b      	ldrh	r3, [r7, #0]
 8001492:	4413      	add	r3, r2
 8001494:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001498:	dd03      	ble.n	80014a2 <ILI9341_FillRectangle+0x52>
 800149a:	88bb      	ldrh	r3, [r7, #4]
 800149c:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 80014a0:	803b      	strh	r3, [r7, #0]

    ILI9341_Select();
 80014a2:	f7ff fd2f 	bl	8000f04 <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 80014a6:	88fa      	ldrh	r2, [r7, #6]
 80014a8:	887b      	ldrh	r3, [r7, #2]
 80014aa:	4413      	add	r3, r2
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	3b01      	subs	r3, #1
 80014b0:	b29c      	uxth	r4, r3
 80014b2:	88ba      	ldrh	r2, [r7, #4]
 80014b4:	883b      	ldrh	r3, [r7, #0]
 80014b6:	4413      	add	r3, r2
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	3b01      	subs	r3, #1
 80014bc:	b29b      	uxth	r3, r3
 80014be:	88b9      	ldrh	r1, [r7, #4]
 80014c0:	88f8      	ldrh	r0, [r7, #6]
 80014c2:	4622      	mov	r2, r4
 80014c4:	f7ff fd8e 	bl	8000fe4 <ILI9341_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80014c8:	8c3b      	ldrh	r3, [r7, #32]
 80014ca:	0a1b      	lsrs	r3, r3, #8
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	733b      	strb	r3, [r7, #12]
 80014d2:	8c3b      	ldrh	r3, [r7, #32]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 80014d8:	2201      	movs	r2, #1
 80014da:	2102      	movs	r1, #2
 80014dc:	4811      	ldr	r0, [pc, #68]	; (8001524 <ILI9341_FillRectangle+0xd4>)
 80014de:	f003 ff1b 	bl	8005318 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80014e2:	883b      	ldrh	r3, [r7, #0]
 80014e4:	80bb      	strh	r3, [r7, #4]
 80014e6:	e013      	b.n	8001510 <ILI9341_FillRectangle+0xc0>
        for(x = w; x > 0; x--) {
 80014e8:	887b      	ldrh	r3, [r7, #2]
 80014ea:	80fb      	strh	r3, [r7, #6]
 80014ec:	e00a      	b.n	8001504 <ILI9341_FillRectangle+0xb4>
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80014ee:	f107 010c 	add.w	r1, r7, #12
 80014f2:	f04f 33ff 	mov.w	r3, #4294967295
 80014f6:	2202      	movs	r2, #2
 80014f8:	480b      	ldr	r0, [pc, #44]	; (8001528 <ILI9341_FillRectangle+0xd8>)
 80014fa:	f007 f83e 	bl	800857a <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80014fe:	88fb      	ldrh	r3, [r7, #6]
 8001500:	3b01      	subs	r3, #1
 8001502:	80fb      	strh	r3, [r7, #6]
 8001504:	88fb      	ldrh	r3, [r7, #6]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f1      	bne.n	80014ee <ILI9341_FillRectangle+0x9e>
    for(y = h; y > 0; y--) {
 800150a:	88bb      	ldrh	r3, [r7, #4]
 800150c:	3b01      	subs	r3, #1
 800150e:	80bb      	strh	r3, [r7, #4]
 8001510:	88bb      	ldrh	r3, [r7, #4]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1e8      	bne.n	80014e8 <ILI9341_FillRectangle+0x98>

        }
    }

    ILI9341_Unselect();
 8001516:	f7ff fcff 	bl	8000f18 <ILI9341_Unselect>
 800151a:	e000      	b.n	800151e <ILI9341_FillRectangle+0xce>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 800151c:	bf00      	nop
}
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	bd90      	pop	{r4, r7, pc}
 8001524:	48000400 	.word	0x48000400
 8001528:	200002a0 	.word	0x200002a0

0800152c <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af02      	add	r7, sp, #8
 8001532:	4603      	mov	r3, r0
 8001534:	80fb      	strh	r3, [r7, #6]
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color);
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800153e:	22f0      	movs	r2, #240	; 0xf0
 8001540:	2100      	movs	r1, #0
 8001542:	2000      	movs	r0, #0
 8001544:	f7ff ff84 	bl	8001450 <ILI9341_FillRectangle>
}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <ILI9341_TouchUnselect>:

static void ILI9341_TouchSelect() {
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_RESET);
}

void ILI9341_TouchUnselect() {
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_SET);
 8001554:	2201      	movs	r2, #1
 8001556:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800155a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155e:	f003 fedb 	bl	8005318 <HAL_GPIO_WritePin>
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]

	convFlag = 1;
 8001570:	4b04      	ldr	r3, [pc, #16]	; (8001584 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001572:	2201      	movs	r2, #1
 8001574:	601a      	str	r2, [r3, #0]

}
 8001576:	bf00      	nop
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	2000039c 	.word	0x2000039c

08001588 <apply_hanning_window>:


void apply_hanning_window(float32_t * signal, uint32_t length){
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < length; ++i){
 8001592:	2300      	movs	r3, #0
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	e033      	b.n	8001600 <apply_hanning_window+0x78>
		float32_t han_value = 0.5f * (1.0f - cosf(2 * PI * i / (length - 1)));
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	ee07 3a90 	vmov	s15, r3
 800159e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015a2:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8001614 <apply_hanning_window+0x8c>
 80015a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	3b01      	subs	r3, #1
 80015ae:	ee07 3a90 	vmov	s15, r3
 80015b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015b6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80015ba:	eeb0 0a66 	vmov.f32	s0, s13
 80015be:	f00a fceb 	bl	800bf98 <cosf>
 80015c2:	eef0 7a40 	vmov.f32	s15, s0
 80015c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80015ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ce:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80015d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015d6:	edc7 7a02 	vstr	s15, [r7, #8]
		signal[i] *= han_value;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	4413      	add	r3, r2
 80015e2:	ed93 7a00 	vldr	s14, [r3]
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	4413      	add	r3, r2
 80015ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80015f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015f6:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < length; ++i){
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	3301      	adds	r3, #1
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	683a      	ldr	r2, [r7, #0]
 8001604:	429a      	cmp	r2, r3
 8001606:	d8c7      	bhi.n	8001598 <apply_hanning_window+0x10>
	}
}
 8001608:	bf00      	nop
 800160a:	bf00      	nop
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40c90fdb 	.word	0x40c90fdb

08001618 <set_motor_speed>:

    arm_abs_f32(autocorrelation, autocorrelation, BUFFER_LENGTH);
}


void set_motor_speed(int motor_speed) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  // 0 = Full Clockwise Rotation
  // 50 = No Rotation
  // 100 = Full Counterclockwise Rotation

  // converting motor speed to pulse width (in ms)
  double pulse_width = (1.28) + (0.44 * ((double)motor_speed/100));
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f7fe ff3f 	bl	80004a4 <__aeabi_i2d>
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	4b23      	ldr	r3, [pc, #140]	; (80016b8 <set_motor_speed+0xa0>)
 800162c:	f7ff f8ce 	bl	80007cc <__aeabi_ddiv>
 8001630:	4602      	mov	r2, r0
 8001632:	460b      	mov	r3, r1
 8001634:	4610      	mov	r0, r2
 8001636:	4619      	mov	r1, r3
 8001638:	a319      	add	r3, pc, #100	; (adr r3, 80016a0 <set_motor_speed+0x88>)
 800163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163e:	f7fe ff9b 	bl	8000578 <__aeabi_dmul>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4610      	mov	r0, r2
 8001648:	4619      	mov	r1, r3
 800164a:	a317      	add	r3, pc, #92	; (adr r3, 80016a8 <set_motor_speed+0x90>)
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	f7fe fddc 	bl	800020c <__adddf3>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	e9c7 2304 	strd	r2, r3, [r7, #16]

  int temp_ccr2 = (pulse_width / 1000) * (PROCESSOR_CLOCK / PRESCALER);
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	4b16      	ldr	r3, [pc, #88]	; (80016bc <set_motor_speed+0xa4>)
 8001662:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001666:	f7ff f8b1 	bl	80007cc <__aeabi_ddiv>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	a30f      	add	r3, pc, #60	; (adr r3, 80016b0 <set_motor_speed+0x98>)
 8001674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001678:	f7fe ff7e 	bl	8000578 <__aeabi_dmul>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	f7ff fa28 	bl	8000ad8 <__aeabi_d2iz>
 8001688:	4603      	mov	r3, r0
 800168a:	60fb      	str	r3, [r7, #12]

  TIM4->CCR2 = temp_ccr2;
 800168c:	4a0c      	ldr	r2, [pc, #48]	; (80016c0 <set_motor_speed+0xa8>)
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001692:	bf00      	nop
 8001694:	3718      	adds	r7, #24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	f3af 8000 	nop.w
 80016a0:	c28f5c29 	.word	0xc28f5c29
 80016a4:	3fdc28f5 	.word	0x3fdc28f5
 80016a8:	47ae147b 	.word	0x47ae147b
 80016ac:	3ff47ae1 	.word	0x3ff47ae1
 80016b0:	00000000 	.word	0x00000000
 80016b4:	412e8480 	.word	0x412e8480
 80016b8:	40590000 	.word	0x40590000
 80016bc:	408f4000 	.word	0x408f4000
 80016c0:	40000800 	.word	0x40000800

080016c4 <screenInit>:




void screenInit () {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
	ILI9341_Unselect();
 80016c8:	f7ff fc26 	bl	8000f18 <ILI9341_Unselect>
	ILI9341_TouchUnselect();
 80016cc:	f7ff ff40 	bl	8001550 <ILI9341_TouchUnselect>
	ILI9341_Init();
 80016d0:	f7ff fcd0 	bl	8001074 <ILI9341_Init>
}
 80016d4:	bf00      	nop
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <reverse>:

void reverse(char* str, int len)
{
 80016d8:	b480      	push	{r7}
 80016da:	b087      	sub	sp, #28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
    int i = 0, j = len - 1, temp;
 80016e2:	2300      	movs	r3, #0
 80016e4:	617b      	str	r3, [r7, #20]
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	3b01      	subs	r3, #1
 80016ea:	613b      	str	r3, [r7, #16]
    while (i < j) {
 80016ec:	e018      	b.n	8001720 <reverse+0x48>
        temp = str[i];
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	4413      	add	r3, r2
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	441a      	add	r2, r3
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	6879      	ldr	r1, [r7, #4]
 8001702:	440b      	add	r3, r1
 8001704:	7812      	ldrb	r2, [r2, #0]
 8001706:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	68fa      	ldr	r2, [r7, #12]
 8001710:	b2d2      	uxtb	r2, r2
 8001712:	701a      	strb	r2, [r3, #0]
        i++;
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	3301      	adds	r3, #1
 8001718:	617b      	str	r3, [r7, #20]
        j--;
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	3b01      	subs	r3, #1
 800171e:	613b      	str	r3, [r7, #16]
    while (i < j) {
 8001720:	697a      	ldr	r2, [r7, #20]
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	429a      	cmp	r2, r3
 8001726:	dbe2      	blt.n	80016ee <reverse+0x16>
    }
}
 8001728:	bf00      	nop
 800172a:	bf00      	nop
 800172c:	371c      	adds	r7, #28
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
	...

08001738 <intToStr>:

int intToStr(int x, char str[], int d)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
    int i = 0;
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]
    while (x) {
 8001748:	e01d      	b.n	8001786 <intToStr+0x4e>
        str[i++] = (x % 10) + '0';
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	4b1d      	ldr	r3, [pc, #116]	; (80017c4 <intToStr+0x8c>)
 800174e:	fb83 1302 	smull	r1, r3, r3, r2
 8001752:	1099      	asrs	r1, r3, #2
 8001754:	17d3      	asrs	r3, r2, #31
 8001756:	1ac9      	subs	r1, r1, r3
 8001758:	460b      	mov	r3, r1
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	440b      	add	r3, r1
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	1ad1      	subs	r1, r2, r3
 8001762:	b2ca      	uxtb	r2, r1
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	1c59      	adds	r1, r3, #1
 8001768:	6179      	str	r1, [r7, #20]
 800176a:	4619      	mov	r1, r3
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	440b      	add	r3, r1
 8001770:	3230      	adds	r2, #48	; 0x30
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	701a      	strb	r2, [r3, #0]
        x = x / 10;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	4a12      	ldr	r2, [pc, #72]	; (80017c4 <intToStr+0x8c>)
 800177a:	fb82 1203 	smull	r1, r2, r2, r3
 800177e:	1092      	asrs	r2, r2, #2
 8001780:	17db      	asrs	r3, r3, #31
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	60fb      	str	r3, [r7, #12]
    while (x) {
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1de      	bne.n	800174a <intToStr+0x12>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 800178c:	e007      	b.n	800179e <intToStr+0x66>
        str[i++] = '0';
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	1c5a      	adds	r2, r3, #1
 8001792:	617a      	str	r2, [r7, #20]
 8001794:	461a      	mov	r2, r3
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	4413      	add	r3, r2
 800179a:	2230      	movs	r2, #48	; 0x30
 800179c:	701a      	strb	r2, [r3, #0]
    while (i < d)
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	dbf3      	blt.n	800178e <intToStr+0x56>

    reverse(str, i);
 80017a6:	6979      	ldr	r1, [r7, #20]
 80017a8:	68b8      	ldr	r0, [r7, #8]
 80017aa:	f7ff ff95 	bl	80016d8 <reverse>
    str[i] = '\0';
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	68ba      	ldr	r2, [r7, #8]
 80017b2:	4413      	add	r3, r2
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
    return i;
 80017b8:	697b      	ldr	r3, [r7, #20]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3718      	adds	r7, #24
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	66666667 	.word	0x66666667

080017c8 <ftoa>:

void ftoa(float n, char* res, int afterpoint)
{
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	b088      	sub	sp, #32
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	ed87 0a03 	vstr	s0, [r7, #12]
 80017d2:	60b8      	str	r0, [r7, #8]
 80017d4:	6079      	str	r1, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 80017d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80017da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017de:	ee17 3a90 	vmov	r3, s15
 80017e2:	61fb      	str	r3, [r7, #28]

    // Extract floating part
    float fpart = n - (float)ipart;
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ee:	ed97 7a03 	vldr	s14, [r7, #12]
 80017f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017f6:	edc7 7a06 	vstr	s15, [r7, #24]

    // convert integer part to string
    int i = intToStr(ipart, res, 0);
 80017fa:	2200      	movs	r2, #0
 80017fc:	68b9      	ldr	r1, [r7, #8]
 80017fe:	69f8      	ldr	r0, [r7, #28]
 8001800:	f7ff ff9a 	bl	8001738 <intToStr>
 8001804:	6178      	str	r0, [r7, #20]

    // check for display option after point
    if (afterpoint != 0) {
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d030      	beq.n	800186e <ftoa+0xa6>
        res[i] = '.'; // add dot
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	68ba      	ldr	r2, [r7, #8]
 8001810:	4413      	add	r3, r2
 8001812:	222e      	movs	r2, #46	; 0x2e
 8001814:	701a      	strb	r2, [r3, #0]

        // Get the value of fraction part upto given no.
        // of points after dot. The third parameter
        // is needed to handle cases like 233.007
        fpart = fpart * pow(10, afterpoint);
 8001816:	69b8      	ldr	r0, [r7, #24]
 8001818:	f7fe fe56 	bl	80004c8 <__aeabi_f2d>
 800181c:	4604      	mov	r4, r0
 800181e:	460d      	mov	r5, r1
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7fe fe3f 	bl	80004a4 <__aeabi_i2d>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	ec43 2b11 	vmov	d1, r2, r3
 800182e:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8001878 <ftoa+0xb0>
 8001832:	f00a fb23 	bl	800be7c <pow>
 8001836:	ec53 2b10 	vmov	r2, r3, d0
 800183a:	4620      	mov	r0, r4
 800183c:	4629      	mov	r1, r5
 800183e:	f7fe fe9b 	bl	8000578 <__aeabi_dmul>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4610      	mov	r0, r2
 8001848:	4619      	mov	r1, r3
 800184a:	f7ff f98d 	bl	8000b68 <__aeabi_d2f>
 800184e:	4603      	mov	r3, r0
 8001850:	61bb      	str	r3, [r7, #24]

        intToStr((int)fpart, res + i + 1, afterpoint);
 8001852:	edd7 7a06 	vldr	s15, [r7, #24]
 8001856:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	3301      	adds	r3, #1
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	4413      	add	r3, r2
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	4619      	mov	r1, r3
 8001866:	ee17 0a90 	vmov	r0, s15
 800186a:	f7ff ff65 	bl	8001738 <intToStr>
    }
}
 800186e:	bf00      	nop
 8001870:	3720      	adds	r7, #32
 8001872:	46bd      	mov	sp, r7
 8001874:	bdb0      	pop	{r4, r5, r7, pc}
 8001876:	bf00      	nop
 8001878:	00000000 	.word	0x00000000
 800187c:	40240000 	.word	0x40240000

08001880 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001880:	b5b0      	push	{r4, r5, r7, lr}
 8001882:	f5ad 3d80 	sub.w	sp, sp, #65536	; 0x10000
 8001886:	b0ba      	sub	sp, #232	; 0xe8
 8001888:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

	convFlag = 0;
 800188a:	4ba6      	ldr	r3, [pc, #664]	; (8001b24 <main+0x2a4>)
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
	//E (low), A, D, G, B, E (high)
	float32_t string_freqs[6] = {82.41, 110.0, 146.83, 196.0, 246.94, 329.63};
 8001890:	4ba5      	ldr	r3, [pc, #660]	; (8001b28 <main+0x2a8>)
 8001892:	f507 3480 	add.w	r4, r7, #65536	; 0x10000
 8001896:	f104 0478 	add.w	r4, r4, #120	; 0x78
 800189a:	461d      	mov	r5, r3
 800189c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800189e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018a0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80018a4:	e884 0003 	stmia.w	r4, {r0, r1}
	float32_t measured_freq;
	char *strings[] = {"E (low)", "A", "D", "G", "B", "E (high)" };
 80018a8:	4ba0      	ldr	r3, [pc, #640]	; (8001b2c <main+0x2ac>)
 80018aa:	f507 3480 	add.w	r4, r7, #65536	; 0x10000
 80018ae:	f104 0460 	add.w	r4, r4, #96	; 0x60
 80018b2:	461d      	mov	r5, r3
 80018b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80018bc:	e884 0003 	stmia.w	r4, {r0, r1}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018c0:	f001 fd3f 	bl	8003342 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c4:	f000 fd30 	bl	8002328 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80018c8:	f000 fd74 	bl	80023b4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018cc:	f001 f82e 	bl	800292c <MX_GPIO_Init>
  MX_DMA_Init();
 80018d0:	f001 f802 	bl	80028d8 <MX_DMA_Init>
  MX_ADC1_Init();
 80018d4:	f000 fd9e 	bl	8002414 <MX_ADC1_Init>
  MX_DAC1_Init();
 80018d8:	f000 fe02 	bl	80024e0 <MX_DAC1_Init>
  MX_LPUART1_UART_Init();
 80018dc:	f000 fe34 	bl	8002548 <MX_LPUART1_UART_Init>
  MX_SAI1_Init();
 80018e0:	f000 fe7e 	bl	80025e0 <MX_SAI1_Init>
  MX_TIM1_Init();
 80018e4:	f000 fef0 	bl	80026c8 <MX_TIM1_Init>
  MX_TIM4_Init();
 80018e8:	f000 ff9a 	bl	8002820 <MX_TIM4_Init>
  MX_SPI1_Init();
 80018ec:	f000 feae 	bl	800264c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  screenInit();
 80018f0:	f7ff fee8 	bl	80016c4 <screenInit>
  ILI9341_FillScreen(ILI9341_BLACK);
 80018f4:	2000      	movs	r0, #0
 80018f6:	f7ff fe19 	bl	800152c <ILI9341_FillScreen>
  //arm_rfft_fast_init_f32(&fftHandler, BUFFER_LENGTH);

  float32_t signal[BUFFER_LENGTH];
  float32_t autocorrelation[BUFFER_LENGTH];

  uint32_t LOWEST_PERIOD = SAMPLING_RATE / 440; //440hz max
 80018fa:	2304      	movs	r3, #4
 80018fc:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001900:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 8001904:	6013      	str	r3, [r2, #0]
  uint32_t HIGHEST_PERIOD = SAMPLING_RATE / 50; //60 Hz min (change to 50)
 8001906:	2329      	movs	r3, #41	; 0x29
 8001908:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800190c:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 8001910:	6013      	str	r3, [r2, #0]

   volatile uint16_t ADC_BUFFER[BUFFER_LENGTH];

//  float32_t freq_resolution = (float32_t)SAMPLING_RATE / (float32_t)BUFFER_LENGTH;

  HAL_TIM_Base_Start_IT(&htim1);
 8001912:	4887      	ldr	r0, [pc, #540]	; (8001b30 <main+0x2b0>)
 8001914:	f007 f962 	bl	8008bdc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001918:	2104      	movs	r1, #4
 800191a:	4886      	ldr	r0, [pc, #536]	; (8001b34 <main+0x2b4>)
 800191c:	f007 fa86 	bl	8008e2c <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 HAL_ADC_Start_DMA(&hadc1, ADC_BUFFER, BUFFER_LENGTH);
 8001920:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001924:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001928:	3b78      	subs	r3, #120	; 0x78
 800192a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800192e:	4619      	mov	r1, r3
 8001930:	4881      	ldr	r0, [pc, #516]	; (8001b38 <main+0x2b8>)
 8001932:	f002 f8bf 	bl	8003ab4 <HAL_ADC_Start_DMA>
//
//		  float32_t s = sin(r) + sin(r*4) * 0.5 + 0.25*sin(r*3) + sin(r*4) + sin(r*5) + sin(r*5);
//		  signal[i] = s;
//	  }

	  while(convFlag == 0) {;}
 8001936:	bf00      	nop
 8001938:	4b7a      	ldr	r3, [pc, #488]	; (8001b24 <main+0x2a4>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0fb      	beq.n	8001938 <main+0xb8>

	  for(int i = 0; i < BUFFER_LENGTH; i++) {
 8001940:	2300      	movs	r3, #0
 8001942:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001946:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	e031      	b.n	80019b2 <main+0x132>
		  signal[i] = (double)(ADC_BUFFER[i]);
 800194e:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001952:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001956:	461a      	mov	r2, r3
 8001958:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800195c:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	4413      	add	r3, r2
 8001966:	f833 3c78 	ldrh.w	r3, [r3, #-120]
 800196a:	b29b      	uxth	r3, r3
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fd89 	bl	8000484 <__aeabi_ui2d>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4610      	mov	r0, r2
 8001978:	4619      	mov	r1, r3
 800197a:	f7ff f8f5 	bl	8000b68 <__aeabi_d2f>
 800197e:	4602      	mov	r2, r0
 8001980:	f507 4340 	add.w	r3, r7, #49152	; 0xc000
 8001984:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 8001988:	4619      	mov	r1, r3
 800198a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800198e:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	440b      	add	r3, r1
 8001998:	3b78      	subs	r3, #120	; 0x78
 800199a:	601a      	str	r2, [r3, #0]
	  for(int i = 0; i < BUFFER_LENGTH; i++) {
 800199c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80019a0:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	3301      	adds	r3, #1
 80019a8:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80019ac:	f102 02d4 	add.w	r2, r2, #212	; 0xd4
 80019b0:	6013      	str	r3, [r2, #0]
 80019b2:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80019b6:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019c0:	dbc5      	blt.n	800194e <main+0xce>
	  }

	apply_hanning_window(&signal, BUFFER_LENGTH);
 80019c2:	f507 4340 	add.w	r3, r7, #49152	; 0xc000
 80019c6:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 80019ca:	3b78      	subs	r3, #120	; 0x78
 80019cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fdd9 	bl	8001588 <apply_hanning_window>

    arm_rfft_fast_instance_f32 fftInstance;


    // Initialize the FFT instance
    arm_rfft_fast_init_f32(&fftInstance, BUFFER_LENGTH);
 80019d6:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 80019da:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80019de:	3b90      	subs	r3, #144	; 0x90
 80019e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019e4:	4618      	mov	r0, r3
 80019e6:	f009 fa51 	bl	800ae8c <arm_rfft_fast_init_f32>

    float32_t output[BUFFER_LENGTH];
    arm_rfft_fast_f32(&fftInstance, signal, output, 0);
 80019ea:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 80019ee:	f102 0218 	add.w	r2, r2, #24
 80019f2:	3ad8      	subs	r2, #216	; 0xd8
 80019f4:	f507 4140 	add.w	r1, r7, #49152	; 0xc000
 80019f8:	f101 01d8 	add.w	r1, r1, #216	; 0xd8
 80019fc:	3978      	subs	r1, #120	; 0x78
 80019fe:	f507 40c1 	add.w	r0, r7, #24704	; 0x6080
 8001a02:	f100 0058 	add.w	r0, r0, #88	; 0x58
 8001a06:	3890      	subs	r0, #144	; 0x90
 8001a08:	2300      	movs	r3, #0
 8001a0a:	f009 fb23 	bl	800b054 <arm_rfft_fast_f32>

    output[0] = 0;
 8001a0e:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8001a12:	f103 0318 	add.w	r3, r3, #24
 8001a16:	461a      	mov	r2, r3
 8001a18:	f04f 0300 	mov.w	r3, #0
 8001a1c:	f842 3cd8 	str.w	r3, [r2, #-216]
    output[1] = 0;
 8001a20:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8001a24:	f103 0318 	add.w	r3, r3, #24
 8001a28:	461a      	mov	r2, r3
 8001a2a:	f04f 0300 	mov.w	r3, #0
 8001a2e:	f842 3cd4 	str.w	r3, [r2, #-212]

    // Rest of the frequency bins (upto N/2)
    float32_t HPS[BUFFER_LENGTH / 2];
    for (uint32_t i = 0; i < BUFFER_LENGTH / 2; ++i) {
 8001a32:	2300      	movs	r3, #0
 8001a34:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001a38:	f102 02d0 	add.w	r2, r2, #208	; 0xd0
 8001a3c:	6013      	str	r3, [r2, #0]
 8001a3e:	e061      	b.n	8001b04 <main+0x284>
        HPS[i] = sqrtf(output[2 * i] * output[2 * i] + output[2 * i + 1] * output[2 * i + 1]); // Real part
 8001a40:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001a44:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	005b      	lsls	r3, r3, #1
 8001a4c:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8001a50:	f102 0218 	add.w	r2, r2, #24
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	4413      	add	r3, r2
 8001a58:	3bd8      	subs	r3, #216	; 0xd8
 8001a5a:	ed93 7a00 	vldr	s14, [r3]
 8001a5e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001a62:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8001a6e:	f102 0218 	add.w	r2, r2, #24
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	4413      	add	r3, r2
 8001a76:	3bd8      	subs	r3, #216	; 0xd8
 8001a78:	edd3 7a00 	vldr	s15, [r3]
 8001a7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a80:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001a84:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8001a92:	f102 0218 	add.w	r2, r2, #24
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	4413      	add	r3, r2
 8001a9a:	3bd8      	subs	r3, #216	; 0xd8
 8001a9c:	edd3 6a00 	vldr	s13, [r3]
 8001aa0:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001aa4:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	3301      	adds	r3, #1
 8001aae:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8001ab2:	f102 0218 	add.w	r2, r2, #24
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	4413      	add	r3, r2
 8001aba:	3bd8      	subs	r3, #216	; 0xd8
 8001abc:	edd3 7a00 	vldr	s15, [r3]
 8001ac0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac8:	eeb0 0a67 	vmov.f32	s0, s15
 8001acc:	f00a fa46 	bl	800bf5c <sqrtf>
 8001ad0:	eef0 7a40 	vmov.f32	s15, s0
 8001ad4:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001ad8:	461a      	mov	r2, r3
 8001ada:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001ade:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	4413      	add	r3, r2
 8001ae8:	3bd8      	subs	r3, #216	; 0xd8
 8001aea:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < BUFFER_LENGTH / 2; ++i) {
 8001aee:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001af2:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	3301      	adds	r3, #1
 8001afa:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001afe:	f102 02d0 	add.w	r2, r2, #208	; 0xd0
 8001b02:	6013      	str	r3, [r2, #0]
 8001b04:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001b08:	f103 03d0 	add.w	r3, r3, #208	; 0xd0
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b12:	d395      	bcc.n	8001a40 <main+0x1c0>
    }

    for(int i = 0; i < BUFFER_LENGTH / 4; i++) {
 8001b14:	2300      	movs	r3, #0
 8001b16:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001b1a:	f102 02cc 	add.w	r2, r2, #204	; 0xcc
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	e0f5      	b.n	8001d0e <main+0x48e>
 8001b22:	bf00      	nop
 8001b24:	2000039c 	.word	0x2000039c
 8001b28:	0800d930 	.word	0x0800d930
 8001b2c:	0800d96c 	.word	0x0800d96c
 8001b30:	20000304 	.word	0x20000304
 8001b34:	20000350 	.word	0x20000350
 8001b38:	2000009c 	.word	0x2000009c
 8001b3c:	442a8000 	.word	0x442a8000
 8001b40:	44000000 	.word	0x44000000
 8001b44:	43cc8000 	.word	0x43cc8000

      HPS[i] = HPS[i] * HPS[2*i];
 8001b48:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001b52:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	4413      	add	r3, r2
 8001b5c:	3bd8      	subs	r3, #216	; 0xd8
 8001b5e:	ed93 7a00 	vldr	s14, [r3]
 8001b62:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001b66:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4413      	add	r3, r2
 8001b76:	3bd8      	subs	r3, #216	; 0xd8
 8001b78:	edd3 7a00 	vldr	s15, [r3]
 8001b7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b80:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001b84:	461a      	mov	r2, r3
 8001b86:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001b8a:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	3bd8      	subs	r3, #216	; 0xd8
 8001b96:	edc3 7a00 	vstr	s15, [r3]

      if(i < floorf(BUFFER_LENGTH / 6)) {
 8001b9a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001b9e:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	ee07 3a90 	vmov	s15, r3
 8001ba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bac:	ed1f 7a1d 	vldr	s14, [pc, #-116]	; 8001b3c <main+0x2bc>
 8001bb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb8:	d52a      	bpl.n	8001c10 <main+0x390>
        HPS[i] = HPS[i] * HPS[3*i];
 8001bba:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001bc4:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	4413      	add	r3, r2
 8001bce:	3bd8      	subs	r3, #216	; 0xd8
 8001bd0:	ed93 7a00 	vldr	s14, [r3]
 8001bd4:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001bd8:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	4613      	mov	r3, r2
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	4413      	add	r3, r2
 8001be4:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	4413      	add	r3, r2
 8001bec:	3bd8      	subs	r3, #216	; 0xd8
 8001bee:	edd3 7a00 	vldr	s15, [r3]
 8001bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bf6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c00:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	4413      	add	r3, r2
 8001c0a:	3bd8      	subs	r3, #216	; 0xd8
 8001c0c:	edc3 7a00 	vstr	s15, [r3]
      }

      if(i < floorf(BUFFER_LENGTH / 8)) {
 8001c10:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c14:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	ee07 3a90 	vmov	s15, r3
 8001c1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c22:	ed1f 7a39 	vldr	s14, [pc, #-228]	; 8001b40 <main+0x2c0>
 8001c26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c2e:	d528      	bpl.n	8001c82 <main+0x402>
        HPS[i] = HPS[i] * HPS[4*i];
 8001c30:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001c34:	461a      	mov	r2, r3
 8001c36:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c3a:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	4413      	add	r3, r2
 8001c44:	3bd8      	subs	r3, #216	; 0xd8
 8001c46:	ed93 7a00 	vldr	s14, [r3]
 8001c4a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c4e:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	3bd8      	subs	r3, #216	; 0xd8
 8001c60:	edd3 7a00 	vldr	s15, [r3]
 8001c64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c68:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c72:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	4413      	add	r3, r2
 8001c7c:	3bd8      	subs	r3, #216	; 0xd8
 8001c7e:	edc3 7a00 	vstr	s15, [r3]
      }

      if(i < floorf(BUFFER_LENGTH / 10)) {
 8001c82:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001c86:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	ee07 3a90 	vmov	s15, r3
 8001c90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c94:	ed1f 7a55 	vldr	s14, [pc, #-340]	; 8001b44 <main+0x2c4>
 8001c98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca0:	d52a      	bpl.n	8001cf8 <main+0x478>
    	  HPS[i] = HPS[i] * HPS[5*i];
 8001ca2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001cac:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	4413      	add	r3, r2
 8001cb6:	3bd8      	subs	r3, #216	; 0xd8
 8001cb8:	ed93 7a00 	vldr	s14, [r3]
 8001cbc:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001cc0:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	4413      	add	r3, r2
 8001cd4:	3bd8      	subs	r3, #216	; 0xd8
 8001cd6:	edd3 7a00 	vldr	s15, [r3]
 8001cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cde:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001ce8:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	4413      	add	r3, r2
 8001cf2:	3bd8      	subs	r3, #216	; 0xd8
 8001cf4:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < BUFFER_LENGTH / 4; i++) {
 8001cf8:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001cfc:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	3301      	adds	r3, #1
 8001d04:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001d08:	f102 02cc 	add.w	r2, r2, #204	; 0xcc
 8001d0c:	6013      	str	r3, [r2, #0]
 8001d0e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d12:	f103 03cc 	add.w	r3, r3, #204	; 0xcc
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d1c:	f6ff af14 	blt.w	8001b48 <main+0x2c8>
//          	  HPS[i] = HPS[i] * HPS[6*i];
//            }

    }
    //Filter lower and higher frequencies, 30Hz and 450 Hz
    for(int i = 0; i < 40; ++i){
 8001d20:	2300      	movs	r3, #0
 8001d22:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001d26:	f102 02c8 	add.w	r2, r2, #200	; 0xc8
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	e018      	b.n	8001d60 <main+0x4e0>
    	HPS[i] = 0;
 8001d2e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001d32:	461a      	mov	r2, r3
 8001d34:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d38:	f103 03c8 	add.w	r3, r3, #200	; 0xc8
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	3bd8      	subs	r3, #216	; 0xd8
 8001d44:	f04f 0200 	mov.w	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < 40; ++i){
 8001d4a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d4e:	f103 03c8 	add.w	r3, r3, #200	; 0xc8
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	3301      	adds	r3, #1
 8001d56:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001d5a:	f102 02c8 	add.w	r2, r2, #200	; 0xc8
 8001d5e:	6013      	str	r3, [r2, #0]
 8001d60:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d64:	f103 03c8 	add.w	r3, r3, #200	; 0xc8
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	2b27      	cmp	r3, #39	; 0x27
 8001d6c:	dddf      	ble.n	8001d2e <main+0x4ae>
    }
    for(int i = 450; i < BUFFER_LENGTH / 2; ++i){
 8001d6e:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 8001d72:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001d76:	f102 02c4 	add.w	r2, r2, #196	; 0xc4
 8001d7a:	6013      	str	r3, [r2, #0]
 8001d7c:	e018      	b.n	8001db0 <main+0x530>
    	HPS[i] = 0;
 8001d7e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001d82:	461a      	mov	r2, r3
 8001d84:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d88:	f103 03c4 	add.w	r3, r3, #196	; 0xc4
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	4413      	add	r3, r2
 8001d92:	3bd8      	subs	r3, #216	; 0xd8
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
    for(int i = 450; i < BUFFER_LENGTH / 2; ++i){
 8001d9a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001d9e:	f103 03c4 	add.w	r3, r3, #196	; 0xc4
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	3301      	adds	r3, #1
 8001da6:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001daa:	f102 02c4 	add.w	r2, r2, #196	; 0xc4
 8001dae:	6013      	str	r3, [r2, #0]
 8001db0:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001db4:	f103 03c4 	add.w	r3, r3, #196	; 0xc4
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001dbe:	dbde      	blt.n	8001d7e <main+0x4fe>
    }

    int max_peak = 0;
 8001dc0:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001dc4:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001dc8:	461a      	mov	r2, r3
 8001dca:	2300      	movs	r3, #0
 8001dcc:	f842 3c94 	str.w	r3, [r2, #-148]
    int max_mag = 0;
 8001dd0:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001dd4:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001dd8:	461a      	mov	r2, r3
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f842 3c98 	str.w	r3, [r2, #-152]
    arm_max_f32(HPS, BUFFER_LENGTH / 2, &max_mag, &max_peak);
 8001de0:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001de4:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001de8:	3b94      	subs	r3, #148	; 0x94
 8001dea:	f507 42c1 	add.w	r2, r7, #24704	; 0x6080
 8001dee:	f102 0258 	add.w	r2, r2, #88	; 0x58
 8001df2:	3a98      	subs	r2, #152	; 0x98
 8001df4:	f107 00d8 	add.w	r0, r7, #216	; 0xd8
 8001df8:	38d8      	subs	r0, #216	; 0xd8
 8001dfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001dfe:	f008 ff11 	bl	800ac24 <arm_max_f32>

    float32_t measured_freq = max_peak * (2* SAMPLING_RATE/(BUFFER_LENGTH));
 8001e02:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001e06:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001e0a:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fb48 	bl	80004a4 <__aeabi_i2d>
 8001e14:	f20f 5308 	addw	r3, pc, #1288	; 0x508
 8001e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1c:	f7fe fbac 	bl	8000578 <__aeabi_dmul>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4610      	mov	r0, r2
 8001e26:	4619      	mov	r1, r3
 8001e28:	f7fe fe9e 	bl	8000b68 <__aeabi_d2f>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001e32:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 8001e36:	6013      	str	r3, [r2, #0]

	     //Match frequency to string

	     //find smallest magnitude of distance
	     float32_t min_freqs[6];
	     for(int i = 0; i < 6; ++i){
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001e3e:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8001e42:	6013      	str	r3, [r2, #0]
 8001e44:	e02f      	b.n	8001ea6 <main+0x626>
	    	 min_freqs[i] = string_freqs[i] - measured_freq;
 8001e46:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001e4a:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001e56:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 8001e5a:	443b      	add	r3, r7
 8001e5c:	3b60      	subs	r3, #96	; 0x60
 8001e5e:	ed93 7a00 	vldr	s14, [r3]
 8001e62:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001e66:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8001e6a:	edd3 7a00 	vldr	s15, [r3]
 8001e6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e72:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001e76:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001e80:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4413      	add	r3, r2
 8001e8a:	3bb0      	subs	r3, #176	; 0xb0
 8001e8c:	edc3 7a00 	vstr	s15, [r3]
	     for(int i = 0; i < 6; ++i){
 8001e90:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001e94:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001ea0:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001eaa:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b05      	cmp	r3, #5
 8001eb2:	ddc8      	ble.n	8001e46 <main+0x5c6>
	     }

	     arm_abs_f32(min_freqs, min_freqs, 6);
 8001eb4:	f507 41c1 	add.w	r1, r7, #24704	; 0x6080
 8001eb8:	f101 0158 	add.w	r1, r1, #88	; 0x58
 8001ebc:	39b0      	subs	r1, #176	; 0xb0
 8001ebe:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001ec2:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001ec6:	3bb0      	subs	r3, #176	; 0xb0
 8001ec8:	2206      	movs	r2, #6
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f009 fca0 	bl	800b810 <arm_abs_f32>

	     //find the argmin
	     float32_t current_min = min_freqs[0];
 8001ed0:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001ed4:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001ed8:	f853 3cb0 	ldr.w	r3, [r3, #-176]
 8001edc:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001ee0:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8001ee4:	6013      	str	r3, [r2, #0]
	     uint8_t index = 0;;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001eec:	f102 02bb 	add.w	r2, r2, #187	; 0xbb
 8001ef0:	7013      	strb	r3, [r2, #0]
	     for(int i = 0; i < 6; ++i){
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001ef8:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e041      	b.n	8001f84 <main+0x704>
	    	 if (min_freqs[i] < current_min){
 8001f00:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001f04:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001f08:	461a      	mov	r2, r3
 8001f0a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001f0e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	3bb0      	subs	r3, #176	; 0xb0
 8001f1a:	edd3 7a00 	vldr	s15, [r3]
 8001f1e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001f22:	f103 03bc 	add.w	r3, r3, #188	; 0xbc
 8001f26:	ed93 7a00 	vldr	s14, [r3]
 8001f2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f32:	dd1c      	ble.n	8001f6e <main+0x6ee>
	    		 current_min = min_freqs[i];
 8001f34:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001f38:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001f42:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	4413      	add	r3, r2
 8001f4c:	3bb0      	subs	r3, #176	; 0xb0
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001f54:	f102 02bc 	add.w	r2, r2, #188	; 0xbc
 8001f58:	6013      	str	r3, [r2, #0]
	    		 index = i;
 8001f5a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001f5e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001f68:	f102 02bb 	add.w	r2, r2, #187	; 0xbb
 8001f6c:	7013      	strb	r3, [r2, #0]
	     for(int i = 0; i < 6; ++i){
 8001f6e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001f72:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001f7e:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 8001f82:	6013      	str	r3, [r2, #0]
 8001f84:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001f88:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2b05      	cmp	r3, #5
 8001f90:	ddb6      	ble.n	8001f00 <main+0x680>
	    	 }
	     }

	     //assign detected string
	     detected_string = strings[index];
 8001f92:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001f96:	f103 03bb 	add.w	r3, r3, #187	; 0xbb
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001fa2:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 8001fa6:	443b      	add	r3, r7
 8001fa8:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8001fac:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8001fb0:	f102 02a4 	add.w	r2, r2, #164	; 0xa4
 8001fb4:	6013      	str	r3, [r2, #0]

	     string_offset = measured_freq - string_freqs[index];
 8001fb6:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001fba:	f103 03bb 	add.w	r3, r3, #187	; 0xbb
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001fc6:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 8001fca:	443b      	add	r3, r7
 8001fcc:	3b60      	subs	r3, #96	; 0x60
 8001fce:	edd3 7a00 	vldr	s15, [r3]
 8001fd2:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001fd6:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8001fda:	ed93 7a00 	vldr	s14, [r3]
 8001fde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fe2:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8001fe6:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8001fea:	edc3 7a00 	vstr	s15, [r3]


	     char charFreq[20];
	     char desiredFreq[20];
	     ftoa(measured_freq, charFreq, 2);
 8001fee:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 8001ff2:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8001ff6:	3bc4      	subs	r3, #196	; 0xc4
 8001ff8:	2102      	movs	r1, #2
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8002000:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8002004:	ed93 0a00 	vldr	s0, [r3]
 8002008:	f7ff fbde 	bl	80017c8 <ftoa>
	     ftoa(string_freqs[index], desiredFreq, 2);
 800200c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8002010:	f103 03bb 	add.w	r3, r3, #187	; 0xbb
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800201c:	f103 03d8 	add.w	r3, r3, #216	; 0xd8
 8002020:	443b      	add	r3, r7
 8002022:	3b60      	subs	r3, #96	; 0x60
 8002024:	edd3 7a00 	vldr	s15, [r3]
 8002028:	f507 43c1 	add.w	r3, r7, #24704	; 0x6080
 800202c:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8002030:	3bd8      	subs	r3, #216	; 0xd8
 8002032:	2102      	movs	r1, #2
 8002034:	4618      	mov	r0, r3
 8002036:	eeb0 0a67 	vmov.f32	s0, s15
 800203a:	f7ff fbc5 	bl	80017c8 <ftoa>
	     ILI9341_WriteString(10, 0, "Detected String:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 800203e:	4bae      	ldr	r3, [pc, #696]	; (80022f8 <main+0xa78>)
 8002040:	2200      	movs	r2, #0
 8002042:	9202      	str	r2, [sp, #8]
 8002044:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002048:	9201      	str	r2, [sp, #4]
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	9200      	str	r2, [sp, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4aaa      	ldr	r2, [pc, #680]	; (80022fc <main+0xa7c>)
 8002052:	2100      	movs	r1, #0
 8002054:	200a      	movs	r0, #10
 8002056:	f7ff f9b0 	bl	80013ba <ILI9341_WriteString>
	     ILI9341_WriteString(100, 30, detected_string, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 800205a:	4ba9      	ldr	r3, [pc, #676]	; (8002300 <main+0xa80>)
 800205c:	2200      	movs	r2, #0
 800205e:	9202      	str	r2, [sp, #8]
 8002060:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002064:	9201      	str	r2, [sp, #4]
 8002066:	685a      	ldr	r2, [r3, #4]
 8002068:	9200      	str	r2, [sp, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8002070:	f102 02a4 	add.w	r2, r2, #164	; 0xa4
 8002074:	6812      	ldr	r2, [r2, #0]
 8002076:	211e      	movs	r1, #30
 8002078:	2064      	movs	r0, #100	; 0x64
 800207a:	f7ff f99e 	bl	80013ba <ILI9341_WriteString>
	     ILI9341_WriteString(10, 60, "Actual Frequency:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 800207e:	4b9e      	ldr	r3, [pc, #632]	; (80022f8 <main+0xa78>)
 8002080:	2200      	movs	r2, #0
 8002082:	9202      	str	r2, [sp, #8]
 8002084:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002088:	9201      	str	r2, [sp, #4]
 800208a:	685a      	ldr	r2, [r3, #4]
 800208c:	9200      	str	r2, [sp, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a9c      	ldr	r2, [pc, #624]	; (8002304 <main+0xa84>)
 8002092:	213c      	movs	r1, #60	; 0x3c
 8002094:	200a      	movs	r0, #10
 8002096:	f7ff f990 	bl	80013ba <ILI9341_WriteString>
	     ILI9341_WriteString(100, 90, charFreq, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 800209a:	4b99      	ldr	r3, [pc, #612]	; (8002300 <main+0xa80>)
 800209c:	f507 42c1 	add.w	r2, r7, #24704	; 0x6080
 80020a0:	f102 0258 	add.w	r2, r2, #88	; 0x58
 80020a4:	3ac4      	subs	r2, #196	; 0xc4
 80020a6:	2100      	movs	r1, #0
 80020a8:	9102      	str	r1, [sp, #8]
 80020aa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80020ae:	9101      	str	r1, [sp, #4]
 80020b0:	6859      	ldr	r1, [r3, #4]
 80020b2:	9100      	str	r1, [sp, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	215a      	movs	r1, #90	; 0x5a
 80020b8:	2064      	movs	r0, #100	; 0x64
 80020ba:	f7ff f97e 	bl	80013ba <ILI9341_WriteString>
	     ILI9341_WriteString(10, 120, "Desired Frequency:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 80020be:	4b8e      	ldr	r3, [pc, #568]	; (80022f8 <main+0xa78>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	9202      	str	r2, [sp, #8]
 80020c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020c8:	9201      	str	r2, [sp, #4]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	9200      	str	r2, [sp, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a8d      	ldr	r2, [pc, #564]	; (8002308 <main+0xa88>)
 80020d2:	2178      	movs	r1, #120	; 0x78
 80020d4:	200a      	movs	r0, #10
 80020d6:	f7ff f970 	bl	80013ba <ILI9341_WriteString>
	     ILI9341_WriteString(100, 150, desiredFreq, Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 80020da:	4b89      	ldr	r3, [pc, #548]	; (8002300 <main+0xa80>)
 80020dc:	f507 42c1 	add.w	r2, r7, #24704	; 0x6080
 80020e0:	f102 0258 	add.w	r2, r2, #88	; 0x58
 80020e4:	3ad8      	subs	r2, #216	; 0xd8
 80020e6:	2100      	movs	r1, #0
 80020e8:	9102      	str	r1, [sp, #8]
 80020ea:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80020ee:	9101      	str	r1, [sp, #4]
 80020f0:	6859      	ldr	r1, [r3, #4]
 80020f2:	9100      	str	r1, [sp, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2196      	movs	r1, #150	; 0x96
 80020f8:	2064      	movs	r0, #100	; 0x64
 80020fa:	f7ff f95e 	bl	80013ba <ILI9341_WriteString>

	     if(index == 5){
 80020fe:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8002102:	f103 03bb 	add.w	r3, r3, #187	; 0xbb
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	2b05      	cmp	r3, #5
 800210a:	d173      	bne.n	80021f4 <main+0x974>
			 if(string_offset > 0){
 800210c:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8002110:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8002114:	edd3 7a00 	vldr	s15, [r3]
 8002118:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800211c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002120:	dd2d      	ble.n	800217e <main+0x8fe>
				 uint32_t delay = floor(150 * string_offset); // (500/3 )
 8002122:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8002126:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 800212a:	edd3 7a00 	vldr	s15, [r3]
 800212e:	ed9f 7a77 	vldr	s14, [pc, #476]	; 800230c <main+0xa8c>
 8002132:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002136:	ee17 0a90 	vmov	r0, s15
 800213a:	f7fe f9c5 	bl	80004c8 <__aeabi_f2d>
 800213e:	4602      	mov	r2, r0
 8002140:	460b      	mov	r3, r1
 8002142:	ec43 2b10 	vmov	d0, r2, r3
 8002146:	f009 ff7b 	bl	800c040 <floor>
 800214a:	ec53 2b10 	vmov	r2, r3, d0
 800214e:	4610      	mov	r0, r2
 8002150:	4619      	mov	r1, r3
 8002152:	f7fe fce9 	bl	8000b28 <__aeabi_d2uiz>
 8002156:	4603      	mov	r3, r0
 8002158:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 800215c:	f102 0298 	add.w	r2, r2, #152	; 0x98
 8002160:	6013      	str	r3, [r2, #0]
				  set_motor_speed(65);
 8002162:	2041      	movs	r0, #65	; 0x41
 8002164:	f7ff fa58 	bl	8001618 <set_motor_speed>
				  HAL_Delay(delay);
 8002168:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800216c:	f103 0398 	add.w	r3, r3, #152	; 0x98
 8002170:	6818      	ldr	r0, [r3, #0]
 8002172:	f001 f95b 	bl	800342c <HAL_Delay>
				  set_motor_speed(50);
 8002176:	2032      	movs	r0, #50	; 0x32
 8002178:	f7ff fa4e 	bl	8001618 <set_motor_speed>
 800217c:	e03a      	b.n	80021f4 <main+0x974>
			 }
			 else if(string_offset < 0){
 800217e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8002182:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8002186:	edd3 7a00 	vldr	s15, [r3]
 800218a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800218e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002192:	d52f      	bpl.n	80021f4 <main+0x974>
				 uint32_t delay = floor(-1* (100 * string_offset)); // (500/3 )
 8002194:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8002198:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 800219c:	edd3 7a00 	vldr	s15, [r3]
 80021a0:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8002310 <main+0xa90>
 80021a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021a8:	eef1 7a67 	vneg.f32	s15, s15
 80021ac:	ee17 3a90 	vmov	r3, s15
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7fe f989 	bl	80004c8 <__aeabi_f2d>
 80021b6:	4602      	mov	r2, r0
 80021b8:	460b      	mov	r3, r1
 80021ba:	ec43 2b10 	vmov	d0, r2, r3
 80021be:	f009 ff3f 	bl	800c040 <floor>
 80021c2:	ec53 2b10 	vmov	r2, r3, d0
 80021c6:	4610      	mov	r0, r2
 80021c8:	4619      	mov	r1, r3
 80021ca:	f7fe fcad 	bl	8000b28 <__aeabi_d2uiz>
 80021ce:	4603      	mov	r3, r0
 80021d0:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80021d4:	f102 029c 	add.w	r2, r2, #156	; 0x9c
 80021d8:	6013      	str	r3, [r2, #0]
				 set_motor_speed(25);
 80021da:	2019      	movs	r0, #25
 80021dc:	f7ff fa1c 	bl	8001618 <set_motor_speed>
				 HAL_Delay(delay);
 80021e0:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80021e4:	f103 039c 	add.w	r3, r3, #156	; 0x9c
 80021e8:	6818      	ldr	r0, [r3, #0]
 80021ea:	f001 f91f 	bl	800342c <HAL_Delay>
				 set_motor_speed(50);
 80021ee:	2032      	movs	r0, #50	; 0x32
 80021f0:	f7ff fa12 	bl	8001618 <set_motor_speed>
			 }
	     }

	     if(index == 4){
 80021f4:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80021f8:	f103 03bb 	add.w	r3, r3, #187	; 0xbb
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d173      	bne.n	80022ea <main+0xa6a>
			 if(string_offset > 0){
 8002202:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8002206:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 800220a:	edd3 7a00 	vldr	s15, [r3]
 800220e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002216:	dd2d      	ble.n	8002274 <main+0x9f4>
				 uint32_t delay = floor(80 * string_offset); // (500/3 )
 8002218:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800221c:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8002220:	edd3 7a00 	vldr	s15, [r3]
 8002224:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002314 <main+0xa94>
 8002228:	ee67 7a87 	vmul.f32	s15, s15, s14
 800222c:	ee17 0a90 	vmov	r0, s15
 8002230:	f7fe f94a 	bl	80004c8 <__aeabi_f2d>
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	ec43 2b10 	vmov	d0, r2, r3
 800223c:	f009 ff00 	bl	800c040 <floor>
 8002240:	ec53 2b10 	vmov	r2, r3, d0
 8002244:	4610      	mov	r0, r2
 8002246:	4619      	mov	r1, r3
 8002248:	f7fe fc6e 	bl	8000b28 <__aeabi_d2uiz>
 800224c:	4603      	mov	r3, r0
 800224e:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 8002252:	f102 0290 	add.w	r2, r2, #144	; 0x90
 8002256:	6013      	str	r3, [r2, #0]
				  set_motor_speed(65);
 8002258:	2041      	movs	r0, #65	; 0x41
 800225a:	f7ff f9dd 	bl	8001618 <set_motor_speed>
				  HAL_Delay(delay);
 800225e:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8002262:	f103 0390 	add.w	r3, r3, #144	; 0x90
 8002266:	6818      	ldr	r0, [r3, #0]
 8002268:	f001 f8e0 	bl	800342c <HAL_Delay>
				  set_motor_speed(50);
 800226c:	2032      	movs	r0, #50	; 0x32
 800226e:	f7ff f9d3 	bl	8001618 <set_motor_speed>
 8002272:	e03a      	b.n	80022ea <main+0xa6a>
			 }
			 else if(string_offset < 0){
 8002274:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 8002278:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 800227c:	edd3 7a00 	vldr	s15, [r3]
 8002280:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002288:	d52f      	bpl.n	80022ea <main+0xa6a>
				 uint32_t delay = floor(-1* (55 * string_offset)); // (500/3 )
 800228a:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 800228e:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
 8002292:	edd3 7a00 	vldr	s15, [r3]
 8002296:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002318 <main+0xa98>
 800229a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800229e:	eef1 7a67 	vneg.f32	s15, s15
 80022a2:	ee17 3a90 	vmov	r3, s15
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fe f90e 	bl	80004c8 <__aeabi_f2d>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	ec43 2b10 	vmov	d0, r2, r3
 80022b4:	f009 fec4 	bl	800c040 <floor>
 80022b8:	ec53 2b10 	vmov	r2, r3, d0
 80022bc:	4610      	mov	r0, r2
 80022be:	4619      	mov	r1, r3
 80022c0:	f7fe fc32 	bl	8000b28 <__aeabi_d2uiz>
 80022c4:	4603      	mov	r3, r0
 80022c6:	f507 3280 	add.w	r2, r7, #65536	; 0x10000
 80022ca:	f102 0294 	add.w	r2, r2, #148	; 0x94
 80022ce:	6013      	str	r3, [r2, #0]
				 set_motor_speed(20);
 80022d0:	2014      	movs	r0, #20
 80022d2:	f7ff f9a1 	bl	8001618 <set_motor_speed>
				 HAL_Delay(delay);
 80022d6:	f507 3380 	add.w	r3, r7, #65536	; 0x10000
 80022da:	f103 0394 	add.w	r3, r3, #148	; 0x94
 80022de:	6818      	ldr	r0, [r3, #0]
 80022e0:	f001 f8a4 	bl	800342c <HAL_Delay>
				 set_motor_speed(50);
 80022e4:	2032      	movs	r0, #50	; 0x32
 80022e6:	f7ff f997 	bl	8001618 <set_motor_speed>
	     //for (int i = 0; i < 1000000; ++i);

	     //set_motor_speed(55);


	  convFlag = 0;
 80022ea:	4b0c      	ldr	r3, [pc, #48]	; (800231c <main+0xa9c>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
  {
 80022f0:	f7ff bb16 	b.w	8001920 <main+0xa0>
 80022f4:	f3af 8000 	nop.w
 80022f8:	20000000 	.word	0x20000000
 80022fc:	0800d8f4 	.word	0x0800d8f4
 8002300:	20000008 	.word	0x20000008
 8002304:	0800d908 	.word	0x0800d908
 8002308:	0800d91c 	.word	0x0800d91c
 800230c:	43160000 	.word	0x43160000
 8002310:	42c80000 	.word	0x42c80000
 8002314:	42a00000 	.word	0x42a00000
 8002318:	425c0000 	.word	0x425c0000
 800231c:	2000039c 	.word	0x2000039c
 8002320:	624dd2f2 	.word	0x624dd2f2
 8002324:	3ff00690 	.word	0x3ff00690

08002328 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b096      	sub	sp, #88	; 0x58
 800232c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800232e:	f107 0314 	add.w	r3, r7, #20
 8002332:	2244      	movs	r2, #68	; 0x44
 8002334:	2100      	movs	r1, #0
 8002336:	4618      	mov	r0, r3
 8002338:	f009 fd6e 	bl	800be18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800233c:	463b      	mov	r3, r7
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	60da      	str	r2, [r3, #12]
 8002348:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800234a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800234e:	f003 f81b 	bl	8005388 <HAL_PWREx_ControlVoltageScaling>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002358:	f000 fc8e 	bl	8002c78 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800235c:	2310      	movs	r3, #16
 800235e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002360:	2301      	movs	r3, #1
 8002362:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002364:	2300      	movs	r3, #0
 8002366:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8002368:	2370      	movs	r3, #112	; 0x70
 800236a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800236c:	2300      	movs	r3, #0
 800236e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002370:	f107 0314 	add.w	r3, r7, #20
 8002374:	4618      	mov	r0, r3
 8002376:	f003 f8bb 	bl	80054f0 <HAL_RCC_OscConfig>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8002380:	f000 fc7a 	bl	8002c78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002384:	230f      	movs	r3, #15
 8002386:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002388:	2300      	movs	r3, #0
 800238a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800238c:	2300      	movs	r3, #0
 800238e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002390:	2300      	movs	r3, #0
 8002392:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002394:	2300      	movs	r3, #0
 8002396:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002398:	463b      	mov	r3, r7
 800239a:	2100      	movs	r1, #0
 800239c:	4618      	mov	r0, r3
 800239e:	f003 fcc1 	bl	8005d24 <HAL_RCC_ClockConfig>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <SystemClock_Config+0x84>
  {
    Error_Handler();
 80023a8:	f000 fc66 	bl	8002c78 <Error_Handler>
  }
}
 80023ac:	bf00      	nop
 80023ae:	3758      	adds	r7, #88	; 0x58
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b0a6      	sub	sp, #152	; 0x98
 80023b8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023ba:	1d3b      	adds	r3, r7, #4
 80023bc:	2294      	movs	r2, #148	; 0x94
 80023be:	2100      	movs	r1, #0
 80023c0:	4618      	mov	r0, r3
 80023c2:	f009 fd29 	bl	800be18 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_ADC;
 80023c6:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 80023ca:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80023cc:	2300      	movs	r3, #0
 80023ce:	673b      	str	r3, [r7, #112]	; 0x70
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80023d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80023d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80023d8:	2301      	movs	r3, #1
 80023da:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80023dc:	2301      	movs	r3, #1
 80023de:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80023e0:	2308      	movs	r3, #8
 80023e2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80023e4:	2302      	movs	r3, #2
 80023e6:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80023e8:	2302      	movs	r3, #2
 80023ea:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80023ec:	2302      	movs	r3, #2
 80023ee:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_ADC1CLK;
 80023f0:	4b07      	ldr	r3, [pc, #28]	; (8002410 <PeriphCommonClock_Config+0x5c>)
 80023f2:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023f4:	1d3b      	adds	r3, r7, #4
 80023f6:	4618      	mov	r0, r3
 80023f8:	f003 ff52 	bl	80062a0 <HAL_RCCEx_PeriphCLKConfig>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <PeriphCommonClock_Config+0x52>
  {
    Error_Handler();
 8002402:	f000 fc39 	bl	8002c78 <Error_Handler>
  }
}
 8002406:	bf00      	nop
 8002408:	3798      	adds	r7, #152	; 0x98
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	01010000 	.word	0x01010000

08002414 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800241a:	463b      	mov	r3, r7
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	605a      	str	r2, [r3, #4]
 8002422:	609a      	str	r2, [r3, #8]
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	611a      	str	r2, [r3, #16]
 8002428:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800242a:	4b2a      	ldr	r3, [pc, #168]	; (80024d4 <MX_ADC1_Init+0xc0>)
 800242c:	4a2a      	ldr	r2, [pc, #168]	; (80024d8 <MX_ADC1_Init+0xc4>)
 800242e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002430:	4b28      	ldr	r3, [pc, #160]	; (80024d4 <MX_ADC1_Init+0xc0>)
 8002432:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002436:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002438:	4b26      	ldr	r3, [pc, #152]	; (80024d4 <MX_ADC1_Init+0xc0>)
 800243a:	2200      	movs	r2, #0
 800243c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800243e:	4b25      	ldr	r3, [pc, #148]	; (80024d4 <MX_ADC1_Init+0xc0>)
 8002440:	2200      	movs	r2, #0
 8002442:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002444:	4b23      	ldr	r3, [pc, #140]	; (80024d4 <MX_ADC1_Init+0xc0>)
 8002446:	2200      	movs	r2, #0
 8002448:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800244a:	4b22      	ldr	r3, [pc, #136]	; (80024d4 <MX_ADC1_Init+0xc0>)
 800244c:	2204      	movs	r2, #4
 800244e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002450:	4b20      	ldr	r3, [pc, #128]	; (80024d4 <MX_ADC1_Init+0xc0>)
 8002452:	2200      	movs	r2, #0
 8002454:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002456:	4b1f      	ldr	r3, [pc, #124]	; (80024d4 <MX_ADC1_Init+0xc0>)
 8002458:	2200      	movs	r2, #0
 800245a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800245c:	4b1d      	ldr	r3, [pc, #116]	; (80024d4 <MX_ADC1_Init+0xc0>)
 800245e:	2201      	movs	r2, #1
 8002460:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002462:	4b1c      	ldr	r3, [pc, #112]	; (80024d4 <MX_ADC1_Init+0xc0>)
 8002464:	2200      	movs	r2, #0
 8002466:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 800246a:	4b1a      	ldr	r3, [pc, #104]	; (80024d4 <MX_ADC1_Init+0xc0>)
 800246c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8002470:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002472:	4b18      	ldr	r3, [pc, #96]	; (80024d4 <MX_ADC1_Init+0xc0>)
 8002474:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002478:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800247a:	4b16      	ldr	r3, [pc, #88]	; (80024d4 <MX_ADC1_Init+0xc0>)
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002482:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <MX_ADC1_Init+0xc0>)
 8002484:	2200      	movs	r2, #0
 8002486:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002488:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <MX_ADC1_Init+0xc0>)
 800248a:	2200      	movs	r2, #0
 800248c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002490:	4810      	ldr	r0, [pc, #64]	; (80024d4 <MX_ADC1_Init+0xc0>)
 8002492:	f001 f9c9 	bl	8003828 <HAL_ADC_Init>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800249c:	f000 fbec 	bl	8002c78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80024a0:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <MX_ADC1_Init+0xc8>)
 80024a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80024a4:	2306      	movs	r3, #6
 80024a6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80024a8:	2307      	movs	r3, #7
 80024aa:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80024ac:	237f      	movs	r3, #127	; 0x7f
 80024ae:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80024b0:	2304      	movs	r3, #4
 80024b2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024b8:	463b      	mov	r3, r7
 80024ba:	4619      	mov	r1, r3
 80024bc:	4805      	ldr	r0, [pc, #20]	; (80024d4 <MX_ADC1_Init+0xc0>)
 80024be:	f001 fb91 	bl	8003be4 <HAL_ADC_ConfigChannel>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80024c8:	f000 fbd6 	bl	8002c78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80024cc:	bf00      	nop
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	2000009c 	.word	0x2000009c
 80024d8:	50040000 	.word	0x50040000
 80024dc:	04300002 	.word	0x04300002

080024e0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08a      	sub	sp, #40	; 0x28
 80024e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80024e6:	463b      	mov	r3, r7
 80024e8:	2228      	movs	r2, #40	; 0x28
 80024ea:	2100      	movs	r1, #0
 80024ec:	4618      	mov	r0, r3
 80024ee:	f009 fc93 	bl	800be18 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80024f2:	4b13      	ldr	r3, [pc, #76]	; (8002540 <MX_DAC1_Init+0x60>)
 80024f4:	4a13      	ldr	r2, [pc, #76]	; (8002544 <MX_DAC1_Init+0x64>)
 80024f6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80024f8:	4811      	ldr	r0, [pc, #68]	; (8002540 <MX_DAC1_Init+0x60>)
 80024fa:	f002 f99a 	bl	8004832 <HAL_DAC_Init>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002504:	f000 fbb8 	bl	8002c78 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002508:	2300      	movs	r3, #0
 800250a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800250c:	2300      	movs	r3, #0
 800250e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8002510:	2300      	movs	r3, #0
 8002512:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002514:	2300      	movs	r3, #0
 8002516:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8002518:	2300      	movs	r3, #0
 800251a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800251c:	2300      	movs	r3, #0
 800251e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002520:	463b      	mov	r3, r7
 8002522:	2200      	movs	r2, #0
 8002524:	4619      	mov	r1, r3
 8002526:	4806      	ldr	r0, [pc, #24]	; (8002540 <MX_DAC1_Init+0x60>)
 8002528:	f002 f9a6 	bl	8004878 <HAL_DAC_ConfigChannel>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 8002532:	f000 fba1 	bl	8002c78 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002536:	bf00      	nop
 8002538:	3728      	adds	r7, #40	; 0x28
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000164 	.word	0x20000164
 8002544:	40007400 	.word	0x40007400

08002548 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800254c:	4b22      	ldr	r3, [pc, #136]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 800254e:	4a23      	ldr	r2, [pc, #140]	; (80025dc <MX_LPUART1_UART_Init+0x94>)
 8002550:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002552:	4b21      	ldr	r3, [pc, #132]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 8002554:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002558:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800255a:	4b1f      	ldr	r3, [pc, #124]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 800255c:	2200      	movs	r2, #0
 800255e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002560:	4b1d      	ldr	r3, [pc, #116]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 8002562:	2200      	movs	r2, #0
 8002564:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002566:	4b1c      	ldr	r3, [pc, #112]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 8002568:	2200      	movs	r2, #0
 800256a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800256c:	4b1a      	ldr	r3, [pc, #104]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 800256e:	220c      	movs	r2, #12
 8002570:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002572:	4b19      	ldr	r3, [pc, #100]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 8002574:	2200      	movs	r2, #0
 8002576:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002578:	4b17      	ldr	r3, [pc, #92]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 800257a:	2200      	movs	r2, #0
 800257c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800257e:	4b16      	ldr	r3, [pc, #88]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 8002580:	2200      	movs	r2, #0
 8002582:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002584:	4b14      	ldr	r3, [pc, #80]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 8002586:	2200      	movs	r2, #0
 8002588:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800258a:	4b13      	ldr	r3, [pc, #76]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 800258c:	2200      	movs	r2, #0
 800258e:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002590:	4811      	ldr	r0, [pc, #68]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 8002592:	f007 fcdf 	bl	8009f54 <HAL_UART_Init>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800259c:	f000 fb6c 	bl	8002c78 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025a0:	2100      	movs	r1, #0
 80025a2:	480d      	ldr	r0, [pc, #52]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 80025a4:	f008 fa74 	bl	800aa90 <HAL_UARTEx_SetTxFifoThreshold>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80025ae:	f000 fb63 	bl	8002c78 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025b2:	2100      	movs	r1, #0
 80025b4:	4808      	ldr	r0, [pc, #32]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 80025b6:	f008 faa9 	bl	800ab0c <HAL_UARTEx_SetRxFifoThreshold>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80025c0:	f000 fb5a 	bl	8002c78 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80025c4:	4804      	ldr	r0, [pc, #16]	; (80025d8 <MX_LPUART1_UART_Init+0x90>)
 80025c6:	f008 fa2a 	bl	800aa1e <HAL_UARTEx_DisableFifoMode>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80025d0:	f000 fb52 	bl	8002c78 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80025d4:	bf00      	nop
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000178 	.word	0x20000178
 80025dc:	40008000 	.word	0x40008000

080025e0 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80025e4:	4b16      	ldr	r3, [pc, #88]	; (8002640 <MX_SAI1_Init+0x60>)
 80025e6:	4a17      	ldr	r2, [pc, #92]	; (8002644 <MX_SAI1_Init+0x64>)
 80025e8:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80025ea:	4b15      	ldr	r3, [pc, #84]	; (8002640 <MX_SAI1_Init+0x60>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80025f0:	4b13      	ldr	r3, [pc, #76]	; (8002640 <MX_SAI1_Init+0x60>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80025f6:	4b12      	ldr	r3, [pc, #72]	; (8002640 <MX_SAI1_Init+0x60>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80025fc:	4b10      	ldr	r3, [pc, #64]	; (8002640 <MX_SAI1_Init+0x60>)
 80025fe:	2200      	movs	r2, #0
 8002600:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002602:	4b0f      	ldr	r3, [pc, #60]	; (8002640 <MX_SAI1_Init+0x60>)
 8002604:	2200      	movs	r2, #0
 8002606:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002608:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <MX_SAI1_Init+0x60>)
 800260a:	4a0f      	ldr	r2, [pc, #60]	; (8002648 <MX_SAI1_Init+0x68>)
 800260c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800260e:	4b0c      	ldr	r3, [pc, #48]	; (8002640 <MX_SAI1_Init+0x60>)
 8002610:	2200      	movs	r2, #0
 8002612:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8002614:	4b0a      	ldr	r3, [pc, #40]	; (8002640 <MX_SAI1_Init+0x60>)
 8002616:	2200      	movs	r2, #0
 8002618:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800261a:	4b09      	ldr	r3, [pc, #36]	; (8002640 <MX_SAI1_Init+0x60>)
 800261c:	2200      	movs	r2, #0
 800261e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002620:	4b07      	ldr	r3, [pc, #28]	; (8002640 <MX_SAI1_Init+0x60>)
 8002622:	2200      	movs	r2, #0
 8002624:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8002626:	2302      	movs	r3, #2
 8002628:	2200      	movs	r2, #0
 800262a:	2100      	movs	r1, #0
 800262c:	4804      	ldr	r0, [pc, #16]	; (8002640 <MX_SAI1_Init+0x60>)
 800262e:	f005 fb83 	bl	8007d38 <HAL_SAI_InitProtocol>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_SAI1_Init+0x5c>
  {
    Error_Handler();
 8002638:	f000 fb1e 	bl	8002c78 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800263c:	bf00      	nop
 800263e:	bd80      	pop	{r7, pc}
 8002640:	2000020c 	.word	0x2000020c
 8002644:	40015404 	.word	0x40015404
 8002648:	0002ee00 	.word	0x0002ee00

0800264c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002650:	4b1b      	ldr	r3, [pc, #108]	; (80026c0 <MX_SPI1_Init+0x74>)
 8002652:	4a1c      	ldr	r2, [pc, #112]	; (80026c4 <MX_SPI1_Init+0x78>)
 8002654:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002656:	4b1a      	ldr	r3, [pc, #104]	; (80026c0 <MX_SPI1_Init+0x74>)
 8002658:	f44f 7282 	mov.w	r2, #260	; 0x104
 800265c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800265e:	4b18      	ldr	r3, [pc, #96]	; (80026c0 <MX_SPI1_Init+0x74>)
 8002660:	2200      	movs	r2, #0
 8002662:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002664:	4b16      	ldr	r3, [pc, #88]	; (80026c0 <MX_SPI1_Init+0x74>)
 8002666:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800266a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800266c:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <MX_SPI1_Init+0x74>)
 800266e:	2200      	movs	r2, #0
 8002670:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002672:	4b13      	ldr	r3, [pc, #76]	; (80026c0 <MX_SPI1_Init+0x74>)
 8002674:	2200      	movs	r2, #0
 8002676:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002678:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <MX_SPI1_Init+0x74>)
 800267a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800267e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002680:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <MX_SPI1_Init+0x74>)
 8002682:	2228      	movs	r2, #40	; 0x28
 8002684:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002686:	4b0e      	ldr	r3, [pc, #56]	; (80026c0 <MX_SPI1_Init+0x74>)
 8002688:	2200      	movs	r2, #0
 800268a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800268c:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <MX_SPI1_Init+0x74>)
 800268e:	2200      	movs	r2, #0
 8002690:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002692:	4b0b      	ldr	r3, [pc, #44]	; (80026c0 <MX_SPI1_Init+0x74>)
 8002694:	2200      	movs	r2, #0
 8002696:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002698:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <MX_SPI1_Init+0x74>)
 800269a:	2207      	movs	r2, #7
 800269c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800269e:	4b08      	ldr	r3, [pc, #32]	; (80026c0 <MX_SPI1_Init+0x74>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80026a4:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <MX_SPI1_Init+0x74>)
 80026a6:	2208      	movs	r2, #8
 80026a8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80026aa:	4805      	ldr	r0, [pc, #20]	; (80026c0 <MX_SPI1_Init+0x74>)
 80026ac:	f005 fec2 	bl	8008434 <HAL_SPI_Init>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80026b6:	f000 fadf 	bl	8002c78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	200002a0 	.word	0x200002a0
 80026c4:	40013000 	.word	0x40013000

080026c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b09a      	sub	sp, #104	; 0x68
 80026cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ce:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]
 80026d8:	609a      	str	r2, [r3, #8]
 80026da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026dc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	60da      	str	r2, [r3, #12]
 80026f6:	611a      	str	r2, [r3, #16]
 80026f8:	615a      	str	r2, [r3, #20]
 80026fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80026fc:	1d3b      	adds	r3, r7, #4
 80026fe:	222c      	movs	r2, #44	; 0x2c
 8002700:	2100      	movs	r1, #0
 8002702:	4618      	mov	r0, r3
 8002704:	f009 fb88 	bl	800be18 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002708:	4b43      	ldr	r3, [pc, #268]	; (8002818 <MX_TIM1_Init+0x150>)
 800270a:	4a44      	ldr	r2, [pc, #272]	; (800281c <MX_TIM1_Init+0x154>)
 800270c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 194;
 800270e:	4b42      	ldr	r3, [pc, #264]	; (8002818 <MX_TIM1_Init+0x150>)
 8002710:	22c2      	movs	r2, #194	; 0xc2
 8002712:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002714:	4b40      	ldr	r3, [pc, #256]	; (8002818 <MX_TIM1_Init+0x150>)
 8002716:	2200      	movs	r2, #0
 8002718:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 800271a:	4b3f      	ldr	r3, [pc, #252]	; (8002818 <MX_TIM1_Init+0x150>)
 800271c:	2209      	movs	r2, #9
 800271e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002720:	4b3d      	ldr	r3, [pc, #244]	; (8002818 <MX_TIM1_Init+0x150>)
 8002722:	2200      	movs	r2, #0
 8002724:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002726:	4b3c      	ldr	r3, [pc, #240]	; (8002818 <MX_TIM1_Init+0x150>)
 8002728:	2200      	movs	r2, #0
 800272a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800272c:	4b3a      	ldr	r3, [pc, #232]	; (8002818 <MX_TIM1_Init+0x150>)
 800272e:	2200      	movs	r2, #0
 8002730:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002732:	4839      	ldr	r0, [pc, #228]	; (8002818 <MX_TIM1_Init+0x150>)
 8002734:	f006 f9fa 	bl	8008b2c <HAL_TIM_Base_Init>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800273e:	f000 fa9b 	bl	8002c78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002742:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002746:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002748:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800274c:	4619      	mov	r1, r3
 800274e:	4832      	ldr	r0, [pc, #200]	; (8002818 <MX_TIM1_Init+0x150>)
 8002750:	f006 fe00 	bl	8009354 <HAL_TIM_ConfigClockSource>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800275a:	f000 fa8d 	bl	8002c78 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800275e:	482e      	ldr	r0, [pc, #184]	; (8002818 <MX_TIM1_Init+0x150>)
 8002760:	f006 faac 	bl	8008cbc <HAL_TIM_OC_Init>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800276a:	f000 fa85 	bl	8002c78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800276e:	2320      	movs	r3, #32
 8002770:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002772:	2300      	movs	r3, #0
 8002774:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002776:	2300      	movs	r3, #0
 8002778:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800277a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800277e:	4619      	mov	r1, r3
 8002780:	4825      	ldr	r0, [pc, #148]	; (8002818 <MX_TIM1_Init+0x150>)
 8002782:	f007 fae1 	bl	8009d48 <HAL_TIMEx_MasterConfigSynchronization>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 800278c:	f000 fa74 	bl	8002c78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002790:	2300      	movs	r3, #0
 8002792:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 5;
 8002794:	2305      	movs	r3, #5
 8002796:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002798:	2300      	movs	r3, #0
 800279a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800279c:	2300      	movs	r3, #0
 800279e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027a0:	2300      	movs	r3, #0
 80027a2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80027a4:	2300      	movs	r3, #0
 80027a6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80027a8:	2300      	movs	r3, #0
 80027aa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027b0:	2200      	movs	r2, #0
 80027b2:	4619      	mov	r1, r3
 80027b4:	4818      	ldr	r0, [pc, #96]	; (8002818 <MX_TIM1_Init+0x150>)
 80027b6:	f006 fc3f 	bl	8009038 <HAL_TIM_OC_ConfigChannel>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80027c0:	f000 fa5a 	bl	8002c78 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027c4:	2300      	movs	r3, #0
 80027c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027c8:	2300      	movs	r3, #0
 80027ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80027e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027ea:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80027ec:	2300      	movs	r3, #0
 80027ee:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027f0:	2300      	movs	r3, #0
 80027f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80027f4:	1d3b      	adds	r3, r7, #4
 80027f6:	4619      	mov	r1, r3
 80027f8:	4807      	ldr	r0, [pc, #28]	; (8002818 <MX_TIM1_Init+0x150>)
 80027fa:	f007 fb2d 	bl	8009e58 <HAL_TIMEx_ConfigBreakDeadTime>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8002804:	f000 fa38 	bl	8002c78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002808:	4803      	ldr	r0, [pc, #12]	; (8002818 <MX_TIM1_Init+0x150>)
 800280a:	f000 fc7f 	bl	800310c <HAL_TIM_MspPostInit>

}
 800280e:	bf00      	nop
 8002810:	3768      	adds	r7, #104	; 0x68
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000304 	.word	0x20000304
 800281c:	40012c00 	.word	0x40012c00

08002820 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b08a      	sub	sp, #40	; 0x28
 8002824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002826:	f107 031c 	add.w	r3, r7, #28
 800282a:	2200      	movs	r2, #0
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	605a      	str	r2, [r3, #4]
 8002830:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002832:	463b      	mov	r3, r7
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]
 8002840:	615a      	str	r2, [r3, #20]
 8002842:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002844:	4b22      	ldr	r3, [pc, #136]	; (80028d0 <MX_TIM4_Init+0xb0>)
 8002846:	4a23      	ldr	r2, [pc, #140]	; (80028d4 <MX_TIM4_Init+0xb4>)
 8002848:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7;
 800284a:	4b21      	ldr	r3, [pc, #132]	; (80028d0 <MX_TIM4_Init+0xb0>)
 800284c:	2207      	movs	r2, #7
 800284e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002850:	4b1f      	ldr	r3, [pc, #124]	; (80028d0 <MX_TIM4_Init+0xb0>)
 8002852:	2200      	movs	r2, #0
 8002854:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000;
 8002856:	4b1e      	ldr	r3, [pc, #120]	; (80028d0 <MX_TIM4_Init+0xb0>)
 8002858:	f644 6220 	movw	r2, #20000	; 0x4e20
 800285c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800285e:	4b1c      	ldr	r3, [pc, #112]	; (80028d0 <MX_TIM4_Init+0xb0>)
 8002860:	2200      	movs	r2, #0
 8002862:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002864:	4b1a      	ldr	r3, [pc, #104]	; (80028d0 <MX_TIM4_Init+0xb0>)
 8002866:	2200      	movs	r2, #0
 8002868:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800286a:	4819      	ldr	r0, [pc, #100]	; (80028d0 <MX_TIM4_Init+0xb0>)
 800286c:	f006 fa87 	bl	8008d7e <HAL_TIM_PWM_Init>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8002876:	f000 f9ff 	bl	8002c78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800287a:	2300      	movs	r3, #0
 800287c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800287e:	2300      	movs	r3, #0
 8002880:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002882:	f107 031c 	add.w	r3, r7, #28
 8002886:	4619      	mov	r1, r3
 8002888:	4811      	ldr	r0, [pc, #68]	; (80028d0 <MX_TIM4_Init+0xb0>)
 800288a:	f007 fa5d 	bl	8009d48 <HAL_TIMEx_MasterConfigSynchronization>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002894:	f000 f9f0 	bl	8002c78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002898:	2360      	movs	r3, #96	; 0x60
 800289a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500;
 800289c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80028a0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028a6:	2300      	movs	r3, #0
 80028a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028aa:	463b      	mov	r3, r7
 80028ac:	2204      	movs	r2, #4
 80028ae:	4619      	mov	r1, r3
 80028b0:	4807      	ldr	r0, [pc, #28]	; (80028d0 <MX_TIM4_Init+0xb0>)
 80028b2:	f006 fc3b 	bl	800912c <HAL_TIM_PWM_ConfigChannel>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 80028bc:	f000 f9dc 	bl	8002c78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80028c0:	4803      	ldr	r0, [pc, #12]	; (80028d0 <MX_TIM4_Init+0xb0>)
 80028c2:	f000 fc23 	bl	800310c <HAL_TIM_MspPostInit>

}
 80028c6:	bf00      	nop
 80028c8:	3728      	adds	r7, #40	; 0x28
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20000350 	.word	0x20000350
 80028d4:	40000800 	.word	0x40000800

080028d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80028de:	4b12      	ldr	r3, [pc, #72]	; (8002928 <MX_DMA_Init+0x50>)
 80028e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028e2:	4a11      	ldr	r2, [pc, #68]	; (8002928 <MX_DMA_Init+0x50>)
 80028e4:	f043 0304 	orr.w	r3, r3, #4
 80028e8:	6493      	str	r3, [r2, #72]	; 0x48
 80028ea:	4b0f      	ldr	r3, [pc, #60]	; (8002928 <MX_DMA_Init+0x50>)
 80028ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	607b      	str	r3, [r7, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80028f6:	4b0c      	ldr	r3, [pc, #48]	; (8002928 <MX_DMA_Init+0x50>)
 80028f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028fa:	4a0b      	ldr	r2, [pc, #44]	; (8002928 <MX_DMA_Init+0x50>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	6493      	str	r3, [r2, #72]	; 0x48
 8002902:	4b09      	ldr	r3, [pc, #36]	; (8002928 <MX_DMA_Init+0x50>)
 8002904:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	603b      	str	r3, [r7, #0]
 800290c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800290e:	2200      	movs	r2, #0
 8002910:	2100      	movs	r1, #0
 8002912:	200b      	movs	r0, #11
 8002914:	f001 ff57 	bl	80047c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002918:	200b      	movs	r0, #11
 800291a:	f001 ff70 	bl	80047fe <HAL_NVIC_EnableIRQ>

}
 800291e:	bf00      	nop
 8002920:	3708      	adds	r7, #8
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40021000 	.word	0x40021000

0800292c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b08e      	sub	sp, #56	; 0x38
 8002930:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002932:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002936:	2200      	movs	r2, #0
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	605a      	str	r2, [r3, #4]
 800293c:	609a      	str	r2, [r3, #8]
 800293e:	60da      	str	r2, [r3, #12]
 8002940:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002942:	4bb2      	ldr	r3, [pc, #712]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 8002944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002946:	4ab1      	ldr	r2, [pc, #708]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 8002948:	f043 0310 	orr.w	r3, r3, #16
 800294c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800294e:	4baf      	ldr	r3, [pc, #700]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 8002950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	623b      	str	r3, [r7, #32]
 8002958:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800295a:	4bac      	ldr	r3, [pc, #688]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 800295c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800295e:	4aab      	ldr	r2, [pc, #684]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 8002960:	f043 0304 	orr.w	r3, r3, #4
 8002964:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002966:	4ba9      	ldr	r3, [pc, #676]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 8002968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	61fb      	str	r3, [r7, #28]
 8002970:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002972:	4ba6      	ldr	r3, [pc, #664]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 8002974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002976:	4aa5      	ldr	r2, [pc, #660]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 8002978:	f043 0320 	orr.w	r3, r3, #32
 800297c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800297e:	4ba3      	ldr	r3, [pc, #652]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 8002980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002982:	f003 0320 	and.w	r3, r3, #32
 8002986:	61bb      	str	r3, [r7, #24]
 8002988:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800298a:	4ba0      	ldr	r3, [pc, #640]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 800298c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298e:	4a9f      	ldr	r2, [pc, #636]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 8002990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002994:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002996:	4b9d      	ldr	r3, [pc, #628]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 8002998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800299a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a2:	4b9a      	ldr	r3, [pc, #616]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a6:	4a99      	ldr	r2, [pc, #612]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029a8:	f043 0301 	orr.w	r3, r3, #1
 80029ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029ae:	4b97      	ldr	r3, [pc, #604]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ba:	4b94      	ldr	r3, [pc, #592]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029be:	4a93      	ldr	r2, [pc, #588]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029c0:	f043 0302 	orr.w	r3, r3, #2
 80029c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029c6:	4b91      	ldr	r3, [pc, #580]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029d2:	4b8e      	ldr	r3, [pc, #568]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029d6:	4a8d      	ldr	r2, [pc, #564]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029d8:	f043 0308 	orr.w	r3, r3, #8
 80029dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029de:	4b8b      	ldr	r3, [pc, #556]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e2:	f003 0308 	and.w	r3, r3, #8
 80029e6:	60bb      	str	r3, [r7, #8]
 80029e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80029ea:	4b88      	ldr	r3, [pc, #544]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ee:	4a87      	ldr	r2, [pc, #540]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029f6:	4b85      	ldr	r3, [pc, #532]	; (8002c0c <MX_GPIO_Init+0x2e0>)
 80029f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029fe:	607b      	str	r3, [r7, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8002a02:	f002 fd65 	bl	80054d0 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8002a06:	2200      	movs	r2, #0
 8002a08:	2107      	movs	r1, #7
 8002a0a:	4881      	ldr	r0, [pc, #516]	; (8002c10 <MX_GPIO_Init+0x2e4>)
 8002a0c:	f002 fc84 	bl	8005318 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002a10:	2307      	movs	r3, #7
 8002a12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a14:	2312      	movs	r3, #18
 8002a16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002a20:	2304      	movs	r3, #4
 8002a22:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a28:	4619      	mov	r1, r3
 8002a2a:	487a      	ldr	r0, [pc, #488]	; (8002c14 <MX_GPIO_Init+0x2e8>)
 8002a2c:	f002 fae2 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a30:	2301      	movs	r3, #1
 8002a32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a34:	2302      	movs	r3, #2
 8002a36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a40:	2301      	movs	r3, #1
 8002a42:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a48:	4619      	mov	r1, r3
 8002a4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a4e:	f002 fad1 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002a52:	2307      	movs	r3, #7
 8002a54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a56:	2301      	movs	r3, #1
 8002a58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a66:	4619      	mov	r1, r3
 8002a68:	4869      	ldr	r0, [pc, #420]	; (8002c10 <MX_GPIO_Init+0x2e4>)
 8002a6a:	f002 fac3 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a74:	2302      	movs	r3, #2
 8002a76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002a80:	2301      	movs	r3, #1
 8002a82:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4861      	ldr	r0, [pc, #388]	; (8002c10 <MX_GPIO_Init+0x2e4>)
 8002a8c:	f002 fab2 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8002a90:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8002a94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a96:	2302      	movs	r3, #2
 8002a98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8002aa2:	230d      	movs	r3, #13
 8002aa4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4858      	ldr	r0, [pc, #352]	; (8002c10 <MX_GPIO_Init+0x2e4>)
 8002aae:	f002 faa1 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002ab2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ab6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab8:	2302      	movs	r3, #2
 8002aba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abc:	2300      	movs	r3, #0
 8002abe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002ac4:	230e      	movs	r3, #14
 8002ac6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ac8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002acc:	4619      	mov	r1, r3
 8002ace:	4850      	ldr	r0, [pc, #320]	; (8002c10 <MX_GPIO_Init+0x2e4>)
 8002ad0:	f002 fa90 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ad4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002ad8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ada:	2302      	movs	r3, #2
 8002adc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ae6:	2307      	movs	r3, #7
 8002ae8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002aea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aee:	4619      	mov	r1, r3
 8002af0:	4849      	ldr	r0, [pc, #292]	; (8002c18 <MX_GPIO_Init+0x2ec>)
 8002af2:	f002 fa7f 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002af6:	2340      	movs	r3, #64	; 0x40
 8002af8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002afa:	2302      	movs	r3, #2
 8002afc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afe:	2300      	movs	r3, #0
 8002b00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b02:	2300      	movs	r3, #0
 8002b04:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8002b06:	230d      	movs	r3, #13
 8002b08:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b0e:	4619      	mov	r1, r3
 8002b10:	4842      	ldr	r0, [pc, #264]	; (8002c1c <MX_GPIO_Init+0x2f0>)
 8002b12:	f002 fa6f 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b16:	2380      	movs	r3, #128	; 0x80
 8002b18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b22:	2300      	movs	r3, #0
 8002b24:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b26:	2302      	movs	r3, #2
 8002b28:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b2e:	4619      	mov	r1, r3
 8002b30:	483a      	ldr	r0, [pc, #232]	; (8002c1c <MX_GPIO_Init+0x2f0>)
 8002b32:	f002 fa5f 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002b36:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002b3a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b44:	2303      	movs	r3, #3
 8002b46:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002b48:	230c      	movs	r3, #12
 8002b4a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b50:	4619      	mov	r1, r3
 8002b52:	4832      	ldr	r0, [pc, #200]	; (8002c1c <MX_GPIO_Init+0x2f0>)
 8002b54:	f002 fa4e 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8002b58:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5e:	2302      	movs	r3, #2
 8002b60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b62:	2300      	movs	r3, #0
 8002b64:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b66:	2303      	movs	r3, #3
 8002b68:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002b6a:	230a      	movs	r3, #10
 8002b6c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b72:	4619      	mov	r1, r3
 8002b74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b78:	f002 fa3c 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b82:	2300      	movs	r3, #0
 8002b84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b86:	2300      	movs	r3, #0
 8002b88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b8e:	4619      	mov	r1, r3
 8002b90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b94:	f002 fa2e 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002ba8:	2309      	movs	r3, #9
 8002baa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4819      	ldr	r0, [pc, #100]	; (8002c18 <MX_GPIO_Init+0x2ec>)
 8002bb4:	f002 fa1e 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002bb8:	2304      	movs	r3, #4
 8002bba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002bc8:	230c      	movs	r3, #12
 8002bca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4811      	ldr	r0, [pc, #68]	; (8002c18 <MX_GPIO_Init+0x2ec>)
 8002bd4:	f002 fa0e 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002bd8:	2378      	movs	r3, #120	; 0x78
 8002bda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bdc:	2302      	movs	r3, #2
 8002bde:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be0:	2300      	movs	r3, #0
 8002be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002be4:	2303      	movs	r3, #3
 8002be6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002be8:	2307      	movs	r3, #7
 8002bea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4809      	ldr	r0, [pc, #36]	; (8002c18 <MX_GPIO_Init+0x2ec>)
 8002bf4:	f002 f9fe 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002bf8:	2338      	movs	r3, #56	; 0x38
 8002bfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c00:	2300      	movs	r3, #0
 8002c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c04:	2303      	movs	r3, #3
 8002c06:	633b      	str	r3, [r7, #48]	; 0x30
 8002c08:	e00a      	b.n	8002c20 <MX_GPIO_Init+0x2f4>
 8002c0a:	bf00      	nop
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	48000400 	.word	0x48000400
 8002c14:	48001400 	.word	0x48001400
 8002c18:	48000c00 	.word	0x48000c00
 8002c1c:	48000800 	.word	0x48000800
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002c20:	2306      	movs	r3, #6
 8002c22:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4812      	ldr	r0, [pc, #72]	; (8002c74 <MX_GPIO_Init+0x348>)
 8002c2c:	f002 f9e2 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c30:	2340      	movs	r3, #64	; 0x40
 8002c32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c34:	2303      	movs	r3, #3
 8002c36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c40:	4619      	mov	r1, r3
 8002c42:	480c      	ldr	r0, [pc, #48]	; (8002c74 <MX_GPIO_Init+0x348>)
 8002c44:	f002 f9d6 	bl	8004ff4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c48:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c4e:	2312      	movs	r3, #18
 8002c50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c52:	2300      	movs	r3, #0
 8002c54:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c56:	2303      	movs	r3, #3
 8002c58:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c5a:	2304      	movs	r3, #4
 8002c5c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c62:	4619      	mov	r1, r3
 8002c64:	4803      	ldr	r0, [pc, #12]	; (8002c74 <MX_GPIO_Init+0x348>)
 8002c66:	f002 f9c5 	bl	8004ff4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c6a:	bf00      	nop
 8002c6c:	3738      	adds	r7, #56	; 0x38
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	48000400 	.word	0x48000400

08002c78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c7c:	b672      	cpsid	i
}
 8002c7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c80:	e7fe      	b.n	8002c80 <Error_Handler+0x8>
	...

08002c84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c8a:	4b0f      	ldr	r3, [pc, #60]	; (8002cc8 <HAL_MspInit+0x44>)
 8002c8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c8e:	4a0e      	ldr	r2, [pc, #56]	; (8002cc8 <HAL_MspInit+0x44>)
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	6613      	str	r3, [r2, #96]	; 0x60
 8002c96:	4b0c      	ldr	r3, [pc, #48]	; (8002cc8 <HAL_MspInit+0x44>)
 8002c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	607b      	str	r3, [r7, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ca2:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <HAL_MspInit+0x44>)
 8002ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca6:	4a08      	ldr	r2, [pc, #32]	; (8002cc8 <HAL_MspInit+0x44>)
 8002ca8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cac:	6593      	str	r3, [r2, #88]	; 0x58
 8002cae:	4b06      	ldr	r3, [pc, #24]	; (8002cc8 <HAL_MspInit+0x44>)
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb6:	603b      	str	r3, [r7, #0]
 8002cb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	40021000 	.word	0x40021000

08002ccc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08a      	sub	sp, #40	; 0x28
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd4:	f107 0314 	add.w	r3, r7, #20
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	605a      	str	r2, [r3, #4]
 8002cde:	609a      	str	r2, [r3, #8]
 8002ce0:	60da      	str	r2, [r3, #12]
 8002ce2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a37      	ldr	r2, [pc, #220]	; (8002dc8 <HAL_ADC_MspInit+0xfc>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d168      	bne.n	8002dc0 <HAL_ADC_MspInit+0xf4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002cee:	4b37      	ldr	r3, [pc, #220]	; (8002dcc <HAL_ADC_MspInit+0x100>)
 8002cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cf2:	4a36      	ldr	r2, [pc, #216]	; (8002dcc <HAL_ADC_MspInit+0x100>)
 8002cf4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002cf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cfa:	4b34      	ldr	r3, [pc, #208]	; (8002dcc <HAL_ADC_MspInit+0x100>)
 8002cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cfe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d02:	613b      	str	r3, [r7, #16]
 8002d04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d06:	4b31      	ldr	r3, [pc, #196]	; (8002dcc <HAL_ADC_MspInit+0x100>)
 8002d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d0a:	4a30      	ldr	r2, [pc, #192]	; (8002dcc <HAL_ADC_MspInit+0x100>)
 8002d0c:	f043 0304 	orr.w	r3, r3, #4
 8002d10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d12:	4b2e      	ldr	r3, [pc, #184]	; (8002dcc <HAL_ADC_MspInit+0x100>)
 8002d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d16:	f003 0304 	and.w	r3, r3, #4
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d1e:	4b2b      	ldr	r3, [pc, #172]	; (8002dcc <HAL_ADC_MspInit+0x100>)
 8002d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d22:	4a2a      	ldr	r2, [pc, #168]	; (8002dcc <HAL_ADC_MspInit+0x100>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d2a:	4b28      	ldr	r3, [pc, #160]	; (8002dcc <HAL_ADC_MspInit+0x100>)
 8002d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	60bb      	str	r3, [r7, #8]
 8002d34:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN6
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002d36:	233f      	movs	r3, #63	; 0x3f
 8002d38:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002d3a:	230b      	movs	r3, #11
 8002d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d42:	f107 0314 	add.w	r3, r7, #20
 8002d46:	4619      	mov	r1, r3
 8002d48:	4821      	ldr	r0, [pc, #132]	; (8002dd0 <HAL_ADC_MspInit+0x104>)
 8002d4a:	f002 f953 	bl	8004ff4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8002d4e:	230a      	movs	r3, #10
 8002d50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002d52:	230b      	movs	r3, #11
 8002d54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d56:	2300      	movs	r3, #0
 8002d58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d5a:	f107 0314 	add.w	r3, r7, #20
 8002d5e:	4619      	mov	r1, r3
 8002d60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d64:	f002 f946 	bl	8004ff4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002d68:	4b1a      	ldr	r3, [pc, #104]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002d6a:	4a1b      	ldr	r2, [pc, #108]	; (8002dd8 <HAL_ADC_MspInit+0x10c>)
 8002d6c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002d6e:	4b19      	ldr	r3, [pc, #100]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002d70:	2205      	movs	r2, #5
 8002d72:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d74:	4b17      	ldr	r3, [pc, #92]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d7a:	4b16      	ldr	r3, [pc, #88]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002d80:	4b14      	ldr	r3, [pc, #80]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002d82:	2280      	movs	r2, #128	; 0x80
 8002d84:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d86:	4b13      	ldr	r3, [pc, #76]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002d88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d8c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d8e:	4b11      	ldr	r3, [pc, #68]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002d90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d94:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002d96:	4b0f      	ldr	r3, [pc, #60]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002d98:	2220      	movs	r2, #32
 8002d9a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002d9c:	4b0d      	ldr	r3, [pc, #52]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002d9e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002da2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002da4:	480b      	ldr	r0, [pc, #44]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002da6:	f001 feb3 	bl	8004b10 <HAL_DMA_Init>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <HAL_ADC_MspInit+0xe8>
    {
      Error_Handler();
 8002db0:	f7ff ff62 	bl	8002c78 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a07      	ldr	r2, [pc, #28]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002db8:	651a      	str	r2, [r3, #80]	; 0x50
 8002dba:	4a06      	ldr	r2, [pc, #24]	; (8002dd4 <HAL_ADC_MspInit+0x108>)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002dc0:	bf00      	nop
 8002dc2:	3728      	adds	r7, #40	; 0x28
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	50040000 	.word	0x50040000
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	48000800 	.word	0x48000800
 8002dd4:	20000104 	.word	0x20000104
 8002dd8:	40020008 	.word	0x40020008

08002ddc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b08a      	sub	sp, #40	; 0x28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de4:	f107 0314 	add.w	r3, r7, #20
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	605a      	str	r2, [r3, #4]
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a15      	ldr	r2, [pc, #84]	; (8002e50 <HAL_DAC_MspInit+0x74>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d124      	bne.n	8002e48 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002dfe:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <HAL_DAC_MspInit+0x78>)
 8002e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e02:	4a14      	ldr	r2, [pc, #80]	; (8002e54 <HAL_DAC_MspInit+0x78>)
 8002e04:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002e08:	6593      	str	r3, [r2, #88]	; 0x58
 8002e0a:	4b12      	ldr	r3, [pc, #72]	; (8002e54 <HAL_DAC_MspInit+0x78>)
 8002e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e12:	613b      	str	r3, [r7, #16]
 8002e14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e16:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <HAL_DAC_MspInit+0x78>)
 8002e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e1a:	4a0e      	ldr	r2, [pc, #56]	; (8002e54 <HAL_DAC_MspInit+0x78>)
 8002e1c:	f043 0301 	orr.w	r3, r3, #1
 8002e20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e22:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <HAL_DAC_MspInit+0x78>)
 8002e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	60fb      	str	r3, [r7, #12]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002e2e:	2310      	movs	r3, #16
 8002e30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e32:	2303      	movs	r3, #3
 8002e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e36:	2300      	movs	r3, #0
 8002e38:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e3a:	f107 0314 	add.w	r3, r7, #20
 8002e3e:	4619      	mov	r1, r3
 8002e40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e44:	f002 f8d6 	bl	8004ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002e48:	bf00      	nop
 8002e4a:	3728      	adds	r7, #40	; 0x28
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	40007400 	.word	0x40007400
 8002e54:	40021000 	.word	0x40021000

08002e58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b0ae      	sub	sp, #184	; 0xb8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e60:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e70:	f107 0310 	add.w	r3, r7, #16
 8002e74:	2294      	movs	r2, #148	; 0x94
 8002e76:	2100      	movs	r1, #0
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f008 ffcd 	bl	800be18 <memset>
  if(huart->Instance==LPUART1)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a22      	ldr	r2, [pc, #136]	; (8002f0c <HAL_UART_MspInit+0xb4>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d13d      	bne.n	8002f04 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002e88:	2320      	movs	r3, #32
 8002e8a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e90:	f107 0310 	add.w	r3, r7, #16
 8002e94:	4618      	mov	r0, r3
 8002e96:	f003 fa03 	bl	80062a0 <HAL_RCCEx_PeriphCLKConfig>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ea0:	f7ff feea 	bl	8002c78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002ea4:	4b1a      	ldr	r3, [pc, #104]	; (8002f10 <HAL_UART_MspInit+0xb8>)
 8002ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea8:	4a19      	ldr	r2, [pc, #100]	; (8002f10 <HAL_UART_MspInit+0xb8>)
 8002eaa:	f043 0301 	orr.w	r3, r3, #1
 8002eae:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002eb0:	4b17      	ldr	r3, [pc, #92]	; (8002f10 <HAL_UART_MspInit+0xb8>)
 8002eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ebc:	4b14      	ldr	r3, [pc, #80]	; (8002f10 <HAL_UART_MspInit+0xb8>)
 8002ebe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ec0:	4a13      	ldr	r2, [pc, #76]	; (8002f10 <HAL_UART_MspInit+0xb8>)
 8002ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ec6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ec8:	4b11      	ldr	r3, [pc, #68]	; (8002f10 <HAL_UART_MspInit+0xb8>)
 8002eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed0:	60bb      	str	r3, [r7, #8]
 8002ed2:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8002ed4:	f002 fafc 	bl	80054d0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002ed8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002edc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eec:	2303      	movs	r3, #3
 8002eee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002ef2:	2308      	movs	r3, #8
 8002ef4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ef8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002efc:	4619      	mov	r1, r3
 8002efe:	4805      	ldr	r0, [pc, #20]	; (8002f14 <HAL_UART_MspInit+0xbc>)
 8002f00:	f002 f878 	bl	8004ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8002f04:	bf00      	nop
 8002f06:	37b8      	adds	r7, #184	; 0xb8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40008000 	.word	0x40008000
 8002f10:	40021000 	.word	0x40021000
 8002f14:	48001800 	.word	0x48001800

08002f18 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b08a      	sub	sp, #40	; 0x28
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f20:	f107 0314 	add.w	r3, r7, #20
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
 8002f2e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a17      	ldr	r2, [pc, #92]	; (8002f94 <HAL_SPI_MspInit+0x7c>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d128      	bne.n	8002f8c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f3a:	4b17      	ldr	r3, [pc, #92]	; (8002f98 <HAL_SPI_MspInit+0x80>)
 8002f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f3e:	4a16      	ldr	r2, [pc, #88]	; (8002f98 <HAL_SPI_MspInit+0x80>)
 8002f40:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f44:	6613      	str	r3, [r2, #96]	; 0x60
 8002f46:	4b14      	ldr	r3, [pc, #80]	; (8002f98 <HAL_SPI_MspInit+0x80>)
 8002f48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f4e:	613b      	str	r3, [r7, #16]
 8002f50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f52:	4b11      	ldr	r3, [pc, #68]	; (8002f98 <HAL_SPI_MspInit+0x80>)
 8002f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f56:	4a10      	ldr	r2, [pc, #64]	; (8002f98 <HAL_SPI_MspInit+0x80>)
 8002f58:	f043 0301 	orr.w	r3, r3, #1
 8002f5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f5e:	4b0e      	ldr	r3, [pc, #56]	; (8002f98 <HAL_SPI_MspInit+0x80>)
 8002f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	60fb      	str	r3, [r7, #12]
 8002f68:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002f6a:	23e0      	movs	r3, #224	; 0xe0
 8002f6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6e:	2302      	movs	r3, #2
 8002f70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f72:	2300      	movs	r3, #0
 8002f74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f76:	2303      	movs	r3, #3
 8002f78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f7a:	2305      	movs	r3, #5
 8002f7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f7e:	f107 0314 	add.w	r3, r7, #20
 8002f82:	4619      	mov	r1, r3
 8002f84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f88:	f002 f834 	bl	8004ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002f8c:	bf00      	nop
 8002f8e:	3728      	adds	r7, #40	; 0x28
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40013000 	.word	0x40013000
 8002f98:	40021000 	.word	0x40021000

08002f9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b08a      	sub	sp, #40	; 0x28
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa4:	f107 0314 	add.w	r3, r7, #20
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]
 8002fac:	605a      	str	r2, [r3, #4]
 8002fae:	609a      	str	r2, [r3, #8]
 8002fb0:	60da      	str	r2, [r3, #12]
 8002fb2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a20      	ldr	r2, [pc, #128]	; (800303c <HAL_TIM_Base_MspInit+0xa0>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d139      	bne.n	8003032 <HAL_TIM_Base_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002fbe:	4b20      	ldr	r3, [pc, #128]	; (8003040 <HAL_TIM_Base_MspInit+0xa4>)
 8002fc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fc2:	4a1f      	ldr	r2, [pc, #124]	; (8003040 <HAL_TIM_Base_MspInit+0xa4>)
 8002fc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fc8:	6613      	str	r3, [r2, #96]	; 0x60
 8002fca:	4b1d      	ldr	r3, [pc, #116]	; (8003040 <HAL_TIM_Base_MspInit+0xa4>)
 8002fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fd2:	613b      	str	r3, [r7, #16]
 8002fd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002fd6:	4b1a      	ldr	r3, [pc, #104]	; (8003040 <HAL_TIM_Base_MspInit+0xa4>)
 8002fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fda:	4a19      	ldr	r2, [pc, #100]	; (8003040 <HAL_TIM_Base_MspInit+0xa4>)
 8002fdc:	f043 0310 	orr.w	r3, r3, #16
 8002fe0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fe2:	4b17      	ldr	r3, [pc, #92]	; (8003040 <HAL_TIM_Base_MspInit+0xa4>)
 8002fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fe6:	f003 0310 	and.w	r3, r3, #16
 8002fea:	60fb      	str	r3, [r7, #12]
 8002fec:	68fb      	ldr	r3, [r7, #12]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8002fee:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 8002ff2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003000:	2301      	movs	r3, #1
 8003002:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003004:	f107 0314 	add.w	r3, r7, #20
 8003008:	4619      	mov	r1, r3
 800300a:	480e      	ldr	r0, [pc, #56]	; (8003044 <HAL_TIM_Base_MspInit+0xa8>)
 800300c:	f001 fff2 	bl	8004ff4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003010:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003014:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003016:	2302      	movs	r3, #2
 8003018:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301a:	2300      	movs	r3, #0
 800301c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800301e:	2300      	movs	r3, #0
 8003020:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8003022:	2303      	movs	r3, #3
 8003024:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003026:	f107 0314 	add.w	r3, r7, #20
 800302a:	4619      	mov	r1, r3
 800302c:	4805      	ldr	r0, [pc, #20]	; (8003044 <HAL_TIM_Base_MspInit+0xa8>)
 800302e:	f001 ffe1 	bl	8004ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003032:	bf00      	nop
 8003034:	3728      	adds	r7, #40	; 0x28
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40012c00 	.word	0x40012c00
 8003040:	40021000 	.word	0x40021000
 8003044:	48001000 	.word	0x48001000

08003048 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b08a      	sub	sp, #40	; 0x28
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003050:	f107 0314 	add.w	r3, r7, #20
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	609a      	str	r2, [r3, #8]
 800305c:	60da      	str	r2, [r3, #12]
 800305e:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM4)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a25      	ldr	r2, [pc, #148]	; (80030fc <HAL_TIM_PWM_MspInit+0xb4>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d144      	bne.n	80030f4 <HAL_TIM_PWM_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800306a:	4b25      	ldr	r3, [pc, #148]	; (8003100 <HAL_TIM_PWM_MspInit+0xb8>)
 800306c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800306e:	4a24      	ldr	r2, [pc, #144]	; (8003100 <HAL_TIM_PWM_MspInit+0xb8>)
 8003070:	f043 0304 	orr.w	r3, r3, #4
 8003074:	6593      	str	r3, [r2, #88]	; 0x58
 8003076:	4b22      	ldr	r3, [pc, #136]	; (8003100 <HAL_TIM_PWM_MspInit+0xb8>)
 8003078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800307a:	f003 0304 	and.w	r3, r3, #4
 800307e:	613b      	str	r3, [r7, #16]
 8003080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003082:	4b1f      	ldr	r3, [pc, #124]	; (8003100 <HAL_TIM_PWM_MspInit+0xb8>)
 8003084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003086:	4a1e      	ldr	r2, [pc, #120]	; (8003100 <HAL_TIM_PWM_MspInit+0xb8>)
 8003088:	f043 0308 	orr.w	r3, r3, #8
 800308c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800308e:	4b1c      	ldr	r3, [pc, #112]	; (8003100 <HAL_TIM_PWM_MspInit+0xb8>)
 8003090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	60fb      	str	r3, [r7, #12]
 8003098:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800309a:	4b19      	ldr	r3, [pc, #100]	; (8003100 <HAL_TIM_PWM_MspInit+0xb8>)
 800309c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800309e:	4a18      	ldr	r2, [pc, #96]	; (8003100 <HAL_TIM_PWM_MspInit+0xb8>)
 80030a0:	f043 0310 	orr.w	r3, r3, #16
 80030a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030a6:	4b16      	ldr	r3, [pc, #88]	; (8003100 <HAL_TIM_PWM_MspInit+0xb8>)
 80030a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030aa:	f003 0310 	and.w	r3, r3, #16
 80030ae:	60bb      	str	r3, [r7, #8]
 80030b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    PE0     ------> TIM4_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80030b2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80030b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b8:	2302      	movs	r3, #2
 80030ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030bc:	2300      	movs	r3, #0
 80030be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c0:	2300      	movs	r3, #0
 80030c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80030c4:	2302      	movs	r3, #2
 80030c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030c8:	f107 0314 	add.w	r3, r7, #20
 80030cc:	4619      	mov	r1, r3
 80030ce:	480d      	ldr	r0, [pc, #52]	; (8003104 <HAL_TIM_PWM_MspInit+0xbc>)
 80030d0:	f001 ff90 	bl	8004ff4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80030d4:	2301      	movs	r3, #1
 80030d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d8:	2302      	movs	r3, #2
 80030da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030dc:	2300      	movs	r3, #0
 80030de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e0:	2300      	movs	r3, #0
 80030e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80030e4:	2302      	movs	r3, #2
 80030e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030e8:	f107 0314 	add.w	r3, r7, #20
 80030ec:	4619      	mov	r1, r3
 80030ee:	4806      	ldr	r0, [pc, #24]	; (8003108 <HAL_TIM_PWM_MspInit+0xc0>)
 80030f0:	f001 ff80 	bl	8004ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80030f4:	bf00      	nop
 80030f6:	3728      	adds	r7, #40	; 0x28
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40000800 	.word	0x40000800
 8003100:	40021000 	.word	0x40021000
 8003104:	48000c00 	.word	0x48000c00
 8003108:	48001000 	.word	0x48001000

0800310c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b08a      	sub	sp, #40	; 0x28
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003114:	f107 0314 	add.w	r3, r7, #20
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	605a      	str	r2, [r3, #4]
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	60da      	str	r2, [r3, #12]
 8003122:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a23      	ldr	r2, [pc, #140]	; (80031b8 <HAL_TIM_MspPostInit+0xac>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d11d      	bne.n	800316a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800312e:	4b23      	ldr	r3, [pc, #140]	; (80031bc <HAL_TIM_MspPostInit+0xb0>)
 8003130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003132:	4a22      	ldr	r2, [pc, #136]	; (80031bc <HAL_TIM_MspPostInit+0xb0>)
 8003134:	f043 0310 	orr.w	r3, r3, #16
 8003138:	64d3      	str	r3, [r2, #76]	; 0x4c
 800313a:	4b20      	ldr	r3, [pc, #128]	; (80031bc <HAL_TIM_MspPostInit+0xb0>)
 800313c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800313e:	f003 0310 	and.w	r3, r3, #16
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE10     ------> TIM1_CH2N
    PE12     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12;
 8003146:	f44f 53a8 	mov.w	r3, #5376	; 0x1500
 800314a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800314c:	2302      	movs	r3, #2
 800314e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003150:	2300      	movs	r3, #0
 8003152:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003154:	2300      	movs	r3, #0
 8003156:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003158:	2301      	movs	r3, #1
 800315a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800315c:	f107 0314 	add.w	r3, r7, #20
 8003160:	4619      	mov	r1, r3
 8003162:	4817      	ldr	r0, [pc, #92]	; (80031c0 <HAL_TIM_MspPostInit+0xb4>)
 8003164:	f001 ff46 	bl	8004ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003168:	e021      	b.n	80031ae <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM4)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a15      	ldr	r2, [pc, #84]	; (80031c4 <HAL_TIM_MspPostInit+0xb8>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d11c      	bne.n	80031ae <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003174:	4b11      	ldr	r3, [pc, #68]	; (80031bc <HAL_TIM_MspPostInit+0xb0>)
 8003176:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003178:	4a10      	ldr	r2, [pc, #64]	; (80031bc <HAL_TIM_MspPostInit+0xb0>)
 800317a:	f043 0308 	orr.w	r3, r3, #8
 800317e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003180:	4b0e      	ldr	r3, [pc, #56]	; (80031bc <HAL_TIM_MspPostInit+0xb0>)
 8003182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003184:	f003 0308 	and.w	r3, r3, #8
 8003188:	60fb      	str	r3, [r7, #12]
 800318a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800318c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003192:	2302      	movs	r3, #2
 8003194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003196:	2300      	movs	r3, #0
 8003198:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800319a:	2300      	movs	r3, #0
 800319c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800319e:	2302      	movs	r3, #2
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031a2:	f107 0314 	add.w	r3, r7, #20
 80031a6:	4619      	mov	r1, r3
 80031a8:	4807      	ldr	r0, [pc, #28]	; (80031c8 <HAL_TIM_MspPostInit+0xbc>)
 80031aa:	f001 ff23 	bl	8004ff4 <HAL_GPIO_Init>
}
 80031ae:	bf00      	nop
 80031b0:	3728      	adds	r7, #40	; 0x28
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40012c00 	.word	0x40012c00
 80031bc:	40021000 	.word	0x40021000
 80031c0:	48001000 	.word	0x48001000
 80031c4:	40000800 	.word	0x40000800
 80031c8:	48000c00 	.word	0x48000c00

080031cc <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b088      	sub	sp, #32
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a1d      	ldr	r2, [pc, #116]	; (8003250 <HAL_SAI_MspInit+0x84>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d134      	bne.n	8003248 <HAL_SAI_MspInit+0x7c>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 80031de:	4b1d      	ldr	r3, [pc, #116]	; (8003254 <HAL_SAI_MspInit+0x88>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d10b      	bne.n	80031fe <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80031e6:	4b1c      	ldr	r3, [pc, #112]	; (8003258 <HAL_SAI_MspInit+0x8c>)
 80031e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ea:	4a1b      	ldr	r2, [pc, #108]	; (8003258 <HAL_SAI_MspInit+0x8c>)
 80031ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80031f0:	6613      	str	r3, [r2, #96]	; 0x60
 80031f2:	4b19      	ldr	r3, [pc, #100]	; (8003258 <HAL_SAI_MspInit+0x8c>)
 80031f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031fa:	60bb      	str	r3, [r7, #8]
 80031fc:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 80031fe:	4b15      	ldr	r3, [pc, #84]	; (8003254 <HAL_SAI_MspInit+0x88>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3301      	adds	r3, #1
 8003204:	4a13      	ldr	r2, [pc, #76]	; (8003254 <HAL_SAI_MspInit+0x88>)
 8003206:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PF7     ------> SAI1_MCLK_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8003208:	237c      	movs	r3, #124	; 0x7c
 800320a:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800320c:	2302      	movs	r3, #2
 800320e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003210:	2300      	movs	r3, #0
 8003212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003214:	2300      	movs	r3, #0
 8003216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8003218:	230d      	movs	r3, #13
 800321a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800321c:	f107 030c 	add.w	r3, r7, #12
 8003220:	4619      	mov	r1, r3
 8003222:	480e      	ldr	r0, [pc, #56]	; (800325c <HAL_SAI_MspInit+0x90>)
 8003224:	f001 fee6 	bl	8004ff4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003228:	2380      	movs	r3, #128	; 0x80
 800322a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322c:	2302      	movs	r3, #2
 800322e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003230:	2300      	movs	r3, #0
 8003232:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003234:	2300      	movs	r3, #0
 8003236:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8003238:	230d      	movs	r3, #13
 800323a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800323c:	f107 030c 	add.w	r3, r7, #12
 8003240:	4619      	mov	r1, r3
 8003242:	4807      	ldr	r0, [pc, #28]	; (8003260 <HAL_SAI_MspInit+0x94>)
 8003244:	f001 fed6 	bl	8004ff4 <HAL_GPIO_Init>

    }
}
 8003248:	bf00      	nop
 800324a:	3720      	adds	r7, #32
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40015404 	.word	0x40015404
 8003254:	200003a0 	.word	0x200003a0
 8003258:	40021000 	.word	0x40021000
 800325c:	48001000 	.word	0x48001000
 8003260:	48001400 	.word	0x48001400

08003264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003268:	e7fe      	b.n	8003268 <NMI_Handler+0x4>

0800326a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800326a:	b480      	push	{r7}
 800326c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800326e:	e7fe      	b.n	800326e <HardFault_Handler+0x4>

08003270 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003274:	e7fe      	b.n	8003274 <MemManage_Handler+0x4>

08003276 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003276:	b480      	push	{r7}
 8003278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800327a:	e7fe      	b.n	800327a <BusFault_Handler+0x4>

0800327c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003280:	e7fe      	b.n	8003280 <UsageFault_Handler+0x4>

08003282 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003282:	b480      	push	{r7}
 8003284:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003286:	bf00      	nop
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003294:	bf00      	nop
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr

0800329e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800329e:	b480      	push	{r7}
 80032a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032a2:	bf00      	nop
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032b0:	f000 f89c 	bl	80033ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032b4:	bf00      	nop
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80032bc:	4802      	ldr	r0, [pc, #8]	; (80032c8 <DMA1_Channel1_IRQHandler+0x10>)
 80032be:	f001 fd4a 	bl	8004d56 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80032c2:	bf00      	nop
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	20000104 	.word	0x20000104

080032cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80032d0:	4b06      	ldr	r3, [pc, #24]	; (80032ec <SystemInit+0x20>)
 80032d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d6:	4a05      	ldr	r2, [pc, #20]	; (80032ec <SystemInit+0x20>)
 80032d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80032e0:	bf00      	nop
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	e000ed00 	.word	0xe000ed00

080032f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80032f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003328 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80032f4:	f7ff ffea 	bl	80032cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032f8:	480c      	ldr	r0, [pc, #48]	; (800332c <LoopForever+0x6>)
  ldr r1, =_edata
 80032fa:	490d      	ldr	r1, [pc, #52]	; (8003330 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032fc:	4a0d      	ldr	r2, [pc, #52]	; (8003334 <LoopForever+0xe>)
  movs r3, #0
 80032fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003300:	e002      	b.n	8003308 <LoopCopyDataInit>

08003302 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003302:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003304:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003306:	3304      	adds	r3, #4

08003308 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003308:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800330a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800330c:	d3f9      	bcc.n	8003302 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800330e:	4a0a      	ldr	r2, [pc, #40]	; (8003338 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003310:	4c0a      	ldr	r4, [pc, #40]	; (800333c <LoopForever+0x16>)
  movs r3, #0
 8003312:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003314:	e001      	b.n	800331a <LoopFillZerobss>

08003316 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003316:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003318:	3204      	adds	r2, #4

0800331a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800331a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800331c:	d3fb      	bcc.n	8003316 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800331e:	f008 fd89 	bl	800be34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003322:	f7fe faad 	bl	8001880 <main>

08003326 <LoopForever>:

LoopForever:
    b LoopForever
 8003326:	e7fe      	b.n	8003326 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003328:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800332c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003330:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8003334:	08022e98 	.word	0x08022e98
  ldr r2, =_sbss
 8003338:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800333c:	200004e0 	.word	0x200004e0

08003340 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003340:	e7fe      	b.n	8003340 <ADC1_IRQHandler>

08003342 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b082      	sub	sp, #8
 8003346:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003348:	2300      	movs	r3, #0
 800334a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800334c:	2003      	movs	r0, #3
 800334e:	f001 fa2f 	bl	80047b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003352:	2000      	movs	r0, #0
 8003354:	f000 f80e 	bl	8003374 <HAL_InitTick>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d002      	beq.n	8003364 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	71fb      	strb	r3, [r7, #7]
 8003362:	e001      	b.n	8003368 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003364:	f7ff fc8e 	bl	8002c84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003368:	79fb      	ldrb	r3, [r7, #7]
}
 800336a:	4618      	mov	r0, r3
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800337c:	2300      	movs	r3, #0
 800337e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003380:	4b17      	ldr	r3, [pc, #92]	; (80033e0 <HAL_InitTick+0x6c>)
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d023      	beq.n	80033d0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003388:	4b16      	ldr	r3, [pc, #88]	; (80033e4 <HAL_InitTick+0x70>)
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	4b14      	ldr	r3, [pc, #80]	; (80033e0 <HAL_InitTick+0x6c>)
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	4619      	mov	r1, r3
 8003392:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003396:	fbb3 f3f1 	udiv	r3, r3, r1
 800339a:	fbb2 f3f3 	udiv	r3, r2, r3
 800339e:	4618      	mov	r0, r3
 80033a0:	f001 fa3b 	bl	800481a <HAL_SYSTICK_Config>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d10f      	bne.n	80033ca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2b0f      	cmp	r3, #15
 80033ae:	d809      	bhi.n	80033c4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033b0:	2200      	movs	r2, #0
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	f04f 30ff 	mov.w	r0, #4294967295
 80033b8:	f001 fa05 	bl	80047c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80033bc:	4a0a      	ldr	r2, [pc, #40]	; (80033e8 <HAL_InitTick+0x74>)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6013      	str	r3, [r2, #0]
 80033c2:	e007      	b.n	80033d4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	73fb      	strb	r3, [r7, #15]
 80033c8:	e004      	b.n	80033d4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	73fb      	strb	r3, [r7, #15]
 80033ce:	e001      	b.n	80033d4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	20000018 	.word	0x20000018
 80033e4:	20000010 	.word	0x20000010
 80033e8:	20000014 	.word	0x20000014

080033ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80033f0:	4b06      	ldr	r3, [pc, #24]	; (800340c <HAL_IncTick+0x20>)
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	461a      	mov	r2, r3
 80033f6:	4b06      	ldr	r3, [pc, #24]	; (8003410 <HAL_IncTick+0x24>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4413      	add	r3, r2
 80033fc:	4a04      	ldr	r2, [pc, #16]	; (8003410 <HAL_IncTick+0x24>)
 80033fe:	6013      	str	r3, [r2, #0]
}
 8003400:	bf00      	nop
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	20000018 	.word	0x20000018
 8003410:	200003a4 	.word	0x200003a4

08003414 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  return uwTick;
 8003418:	4b03      	ldr	r3, [pc, #12]	; (8003428 <HAL_GetTick+0x14>)
 800341a:	681b      	ldr	r3, [r3, #0]
}
 800341c:	4618      	mov	r0, r3
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	200003a4 	.word	0x200003a4

0800342c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003434:	f7ff ffee 	bl	8003414 <HAL_GetTick>
 8003438:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003444:	d005      	beq.n	8003452 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003446:	4b0a      	ldr	r3, [pc, #40]	; (8003470 <HAL_Delay+0x44>)
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	461a      	mov	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	4413      	add	r3, r2
 8003450:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003452:	bf00      	nop
 8003454:	f7ff ffde 	bl	8003414 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	429a      	cmp	r2, r3
 8003462:	d8f7      	bhi.n	8003454 <HAL_Delay+0x28>
  {
  }
}
 8003464:	bf00      	nop
 8003466:	bf00      	nop
 8003468:	3710      	adds	r7, #16
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	20000018 	.word	0x20000018

08003474 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	431a      	orrs	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	609a      	str	r2, [r3, #8]
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
 80034a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	431a      	orrs	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	609a      	str	r2, [r3, #8]
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	370c      	adds	r7, #12
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80034dc:	b480      	push	{r7}
 80034de:	b087      	sub	sp, #28
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
 80034e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	3360      	adds	r3, #96	; 0x60
 80034ee:	461a      	mov	r2, r3
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4413      	add	r3, r2
 80034f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	4b08      	ldr	r3, [pc, #32]	; (8003520 <LL_ADC_SetOffset+0x44>)
 80034fe:	4013      	ands	r3, r2
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	4313      	orrs	r3, r2
 800350c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003514:	bf00      	nop
 8003516:	371c      	adds	r7, #28
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	03fff000 	.word	0x03fff000

08003524 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	3360      	adds	r3, #96	; 0x60
 8003532:	461a      	mov	r2, r3
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	4413      	add	r3, r2
 800353a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003544:	4618      	mov	r0, r3
 8003546:	3714      	adds	r7, #20
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003550:	b480      	push	{r7}
 8003552:	b087      	sub	sp, #28
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	3360      	adds	r3, #96	; 0x60
 8003560:	461a      	mov	r2, r3
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	4413      	add	r3, r2
 8003568:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	431a      	orrs	r2, r3
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800357a:	bf00      	nop
 800357c:	371c      	adds	r7, #28
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr

08003586 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003586:	b480      	push	{r7}
 8003588:	b083      	sub	sp, #12
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
 800358e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	615a      	str	r2, [r3, #20]
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80035c0:	2301      	movs	r3, #1
 80035c2:	e000      	b.n	80035c6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr

080035d2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80035d2:	b480      	push	{r7}
 80035d4:	b087      	sub	sp, #28
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	60f8      	str	r0, [r7, #12]
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	3330      	adds	r3, #48	; 0x30
 80035e2:	461a      	mov	r2, r3
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	0a1b      	lsrs	r3, r3, #8
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	f003 030c 	and.w	r3, r3, #12
 80035ee:	4413      	add	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	f003 031f 	and.w	r3, r3, #31
 80035fc:	211f      	movs	r1, #31
 80035fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003602:	43db      	mvns	r3, r3
 8003604:	401a      	ands	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	0e9b      	lsrs	r3, r3, #26
 800360a:	f003 011f 	and.w	r1, r3, #31
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	f003 031f 	and.w	r3, r3, #31
 8003614:	fa01 f303 	lsl.w	r3, r1, r3
 8003618:	431a      	orrs	r2, r3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800361e:	bf00      	nop
 8003620:	371c      	adds	r7, #28
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800362a:	b480      	push	{r7}
 800362c:	b087      	sub	sp, #28
 800362e:	af00      	add	r7, sp, #0
 8003630:	60f8      	str	r0, [r7, #12]
 8003632:	60b9      	str	r1, [r7, #8]
 8003634:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	3314      	adds	r3, #20
 800363a:	461a      	mov	r2, r3
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	0e5b      	lsrs	r3, r3, #25
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	4413      	add	r3, r2
 8003648:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	0d1b      	lsrs	r3, r3, #20
 8003652:	f003 031f 	and.w	r3, r3, #31
 8003656:	2107      	movs	r1, #7
 8003658:	fa01 f303 	lsl.w	r3, r1, r3
 800365c:	43db      	mvns	r3, r3
 800365e:	401a      	ands	r2, r3
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	0d1b      	lsrs	r3, r3, #20
 8003664:	f003 031f 	and.w	r3, r3, #31
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	fa01 f303 	lsl.w	r3, r1, r3
 800366e:	431a      	orrs	r2, r3
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003674:	bf00      	nop
 8003676:	371c      	adds	r7, #28
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003698:	43db      	mvns	r3, r3
 800369a:	401a      	ands	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f003 0318 	and.w	r3, r3, #24
 80036a2:	4908      	ldr	r1, [pc, #32]	; (80036c4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80036a4:	40d9      	lsrs	r1, r3
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	400b      	ands	r3, r1
 80036aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ae:	431a      	orrs	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80036b6:	bf00      	nop
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	0007ffff 	.word	0x0007ffff

080036c8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80036d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	6093      	str	r3, [r2, #8]
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003700:	d101      	bne.n	8003706 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003702:	2301      	movs	r3, #1
 8003704:	e000      	b.n	8003708 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr

08003714 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003724:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003728:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800374c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003750:	d101      	bne.n	8003756 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003752:	2301      	movs	r3, #1
 8003754:	e000      	b.n	8003758 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003774:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003778:	f043 0201 	orr.w	r2, r3, #1
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003780:	bf00      	nop
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f003 0301 	and.w	r3, r3, #1
 800379c:	2b01      	cmp	r3, #1
 800379e:	d101      	bne.n	80037a4 <LL_ADC_IsEnabled+0x18>
 80037a0:	2301      	movs	r3, #1
 80037a2:	e000      	b.n	80037a6 <LL_ADC_IsEnabled+0x1a>
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr

080037b2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80037b2:	b480      	push	{r7}
 80037b4:	b083      	sub	sp, #12
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80037c2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037c6:	f043 0204 	orr.w	r2, r3, #4
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80037da:	b480      	push	{r7}
 80037dc:	b083      	sub	sp, #12
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	2b04      	cmp	r3, #4
 80037ec:	d101      	bne.n	80037f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80037ee:	2301      	movs	r3, #1
 80037f0:	e000      	b.n	80037f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f003 0308 	and.w	r3, r3, #8
 8003810:	2b08      	cmp	r3, #8
 8003812:	d101      	bne.n	8003818 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003814:	2301      	movs	r3, #1
 8003816:	e000      	b.n	800381a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
	...

08003828 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b088      	sub	sp, #32
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003830:	2300      	movs	r3, #0
 8003832:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003834:	2300      	movs	r3, #0
 8003836:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e129      	b.n	8003a96 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	691b      	ldr	r3, [r3, #16]
 8003846:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800384c:	2b00      	cmp	r3, #0
 800384e:	d109      	bne.n	8003864 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f7ff fa3b 	bl	8002ccc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4618      	mov	r0, r3
 800386a:	f7ff ff3f 	bl	80036ec <LL_ADC_IsDeepPowerDownEnabled>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d004      	beq.n	800387e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff ff25 	bl	80036c8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4618      	mov	r0, r3
 8003884:	f7ff ff5a 	bl	800373c <LL_ADC_IsInternalRegulatorEnabled>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d115      	bne.n	80038ba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4618      	mov	r0, r3
 8003894:	f7ff ff3e 	bl	8003714 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003898:	4b81      	ldr	r3, [pc, #516]	; (8003aa0 <HAL_ADC_Init+0x278>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	099b      	lsrs	r3, r3, #6
 800389e:	4a81      	ldr	r2, [pc, #516]	; (8003aa4 <HAL_ADC_Init+0x27c>)
 80038a0:	fba2 2303 	umull	r2, r3, r2, r3
 80038a4:	099b      	lsrs	r3, r3, #6
 80038a6:	3301      	adds	r3, #1
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80038ac:	e002      	b.n	80038b4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	3b01      	subs	r3, #1
 80038b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1f9      	bne.n	80038ae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff ff3c 	bl	800373c <LL_ADC_IsInternalRegulatorEnabled>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d10d      	bne.n	80038e6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ce:	f043 0210 	orr.w	r2, r3, #16
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038da:	f043 0201 	orr.w	r2, r3, #1
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7ff ff75 	bl	80037da <LL_ADC_REG_IsConversionOngoing>
 80038f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f6:	f003 0310 	and.w	r3, r3, #16
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	f040 80c2 	bne.w	8003a84 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	2b00      	cmp	r3, #0
 8003904:	f040 80be 	bne.w	8003a84 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800390c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003910:	f043 0202 	orr.w	r2, r3, #2
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4618      	mov	r0, r3
 800391e:	f7ff ff35 	bl	800378c <LL_ADC_IsEnabled>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10b      	bne.n	8003940 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003928:	485f      	ldr	r0, [pc, #380]	; (8003aa8 <HAL_ADC_Init+0x280>)
 800392a:	f7ff ff2f 	bl	800378c <LL_ADC_IsEnabled>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d105      	bne.n	8003940 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	4619      	mov	r1, r3
 800393a:	485c      	ldr	r0, [pc, #368]	; (8003aac <HAL_ADC_Init+0x284>)
 800393c:	f7ff fd9a 	bl	8003474 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	7e5b      	ldrb	r3, [r3, #25]
 8003944:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800394a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003950:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003956:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800395e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003960:	4313      	orrs	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f893 3020 	ldrb.w	r3, [r3, #32]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d106      	bne.n	800397c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	3b01      	subs	r3, #1
 8003974:	045b      	lsls	r3, r3, #17
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	4313      	orrs	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003980:	2b00      	cmp	r3, #0
 8003982:	d009      	beq.n	8003998 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003988:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003990:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	4313      	orrs	r3, r2
 8003996:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68da      	ldr	r2, [r3, #12]
 800399e:	4b44      	ldr	r3, [pc, #272]	; (8003ab0 <HAL_ADC_Init+0x288>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	6812      	ldr	r2, [r2, #0]
 80039a6:	69b9      	ldr	r1, [r7, #24]
 80039a8:	430b      	orrs	r3, r1
 80039aa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7ff ff25 	bl	8003800 <LL_ADC_INJ_IsConversionOngoing>
 80039b6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d140      	bne.n	8003a40 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d13d      	bne.n	8003a40 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	7e1b      	ldrb	r3, [r3, #24]
 80039cc:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80039ce:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80039d6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80039d8:	4313      	orrs	r3, r2
 80039da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039e6:	f023 0306 	bic.w	r3, r3, #6
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	6812      	ldr	r2, [r2, #0]
 80039ee:	69b9      	ldr	r1, [r7, #24]
 80039f0:	430b      	orrs	r3, r1
 80039f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d118      	bne.n	8003a30 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003a08:	f023 0304 	bic.w	r3, r3, #4
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003a14:	4311      	orrs	r1, r2
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003a1a:	4311      	orrs	r1, r2
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003a20:	430a      	orrs	r2, r1
 8003a22:	431a      	orrs	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f042 0201 	orr.w	r2, r2, #1
 8003a2c:	611a      	str	r2, [r3, #16]
 8003a2e:	e007      	b.n	8003a40 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	691a      	ldr	r2, [r3, #16]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 0201 	bic.w	r2, r2, #1
 8003a3e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d10c      	bne.n	8003a62 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4e:	f023 010f 	bic.w	r1, r3, #15
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	1e5a      	subs	r2, r3, #1
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	631a      	str	r2, [r3, #48]	; 0x30
 8003a60:	e007      	b.n	8003a72 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 020f 	bic.w	r2, r2, #15
 8003a70:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a76:	f023 0303 	bic.w	r3, r3, #3
 8003a7a:	f043 0201 	orr.w	r2, r3, #1
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	659a      	str	r2, [r3, #88]	; 0x58
 8003a82:	e007      	b.n	8003a94 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a88:	f043 0210 	orr.w	r2, r3, #16
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a94:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3720      	adds	r7, #32
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	20000010 	.word	0x20000010
 8003aa4:	053e2d63 	.word	0x053e2d63
 8003aa8:	50040000 	.word	0x50040000
 8003aac:	50040300 	.word	0x50040300
 8003ab0:	fff0c007 	.word	0xfff0c007

08003ab4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff fe88 	bl	80037da <LL_ADC_REG_IsConversionOngoing>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d167      	bne.n	8003ba0 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d101      	bne.n	8003ade <HAL_ADC_Start_DMA+0x2a>
 8003ada:	2302      	movs	r3, #2
 8003adc:	e063      	b.n	8003ba6 <HAL_ADC_Start_DMA+0xf2>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 fc78 	bl	80043dc <ADC_Enable>
 8003aec:	4603      	mov	r3, r0
 8003aee:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003af0:	7dfb      	ldrb	r3, [r7, #23]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d14f      	bne.n	8003b96 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003afa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003afe:	f023 0301 	bic.w	r3, r3, #1
 8003b02:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d006      	beq.n	8003b24 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b1a:	f023 0206 	bic.w	r2, r3, #6
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	65da      	str	r2, [r3, #92]	; 0x5c
 8003b22:	e002      	b.n	8003b2a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b2e:	4a20      	ldr	r2, [pc, #128]	; (8003bb0 <HAL_ADC_Start_DMA+0xfc>)
 8003b30:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b36:	4a1f      	ldr	r2, [pc, #124]	; (8003bb4 <HAL_ADC_Start_DMA+0x100>)
 8003b38:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b3e:	4a1e      	ldr	r2, [pc, #120]	; (8003bb8 <HAL_ADC_Start_DMA+0x104>)
 8003b40:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	221c      	movs	r2, #28
 8003b48:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f042 0210 	orr.w	r2, r2, #16
 8003b60:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f042 0201 	orr.w	r2, r2, #1
 8003b70:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	3340      	adds	r3, #64	; 0x40
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	68ba      	ldr	r2, [r7, #8]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f001 f86d 	bl	8004c60 <HAL_DMA_Start_IT>
 8003b86:	4603      	mov	r3, r0
 8003b88:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7ff fe0f 	bl	80037b2 <LL_ADC_REG_StartConversion>
 8003b94:	e006      	b.n	8003ba4 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003b9e:	e001      	b.n	8003ba4 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3718      	adds	r7, #24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	080044e9 	.word	0x080044e9
 8003bb4:	080045c1 	.word	0x080045c1
 8003bb8:	080045dd 	.word	0x080045dd

08003bbc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b0b6      	sub	sp, #216	; 0xd8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d101      	bne.n	8003c06 <HAL_ADC_ConfigChannel+0x22>
 8003c02:	2302      	movs	r3, #2
 8003c04:	e3d5      	b.n	80043b2 <HAL_ADC_ConfigChannel+0x7ce>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7ff fde1 	bl	80037da <LL_ADC_REG_IsConversionOngoing>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f040 83ba 	bne.w	8004394 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b05      	cmp	r3, #5
 8003c2e:	d824      	bhi.n	8003c7a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	3b02      	subs	r3, #2
 8003c36:	2b03      	cmp	r3, #3
 8003c38:	d81b      	bhi.n	8003c72 <HAL_ADC_ConfigChannel+0x8e>
 8003c3a:	a201      	add	r2, pc, #4	; (adr r2, 8003c40 <HAL_ADC_ConfigChannel+0x5c>)
 8003c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c40:	08003c51 	.word	0x08003c51
 8003c44:	08003c59 	.word	0x08003c59
 8003c48:	08003c61 	.word	0x08003c61
 8003c4c:	08003c69 	.word	0x08003c69
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003c50:	230c      	movs	r3, #12
 8003c52:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003c56:	e010      	b.n	8003c7a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003c58:	2312      	movs	r3, #18
 8003c5a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003c5e:	e00c      	b.n	8003c7a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003c60:	2318      	movs	r3, #24
 8003c62:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003c66:	e008      	b.n	8003c7a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003c68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003c70:	e003      	b.n	8003c7a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003c72:	2306      	movs	r3, #6
 8003c74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003c78:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6818      	ldr	r0, [r3, #0]
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	461a      	mov	r2, r3
 8003c84:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8003c88:	f7ff fca3 	bl	80035d2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff fda2 	bl	80037da <LL_ADC_REG_IsConversionOngoing>
 8003c96:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7ff fdae 	bl	8003800 <LL_ADC_INJ_IsConversionOngoing>
 8003ca4:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ca8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	f040 81bf 	bne.w	8004030 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003cb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	f040 81ba 	bne.w	8004030 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003cc4:	d10f      	bne.n	8003ce6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6818      	ldr	r0, [r3, #0]
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	f7ff fcaa 	bl	800362a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7ff fc51 	bl	8003586 <LL_ADC_SetSamplingTimeCommonConfig>
 8003ce4:	e00e      	b.n	8003d04 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6818      	ldr	r0, [r3, #0]
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	6819      	ldr	r1, [r3, #0]
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	f7ff fc99 	bl	800362a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2100      	movs	r1, #0
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7ff fc41 	bl	8003586 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	695a      	ldr	r2, [r3, #20]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	08db      	lsrs	r3, r3, #3
 8003d10:	f003 0303 	and.w	r3, r3, #3
 8003d14:	005b      	lsls	r3, r3, #1
 8003d16:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	2b04      	cmp	r3, #4
 8003d24:	d00a      	beq.n	8003d3c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6818      	ldr	r0, [r3, #0]
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	6919      	ldr	r1, [r3, #16]
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d36:	f7ff fbd1 	bl	80034dc <LL_ADC_SetOffset>
 8003d3a:	e179      	b.n	8004030 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2100      	movs	r1, #0
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7ff fbee 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10a      	bne.n	8003d68 <HAL_ADC_ConfigChannel+0x184>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2100      	movs	r1, #0
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f7ff fbe3 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	0e9b      	lsrs	r3, r3, #26
 8003d62:	f003 021f 	and.w	r2, r3, #31
 8003d66:	e01e      	b.n	8003da6 <HAL_ADC_ConfigChannel+0x1c2>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7ff fbd8 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003d74:	4603      	mov	r3, r0
 8003d76:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003d7e:	fa93 f3a3 	rbit	r3, r3
 8003d82:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d86:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003d8a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003d8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8003d96:	2320      	movs	r3, #32
 8003d98:	e004      	b.n	8003da4 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8003d9a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003d9e:	fab3 f383 	clz	r3, r3
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d105      	bne.n	8003dbe <HAL_ADC_ConfigChannel+0x1da>
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	0e9b      	lsrs	r3, r3, #26
 8003db8:	f003 031f 	and.w	r3, r3, #31
 8003dbc:	e018      	b.n	8003df0 <HAL_ADC_ConfigChannel+0x20c>
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003dca:	fa93 f3a3 	rbit	r3, r3
 8003dce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8003dd2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003dd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8003dda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8003de2:	2320      	movs	r3, #32
 8003de4:	e004      	b.n	8003df0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8003de6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003dea:	fab3 f383 	clz	r3, r3
 8003dee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d106      	bne.n	8003e02 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7ff fba7 	bl	8003550 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2101      	movs	r1, #1
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7ff fb8b 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d10a      	bne.n	8003e2e <HAL_ADC_ConfigChannel+0x24a>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7ff fb80 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003e24:	4603      	mov	r3, r0
 8003e26:	0e9b      	lsrs	r3, r3, #26
 8003e28:	f003 021f 	and.w	r2, r3, #31
 8003e2c:	e01e      	b.n	8003e6c <HAL_ADC_ConfigChannel+0x288>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2101      	movs	r1, #1
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7ff fb75 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e40:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003e44:	fa93 f3a3 	rbit	r3, r3
 8003e48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8003e4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003e50:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8003e54:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d101      	bne.n	8003e60 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003e5c:	2320      	movs	r3, #32
 8003e5e:	e004      	b.n	8003e6a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003e60:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003e64:	fab3 f383 	clz	r3, r3
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d105      	bne.n	8003e84 <HAL_ADC_ConfigChannel+0x2a0>
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	0e9b      	lsrs	r3, r3, #26
 8003e7e:	f003 031f 	and.w	r3, r3, #31
 8003e82:	e018      	b.n	8003eb6 <HAL_ADC_ConfigChannel+0x2d2>
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003e90:	fa93 f3a3 	rbit	r3, r3
 8003e94:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8003e98:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e9c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8003ea0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8003ea8:	2320      	movs	r3, #32
 8003eaa:	e004      	b.n	8003eb6 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8003eac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003eb0:	fab3 f383 	clz	r3, r3
 8003eb4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d106      	bne.n	8003ec8 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2101      	movs	r1, #1
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7ff fb44 	bl	8003550 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2102      	movs	r1, #2
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff fb28 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10a      	bne.n	8003ef4 <HAL_ADC_ConfigChannel+0x310>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2102      	movs	r1, #2
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff fb1d 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003eea:	4603      	mov	r3, r0
 8003eec:	0e9b      	lsrs	r3, r3, #26
 8003eee:	f003 021f 	and.w	r2, r3, #31
 8003ef2:	e01e      	b.n	8003f32 <HAL_ADC_ConfigChannel+0x34e>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2102      	movs	r1, #2
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff fb12 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f06:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f0a:	fa93 f3a3 	rbit	r3, r3
 8003f0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8003f12:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f16:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003f1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8003f22:	2320      	movs	r3, #32
 8003f24:	e004      	b.n	8003f30 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8003f26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f2a:	fab3 f383 	clz	r3, r3
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d105      	bne.n	8003f4a <HAL_ADC_ConfigChannel+0x366>
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	0e9b      	lsrs	r3, r3, #26
 8003f44:	f003 031f 	and.w	r3, r3, #31
 8003f48:	e014      	b.n	8003f74 <HAL_ADC_ConfigChannel+0x390>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f50:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003f52:	fa93 f3a3 	rbit	r3, r3
 8003f56:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8003f58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f5a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8003f5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003f66:	2320      	movs	r3, #32
 8003f68:	e004      	b.n	8003f74 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8003f6a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003f6e:	fab3 f383 	clz	r3, r3
 8003f72:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d106      	bne.n	8003f86 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	2102      	movs	r1, #2
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff fae5 	bl	8003550 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2103      	movs	r1, #3
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f7ff fac9 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003f92:	4603      	mov	r3, r0
 8003f94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10a      	bne.n	8003fb2 <HAL_ADC_ConfigChannel+0x3ce>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2103      	movs	r1, #3
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7ff fabe 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	0e9b      	lsrs	r3, r3, #26
 8003fac:	f003 021f 	and.w	r2, r3, #31
 8003fb0:	e017      	b.n	8003fe2 <HAL_ADC_ConfigChannel+0x3fe>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2103      	movs	r1, #3
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7ff fab3 	bl	8003524 <LL_ADC_GetOffsetChannel>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003fc4:	fa93 f3a3 	rbit	r3, r3
 8003fc8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fcc:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8003fce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d101      	bne.n	8003fd8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8003fd4:	2320      	movs	r3, #32
 8003fd6:	e003      	b.n	8003fe0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8003fd8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fda:	fab3 f383 	clz	r3, r3
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d105      	bne.n	8003ffa <HAL_ADC_ConfigChannel+0x416>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	0e9b      	lsrs	r3, r3, #26
 8003ff4:	f003 031f 	and.w	r3, r3, #31
 8003ff8:	e011      	b.n	800401e <HAL_ADC_ConfigChannel+0x43a>
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004000:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004002:	fa93 f3a3 	rbit	r3, r3
 8004006:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8004008:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800400a:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800400c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800400e:	2b00      	cmp	r3, #0
 8004010:	d101      	bne.n	8004016 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8004012:	2320      	movs	r3, #32
 8004014:	e003      	b.n	800401e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8004016:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004018:	fab3 f383 	clz	r3, r3
 800401c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800401e:	429a      	cmp	r2, r3
 8004020:	d106      	bne.n	8004030 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2200      	movs	r2, #0
 8004028:	2103      	movs	r1, #3
 800402a:	4618      	mov	r0, r3
 800402c:	f7ff fa90 	bl	8003550 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4618      	mov	r0, r3
 8004036:	f7ff fba9 	bl	800378c <LL_ADC_IsEnabled>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	f040 813f 	bne.w	80042c0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6818      	ldr	r0, [r3, #0]
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	6819      	ldr	r1, [r3, #0]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	461a      	mov	r2, r3
 8004050:	f7ff fb16 	bl	8003680 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	4a8e      	ldr	r2, [pc, #568]	; (8004294 <HAL_ADC_ConfigChannel+0x6b0>)
 800405a:	4293      	cmp	r3, r2
 800405c:	f040 8130 	bne.w	80042c0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800406c:	2b00      	cmp	r3, #0
 800406e:	d10b      	bne.n	8004088 <HAL_ADC_ConfigChannel+0x4a4>
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	0e9b      	lsrs	r3, r3, #26
 8004076:	3301      	adds	r3, #1
 8004078:	f003 031f 	and.w	r3, r3, #31
 800407c:	2b09      	cmp	r3, #9
 800407e:	bf94      	ite	ls
 8004080:	2301      	movls	r3, #1
 8004082:	2300      	movhi	r3, #0
 8004084:	b2db      	uxtb	r3, r3
 8004086:	e019      	b.n	80040bc <HAL_ADC_ConfigChannel+0x4d8>
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004090:	fa93 f3a3 	rbit	r3, r3
 8004094:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004096:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004098:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800409a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80040a0:	2320      	movs	r3, #32
 80040a2:	e003      	b.n	80040ac <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80040a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040a6:	fab3 f383 	clz	r3, r3
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	3301      	adds	r3, #1
 80040ae:	f003 031f 	and.w	r3, r3, #31
 80040b2:	2b09      	cmp	r3, #9
 80040b4:	bf94      	ite	ls
 80040b6:	2301      	movls	r3, #1
 80040b8:	2300      	movhi	r3, #0
 80040ba:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d079      	beq.n	80041b4 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d107      	bne.n	80040dc <HAL_ADC_ConfigChannel+0x4f8>
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	0e9b      	lsrs	r3, r3, #26
 80040d2:	3301      	adds	r3, #1
 80040d4:	069b      	lsls	r3, r3, #26
 80040d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80040da:	e015      	b.n	8004108 <HAL_ADC_ConfigChannel+0x524>
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040e4:	fa93 f3a3 	rbit	r3, r3
 80040e8:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80040ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040ec:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80040ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80040f4:	2320      	movs	r3, #32
 80040f6:	e003      	b.n	8004100 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80040f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040fa:	fab3 f383 	clz	r3, r3
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	3301      	adds	r3, #1
 8004102:	069b      	lsls	r3, r3, #26
 8004104:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004110:	2b00      	cmp	r3, #0
 8004112:	d109      	bne.n	8004128 <HAL_ADC_ConfigChannel+0x544>
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	0e9b      	lsrs	r3, r3, #26
 800411a:	3301      	adds	r3, #1
 800411c:	f003 031f 	and.w	r3, r3, #31
 8004120:	2101      	movs	r1, #1
 8004122:	fa01 f303 	lsl.w	r3, r1, r3
 8004126:	e017      	b.n	8004158 <HAL_ADC_ConfigChannel+0x574>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800412e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004130:	fa93 f3a3 	rbit	r3, r3
 8004134:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004138:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800413a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800413c:	2b00      	cmp	r3, #0
 800413e:	d101      	bne.n	8004144 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8004140:	2320      	movs	r3, #32
 8004142:	e003      	b.n	800414c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8004144:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004146:	fab3 f383 	clz	r3, r3
 800414a:	b2db      	uxtb	r3, r3
 800414c:	3301      	adds	r3, #1
 800414e:	f003 031f 	and.w	r3, r3, #31
 8004152:	2101      	movs	r1, #1
 8004154:	fa01 f303 	lsl.w	r3, r1, r3
 8004158:	ea42 0103 	orr.w	r1, r2, r3
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004164:	2b00      	cmp	r3, #0
 8004166:	d10a      	bne.n	800417e <HAL_ADC_ConfigChannel+0x59a>
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	0e9b      	lsrs	r3, r3, #26
 800416e:	3301      	adds	r3, #1
 8004170:	f003 021f 	and.w	r2, r3, #31
 8004174:	4613      	mov	r3, r2
 8004176:	005b      	lsls	r3, r3, #1
 8004178:	4413      	add	r3, r2
 800417a:	051b      	lsls	r3, r3, #20
 800417c:	e018      	b.n	80041b0 <HAL_ADC_ConfigChannel+0x5cc>
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004184:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004186:	fa93 f3a3 	rbit	r3, r3
 800418a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800418c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800418e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004192:	2b00      	cmp	r3, #0
 8004194:	d101      	bne.n	800419a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8004196:	2320      	movs	r3, #32
 8004198:	e003      	b.n	80041a2 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800419a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800419c:	fab3 f383 	clz	r3, r3
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	3301      	adds	r3, #1
 80041a4:	f003 021f 	and.w	r2, r3, #31
 80041a8:	4613      	mov	r3, r2
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	4413      	add	r3, r2
 80041ae:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041b0:	430b      	orrs	r3, r1
 80041b2:	e080      	b.n	80042b6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d107      	bne.n	80041d0 <HAL_ADC_ConfigChannel+0x5ec>
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	0e9b      	lsrs	r3, r3, #26
 80041c6:	3301      	adds	r3, #1
 80041c8:	069b      	lsls	r3, r3, #26
 80041ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80041ce:	e015      	b.n	80041fc <HAL_ADC_ConfigChannel+0x618>
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d8:	fa93 f3a3 	rbit	r3, r3
 80041dc:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80041de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80041e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80041e8:	2320      	movs	r3, #32
 80041ea:	e003      	b.n	80041f4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80041ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041ee:	fab3 f383 	clz	r3, r3
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	3301      	adds	r3, #1
 80041f6:	069b      	lsls	r3, r3, #26
 80041f8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004204:	2b00      	cmp	r3, #0
 8004206:	d109      	bne.n	800421c <HAL_ADC_ConfigChannel+0x638>
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	0e9b      	lsrs	r3, r3, #26
 800420e:	3301      	adds	r3, #1
 8004210:	f003 031f 	and.w	r3, r3, #31
 8004214:	2101      	movs	r1, #1
 8004216:	fa01 f303 	lsl.w	r3, r1, r3
 800421a:	e017      	b.n	800424c <HAL_ADC_ConfigChannel+0x668>
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	fa93 f3a3 	rbit	r3, r3
 8004228:	61bb      	str	r3, [r7, #24]
  return result;
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800422e:	6a3b      	ldr	r3, [r7, #32]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d101      	bne.n	8004238 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8004234:	2320      	movs	r3, #32
 8004236:	e003      	b.n	8004240 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8004238:	6a3b      	ldr	r3, [r7, #32]
 800423a:	fab3 f383 	clz	r3, r3
 800423e:	b2db      	uxtb	r3, r3
 8004240:	3301      	adds	r3, #1
 8004242:	f003 031f 	and.w	r3, r3, #31
 8004246:	2101      	movs	r1, #1
 8004248:	fa01 f303 	lsl.w	r3, r1, r3
 800424c:	ea42 0103 	orr.w	r1, r2, r3
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10d      	bne.n	8004278 <HAL_ADC_ConfigChannel+0x694>
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	0e9b      	lsrs	r3, r3, #26
 8004262:	3301      	adds	r3, #1
 8004264:	f003 021f 	and.w	r2, r3, #31
 8004268:	4613      	mov	r3, r2
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	4413      	add	r3, r2
 800426e:	3b1e      	subs	r3, #30
 8004270:	051b      	lsls	r3, r3, #20
 8004272:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004276:	e01d      	b.n	80042b4 <HAL_ADC_ConfigChannel+0x6d0>
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	fa93 f3a3 	rbit	r3, r3
 8004284:	60fb      	str	r3, [r7, #12]
  return result;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d103      	bne.n	8004298 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8004290:	2320      	movs	r3, #32
 8004292:	e005      	b.n	80042a0 <HAL_ADC_ConfigChannel+0x6bc>
 8004294:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	fab3 f383 	clz	r3, r3
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	3301      	adds	r3, #1
 80042a2:	f003 021f 	and.w	r2, r3, #31
 80042a6:	4613      	mov	r3, r2
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	4413      	add	r3, r2
 80042ac:	3b1e      	subs	r3, #30
 80042ae:	051b      	lsls	r3, r3, #20
 80042b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042b4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80042b6:	683a      	ldr	r2, [r7, #0]
 80042b8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042ba:	4619      	mov	r1, r3
 80042bc:	f7ff f9b5 	bl	800362a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	4b3d      	ldr	r3, [pc, #244]	; (80043bc <HAL_ADC_ConfigChannel+0x7d8>)
 80042c6:	4013      	ands	r3, r2
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d06c      	beq.n	80043a6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042cc:	483c      	ldr	r0, [pc, #240]	; (80043c0 <HAL_ADC_ConfigChannel+0x7dc>)
 80042ce:	f7ff f8f7 	bl	80034c0 <LL_ADC_GetCommonPathInternalCh>
 80042d2:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a3a      	ldr	r2, [pc, #232]	; (80043c4 <HAL_ADC_ConfigChannel+0x7e0>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d127      	bne.n	8004330 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80042e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80042e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d121      	bne.n	8004330 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a35      	ldr	r2, [pc, #212]	; (80043c8 <HAL_ADC_ConfigChannel+0x7e4>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d157      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80042fa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80042fe:	4619      	mov	r1, r3
 8004300:	482f      	ldr	r0, [pc, #188]	; (80043c0 <HAL_ADC_ConfigChannel+0x7dc>)
 8004302:	f7ff f8ca 	bl	800349a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004306:	4b31      	ldr	r3, [pc, #196]	; (80043cc <HAL_ADC_ConfigChannel+0x7e8>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	099b      	lsrs	r3, r3, #6
 800430c:	4a30      	ldr	r2, [pc, #192]	; (80043d0 <HAL_ADC_ConfigChannel+0x7ec>)
 800430e:	fba2 2303 	umull	r2, r3, r2, r3
 8004312:	099b      	lsrs	r3, r3, #6
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	4613      	mov	r3, r2
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	4413      	add	r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004320:	e002      	b.n	8004328 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	3b01      	subs	r3, #1
 8004326:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1f9      	bne.n	8004322 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800432e:	e03a      	b.n	80043a6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a27      	ldr	r2, [pc, #156]	; (80043d4 <HAL_ADC_ConfigChannel+0x7f0>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d113      	bne.n	8004362 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800433a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800433e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d10d      	bne.n	8004362 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a1f      	ldr	r2, [pc, #124]	; (80043c8 <HAL_ADC_ConfigChannel+0x7e4>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d12a      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004350:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004354:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004358:	4619      	mov	r1, r3
 800435a:	4819      	ldr	r0, [pc, #100]	; (80043c0 <HAL_ADC_ConfigChannel+0x7dc>)
 800435c:	f7ff f89d 	bl	800349a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004360:	e021      	b.n	80043a6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a1c      	ldr	r2, [pc, #112]	; (80043d8 <HAL_ADC_ConfigChannel+0x7f4>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d11c      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800436c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004370:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d116      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a12      	ldr	r2, [pc, #72]	; (80043c8 <HAL_ADC_ConfigChannel+0x7e4>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d111      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004382:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004386:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800438a:	4619      	mov	r1, r3
 800438c:	480c      	ldr	r0, [pc, #48]	; (80043c0 <HAL_ADC_ConfigChannel+0x7dc>)
 800438e:	f7ff f884 	bl	800349a <LL_ADC_SetCommonPathInternalCh>
 8004392:	e008      	b.n	80043a6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004398:	f043 0220 	orr.w	r2, r3, #32
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80043ae:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	37d8      	adds	r7, #216	; 0xd8
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	80080000 	.word	0x80080000
 80043c0:	50040300 	.word	0x50040300
 80043c4:	c7520000 	.word	0xc7520000
 80043c8:	50040000 	.word	0x50040000
 80043cc:	20000010 	.word	0x20000010
 80043d0:	053e2d63 	.word	0x053e2d63
 80043d4:	cb840000 	.word	0xcb840000
 80043d8:	80000001 	.word	0x80000001

080043dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80043e4:	2300      	movs	r3, #0
 80043e6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7ff f9cd 	bl	800378c <LL_ADC_IsEnabled>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d169      	bne.n	80044cc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	689a      	ldr	r2, [r3, #8]
 80043fe:	4b36      	ldr	r3, [pc, #216]	; (80044d8 <ADC_Enable+0xfc>)
 8004400:	4013      	ands	r3, r2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00d      	beq.n	8004422 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800440a:	f043 0210 	orr.w	r2, r3, #16
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004416:	f043 0201 	orr.w	r2, r3, #1
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e055      	b.n	80044ce <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4618      	mov	r0, r3
 8004428:	f7ff f99c 	bl	8003764 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800442c:	482b      	ldr	r0, [pc, #172]	; (80044dc <ADC_Enable+0x100>)
 800442e:	f7ff f847 	bl	80034c0 <LL_ADC_GetCommonPathInternalCh>
 8004432:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004434:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004438:	2b00      	cmp	r3, #0
 800443a:	d013      	beq.n	8004464 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800443c:	4b28      	ldr	r3, [pc, #160]	; (80044e0 <ADC_Enable+0x104>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	099b      	lsrs	r3, r3, #6
 8004442:	4a28      	ldr	r2, [pc, #160]	; (80044e4 <ADC_Enable+0x108>)
 8004444:	fba2 2303 	umull	r2, r3, r2, r3
 8004448:	099b      	lsrs	r3, r3, #6
 800444a:	1c5a      	adds	r2, r3, #1
 800444c:	4613      	mov	r3, r2
 800444e:	005b      	lsls	r3, r3, #1
 8004450:	4413      	add	r3, r2
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004456:	e002      	b.n	800445e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	3b01      	subs	r3, #1
 800445c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1f9      	bne.n	8004458 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004464:	f7fe ffd6 	bl	8003414 <HAL_GetTick>
 8004468:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800446a:	e028      	b.n	80044be <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4618      	mov	r0, r3
 8004472:	f7ff f98b 	bl	800378c <LL_ADC_IsEnabled>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d104      	bne.n	8004486 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4618      	mov	r0, r3
 8004482:	f7ff f96f 	bl	8003764 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004486:	f7fe ffc5 	bl	8003414 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	2b02      	cmp	r3, #2
 8004492:	d914      	bls.n	80044be <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d00d      	beq.n	80044be <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044a6:	f043 0210 	orr.w	r2, r3, #16
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044b2:	f043 0201 	orr.w	r2, r3, #1
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e007      	b.n	80044ce <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d1cf      	bne.n	800446c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
 80044d6:	bf00      	nop
 80044d8:	8000003f 	.word	0x8000003f
 80044dc:	50040300 	.word	0x50040300
 80044e0:	20000010 	.word	0x20000010
 80044e4:	053e2d63 	.word	0x053e2d63

080044e8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044fa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d14b      	bne.n	800459a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004506:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0308 	and.w	r3, r3, #8
 8004518:	2b00      	cmp	r3, #0
 800451a:	d021      	beq.n	8004560 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4618      	mov	r0, r3
 8004522:	f7ff f843 	bl	80035ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d032      	beq.n	8004592 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d12b      	bne.n	8004592 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800453e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800454a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d11f      	bne.n	8004592 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004556:	f043 0201 	orr.w	r2, r3, #1
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	659a      	str	r2, [r3, #88]	; 0x58
 800455e:	e018      	b.n	8004592 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d111      	bne.n	8004592 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004572:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800457e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d105      	bne.n	8004592 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800458a:	f043 0201 	orr.w	r2, r3, #1
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f7fc ffe8 	bl	8001568 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004598:	e00e      	b.n	80045b8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459e:	f003 0310 	and.w	r3, r3, #16
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d003      	beq.n	80045ae <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f7ff fb12 	bl	8003bd0 <HAL_ADC_ErrorCallback>
}
 80045ac:	e004      	b.n	80045b8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	4798      	blx	r3
}
 80045b8:	bf00      	nop
 80045ba:	3710      	adds	r7, #16
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045cc:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f7ff faf4 	bl	8003bbc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045d4:	bf00      	nop
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045fa:	f043 0204 	orr.w	r2, r3, #4
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f7ff fae4 	bl	8003bd0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f003 0307 	and.w	r3, r3, #7
 800461e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004620:	4b0c      	ldr	r3, [pc, #48]	; (8004654 <__NVIC_SetPriorityGrouping+0x44>)
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004626:	68ba      	ldr	r2, [r7, #8]
 8004628:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800462c:	4013      	ands	r3, r2
 800462e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004638:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800463c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004640:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004642:	4a04      	ldr	r2, [pc, #16]	; (8004654 <__NVIC_SetPriorityGrouping+0x44>)
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	60d3      	str	r3, [r2, #12]
}
 8004648:	bf00      	nop
 800464a:	3714      	adds	r7, #20
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	e000ed00 	.word	0xe000ed00

08004658 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004658:	b480      	push	{r7}
 800465a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800465c:	4b04      	ldr	r3, [pc, #16]	; (8004670 <__NVIC_GetPriorityGrouping+0x18>)
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	0a1b      	lsrs	r3, r3, #8
 8004662:	f003 0307 	and.w	r3, r3, #7
}
 8004666:	4618      	mov	r0, r3
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr
 8004670:	e000ed00 	.word	0xe000ed00

08004674 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	4603      	mov	r3, r0
 800467c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800467e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004682:	2b00      	cmp	r3, #0
 8004684:	db0b      	blt.n	800469e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004686:	79fb      	ldrb	r3, [r7, #7]
 8004688:	f003 021f 	and.w	r2, r3, #31
 800468c:	4907      	ldr	r1, [pc, #28]	; (80046ac <__NVIC_EnableIRQ+0x38>)
 800468e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004692:	095b      	lsrs	r3, r3, #5
 8004694:	2001      	movs	r0, #1
 8004696:	fa00 f202 	lsl.w	r2, r0, r2
 800469a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800469e:	bf00      	nop
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	e000e100 	.word	0xe000e100

080046b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	4603      	mov	r3, r0
 80046b8:	6039      	str	r1, [r7, #0]
 80046ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	db0a      	blt.n	80046da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	b2da      	uxtb	r2, r3
 80046c8:	490c      	ldr	r1, [pc, #48]	; (80046fc <__NVIC_SetPriority+0x4c>)
 80046ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ce:	0112      	lsls	r2, r2, #4
 80046d0:	b2d2      	uxtb	r2, r2
 80046d2:	440b      	add	r3, r1
 80046d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046d8:	e00a      	b.n	80046f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	b2da      	uxtb	r2, r3
 80046de:	4908      	ldr	r1, [pc, #32]	; (8004700 <__NVIC_SetPriority+0x50>)
 80046e0:	79fb      	ldrb	r3, [r7, #7]
 80046e2:	f003 030f 	and.w	r3, r3, #15
 80046e6:	3b04      	subs	r3, #4
 80046e8:	0112      	lsls	r2, r2, #4
 80046ea:	b2d2      	uxtb	r2, r2
 80046ec:	440b      	add	r3, r1
 80046ee:	761a      	strb	r2, [r3, #24]
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr
 80046fc:	e000e100 	.word	0xe000e100
 8004700:	e000ed00 	.word	0xe000ed00

08004704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004704:	b480      	push	{r7}
 8004706:	b089      	sub	sp, #36	; 0x24
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f003 0307 	and.w	r3, r3, #7
 8004716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	f1c3 0307 	rsb	r3, r3, #7
 800471e:	2b04      	cmp	r3, #4
 8004720:	bf28      	it	cs
 8004722:	2304      	movcs	r3, #4
 8004724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004726:	69fb      	ldr	r3, [r7, #28]
 8004728:	3304      	adds	r3, #4
 800472a:	2b06      	cmp	r3, #6
 800472c:	d902      	bls.n	8004734 <NVIC_EncodePriority+0x30>
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	3b03      	subs	r3, #3
 8004732:	e000      	b.n	8004736 <NVIC_EncodePriority+0x32>
 8004734:	2300      	movs	r3, #0
 8004736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004738:	f04f 32ff 	mov.w	r2, #4294967295
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	fa02 f303 	lsl.w	r3, r2, r3
 8004742:	43da      	mvns	r2, r3
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	401a      	ands	r2, r3
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800474c:	f04f 31ff 	mov.w	r1, #4294967295
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	fa01 f303 	lsl.w	r3, r1, r3
 8004756:	43d9      	mvns	r1, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800475c:	4313      	orrs	r3, r2
         );
}
 800475e:	4618      	mov	r0, r3
 8004760:	3724      	adds	r7, #36	; 0x24
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
	...

0800476c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	3b01      	subs	r3, #1
 8004778:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800477c:	d301      	bcc.n	8004782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800477e:	2301      	movs	r3, #1
 8004780:	e00f      	b.n	80047a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004782:	4a0a      	ldr	r2, [pc, #40]	; (80047ac <SysTick_Config+0x40>)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3b01      	subs	r3, #1
 8004788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800478a:	210f      	movs	r1, #15
 800478c:	f04f 30ff 	mov.w	r0, #4294967295
 8004790:	f7ff ff8e 	bl	80046b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004794:	4b05      	ldr	r3, [pc, #20]	; (80047ac <SysTick_Config+0x40>)
 8004796:	2200      	movs	r2, #0
 8004798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800479a:	4b04      	ldr	r3, [pc, #16]	; (80047ac <SysTick_Config+0x40>)
 800479c:	2207      	movs	r2, #7
 800479e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3708      	adds	r7, #8
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	e000e010 	.word	0xe000e010

080047b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f7ff ff29 	bl	8004610 <__NVIC_SetPriorityGrouping>
}
 80047be:	bf00      	nop
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b086      	sub	sp, #24
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	4603      	mov	r3, r0
 80047ce:	60b9      	str	r1, [r7, #8]
 80047d0:	607a      	str	r2, [r7, #4]
 80047d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80047d4:	2300      	movs	r3, #0
 80047d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80047d8:	f7ff ff3e 	bl	8004658 <__NVIC_GetPriorityGrouping>
 80047dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	68b9      	ldr	r1, [r7, #8]
 80047e2:	6978      	ldr	r0, [r7, #20]
 80047e4:	f7ff ff8e 	bl	8004704 <NVIC_EncodePriority>
 80047e8:	4602      	mov	r2, r0
 80047ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047ee:	4611      	mov	r1, r2
 80047f0:	4618      	mov	r0, r3
 80047f2:	f7ff ff5d 	bl	80046b0 <__NVIC_SetPriority>
}
 80047f6:	bf00      	nop
 80047f8:	3718      	adds	r7, #24
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}

080047fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047fe:	b580      	push	{r7, lr}
 8004800:	b082      	sub	sp, #8
 8004802:	af00      	add	r7, sp, #0
 8004804:	4603      	mov	r3, r0
 8004806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800480c:	4618      	mov	r0, r3
 800480e:	f7ff ff31 	bl	8004674 <__NVIC_EnableIRQ>
}
 8004812:	bf00      	nop
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b082      	sub	sp, #8
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7ff ffa2 	bl	800476c <SysTick_Config>
 8004828:	4603      	mov	r3, r0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004832:	b580      	push	{r7, lr}
 8004834:	b082      	sub	sp, #8
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e014      	b.n	800486e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	791b      	ldrb	r3, [r3, #4]
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d105      	bne.n	800485a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7fe fac1 	bl	8002ddc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2202      	movs	r2, #2
 800485e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3708      	adds	r7, #8
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
	...

08004878 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b088      	sub	sp, #32
 800487c:	af00      	add	r7, sp, #0
 800487e:	60f8      	str	r0, [r7, #12]
 8004880:	60b9      	str	r1, [r7, #8]
 8004882:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	795b      	ldrb	r3, [r3, #5]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d101      	bne.n	8004894 <HAL_DAC_ConfigChannel+0x1c>
 8004890:	2302      	movs	r3, #2
 8004892:	e137      	b.n	8004b04 <HAL_DAC_ConfigChannel+0x28c>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2201      	movs	r2, #1
 8004898:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2202      	movs	r2, #2
 800489e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	2b04      	cmp	r3, #4
 80048a6:	f040 8081 	bne.w	80049ac <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80048aa:	f7fe fdb3 	bl	8003414 <HAL_GetTick>
 80048ae:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d140      	bne.n	8004938 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80048b6:	e018      	b.n	80048ea <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80048b8:	f7fe fdac 	bl	8003414 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d911      	bls.n	80048ea <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00a      	beq.n	80048ea <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	f043 0208 	orr.w	r2, r3, #8
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2203      	movs	r2, #3
 80048e4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e10c      	b.n	8004b04 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1df      	bne.n	80048b8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80048f8:	2001      	movs	r0, #1
 80048fa:	f7fe fd97 	bl	800342c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68ba      	ldr	r2, [r7, #8]
 8004904:	69d2      	ldr	r2, [r2, #28]
 8004906:	641a      	str	r2, [r3, #64]	; 0x40
 8004908:	e023      	b.n	8004952 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800490a:	f7fe fd83 	bl	8003414 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	2b01      	cmp	r3, #1
 8004916:	d90f      	bls.n	8004938 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800491e:	2b00      	cmp	r3, #0
 8004920:	da0a      	bge.n	8004938 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	f043 0208 	orr.w	r2, r3, #8
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2203      	movs	r2, #3
 8004932:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e0e5      	b.n	8004b04 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800493e:	2b00      	cmp	r3, #0
 8004940:	dbe3      	blt.n	800490a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8004942:	2001      	movs	r0, #1
 8004944:	f7fe fd72 	bl	800342c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	69d2      	ldr	r2, [r2, #28]
 8004950:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f003 0310 	and.w	r3, r3, #16
 800495e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004962:	fa01 f303 	lsl.w	r3, r1, r3
 8004966:	43db      	mvns	r3, r3
 8004968:	ea02 0103 	and.w	r1, r2, r3
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	6a1a      	ldr	r2, [r3, #32]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f003 0310 	and.w	r3, r3, #16
 8004976:	409a      	lsls	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	430a      	orrs	r2, r1
 800497e:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f003 0310 	and.w	r3, r3, #16
 800498c:	21ff      	movs	r1, #255	; 0xff
 800498e:	fa01 f303 	lsl.w	r3, r1, r3
 8004992:	43db      	mvns	r3, r3
 8004994:	ea02 0103 	and.w	r1, r2, r3
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f003 0310 	and.w	r3, r3, #16
 80049a2:	409a      	lsls	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	430a      	orrs	r2, r1
 80049aa:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d11d      	bne.n	80049f0 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ba:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f003 0310 	and.w	r3, r3, #16
 80049c2:	221f      	movs	r2, #31
 80049c4:	fa02 f303 	lsl.w	r3, r2, r3
 80049c8:	43db      	mvns	r3, r3
 80049ca:	69fa      	ldr	r2, [r7, #28]
 80049cc:	4013      	ands	r3, r2
 80049ce:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f003 0310 	and.w	r3, r3, #16
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	fa02 f303 	lsl.w	r3, r2, r3
 80049e2:	69fa      	ldr	r2, [r7, #28]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	69fa      	ldr	r2, [r7, #28]
 80049ee:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f6:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f003 0310 	and.w	r3, r3, #16
 80049fe:	2207      	movs	r2, #7
 8004a00:	fa02 f303 	lsl.w	r3, r2, r3
 8004a04:	43db      	mvns	r3, r3
 8004a06:	69fa      	ldr	r2, [r7, #28]
 8004a08:	4013      	ands	r3, r2
 8004a0a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	685a      	ldr	r2, [r3, #4]
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	431a      	orrs	r2, r3
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	691b      	ldr	r3, [r3, #16]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f003 0310 	and.w	r3, r3, #16
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2a:	69fa      	ldr	r2, [r7, #28]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	69fa      	ldr	r2, [r7, #28]
 8004a36:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6819      	ldr	r1, [r3, #0]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f003 0310 	and.w	r3, r3, #16
 8004a44:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004a48:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4c:	43da      	mvns	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	400a      	ands	r2, r1
 8004a54:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f003 0310 	and.w	r3, r3, #16
 8004a64:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004a68:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6c:	43db      	mvns	r3, r3
 8004a6e:	69fa      	ldr	r2, [r7, #28]
 8004a70:	4013      	ands	r3, r2
 8004a72:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f003 0310 	and.w	r3, r3, #16
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	fa02 f303 	lsl.w	r3, r2, r3
 8004a86:	69fa      	ldr	r2, [r7, #28]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a94:	d104      	bne.n	8004aa0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a9c:	61fb      	str	r3, [r7, #28]
 8004a9e:	e018      	b.n	8004ad2 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d104      	bne.n	8004ab2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8004aa8:	69fb      	ldr	r3, [r7, #28]
 8004aaa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004aae:	61fb      	str	r3, [r7, #28]
 8004ab0:	e00f      	b.n	8004ad2 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8004ab2:	f001 fafd 	bl	80060b0 <HAL_RCC_GetHCLKFreq>
 8004ab6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	4a14      	ldr	r2, [pc, #80]	; (8004b0c <HAL_DAC_ConfigChannel+0x294>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d904      	bls.n	8004aca <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ac6:	61fb      	str	r3, [r7, #28]
 8004ac8:	e003      	b.n	8004ad2 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004ad0:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	69fa      	ldr	r2, [r7, #28]
 8004ad8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	6819      	ldr	r1, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f003 0310 	and.w	r3, r3, #16
 8004ae6:	22c0      	movs	r2, #192	; 0xc0
 8004ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aec:	43da      	mvns	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	400a      	ands	r2, r1
 8004af4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2201      	movs	r2, #1
 8004afa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3720      	adds	r7, #32
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	04c4b400 	.word	0x04c4b400

08004b10 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d101      	bne.n	8004b22 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e08d      	b.n	8004c3e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	461a      	mov	r2, r3
 8004b28:	4b47      	ldr	r3, [pc, #284]	; (8004c48 <HAL_DMA_Init+0x138>)
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d80f      	bhi.n	8004b4e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	4b45      	ldr	r3, [pc, #276]	; (8004c4c <HAL_DMA_Init+0x13c>)
 8004b36:	4413      	add	r3, r2
 8004b38:	4a45      	ldr	r2, [pc, #276]	; (8004c50 <HAL_DMA_Init+0x140>)
 8004b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3e:	091b      	lsrs	r3, r3, #4
 8004b40:	009a      	lsls	r2, r3, #2
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a42      	ldr	r2, [pc, #264]	; (8004c54 <HAL_DMA_Init+0x144>)
 8004b4a:	641a      	str	r2, [r3, #64]	; 0x40
 8004b4c:	e00e      	b.n	8004b6c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	4b40      	ldr	r3, [pc, #256]	; (8004c58 <HAL_DMA_Init+0x148>)
 8004b56:	4413      	add	r3, r2
 8004b58:	4a3d      	ldr	r2, [pc, #244]	; (8004c50 <HAL_DMA_Init+0x140>)
 8004b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b5e:	091b      	lsrs	r3, r3, #4
 8004b60:	009a      	lsls	r2, r3, #2
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a3c      	ldr	r2, [pc, #240]	; (8004c5c <HAL_DMA_Init+0x14c>)
 8004b6a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2202      	movs	r2, #2
 8004b70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b86:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004b90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ba8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a1b      	ldr	r3, [r3, #32]
 8004bae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004bb0:	68fa      	ldr	r2, [r7, #12]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 f9b6 	bl	8004f30 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bcc:	d102      	bne.n	8004bd4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bdc:	b2d2      	uxtb	r2, r2
 8004bde:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004be8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d010      	beq.n	8004c14 <HAL_DMA_Init+0x104>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d80c      	bhi.n	8004c14 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f9d6 	bl	8004fac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c04:	2200      	movs	r2, #0
 8004c06:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004c10:	605a      	str	r2, [r3, #4]
 8004c12:	e008      	b.n	8004c26 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	40020407 	.word	0x40020407
 8004c4c:	bffdfff8 	.word	0xbffdfff8
 8004c50:	cccccccd 	.word	0xcccccccd
 8004c54:	40020000 	.word	0x40020000
 8004c58:	bffdfbf8 	.word	0xbffdfbf8
 8004c5c:	40020400 	.word	0x40020400

08004c60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b086      	sub	sp, #24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
 8004c6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d101      	bne.n	8004c80 <HAL_DMA_Start_IT+0x20>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	e066      	b.n	8004d4e <HAL_DMA_Start_IT+0xee>
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d155      	bne.n	8004d40 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 0201 	bic.w	r2, r2, #1
 8004cb0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	68b9      	ldr	r1, [r7, #8]
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f000 f8fb 	bl	8004eb4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d008      	beq.n	8004cd8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f042 020e 	orr.w	r2, r2, #14
 8004cd4:	601a      	str	r2, [r3, #0]
 8004cd6:	e00f      	b.n	8004cf8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 0204 	bic.w	r2, r2, #4
 8004ce6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f042 020a 	orr.w	r2, r2, #10
 8004cf6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d007      	beq.n	8004d16 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d14:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d007      	beq.n	8004d2e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d2c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f042 0201 	orr.w	r2, r2, #1
 8004d3c:	601a      	str	r2, [r3, #0]
 8004d3e:	e005      	b.n	8004d4c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004d48:	2302      	movs	r3, #2
 8004d4a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004d4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b084      	sub	sp, #16
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d72:	f003 031c 	and.w	r3, r3, #28
 8004d76:	2204      	movs	r2, #4
 8004d78:	409a      	lsls	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d026      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x7a>
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	f003 0304 	and.w	r3, r3, #4
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d021      	beq.n	8004dd0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 0320 	and.w	r3, r3, #32
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d107      	bne.n	8004daa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f022 0204 	bic.w	r2, r2, #4
 8004da8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dae:	f003 021c 	and.w	r2, r3, #28
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db6:	2104      	movs	r1, #4
 8004db8:	fa01 f202 	lsl.w	r2, r1, r2
 8004dbc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d071      	beq.n	8004eaa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004dce:	e06c      	b.n	8004eaa <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd4:	f003 031c 	and.w	r3, r3, #28
 8004dd8:	2202      	movs	r2, #2
 8004dda:	409a      	lsls	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	4013      	ands	r3, r2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d02e      	beq.n	8004e42 <HAL_DMA_IRQHandler+0xec>
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d029      	beq.n	8004e42 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0320 	and.w	r3, r3, #32
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10b      	bne.n	8004e14 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f022 020a 	bic.w	r2, r2, #10
 8004e0a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e18:	f003 021c 	and.w	r2, r3, #28
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e20:	2102      	movs	r1, #2
 8004e22:	fa01 f202 	lsl.w	r2, r1, r2
 8004e26:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d038      	beq.n	8004eaa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004e40:	e033      	b.n	8004eaa <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e46:	f003 031c 	and.w	r3, r3, #28
 8004e4a:	2208      	movs	r2, #8
 8004e4c:	409a      	lsls	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	4013      	ands	r3, r2
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d02a      	beq.n	8004eac <HAL_DMA_IRQHandler+0x156>
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	f003 0308 	and.w	r3, r3, #8
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d025      	beq.n	8004eac <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f022 020e 	bic.w	r2, r2, #14
 8004e6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e74:	f003 021c 	and.w	r2, r3, #28
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7c:	2101      	movs	r1, #1
 8004e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8004e82:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d004      	beq.n	8004eac <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004eaa:	bf00      	nop
 8004eac:	bf00      	nop
}
 8004eae:	3710      	adds	r7, #16
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}

08004eb4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	607a      	str	r2, [r7, #4]
 8004ec0:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004eca:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d004      	beq.n	8004ede <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004edc:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee2:	f003 021c 	and.w	r2, r3, #28
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eea:	2101      	movs	r1, #1
 8004eec:	fa01 f202 	lsl.w	r2, r1, r2
 8004ef0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	683a      	ldr	r2, [r7, #0]
 8004ef8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	2b10      	cmp	r3, #16
 8004f00:	d108      	bne.n	8004f14 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004f12:	e007      	b.n	8004f24 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68ba      	ldr	r2, [r7, #8]
 8004f1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	60da      	str	r2, [r3, #12]
}
 8004f24:	bf00      	nop
 8004f26:	3714      	adds	r7, #20
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	4b17      	ldr	r3, [pc, #92]	; (8004f9c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d80a      	bhi.n	8004f5a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f48:	089b      	lsrs	r3, r3, #2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004f50:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	6493      	str	r3, [r2, #72]	; 0x48
 8004f58:	e007      	b.n	8004f6a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f5e:	089b      	lsrs	r3, r3, #2
 8004f60:	009a      	lsls	r2, r3, #2
 8004f62:	4b0f      	ldr	r3, [pc, #60]	; (8004fa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004f64:	4413      	add	r3, r2
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	3b08      	subs	r3, #8
 8004f72:	4a0c      	ldr	r2, [pc, #48]	; (8004fa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004f74:	fba2 2303 	umull	r2, r3, r2, r3
 8004f78:	091b      	lsrs	r3, r3, #4
 8004f7a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a0a      	ldr	r2, [pc, #40]	; (8004fa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004f80:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f003 031f 	and.w	r3, r3, #31
 8004f88:	2201      	movs	r2, #1
 8004f8a:	409a      	lsls	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f90:	bf00      	nop
 8004f92:	3714      	adds	r7, #20
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr
 8004f9c:	40020407 	.word	0x40020407
 8004fa0:	4002081c 	.word	0x4002081c
 8004fa4:	cccccccd 	.word	0xcccccccd
 8004fa8:	40020880 	.word	0x40020880

08004fac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b085      	sub	sp, #20
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	4b0b      	ldr	r3, [pc, #44]	; (8004fec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004fc0:	4413      	add	r3, r2
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a08      	ldr	r2, [pc, #32]	; (8004ff0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004fce:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	f003 0303 	and.w	r3, r3, #3
 8004fd8:	2201      	movs	r2, #1
 8004fda:	409a      	lsls	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004fe0:	bf00      	nop
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr
 8004fec:	1000823f 	.word	0x1000823f
 8004ff0:	40020940 	.word	0x40020940

08004ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b087      	sub	sp, #28
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004ffe:	2300      	movs	r3, #0
 8005000:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005002:	e166      	b.n	80052d2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	2101      	movs	r1, #1
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	fa01 f303 	lsl.w	r3, r1, r3
 8005010:	4013      	ands	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2b00      	cmp	r3, #0
 8005018:	f000 8158 	beq.w	80052cc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f003 0303 	and.w	r3, r3, #3
 8005024:	2b01      	cmp	r3, #1
 8005026:	d005      	beq.n	8005034 <HAL_GPIO_Init+0x40>
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f003 0303 	and.w	r3, r3, #3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d130      	bne.n	8005096 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	005b      	lsls	r3, r3, #1
 800503e:	2203      	movs	r2, #3
 8005040:	fa02 f303 	lsl.w	r3, r2, r3
 8005044:	43db      	mvns	r3, r3
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	4013      	ands	r3, r2
 800504a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	68da      	ldr	r2, [r3, #12]
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	005b      	lsls	r3, r3, #1
 8005054:	fa02 f303 	lsl.w	r3, r2, r3
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	4313      	orrs	r3, r2
 800505c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800506a:	2201      	movs	r2, #1
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	fa02 f303 	lsl.w	r3, r2, r3
 8005072:	43db      	mvns	r3, r3
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	4013      	ands	r3, r2
 8005078:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	091b      	lsrs	r3, r3, #4
 8005080:	f003 0201 	and.w	r2, r3, #1
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	fa02 f303 	lsl.w	r3, r2, r3
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	4313      	orrs	r3, r2
 800508e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	f003 0303 	and.w	r3, r3, #3
 800509e:	2b03      	cmp	r3, #3
 80050a0:	d017      	beq.n	80050d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	005b      	lsls	r3, r3, #1
 80050ac:	2203      	movs	r2, #3
 80050ae:	fa02 f303 	lsl.w	r3, r2, r3
 80050b2:	43db      	mvns	r3, r3
 80050b4:	693a      	ldr	r2, [r7, #16]
 80050b6:	4013      	ands	r3, r2
 80050b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	689a      	ldr	r2, [r3, #8]
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	005b      	lsls	r3, r3, #1
 80050c2:	fa02 f303 	lsl.w	r3, r2, r3
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f003 0303 	and.w	r3, r3, #3
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d123      	bne.n	8005126 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	08da      	lsrs	r2, r3, #3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	3208      	adds	r2, #8
 80050e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	f003 0307 	and.w	r3, r3, #7
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	220f      	movs	r2, #15
 80050f6:	fa02 f303 	lsl.w	r3, r2, r3
 80050fa:	43db      	mvns	r3, r3
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	4013      	ands	r3, r2
 8005100:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f003 0307 	and.w	r3, r3, #7
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	fa02 f303 	lsl.w	r3, r2, r3
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	4313      	orrs	r3, r2
 8005116:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	08da      	lsrs	r2, r3, #3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3208      	adds	r2, #8
 8005120:	6939      	ldr	r1, [r7, #16]
 8005122:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800512c:	697b      	ldr	r3, [r7, #20]
 800512e:	005b      	lsls	r3, r3, #1
 8005130:	2203      	movs	r2, #3
 8005132:	fa02 f303 	lsl.w	r3, r2, r3
 8005136:	43db      	mvns	r3, r3
 8005138:	693a      	ldr	r2, [r7, #16]
 800513a:	4013      	ands	r3, r2
 800513c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	f003 0203 	and.w	r2, r3, #3
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	005b      	lsls	r3, r3, #1
 800514a:	fa02 f303 	lsl.w	r3, r2, r3
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	4313      	orrs	r3, r2
 8005152:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005162:	2b00      	cmp	r3, #0
 8005164:	f000 80b2 	beq.w	80052cc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005168:	4b61      	ldr	r3, [pc, #388]	; (80052f0 <HAL_GPIO_Init+0x2fc>)
 800516a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800516c:	4a60      	ldr	r2, [pc, #384]	; (80052f0 <HAL_GPIO_Init+0x2fc>)
 800516e:	f043 0301 	orr.w	r3, r3, #1
 8005172:	6613      	str	r3, [r2, #96]	; 0x60
 8005174:	4b5e      	ldr	r3, [pc, #376]	; (80052f0 <HAL_GPIO_Init+0x2fc>)
 8005176:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005178:	f003 0301 	and.w	r3, r3, #1
 800517c:	60bb      	str	r3, [r7, #8]
 800517e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005180:	4a5c      	ldr	r2, [pc, #368]	; (80052f4 <HAL_GPIO_Init+0x300>)
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	089b      	lsrs	r3, r3, #2
 8005186:	3302      	adds	r3, #2
 8005188:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800518c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	f003 0303 	and.w	r3, r3, #3
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	220f      	movs	r2, #15
 8005198:	fa02 f303 	lsl.w	r3, r2, r3
 800519c:	43db      	mvns	r3, r3
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	4013      	ands	r3, r2
 80051a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80051aa:	d02b      	beq.n	8005204 <HAL_GPIO_Init+0x210>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a52      	ldr	r2, [pc, #328]	; (80052f8 <HAL_GPIO_Init+0x304>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d025      	beq.n	8005200 <HAL_GPIO_Init+0x20c>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a51      	ldr	r2, [pc, #324]	; (80052fc <HAL_GPIO_Init+0x308>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d01f      	beq.n	80051fc <HAL_GPIO_Init+0x208>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a50      	ldr	r2, [pc, #320]	; (8005300 <HAL_GPIO_Init+0x30c>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d019      	beq.n	80051f8 <HAL_GPIO_Init+0x204>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a4f      	ldr	r2, [pc, #316]	; (8005304 <HAL_GPIO_Init+0x310>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d013      	beq.n	80051f4 <HAL_GPIO_Init+0x200>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a4e      	ldr	r2, [pc, #312]	; (8005308 <HAL_GPIO_Init+0x314>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d00d      	beq.n	80051f0 <HAL_GPIO_Init+0x1fc>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a4d      	ldr	r2, [pc, #308]	; (800530c <HAL_GPIO_Init+0x318>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d007      	beq.n	80051ec <HAL_GPIO_Init+0x1f8>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a4c      	ldr	r2, [pc, #304]	; (8005310 <HAL_GPIO_Init+0x31c>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d101      	bne.n	80051e8 <HAL_GPIO_Init+0x1f4>
 80051e4:	2307      	movs	r3, #7
 80051e6:	e00e      	b.n	8005206 <HAL_GPIO_Init+0x212>
 80051e8:	2308      	movs	r3, #8
 80051ea:	e00c      	b.n	8005206 <HAL_GPIO_Init+0x212>
 80051ec:	2306      	movs	r3, #6
 80051ee:	e00a      	b.n	8005206 <HAL_GPIO_Init+0x212>
 80051f0:	2305      	movs	r3, #5
 80051f2:	e008      	b.n	8005206 <HAL_GPIO_Init+0x212>
 80051f4:	2304      	movs	r3, #4
 80051f6:	e006      	b.n	8005206 <HAL_GPIO_Init+0x212>
 80051f8:	2303      	movs	r3, #3
 80051fa:	e004      	b.n	8005206 <HAL_GPIO_Init+0x212>
 80051fc:	2302      	movs	r3, #2
 80051fe:	e002      	b.n	8005206 <HAL_GPIO_Init+0x212>
 8005200:	2301      	movs	r3, #1
 8005202:	e000      	b.n	8005206 <HAL_GPIO_Init+0x212>
 8005204:	2300      	movs	r3, #0
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	f002 0203 	and.w	r2, r2, #3
 800520c:	0092      	lsls	r2, r2, #2
 800520e:	4093      	lsls	r3, r2
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	4313      	orrs	r3, r2
 8005214:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005216:	4937      	ldr	r1, [pc, #220]	; (80052f4 <HAL_GPIO_Init+0x300>)
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	089b      	lsrs	r3, r3, #2
 800521c:	3302      	adds	r3, #2
 800521e:	693a      	ldr	r2, [r7, #16]
 8005220:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005224:	4b3b      	ldr	r3, [pc, #236]	; (8005314 <HAL_GPIO_Init+0x320>)
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	43db      	mvns	r3, r3
 800522e:	693a      	ldr	r2, [r7, #16]
 8005230:	4013      	ands	r3, r2
 8005232:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d003      	beq.n	8005248 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	4313      	orrs	r3, r2
 8005246:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005248:	4a32      	ldr	r2, [pc, #200]	; (8005314 <HAL_GPIO_Init+0x320>)
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800524e:	4b31      	ldr	r3, [pc, #196]	; (8005314 <HAL_GPIO_Init+0x320>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	43db      	mvns	r3, r3
 8005258:	693a      	ldr	r2, [r7, #16]
 800525a:	4013      	ands	r3, r2
 800525c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d003      	beq.n	8005272 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800526a:	693a      	ldr	r2, [r7, #16]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	4313      	orrs	r3, r2
 8005270:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005272:	4a28      	ldr	r2, [pc, #160]	; (8005314 <HAL_GPIO_Init+0x320>)
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005278:	4b26      	ldr	r3, [pc, #152]	; (8005314 <HAL_GPIO_Init+0x320>)
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	43db      	mvns	r3, r3
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	4013      	ands	r3, r2
 8005286:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d003      	beq.n	800529c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	4313      	orrs	r3, r2
 800529a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800529c:	4a1d      	ldr	r2, [pc, #116]	; (8005314 <HAL_GPIO_Init+0x320>)
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80052a2:	4b1c      	ldr	r3, [pc, #112]	; (8005314 <HAL_GPIO_Init+0x320>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	43db      	mvns	r3, r3
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	4013      	ands	r3, r2
 80052b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80052c6:	4a13      	ldr	r2, [pc, #76]	; (8005314 <HAL_GPIO_Init+0x320>)
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	3301      	adds	r3, #1
 80052d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	fa22 f303 	lsr.w	r3, r2, r3
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f47f ae91 	bne.w	8005004 <HAL_GPIO_Init+0x10>
  }
}
 80052e2:	bf00      	nop
 80052e4:	bf00      	nop
 80052e6:	371c      	adds	r7, #28
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr
 80052f0:	40021000 	.word	0x40021000
 80052f4:	40010000 	.word	0x40010000
 80052f8:	48000400 	.word	0x48000400
 80052fc:	48000800 	.word	0x48000800
 8005300:	48000c00 	.word	0x48000c00
 8005304:	48001000 	.word	0x48001000
 8005308:	48001400 	.word	0x48001400
 800530c:	48001800 	.word	0x48001800
 8005310:	48001c00 	.word	0x48001c00
 8005314:	40010400 	.word	0x40010400

08005318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	460b      	mov	r3, r1
 8005322:	807b      	strh	r3, [r7, #2]
 8005324:	4613      	mov	r3, r2
 8005326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005328:	787b      	ldrb	r3, [r7, #1]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d003      	beq.n	8005336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800532e:	887a      	ldrh	r2, [r7, #2]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005334:	e002      	b.n	800533c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005336:	887a      	ldrh	r2, [r7, #2]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800533c:	bf00      	nop
 800533e:	370c      	adds	r7, #12
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005348:	b480      	push	{r7}
 800534a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800534c:	4b0d      	ldr	r3, [pc, #52]	; (8005384 <HAL_PWREx_GetVoltageRange+0x3c>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005354:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005358:	d102      	bne.n	8005360 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800535a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800535e:	e00b      	b.n	8005378 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005360:	4b08      	ldr	r3, [pc, #32]	; (8005384 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005362:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005366:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800536a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800536e:	d102      	bne.n	8005376 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005370:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005374:	e000      	b.n	8005378 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005376:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005378:	4618      	mov	r0, r3
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	40007000 	.word	0x40007000

08005388 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005388:	b480      	push	{r7}
 800538a:	b085      	sub	sp, #20
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d141      	bne.n	800541a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005396:	4b4b      	ldr	r3, [pc, #300]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800539e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053a2:	d131      	bne.n	8005408 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053a4:	4b47      	ldr	r3, [pc, #284]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053aa:	4a46      	ldr	r2, [pc, #280]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053b0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80053b4:	4b43      	ldr	r3, [pc, #268]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80053bc:	4a41      	ldr	r2, [pc, #260]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80053c4:	4b40      	ldr	r3, [pc, #256]	; (80054c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2232      	movs	r2, #50	; 0x32
 80053ca:	fb02 f303 	mul.w	r3, r2, r3
 80053ce:	4a3f      	ldr	r2, [pc, #252]	; (80054cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80053d0:	fba2 2303 	umull	r2, r3, r2, r3
 80053d4:	0c9b      	lsrs	r3, r3, #18
 80053d6:	3301      	adds	r3, #1
 80053d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053da:	e002      	b.n	80053e2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	3b01      	subs	r3, #1
 80053e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053e2:	4b38      	ldr	r3, [pc, #224]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ee:	d102      	bne.n	80053f6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d1f2      	bne.n	80053dc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053f6:	4b33      	ldr	r3, [pc, #204]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053f8:	695b      	ldr	r3, [r3, #20]
 80053fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005402:	d158      	bne.n	80054b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005404:	2303      	movs	r3, #3
 8005406:	e057      	b.n	80054b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005408:	4b2e      	ldr	r3, [pc, #184]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800540a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800540e:	4a2d      	ldr	r2, [pc, #180]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005410:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005414:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005418:	e04d      	b.n	80054b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005420:	d141      	bne.n	80054a6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005422:	4b28      	ldr	r3, [pc, #160]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800542a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800542e:	d131      	bne.n	8005494 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005430:	4b24      	ldr	r3, [pc, #144]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005432:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005436:	4a23      	ldr	r2, [pc, #140]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005438:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800543c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005440:	4b20      	ldr	r3, [pc, #128]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005448:	4a1e      	ldr	r2, [pc, #120]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800544a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800544e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005450:	4b1d      	ldr	r3, [pc, #116]	; (80054c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2232      	movs	r2, #50	; 0x32
 8005456:	fb02 f303 	mul.w	r3, r2, r3
 800545a:	4a1c      	ldr	r2, [pc, #112]	; (80054cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800545c:	fba2 2303 	umull	r2, r3, r2, r3
 8005460:	0c9b      	lsrs	r3, r3, #18
 8005462:	3301      	adds	r3, #1
 8005464:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005466:	e002      	b.n	800546e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	3b01      	subs	r3, #1
 800546c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800546e:	4b15      	ldr	r3, [pc, #84]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005476:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800547a:	d102      	bne.n	8005482 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1f2      	bne.n	8005468 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005482:	4b10      	ldr	r3, [pc, #64]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800548a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800548e:	d112      	bne.n	80054b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e011      	b.n	80054b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005494:	4b0b      	ldr	r3, [pc, #44]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005496:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800549a:	4a0a      	ldr	r2, [pc, #40]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800549c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80054a4:	e007      	b.n	80054b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80054a6:	4b07      	ldr	r3, [pc, #28]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80054ae:	4a05      	ldr	r2, [pc, #20]	; (80054c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80054b4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80054b6:	2300      	movs	r3, #0
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3714      	adds	r7, #20
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr
 80054c4:	40007000 	.word	0x40007000
 80054c8:	20000010 	.word	0x20000010
 80054cc:	431bde83 	.word	0x431bde83

080054d0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80054d4:	4b05      	ldr	r3, [pc, #20]	; (80054ec <HAL_PWREx_EnableVddIO2+0x1c>)
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	4a04      	ldr	r2, [pc, #16]	; (80054ec <HAL_PWREx_EnableVddIO2+0x1c>)
 80054da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80054de:	6053      	str	r3, [r2, #4]
}
 80054e0:	bf00      	nop
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	40007000 	.word	0x40007000

080054f0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b088      	sub	sp, #32
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d102      	bne.n	8005504 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	f000 bc08 	b.w	8005d14 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005504:	4b96      	ldr	r3, [pc, #600]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	f003 030c 	and.w	r3, r3, #12
 800550c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800550e:	4b94      	ldr	r3, [pc, #592]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	f003 0303 	and.w	r3, r3, #3
 8005516:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0310 	and.w	r3, r3, #16
 8005520:	2b00      	cmp	r3, #0
 8005522:	f000 80e4 	beq.w	80056ee <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d007      	beq.n	800553c <HAL_RCC_OscConfig+0x4c>
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	2b0c      	cmp	r3, #12
 8005530:	f040 808b 	bne.w	800564a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	2b01      	cmp	r3, #1
 8005538:	f040 8087 	bne.w	800564a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800553c:	4b88      	ldr	r3, [pc, #544]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0302 	and.w	r3, r3, #2
 8005544:	2b00      	cmp	r3, #0
 8005546:	d005      	beq.n	8005554 <HAL_RCC_OscConfig+0x64>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d101      	bne.n	8005554 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e3df      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a1a      	ldr	r2, [r3, #32]
 8005558:	4b81      	ldr	r3, [pc, #516]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0308 	and.w	r3, r3, #8
 8005560:	2b00      	cmp	r3, #0
 8005562:	d004      	beq.n	800556e <HAL_RCC_OscConfig+0x7e>
 8005564:	4b7e      	ldr	r3, [pc, #504]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800556c:	e005      	b.n	800557a <HAL_RCC_OscConfig+0x8a>
 800556e:	4b7c      	ldr	r3, [pc, #496]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005570:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005574:	091b      	lsrs	r3, r3, #4
 8005576:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800557a:	4293      	cmp	r3, r2
 800557c:	d223      	bcs.n	80055c6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	4618      	mov	r0, r3
 8005584:	f000 fdcc 	bl	8006120 <RCC_SetFlashLatencyFromMSIRange>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d001      	beq.n	8005592 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e3c0      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005592:	4b73      	ldr	r3, [pc, #460]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a72      	ldr	r2, [pc, #456]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005598:	f043 0308 	orr.w	r3, r3, #8
 800559c:	6013      	str	r3, [r2, #0]
 800559e:	4b70      	ldr	r3, [pc, #448]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a1b      	ldr	r3, [r3, #32]
 80055aa:	496d      	ldr	r1, [pc, #436]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055b0:	4b6b      	ldr	r3, [pc, #428]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	69db      	ldr	r3, [r3, #28]
 80055bc:	021b      	lsls	r3, r3, #8
 80055be:	4968      	ldr	r1, [pc, #416]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	604b      	str	r3, [r1, #4]
 80055c4:	e025      	b.n	8005612 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055c6:	4b66      	ldr	r3, [pc, #408]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a65      	ldr	r2, [pc, #404]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80055cc:	f043 0308 	orr.w	r3, r3, #8
 80055d0:	6013      	str	r3, [r2, #0]
 80055d2:	4b63      	ldr	r3, [pc, #396]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	4960      	ldr	r1, [pc, #384]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055e4:	4b5e      	ldr	r3, [pc, #376]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	69db      	ldr	r3, [r3, #28]
 80055f0:	021b      	lsls	r3, r3, #8
 80055f2:	495b      	ldr	r1, [pc, #364]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d109      	bne.n	8005612 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	4618      	mov	r0, r3
 8005604:	f000 fd8c 	bl	8006120 <RCC_SetFlashLatencyFromMSIRange>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d001      	beq.n	8005612 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	e380      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005612:	f000 fcc1 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 8005616:	4602      	mov	r2, r0
 8005618:	4b51      	ldr	r3, [pc, #324]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	091b      	lsrs	r3, r3, #4
 800561e:	f003 030f 	and.w	r3, r3, #15
 8005622:	4950      	ldr	r1, [pc, #320]	; (8005764 <HAL_RCC_OscConfig+0x274>)
 8005624:	5ccb      	ldrb	r3, [r1, r3]
 8005626:	f003 031f 	and.w	r3, r3, #31
 800562a:	fa22 f303 	lsr.w	r3, r2, r3
 800562e:	4a4e      	ldr	r2, [pc, #312]	; (8005768 <HAL_RCC_OscConfig+0x278>)
 8005630:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005632:	4b4e      	ldr	r3, [pc, #312]	; (800576c <HAL_RCC_OscConfig+0x27c>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4618      	mov	r0, r3
 8005638:	f7fd fe9c 	bl	8003374 <HAL_InitTick>
 800563c:	4603      	mov	r3, r0
 800563e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005640:	7bfb      	ldrb	r3, [r7, #15]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d052      	beq.n	80056ec <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005646:	7bfb      	ldrb	r3, [r7, #15]
 8005648:	e364      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d032      	beq.n	80056b8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005652:	4b43      	ldr	r3, [pc, #268]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a42      	ldr	r2, [pc, #264]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005658:	f043 0301 	orr.w	r3, r3, #1
 800565c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800565e:	f7fd fed9 	bl	8003414 <HAL_GetTick>
 8005662:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005664:	e008      	b.n	8005678 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005666:	f7fd fed5 	bl	8003414 <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	2b02      	cmp	r3, #2
 8005672:	d901      	bls.n	8005678 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	e34d      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005678:	4b39      	ldr	r3, [pc, #228]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0302 	and.w	r3, r3, #2
 8005680:	2b00      	cmp	r3, #0
 8005682:	d0f0      	beq.n	8005666 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005684:	4b36      	ldr	r3, [pc, #216]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a35      	ldr	r2, [pc, #212]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 800568a:	f043 0308 	orr.w	r3, r3, #8
 800568e:	6013      	str	r3, [r2, #0]
 8005690:	4b33      	ldr	r3, [pc, #204]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a1b      	ldr	r3, [r3, #32]
 800569c:	4930      	ldr	r1, [pc, #192]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80056a2:	4b2f      	ldr	r3, [pc, #188]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	69db      	ldr	r3, [r3, #28]
 80056ae:	021b      	lsls	r3, r3, #8
 80056b0:	492b      	ldr	r1, [pc, #172]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	604b      	str	r3, [r1, #4]
 80056b6:	e01a      	b.n	80056ee <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80056b8:	4b29      	ldr	r3, [pc, #164]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a28      	ldr	r2, [pc, #160]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80056be:	f023 0301 	bic.w	r3, r3, #1
 80056c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80056c4:	f7fd fea6 	bl	8003414 <HAL_GetTick>
 80056c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80056ca:	e008      	b.n	80056de <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80056cc:	f7fd fea2 	bl	8003414 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d901      	bls.n	80056de <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e31a      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80056de:	4b20      	ldr	r3, [pc, #128]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1f0      	bne.n	80056cc <HAL_RCC_OscConfig+0x1dc>
 80056ea:	e000      	b.n	80056ee <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80056ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0301 	and.w	r3, r3, #1
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d073      	beq.n	80057e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80056fa:	69bb      	ldr	r3, [r7, #24]
 80056fc:	2b08      	cmp	r3, #8
 80056fe:	d005      	beq.n	800570c <HAL_RCC_OscConfig+0x21c>
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	2b0c      	cmp	r3, #12
 8005704:	d10e      	bne.n	8005724 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2b03      	cmp	r3, #3
 800570a:	d10b      	bne.n	8005724 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800570c:	4b14      	ldr	r3, [pc, #80]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d063      	beq.n	80057e0 <HAL_RCC_OscConfig+0x2f0>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d15f      	bne.n	80057e0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e2f7      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800572c:	d106      	bne.n	800573c <HAL_RCC_OscConfig+0x24c>
 800572e:	4b0c      	ldr	r3, [pc, #48]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a0b      	ldr	r2, [pc, #44]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005734:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005738:	6013      	str	r3, [r2, #0]
 800573a:	e025      	b.n	8005788 <HAL_RCC_OscConfig+0x298>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005744:	d114      	bne.n	8005770 <HAL_RCC_OscConfig+0x280>
 8005746:	4b06      	ldr	r3, [pc, #24]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a05      	ldr	r2, [pc, #20]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 800574c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005750:	6013      	str	r3, [r2, #0]
 8005752:	4b03      	ldr	r3, [pc, #12]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a02      	ldr	r2, [pc, #8]	; (8005760 <HAL_RCC_OscConfig+0x270>)
 8005758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800575c:	6013      	str	r3, [r2, #0]
 800575e:	e013      	b.n	8005788 <HAL_RCC_OscConfig+0x298>
 8005760:	40021000 	.word	0x40021000
 8005764:	0800fa2c 	.word	0x0800fa2c
 8005768:	20000010 	.word	0x20000010
 800576c:	20000014 	.word	0x20000014
 8005770:	4ba0      	ldr	r3, [pc, #640]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a9f      	ldr	r2, [pc, #636]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800577a:	6013      	str	r3, [r2, #0]
 800577c:	4b9d      	ldr	r3, [pc, #628]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a9c      	ldr	r2, [pc, #624]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005782:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005786:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d013      	beq.n	80057b8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005790:	f7fd fe40 	bl	8003414 <HAL_GetTick>
 8005794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005796:	e008      	b.n	80057aa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005798:	f7fd fe3c 	bl	8003414 <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	2b64      	cmp	r3, #100	; 0x64
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e2b4      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057aa:	4b92      	ldr	r3, [pc, #584]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0f0      	beq.n	8005798 <HAL_RCC_OscConfig+0x2a8>
 80057b6:	e014      	b.n	80057e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b8:	f7fd fe2c 	bl	8003414 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057c0:	f7fd fe28 	bl	8003414 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b64      	cmp	r3, #100	; 0x64
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e2a0      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057d2:	4b88      	ldr	r3, [pc, #544]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1f0      	bne.n	80057c0 <HAL_RCC_OscConfig+0x2d0>
 80057de:	e000      	b.n	80057e2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d060      	beq.n	80058b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	2b04      	cmp	r3, #4
 80057f2:	d005      	beq.n	8005800 <HAL_RCC_OscConfig+0x310>
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	2b0c      	cmp	r3, #12
 80057f8:	d119      	bne.n	800582e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d116      	bne.n	800582e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005800:	4b7c      	ldr	r3, [pc, #496]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005808:	2b00      	cmp	r3, #0
 800580a:	d005      	beq.n	8005818 <HAL_RCC_OscConfig+0x328>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d101      	bne.n	8005818 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e27d      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005818:	4b76      	ldr	r3, [pc, #472]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	061b      	lsls	r3, r3, #24
 8005826:	4973      	ldr	r1, [pc, #460]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005828:	4313      	orrs	r3, r2
 800582a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800582c:	e040      	b.n	80058b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d023      	beq.n	800587e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005836:	4b6f      	ldr	r3, [pc, #444]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a6e      	ldr	r2, [pc, #440]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 800583c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005840:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005842:	f7fd fde7 	bl	8003414 <HAL_GetTick>
 8005846:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005848:	e008      	b.n	800585c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800584a:	f7fd fde3 	bl	8003414 <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d901      	bls.n	800585c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e25b      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800585c:	4b65      	ldr	r3, [pc, #404]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005864:	2b00      	cmp	r3, #0
 8005866:	d0f0      	beq.n	800584a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005868:	4b62      	ldr	r3, [pc, #392]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	061b      	lsls	r3, r3, #24
 8005876:	495f      	ldr	r1, [pc, #380]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005878:	4313      	orrs	r3, r2
 800587a:	604b      	str	r3, [r1, #4]
 800587c:	e018      	b.n	80058b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800587e:	4b5d      	ldr	r3, [pc, #372]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a5c      	ldr	r2, [pc, #368]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005888:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800588a:	f7fd fdc3 	bl	8003414 <HAL_GetTick>
 800588e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005890:	e008      	b.n	80058a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005892:	f7fd fdbf 	bl	8003414 <HAL_GetTick>
 8005896:	4602      	mov	r2, r0
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	2b02      	cmp	r3, #2
 800589e:	d901      	bls.n	80058a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e237      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058a4:	4b53      	ldr	r3, [pc, #332]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d1f0      	bne.n	8005892 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0308 	and.w	r3, r3, #8
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d03c      	beq.n	8005936 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	695b      	ldr	r3, [r3, #20]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d01c      	beq.n	80058fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058c4:	4b4b      	ldr	r3, [pc, #300]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80058c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058ca:	4a4a      	ldr	r2, [pc, #296]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80058cc:	f043 0301 	orr.w	r3, r3, #1
 80058d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d4:	f7fd fd9e 	bl	8003414 <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058da:	e008      	b.n	80058ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058dc:	f7fd fd9a 	bl	8003414 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e212      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058ee:	4b41      	ldr	r3, [pc, #260]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80058f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058f4:	f003 0302 	and.w	r3, r3, #2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d0ef      	beq.n	80058dc <HAL_RCC_OscConfig+0x3ec>
 80058fc:	e01b      	b.n	8005936 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058fe:	4b3d      	ldr	r3, [pc, #244]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005900:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005904:	4a3b      	ldr	r2, [pc, #236]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005906:	f023 0301 	bic.w	r3, r3, #1
 800590a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800590e:	f7fd fd81 	bl	8003414 <HAL_GetTick>
 8005912:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005914:	e008      	b.n	8005928 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005916:	f7fd fd7d 	bl	8003414 <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	2b02      	cmp	r3, #2
 8005922:	d901      	bls.n	8005928 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e1f5      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005928:	4b32      	ldr	r3, [pc, #200]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 800592a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800592e:	f003 0302 	and.w	r3, r3, #2
 8005932:	2b00      	cmp	r3, #0
 8005934:	d1ef      	bne.n	8005916 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0304 	and.w	r3, r3, #4
 800593e:	2b00      	cmp	r3, #0
 8005940:	f000 80a6 	beq.w	8005a90 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005944:	2300      	movs	r3, #0
 8005946:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005948:	4b2a      	ldr	r3, [pc, #168]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 800594a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800594c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d10d      	bne.n	8005970 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005954:	4b27      	ldr	r3, [pc, #156]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005958:	4a26      	ldr	r2, [pc, #152]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 800595a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800595e:	6593      	str	r3, [r2, #88]	; 0x58
 8005960:	4b24      	ldr	r3, [pc, #144]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 8005962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005968:	60bb      	str	r3, [r7, #8]
 800596a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800596c:	2301      	movs	r3, #1
 800596e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005970:	4b21      	ldr	r3, [pc, #132]	; (80059f8 <HAL_RCC_OscConfig+0x508>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005978:	2b00      	cmp	r3, #0
 800597a:	d118      	bne.n	80059ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800597c:	4b1e      	ldr	r3, [pc, #120]	; (80059f8 <HAL_RCC_OscConfig+0x508>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a1d      	ldr	r2, [pc, #116]	; (80059f8 <HAL_RCC_OscConfig+0x508>)
 8005982:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005986:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005988:	f7fd fd44 	bl	8003414 <HAL_GetTick>
 800598c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800598e:	e008      	b.n	80059a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005990:	f7fd fd40 	bl	8003414 <HAL_GetTick>
 8005994:	4602      	mov	r2, r0
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	1ad3      	subs	r3, r2, r3
 800599a:	2b02      	cmp	r3, #2
 800599c:	d901      	bls.n	80059a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800599e:	2303      	movs	r3, #3
 80059a0:	e1b8      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80059a2:	4b15      	ldr	r3, [pc, #84]	; (80059f8 <HAL_RCC_OscConfig+0x508>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d0f0      	beq.n	8005990 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d108      	bne.n	80059c8 <HAL_RCC_OscConfig+0x4d8>
 80059b6:	4b0f      	ldr	r3, [pc, #60]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80059b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059bc:	4a0d      	ldr	r2, [pc, #52]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80059be:	f043 0301 	orr.w	r3, r3, #1
 80059c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059c6:	e029      	b.n	8005a1c <HAL_RCC_OscConfig+0x52c>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	2b05      	cmp	r3, #5
 80059ce:	d115      	bne.n	80059fc <HAL_RCC_OscConfig+0x50c>
 80059d0:	4b08      	ldr	r3, [pc, #32]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80059d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059d6:	4a07      	ldr	r2, [pc, #28]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80059d8:	f043 0304 	orr.w	r3, r3, #4
 80059dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059e0:	4b04      	ldr	r3, [pc, #16]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80059e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059e6:	4a03      	ldr	r2, [pc, #12]	; (80059f4 <HAL_RCC_OscConfig+0x504>)
 80059e8:	f043 0301 	orr.w	r3, r3, #1
 80059ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059f0:	e014      	b.n	8005a1c <HAL_RCC_OscConfig+0x52c>
 80059f2:	bf00      	nop
 80059f4:	40021000 	.word	0x40021000
 80059f8:	40007000 	.word	0x40007000
 80059fc:	4b9d      	ldr	r3, [pc, #628]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 80059fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a02:	4a9c      	ldr	r2, [pc, #624]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005a04:	f023 0301 	bic.w	r3, r3, #1
 8005a08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005a0c:	4b99      	ldr	r3, [pc, #612]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a12:	4a98      	ldr	r2, [pc, #608]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005a14:	f023 0304 	bic.w	r3, r3, #4
 8005a18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d016      	beq.n	8005a52 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a24:	f7fd fcf6 	bl	8003414 <HAL_GetTick>
 8005a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a2a:	e00a      	b.n	8005a42 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a2c:	f7fd fcf2 	bl	8003414 <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	1ad3      	subs	r3, r2, r3
 8005a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d901      	bls.n	8005a42 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e168      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a42:	4b8c      	ldr	r3, [pc, #560]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0ed      	beq.n	8005a2c <HAL_RCC_OscConfig+0x53c>
 8005a50:	e015      	b.n	8005a7e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a52:	f7fd fcdf 	bl	8003414 <HAL_GetTick>
 8005a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a58:	e00a      	b.n	8005a70 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a5a:	f7fd fcdb 	bl	8003414 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e151      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a70:	4b80      	ldr	r3, [pc, #512]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1ed      	bne.n	8005a5a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a7e:	7ffb      	ldrb	r3, [r7, #31]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d105      	bne.n	8005a90 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a84:	4b7b      	ldr	r3, [pc, #492]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a88:	4a7a      	ldr	r2, [pc, #488]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005a8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a8e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 0320 	and.w	r3, r3, #32
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d03c      	beq.n	8005b16 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d01c      	beq.n	8005ade <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005aa4:	4b73      	ldr	r3, [pc, #460]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005aa6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005aaa:	4a72      	ldr	r2, [pc, #456]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005aac:	f043 0301 	orr.w	r3, r3, #1
 8005ab0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ab4:	f7fd fcae 	bl	8003414 <HAL_GetTick>
 8005ab8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005aba:	e008      	b.n	8005ace <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005abc:	f7fd fcaa 	bl	8003414 <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e122      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ace:	4b69      	ldr	r3, [pc, #420]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005ad0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ad4:	f003 0302 	and.w	r3, r3, #2
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d0ef      	beq.n	8005abc <HAL_RCC_OscConfig+0x5cc>
 8005adc:	e01b      	b.n	8005b16 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ade:	4b65      	ldr	r3, [pc, #404]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005ae0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ae4:	4a63      	ldr	r2, [pc, #396]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005ae6:	f023 0301 	bic.w	r3, r3, #1
 8005aea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aee:	f7fd fc91 	bl	8003414 <HAL_GetTick>
 8005af2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005af4:	e008      	b.n	8005b08 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005af6:	f7fd fc8d 	bl	8003414 <HAL_GetTick>
 8005afa:	4602      	mov	r2, r0
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	2b02      	cmp	r3, #2
 8005b02:	d901      	bls.n	8005b08 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005b04:	2303      	movs	r3, #3
 8005b06:	e105      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005b08:	4b5a      	ldr	r3, [pc, #360]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005b0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b0e:	f003 0302 	and.w	r3, r3, #2
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1ef      	bne.n	8005af6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	f000 80f9 	beq.w	8005d12 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	f040 80cf 	bne.w	8005cc8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005b2a:	4b52      	ldr	r3, [pc, #328]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005b2c:	68db      	ldr	r3, [r3, #12]
 8005b2e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	f003 0203 	and.w	r2, r3, #3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d12c      	bne.n	8005b98 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b48:	3b01      	subs	r3, #1
 8005b4a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d123      	bne.n	8005b98 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b5a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d11b      	bne.n	8005b98 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b6a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d113      	bne.n	8005b98 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b7a:	085b      	lsrs	r3, r3, #1
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d109      	bne.n	8005b98 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b8e:	085b      	lsrs	r3, r3, #1
 8005b90:	3b01      	subs	r3, #1
 8005b92:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d071      	beq.n	8005c7c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	2b0c      	cmp	r3, #12
 8005b9c:	d068      	beq.n	8005c70 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005b9e:	4b35      	ldr	r3, [pc, #212]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d105      	bne.n	8005bb6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005baa:	4b32      	ldr	r3, [pc, #200]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e0ac      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005bba:	4b2e      	ldr	r3, [pc, #184]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a2d      	ldr	r2, [pc, #180]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005bc0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bc4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005bc6:	f7fd fc25 	bl	8003414 <HAL_GetTick>
 8005bca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bcc:	e008      	b.n	8005be0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bce:	f7fd fc21 	bl	8003414 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d901      	bls.n	8005be0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e099      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005be0:	4b24      	ldr	r3, [pc, #144]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1f0      	bne.n	8005bce <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bec:	4b21      	ldr	r3, [pc, #132]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005bee:	68da      	ldr	r2, [r3, #12]
 8005bf0:	4b21      	ldr	r3, [pc, #132]	; (8005c78 <HAL_RCC_OscConfig+0x788>)
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005bfc:	3a01      	subs	r2, #1
 8005bfe:	0112      	lsls	r2, r2, #4
 8005c00:	4311      	orrs	r1, r2
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005c06:	0212      	lsls	r2, r2, #8
 8005c08:	4311      	orrs	r1, r2
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005c0e:	0852      	lsrs	r2, r2, #1
 8005c10:	3a01      	subs	r2, #1
 8005c12:	0552      	lsls	r2, r2, #21
 8005c14:	4311      	orrs	r1, r2
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005c1a:	0852      	lsrs	r2, r2, #1
 8005c1c:	3a01      	subs	r2, #1
 8005c1e:	0652      	lsls	r2, r2, #25
 8005c20:	4311      	orrs	r1, r2
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c26:	06d2      	lsls	r2, r2, #27
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	4912      	ldr	r1, [pc, #72]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005c30:	4b10      	ldr	r3, [pc, #64]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a0f      	ldr	r2, [pc, #60]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005c36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c3c:	4b0d      	ldr	r3, [pc, #52]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	4a0c      	ldr	r2, [pc, #48]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005c42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005c48:	f7fd fbe4 	bl	8003414 <HAL_GetTick>
 8005c4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c4e:	e008      	b.n	8005c62 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c50:	f7fd fbe0 	bl	8003414 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e058      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c62:	4b04      	ldr	r3, [pc, #16]	; (8005c74 <HAL_RCC_OscConfig+0x784>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d0f0      	beq.n	8005c50 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c6e:	e050      	b.n	8005d12 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e04f      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
 8005c74:	40021000 	.word	0x40021000
 8005c78:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c7c:	4b27      	ldr	r3, [pc, #156]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d144      	bne.n	8005d12 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005c88:	4b24      	ldr	r3, [pc, #144]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a23      	ldr	r2, [pc, #140]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005c8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c92:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c94:	4b21      	ldr	r3, [pc, #132]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	4a20      	ldr	r2, [pc, #128]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005c9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005ca0:	f7fd fbb8 	bl	8003414 <HAL_GetTick>
 8005ca4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ca6:	e008      	b.n	8005cba <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ca8:	f7fd fbb4 	bl	8003414 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d901      	bls.n	8005cba <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e02c      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cba:	4b18      	ldr	r3, [pc, #96]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d0f0      	beq.n	8005ca8 <HAL_RCC_OscConfig+0x7b8>
 8005cc6:	e024      	b.n	8005d12 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	2b0c      	cmp	r3, #12
 8005ccc:	d01f      	beq.n	8005d0e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cce:	4b13      	ldr	r3, [pc, #76]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a12      	ldr	r2, [pc, #72]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005cd4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005cd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cda:	f7fd fb9b 	bl	8003414 <HAL_GetTick>
 8005cde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ce0:	e008      	b.n	8005cf4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ce2:	f7fd fb97 	bl	8003414 <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d901      	bls.n	8005cf4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e00f      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cf4:	4b09      	ldr	r3, [pc, #36]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1f0      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005d00:	4b06      	ldr	r3, [pc, #24]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005d02:	68da      	ldr	r2, [r3, #12]
 8005d04:	4905      	ldr	r1, [pc, #20]	; (8005d1c <HAL_RCC_OscConfig+0x82c>)
 8005d06:	4b06      	ldr	r3, [pc, #24]	; (8005d20 <HAL_RCC_OscConfig+0x830>)
 8005d08:	4013      	ands	r3, r2
 8005d0a:	60cb      	str	r3, [r1, #12]
 8005d0c:	e001      	b.n	8005d12 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e000      	b.n	8005d14 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005d12:	2300      	movs	r3, #0
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3720      	adds	r7, #32
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}
 8005d1c:	40021000 	.word	0x40021000
 8005d20:	feeefffc 	.word	0xfeeefffc

08005d24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b086      	sub	sp, #24
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e11d      	b.n	8005f78 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d3c:	4b90      	ldr	r3, [pc, #576]	; (8005f80 <HAL_RCC_ClockConfig+0x25c>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 030f 	and.w	r3, r3, #15
 8005d44:	683a      	ldr	r2, [r7, #0]
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d910      	bls.n	8005d6c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d4a:	4b8d      	ldr	r3, [pc, #564]	; (8005f80 <HAL_RCC_ClockConfig+0x25c>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f023 020f 	bic.w	r2, r3, #15
 8005d52:	498b      	ldr	r1, [pc, #556]	; (8005f80 <HAL_RCC_ClockConfig+0x25c>)
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d5a:	4b89      	ldr	r3, [pc, #548]	; (8005f80 <HAL_RCC_ClockConfig+0x25c>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 030f 	and.w	r3, r3, #15
 8005d62:	683a      	ldr	r2, [r7, #0]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d001      	beq.n	8005d6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e105      	b.n	8005f78 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0302 	and.w	r3, r3, #2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d010      	beq.n	8005d9a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	689a      	ldr	r2, [r3, #8]
 8005d7c:	4b81      	ldr	r3, [pc, #516]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d908      	bls.n	8005d9a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d88:	4b7e      	ldr	r3, [pc, #504]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	497b      	ldr	r1, [pc, #492]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 0301 	and.w	r3, r3, #1
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d079      	beq.n	8005e9a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	2b03      	cmp	r3, #3
 8005dac:	d11e      	bne.n	8005dec <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dae:	4b75      	ldr	r3, [pc, #468]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e0dc      	b.n	8005f78 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005dbe:	f000 fa09 	bl	80061d4 <RCC_GetSysClockFreqFromPLLSource>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	4a70      	ldr	r2, [pc, #448]	; (8005f88 <HAL_RCC_ClockConfig+0x264>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d946      	bls.n	8005e58 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005dca:	4b6e      	ldr	r3, [pc, #440]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d140      	bne.n	8005e58 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005dd6:	4b6b      	ldr	r3, [pc, #428]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005dde:	4a69      	ldr	r2, [pc, #420]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005de4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005de6:	2380      	movs	r3, #128	; 0x80
 8005de8:	617b      	str	r3, [r7, #20]
 8005dea:	e035      	b.n	8005e58 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	2b02      	cmp	r3, #2
 8005df2:	d107      	bne.n	8005e04 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005df4:	4b63      	ldr	r3, [pc, #396]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d115      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e0b9      	b.n	8005f78 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d107      	bne.n	8005e1c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005e0c:	4b5d      	ldr	r3, [pc, #372]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0302 	and.w	r3, r3, #2
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d109      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e0ad      	b.n	8005f78 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e1c:	4b59      	ldr	r3, [pc, #356]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d101      	bne.n	8005e2c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e0a5      	b.n	8005f78 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005e2c:	f000 f8b4 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 8005e30:	4603      	mov	r3, r0
 8005e32:	4a55      	ldr	r2, [pc, #340]	; (8005f88 <HAL_RCC_ClockConfig+0x264>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d90f      	bls.n	8005e58 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005e38:	4b52      	ldr	r3, [pc, #328]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d109      	bne.n	8005e58 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e44:	4b4f      	ldr	r3, [pc, #316]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e4c:	4a4d      	ldr	r2, [pc, #308]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005e4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e52:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005e54:	2380      	movs	r3, #128	; 0x80
 8005e56:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e58:	4b4a      	ldr	r3, [pc, #296]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f023 0203 	bic.w	r2, r3, #3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	4947      	ldr	r1, [pc, #284]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e6a:	f7fd fad3 	bl	8003414 <HAL_GetTick>
 8005e6e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e70:	e00a      	b.n	8005e88 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e72:	f7fd facf 	bl	8003414 <HAL_GetTick>
 8005e76:	4602      	mov	r2, r0
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d901      	bls.n	8005e88 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e077      	b.n	8005f78 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e88:	4b3e      	ldr	r3, [pc, #248]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f003 020c 	and.w	r2, r3, #12
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d1eb      	bne.n	8005e72 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	2b80      	cmp	r3, #128	; 0x80
 8005e9e:	d105      	bne.n	8005eac <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005ea0:	4b38      	ldr	r3, [pc, #224]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	4a37      	ldr	r2, [pc, #220]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005ea6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005eaa:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 0302 	and.w	r3, r3, #2
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d010      	beq.n	8005eda <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	689a      	ldr	r2, [r3, #8]
 8005ebc:	4b31      	ldr	r3, [pc, #196]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d208      	bcs.n	8005eda <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ec8:	4b2e      	ldr	r3, [pc, #184]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	492b      	ldr	r1, [pc, #172]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005eda:	4b29      	ldr	r3, [pc, #164]	; (8005f80 <HAL_RCC_ClockConfig+0x25c>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 030f 	and.w	r3, r3, #15
 8005ee2:	683a      	ldr	r2, [r7, #0]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d210      	bcs.n	8005f0a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ee8:	4b25      	ldr	r3, [pc, #148]	; (8005f80 <HAL_RCC_ClockConfig+0x25c>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f023 020f 	bic.w	r2, r3, #15
 8005ef0:	4923      	ldr	r1, [pc, #140]	; (8005f80 <HAL_RCC_ClockConfig+0x25c>)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ef8:	4b21      	ldr	r3, [pc, #132]	; (8005f80 <HAL_RCC_ClockConfig+0x25c>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 030f 	and.w	r3, r3, #15
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d001      	beq.n	8005f0a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e036      	b.n	8005f78 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0304 	and.w	r3, r3, #4
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d008      	beq.n	8005f28 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f16:	4b1b      	ldr	r3, [pc, #108]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	4918      	ldr	r1, [pc, #96]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005f24:	4313      	orrs	r3, r2
 8005f26:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 0308 	and.w	r3, r3, #8
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d009      	beq.n	8005f48 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f34:	4b13      	ldr	r3, [pc, #76]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	691b      	ldr	r3, [r3, #16]
 8005f40:	00db      	lsls	r3, r3, #3
 8005f42:	4910      	ldr	r1, [pc, #64]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005f44:	4313      	orrs	r3, r2
 8005f46:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005f48:	f000 f826 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	4b0d      	ldr	r3, [pc, #52]	; (8005f84 <HAL_RCC_ClockConfig+0x260>)
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	091b      	lsrs	r3, r3, #4
 8005f54:	f003 030f 	and.w	r3, r3, #15
 8005f58:	490c      	ldr	r1, [pc, #48]	; (8005f8c <HAL_RCC_ClockConfig+0x268>)
 8005f5a:	5ccb      	ldrb	r3, [r1, r3]
 8005f5c:	f003 031f 	and.w	r3, r3, #31
 8005f60:	fa22 f303 	lsr.w	r3, r2, r3
 8005f64:	4a0a      	ldr	r2, [pc, #40]	; (8005f90 <HAL_RCC_ClockConfig+0x26c>)
 8005f66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005f68:	4b0a      	ldr	r3, [pc, #40]	; (8005f94 <HAL_RCC_ClockConfig+0x270>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7fd fa01 	bl	8003374 <HAL_InitTick>
 8005f72:	4603      	mov	r3, r0
 8005f74:	73fb      	strb	r3, [r7, #15]

  return status;
 8005f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3718      	adds	r7, #24
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	40022000 	.word	0x40022000
 8005f84:	40021000 	.word	0x40021000
 8005f88:	04c4b400 	.word	0x04c4b400
 8005f8c:	0800fa2c 	.word	0x0800fa2c
 8005f90:	20000010 	.word	0x20000010
 8005f94:	20000014 	.word	0x20000014

08005f98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b089      	sub	sp, #36	; 0x24
 8005f9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	61fb      	str	r3, [r7, #28]
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fa6:	4b3e      	ldr	r3, [pc, #248]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 030c 	and.w	r3, r3, #12
 8005fae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005fb0:	4b3b      	ldr	r3, [pc, #236]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	f003 0303 	and.w	r3, r3, #3
 8005fb8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d005      	beq.n	8005fcc <HAL_RCC_GetSysClockFreq+0x34>
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	2b0c      	cmp	r3, #12
 8005fc4:	d121      	bne.n	800600a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d11e      	bne.n	800600a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005fcc:	4b34      	ldr	r3, [pc, #208]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 0308 	and.w	r3, r3, #8
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d107      	bne.n	8005fe8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005fd8:	4b31      	ldr	r3, [pc, #196]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fde:	0a1b      	lsrs	r3, r3, #8
 8005fe0:	f003 030f 	and.w	r3, r3, #15
 8005fe4:	61fb      	str	r3, [r7, #28]
 8005fe6:	e005      	b.n	8005ff4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005fe8:	4b2d      	ldr	r3, [pc, #180]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	091b      	lsrs	r3, r3, #4
 8005fee:	f003 030f 	and.w	r3, r3, #15
 8005ff2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005ff4:	4a2b      	ldr	r2, [pc, #172]	; (80060a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ffc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10d      	bne.n	8006020 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006008:	e00a      	b.n	8006020 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	2b04      	cmp	r3, #4
 800600e:	d102      	bne.n	8006016 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006010:	4b25      	ldr	r3, [pc, #148]	; (80060a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006012:	61bb      	str	r3, [r7, #24]
 8006014:	e004      	b.n	8006020 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	2b08      	cmp	r3, #8
 800601a:	d101      	bne.n	8006020 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800601c:	4b23      	ldr	r3, [pc, #140]	; (80060ac <HAL_RCC_GetSysClockFreq+0x114>)
 800601e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	2b0c      	cmp	r3, #12
 8006024:	d134      	bne.n	8006090 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006026:	4b1e      	ldr	r3, [pc, #120]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	f003 0303 	and.w	r3, r3, #3
 800602e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	2b02      	cmp	r3, #2
 8006034:	d003      	beq.n	800603e <HAL_RCC_GetSysClockFreq+0xa6>
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	2b03      	cmp	r3, #3
 800603a:	d003      	beq.n	8006044 <HAL_RCC_GetSysClockFreq+0xac>
 800603c:	e005      	b.n	800604a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800603e:	4b1a      	ldr	r3, [pc, #104]	; (80060a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8006040:	617b      	str	r3, [r7, #20]
      break;
 8006042:	e005      	b.n	8006050 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006044:	4b19      	ldr	r3, [pc, #100]	; (80060ac <HAL_RCC_GetSysClockFreq+0x114>)
 8006046:	617b      	str	r3, [r7, #20]
      break;
 8006048:	e002      	b.n	8006050 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	617b      	str	r3, [r7, #20]
      break;
 800604e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006050:	4b13      	ldr	r3, [pc, #76]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	091b      	lsrs	r3, r3, #4
 8006056:	f003 030f 	and.w	r3, r3, #15
 800605a:	3301      	adds	r3, #1
 800605c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800605e:	4b10      	ldr	r3, [pc, #64]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	0a1b      	lsrs	r3, r3, #8
 8006064:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	fb03 f202 	mul.w	r2, r3, r2
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	fbb2 f3f3 	udiv	r3, r2, r3
 8006074:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006076:	4b0a      	ldr	r3, [pc, #40]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	0e5b      	lsrs	r3, r3, #25
 800607c:	f003 0303 	and.w	r3, r3, #3
 8006080:	3301      	adds	r3, #1
 8006082:	005b      	lsls	r3, r3, #1
 8006084:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006086:	697a      	ldr	r2, [r7, #20]
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	fbb2 f3f3 	udiv	r3, r2, r3
 800608e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006090:	69bb      	ldr	r3, [r7, #24]
}
 8006092:	4618      	mov	r0, r3
 8006094:	3724      	adds	r7, #36	; 0x24
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	40021000 	.word	0x40021000
 80060a4:	0800fa44 	.word	0x0800fa44
 80060a8:	00f42400 	.word	0x00f42400
 80060ac:	007a1200 	.word	0x007a1200

080060b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060b0:	b480      	push	{r7}
 80060b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060b4:	4b03      	ldr	r3, [pc, #12]	; (80060c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80060b6:	681b      	ldr	r3, [r3, #0]
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	20000010 	.word	0x20000010

080060c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80060cc:	f7ff fff0 	bl	80060b0 <HAL_RCC_GetHCLKFreq>
 80060d0:	4602      	mov	r2, r0
 80060d2:	4b06      	ldr	r3, [pc, #24]	; (80060ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	0a1b      	lsrs	r3, r3, #8
 80060d8:	f003 0307 	and.w	r3, r3, #7
 80060dc:	4904      	ldr	r1, [pc, #16]	; (80060f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80060de:	5ccb      	ldrb	r3, [r1, r3]
 80060e0:	f003 031f 	and.w	r3, r3, #31
 80060e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	40021000 	.word	0x40021000
 80060f0:	0800fa3c 	.word	0x0800fa3c

080060f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80060f8:	f7ff ffda 	bl	80060b0 <HAL_RCC_GetHCLKFreq>
 80060fc:	4602      	mov	r2, r0
 80060fe:	4b06      	ldr	r3, [pc, #24]	; (8006118 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	0adb      	lsrs	r3, r3, #11
 8006104:	f003 0307 	and.w	r3, r3, #7
 8006108:	4904      	ldr	r1, [pc, #16]	; (800611c <HAL_RCC_GetPCLK2Freq+0x28>)
 800610a:	5ccb      	ldrb	r3, [r1, r3]
 800610c:	f003 031f 	and.w	r3, r3, #31
 8006110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006114:	4618      	mov	r0, r3
 8006116:	bd80      	pop	{r7, pc}
 8006118:	40021000 	.word	0x40021000
 800611c:	0800fa3c 	.word	0x0800fa3c

08006120 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006128:	2300      	movs	r3, #0
 800612a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800612c:	4b27      	ldr	r3, [pc, #156]	; (80061cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800612e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006134:	2b00      	cmp	r3, #0
 8006136:	d003      	beq.n	8006140 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006138:	f7ff f906 	bl	8005348 <HAL_PWREx_GetVoltageRange>
 800613c:	6178      	str	r0, [r7, #20]
 800613e:	e014      	b.n	800616a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006140:	4b22      	ldr	r3, [pc, #136]	; (80061cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006144:	4a21      	ldr	r2, [pc, #132]	; (80061cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006146:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800614a:	6593      	str	r3, [r2, #88]	; 0x58
 800614c:	4b1f      	ldr	r3, [pc, #124]	; (80061cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800614e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006154:	60fb      	str	r3, [r7, #12]
 8006156:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006158:	f7ff f8f6 	bl	8005348 <HAL_PWREx_GetVoltageRange>
 800615c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800615e:	4b1b      	ldr	r3, [pc, #108]	; (80061cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006162:	4a1a      	ldr	r2, [pc, #104]	; (80061cc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006164:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006168:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006170:	d10b      	bne.n	800618a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2b80      	cmp	r3, #128	; 0x80
 8006176:	d913      	bls.n	80061a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2ba0      	cmp	r3, #160	; 0xa0
 800617c:	d902      	bls.n	8006184 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800617e:	2302      	movs	r3, #2
 8006180:	613b      	str	r3, [r7, #16]
 8006182:	e00d      	b.n	80061a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006184:	2301      	movs	r3, #1
 8006186:	613b      	str	r3, [r7, #16]
 8006188:	e00a      	b.n	80061a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2b7f      	cmp	r3, #127	; 0x7f
 800618e:	d902      	bls.n	8006196 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006190:	2302      	movs	r3, #2
 8006192:	613b      	str	r3, [r7, #16]
 8006194:	e004      	b.n	80061a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2b70      	cmp	r3, #112	; 0x70
 800619a:	d101      	bne.n	80061a0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800619c:	2301      	movs	r3, #1
 800619e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80061a0:	4b0b      	ldr	r3, [pc, #44]	; (80061d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f023 020f 	bic.w	r2, r3, #15
 80061a8:	4909      	ldr	r1, [pc, #36]	; (80061d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80061b0:	4b07      	ldr	r3, [pc, #28]	; (80061d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 030f 	and.w	r3, r3, #15
 80061b8:	693a      	ldr	r2, [r7, #16]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d001      	beq.n	80061c2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e000      	b.n	80061c4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3718      	adds	r7, #24
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	40021000 	.word	0x40021000
 80061d0:	40022000 	.word	0x40022000

080061d4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b087      	sub	sp, #28
 80061d8:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80061da:	4b2d      	ldr	r3, [pc, #180]	; (8006290 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	f003 0303 	and.w	r3, r3, #3
 80061e2:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2b03      	cmp	r3, #3
 80061e8:	d00b      	beq.n	8006202 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2b03      	cmp	r3, #3
 80061ee:	d825      	bhi.n	800623c <RCC_GetSysClockFreqFromPLLSource+0x68>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d008      	beq.n	8006208 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2b02      	cmp	r3, #2
 80061fa:	d11f      	bne.n	800623c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80061fc:	4b25      	ldr	r3, [pc, #148]	; (8006294 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80061fe:	613b      	str	r3, [r7, #16]
    break;
 8006200:	e01f      	b.n	8006242 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006202:	4b25      	ldr	r3, [pc, #148]	; (8006298 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006204:	613b      	str	r3, [r7, #16]
    break;
 8006206:	e01c      	b.n	8006242 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006208:	4b21      	ldr	r3, [pc, #132]	; (8006290 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 0308 	and.w	r3, r3, #8
 8006210:	2b00      	cmp	r3, #0
 8006212:	d107      	bne.n	8006224 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006214:	4b1e      	ldr	r3, [pc, #120]	; (8006290 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006216:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800621a:	0a1b      	lsrs	r3, r3, #8
 800621c:	f003 030f 	and.w	r3, r3, #15
 8006220:	617b      	str	r3, [r7, #20]
 8006222:	e005      	b.n	8006230 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006224:	4b1a      	ldr	r3, [pc, #104]	; (8006290 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	091b      	lsrs	r3, r3, #4
 800622a:	f003 030f 	and.w	r3, r3, #15
 800622e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006230:	4a1a      	ldr	r2, [pc, #104]	; (800629c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006238:	613b      	str	r3, [r7, #16]
    break;
 800623a:	e002      	b.n	8006242 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800623c:	2300      	movs	r3, #0
 800623e:	613b      	str	r3, [r7, #16]
    break;
 8006240:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006242:	4b13      	ldr	r3, [pc, #76]	; (8006290 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	091b      	lsrs	r3, r3, #4
 8006248:	f003 030f 	and.w	r3, r3, #15
 800624c:	3301      	adds	r3, #1
 800624e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006250:	4b0f      	ldr	r3, [pc, #60]	; (8006290 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	0a1b      	lsrs	r3, r3, #8
 8006256:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	fb03 f202 	mul.w	r2, r3, r2
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	fbb2 f3f3 	udiv	r3, r2, r3
 8006266:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006268:	4b09      	ldr	r3, [pc, #36]	; (8006290 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	0e5b      	lsrs	r3, r3, #25
 800626e:	f003 0303 	and.w	r3, r3, #3
 8006272:	3301      	adds	r3, #1
 8006274:	005b      	lsls	r3, r3, #1
 8006276:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006280:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006282:	683b      	ldr	r3, [r7, #0]
}
 8006284:	4618      	mov	r0, r3
 8006286:	371c      	adds	r7, #28
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr
 8006290:	40021000 	.word	0x40021000
 8006294:	00f42400 	.word	0x00f42400
 8006298:	007a1200 	.word	0x007a1200
 800629c:	0800fa44 	.word	0x0800fa44

080062a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b086      	sub	sp, #24
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80062a8:	2300      	movs	r3, #0
 80062aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80062ac:	2300      	movs	r3, #0
 80062ae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d040      	beq.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062c0:	2b80      	cmp	r3, #128	; 0x80
 80062c2:	d02a      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80062c4:	2b80      	cmp	r3, #128	; 0x80
 80062c6:	d825      	bhi.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80062c8:	2b60      	cmp	r3, #96	; 0x60
 80062ca:	d026      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80062cc:	2b60      	cmp	r3, #96	; 0x60
 80062ce:	d821      	bhi.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80062d0:	2b40      	cmp	r3, #64	; 0x40
 80062d2:	d006      	beq.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80062d4:	2b40      	cmp	r3, #64	; 0x40
 80062d6:	d81d      	bhi.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d009      	beq.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80062dc:	2b20      	cmp	r3, #32
 80062de:	d010      	beq.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80062e0:	e018      	b.n	8006314 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80062e2:	4b89      	ldr	r3, [pc, #548]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	4a88      	ldr	r2, [pc, #544]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80062e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062ec:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80062ee:	e015      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	3304      	adds	r3, #4
 80062f4:	2100      	movs	r1, #0
 80062f6:	4618      	mov	r0, r3
 80062f8:	f001 fa24 	bl	8007744 <RCCEx_PLLSAI1_Config>
 80062fc:	4603      	mov	r3, r0
 80062fe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006300:	e00c      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	3320      	adds	r3, #32
 8006306:	2100      	movs	r1, #0
 8006308:	4618      	mov	r0, r3
 800630a:	f001 fb0f 	bl	800792c <RCCEx_PLLSAI2_Config>
 800630e:	4603      	mov	r3, r0
 8006310:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006312:	e003      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	74fb      	strb	r3, [r7, #19]
      break;
 8006318:	e000      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800631a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800631c:	7cfb      	ldrb	r3, [r7, #19]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d10b      	bne.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006322:	4b79      	ldr	r3, [pc, #484]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006324:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006328:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006330:	4975      	ldr	r1, [pc, #468]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006332:	4313      	orrs	r3, r2
 8006334:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006338:	e001      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800633a:	7cfb      	ldrb	r3, [r7, #19]
 800633c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006346:	2b00      	cmp	r3, #0
 8006348:	d047      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800634e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006352:	d030      	beq.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006354:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006358:	d82a      	bhi.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800635a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800635e:	d02a      	beq.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006360:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006364:	d824      	bhi.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006366:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800636a:	d008      	beq.n	800637e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800636c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006370:	d81e      	bhi.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00a      	beq.n	800638c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006376:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800637a:	d010      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800637c:	e018      	b.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800637e:	4b62      	ldr	r3, [pc, #392]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	4a61      	ldr	r2, [pc, #388]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006388:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800638a:	e015      	b.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	3304      	adds	r3, #4
 8006390:	2100      	movs	r1, #0
 8006392:	4618      	mov	r0, r3
 8006394:	f001 f9d6 	bl	8007744 <RCCEx_PLLSAI1_Config>
 8006398:	4603      	mov	r3, r0
 800639a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800639c:	e00c      	b.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	3320      	adds	r3, #32
 80063a2:	2100      	movs	r1, #0
 80063a4:	4618      	mov	r0, r3
 80063a6:	f001 fac1 	bl	800792c <RCCEx_PLLSAI2_Config>
 80063aa:	4603      	mov	r3, r0
 80063ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80063ae:	e003      	b.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	74fb      	strb	r3, [r7, #19]
      break;
 80063b4:	e000      	b.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80063b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063b8:	7cfb      	ldrb	r3, [r7, #19]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d10b      	bne.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80063be:	4b52      	ldr	r3, [pc, #328]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80063c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063cc:	494e      	ldr	r1, [pc, #312]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80063d4:	e001      	b.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063d6:	7cfb      	ldrb	r3, [r7, #19]
 80063d8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	f000 809f 	beq.w	8006526 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063e8:	2300      	movs	r3, #0
 80063ea:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80063ec:	4b46      	ldr	r3, [pc, #280]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d101      	bne.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80063f8:	2301      	movs	r3, #1
 80063fa:	e000      	b.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80063fc:	2300      	movs	r3, #0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d00d      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006402:	4b41      	ldr	r3, [pc, #260]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006406:	4a40      	ldr	r2, [pc, #256]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800640c:	6593      	str	r3, [r2, #88]	; 0x58
 800640e:	4b3e      	ldr	r3, [pc, #248]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006416:	60bb      	str	r3, [r7, #8]
 8006418:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800641a:	2301      	movs	r3, #1
 800641c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800641e:	4b3b      	ldr	r3, [pc, #236]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a3a      	ldr	r2, [pc, #232]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006428:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800642a:	f7fc fff3 	bl	8003414 <HAL_GetTick>
 800642e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006430:	e009      	b.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006432:	f7fc ffef 	bl	8003414 <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	2b02      	cmp	r3, #2
 800643e:	d902      	bls.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006440:	2303      	movs	r3, #3
 8006442:	74fb      	strb	r3, [r7, #19]
        break;
 8006444:	e005      	b.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006446:	4b31      	ldr	r3, [pc, #196]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800644e:	2b00      	cmp	r3, #0
 8006450:	d0ef      	beq.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006452:	7cfb      	ldrb	r3, [r7, #19]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d15b      	bne.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006458:	4b2b      	ldr	r3, [pc, #172]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800645a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800645e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006462:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d01f      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006470:	697a      	ldr	r2, [r7, #20]
 8006472:	429a      	cmp	r2, r3
 8006474:	d019      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006476:	4b24      	ldr	r3, [pc, #144]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006478:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800647c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006480:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006482:	4b21      	ldr	r3, [pc, #132]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006488:	4a1f      	ldr	r2, [pc, #124]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800648a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800648e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006492:	4b1d      	ldr	r3, [pc, #116]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006498:	4a1b      	ldr	r2, [pc, #108]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800649a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800649e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80064a2:	4a19      	ldr	r2, [pc, #100]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	f003 0301 	and.w	r3, r3, #1
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d016      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064b4:	f7fc ffae 	bl	8003414 <HAL_GetTick>
 80064b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064ba:	e00b      	b.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064bc:	f7fc ffaa 	bl	8003414 <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d902      	bls.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	74fb      	strb	r3, [r7, #19]
            break;
 80064d2:	e006      	b.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064d4:	4b0c      	ldr	r3, [pc, #48]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064da:	f003 0302 	and.w	r3, r3, #2
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d0ec      	beq.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80064e2:	7cfb      	ldrb	r3, [r7, #19]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d10c      	bne.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80064e8:	4b07      	ldr	r3, [pc, #28]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064f8:	4903      	ldr	r1, [pc, #12]	; (8006508 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006500:	e008      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006502:	7cfb      	ldrb	r3, [r7, #19]
 8006504:	74bb      	strb	r3, [r7, #18]
 8006506:	e005      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006508:	40021000 	.word	0x40021000
 800650c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006510:	7cfb      	ldrb	r3, [r7, #19]
 8006512:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006514:	7c7b      	ldrb	r3, [r7, #17]
 8006516:	2b01      	cmp	r3, #1
 8006518:	d105      	bne.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800651a:	4ba0      	ldr	r3, [pc, #640]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800651c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800651e:	4a9f      	ldr	r2, [pc, #636]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006520:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006524:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 0301 	and.w	r3, r3, #1
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00a      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006532:	4b9a      	ldr	r3, [pc, #616]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006538:	f023 0203 	bic.w	r2, r3, #3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006540:	4996      	ldr	r1, [pc, #600]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006542:	4313      	orrs	r3, r2
 8006544:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00a      	beq.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006554:	4b91      	ldr	r3, [pc, #580]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800655a:	f023 020c 	bic.w	r2, r3, #12
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006562:	498e      	ldr	r1, [pc, #568]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006564:	4313      	orrs	r3, r2
 8006566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0304 	and.w	r3, r3, #4
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00a      	beq.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006576:	4b89      	ldr	r3, [pc, #548]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800657c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006584:	4985      	ldr	r1, [pc, #532]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006586:	4313      	orrs	r3, r2
 8006588:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 0308 	and.w	r3, r3, #8
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00a      	beq.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006598:	4b80      	ldr	r3, [pc, #512]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800659a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800659e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065a6:	497d      	ldr	r1, [pc, #500]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065a8:	4313      	orrs	r3, r2
 80065aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 0310 	and.w	r3, r3, #16
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00a      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80065ba:	4b78      	ldr	r3, [pc, #480]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065c8:	4974      	ldr	r1, [pc, #464]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065ca:	4313      	orrs	r3, r2
 80065cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 0320 	and.w	r3, r3, #32
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d00a      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80065dc:	4b6f      	ldr	r3, [pc, #444]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065ea:	496c      	ldr	r1, [pc, #432]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065ec:	4313      	orrs	r3, r2
 80065ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00a      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80065fe:	4b67      	ldr	r3, [pc, #412]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006600:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006604:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800660c:	4963      	ldr	r1, [pc, #396]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800660e:	4313      	orrs	r3, r2
 8006610:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800661c:	2b00      	cmp	r3, #0
 800661e:	d00a      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006620:	4b5e      	ldr	r3, [pc, #376]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006626:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800662e:	495b      	ldr	r1, [pc, #364]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006630:	4313      	orrs	r3, r2
 8006632:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00a      	beq.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006642:	4b56      	ldr	r3, [pc, #344]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006648:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006650:	4952      	ldr	r1, [pc, #328]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006652:	4313      	orrs	r3, r2
 8006654:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00a      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006664:	4b4d      	ldr	r3, [pc, #308]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800666a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006672:	494a      	ldr	r1, [pc, #296]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006674:	4313      	orrs	r3, r2
 8006676:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00a      	beq.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006686:	4b45      	ldr	r3, [pc, #276]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800668c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006694:	4941      	ldr	r1, [pc, #260]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006696:	4313      	orrs	r3, r2
 8006698:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d00a      	beq.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80066a8:	4b3c      	ldr	r3, [pc, #240]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80066ae:	f023 0203 	bic.w	r2, r3, #3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066b6:	4939      	ldr	r1, [pc, #228]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066b8:	4313      	orrs	r3, r2
 80066ba:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d028      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80066ca:	4b34      	ldr	r3, [pc, #208]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066d0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066d8:	4930      	ldr	r1, [pc, #192]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066da:	4313      	orrs	r3, r2
 80066dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80066e8:	d106      	bne.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066ea:	4b2c      	ldr	r3, [pc, #176]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	4a2b      	ldr	r2, [pc, #172]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066f4:	60d3      	str	r3, [r2, #12]
 80066f6:	e011      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006700:	d10c      	bne.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	3304      	adds	r3, #4
 8006706:	2101      	movs	r1, #1
 8006708:	4618      	mov	r0, r3
 800670a:	f001 f81b 	bl	8007744 <RCCEx_PLLSAI1_Config>
 800670e:	4603      	mov	r3, r0
 8006710:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006712:	7cfb      	ldrb	r3, [r7, #19]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d001      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006718:	7cfb      	ldrb	r3, [r7, #19]
 800671a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d04d      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800672c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006730:	d108      	bne.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006732:	4b1a      	ldr	r3, [pc, #104]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006734:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006738:	4a18      	ldr	r2, [pc, #96]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800673a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800673e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006742:	e012      	b.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006744:	4b15      	ldr	r3, [pc, #84]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006746:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800674a:	4a14      	ldr	r2, [pc, #80]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800674c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006750:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006754:	4b11      	ldr	r3, [pc, #68]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800675a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006762:	490e      	ldr	r1, [pc, #56]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006764:	4313      	orrs	r3, r2
 8006766:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800676e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006772:	d106      	bne.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006774:	4b09      	ldr	r3, [pc, #36]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	4a08      	ldr	r2, [pc, #32]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800677a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800677e:	60d3      	str	r3, [r2, #12]
 8006780:	e020      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006786:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800678a:	d109      	bne.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800678c:	4b03      	ldr	r3, [pc, #12]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	4a02      	ldr	r2, [pc, #8]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006792:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006796:	60d3      	str	r3, [r2, #12]
 8006798:	e014      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800679a:	bf00      	nop
 800679c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80067a8:	d10c      	bne.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	3304      	adds	r3, #4
 80067ae:	2101      	movs	r1, #1
 80067b0:	4618      	mov	r0, r3
 80067b2:	f000 ffc7 	bl	8007744 <RCCEx_PLLSAI1_Config>
 80067b6:	4603      	mov	r3, r0
 80067b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80067ba:	7cfb      	ldrb	r3, [r7, #19]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d001      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80067c0:	7cfb      	ldrb	r3, [r7, #19]
 80067c2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d028      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80067d0:	4b4a      	ldr	r3, [pc, #296]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067d6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067de:	4947      	ldr	r1, [pc, #284]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067e0:	4313      	orrs	r3, r2
 80067e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80067ee:	d106      	bne.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067f0:	4b42      	ldr	r3, [pc, #264]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	4a41      	ldr	r2, [pc, #260]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067fa:	60d3      	str	r3, [r2, #12]
 80067fc:	e011      	b.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006802:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006806:	d10c      	bne.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	3304      	adds	r3, #4
 800680c:	2101      	movs	r1, #1
 800680e:	4618      	mov	r0, r3
 8006810:	f000 ff98 	bl	8007744 <RCCEx_PLLSAI1_Config>
 8006814:	4603      	mov	r3, r0
 8006816:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006818:	7cfb      	ldrb	r3, [r7, #19]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d001      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800681e:	7cfb      	ldrb	r3, [r7, #19]
 8006820:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800682a:	2b00      	cmp	r3, #0
 800682c:	d01e      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800682e:	4b33      	ldr	r3, [pc, #204]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006834:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800683e:	492f      	ldr	r1, [pc, #188]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006840:	4313      	orrs	r3, r2
 8006842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800684c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006850:	d10c      	bne.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	3304      	adds	r3, #4
 8006856:	2102      	movs	r1, #2
 8006858:	4618      	mov	r0, r3
 800685a:	f000 ff73 	bl	8007744 <RCCEx_PLLSAI1_Config>
 800685e:	4603      	mov	r3, r0
 8006860:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006862:	7cfb      	ldrb	r3, [r7, #19]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d001      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006868:	7cfb      	ldrb	r3, [r7, #19]
 800686a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00b      	beq.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006878:	4b20      	ldr	r3, [pc, #128]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800687a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800687e:	f023 0204 	bic.w	r2, r3, #4
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006888:	491c      	ldr	r1, [pc, #112]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800688a:	4313      	orrs	r3, r2
 800688c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00b      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800689c:	4b17      	ldr	r3, [pc, #92]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800689e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80068a2:	f023 0218 	bic.w	r2, r3, #24
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068ac:	4913      	ldr	r1, [pc, #76]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068ae:	4313      	orrs	r3, r2
 80068b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d017      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80068c0:	4b0e      	ldr	r3, [pc, #56]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80068c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068d0:	490a      	ldr	r1, [pc, #40]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068d2:	4313      	orrs	r3, r2
 80068d4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80068e2:	d105      	bne.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80068e4:	4b05      	ldr	r3, [pc, #20]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	4a04      	ldr	r2, [pc, #16]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80068ee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80068f0:	7cbb      	ldrb	r3, [r7, #18]
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3718      	adds	r7, #24
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	40021000 	.word	0x40021000

08006900 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b088      	sub	sp, #32
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8006908:	2300      	movs	r3, #0
 800690a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006912:	d13e      	bne.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006914:	4bb6      	ldr	r3, [pc, #728]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800691a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800691e:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006926:	d028      	beq.n	800697a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800692e:	f200 86f4 	bhi.w	800771a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006938:	d005      	beq.n	8006946 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006940:	d00e      	beq.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8006942:	f000 beea 	b.w	800771a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006946:	4baa      	ldr	r3, [pc, #680]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	2b02      	cmp	r3, #2
 8006952:	f040 86e4 	bne.w	800771e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 8006956:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800695a:	61fb      	str	r3, [r7, #28]
      break;
 800695c:	f000 bedf 	b.w	800771e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006960:	4ba3      	ldr	r3, [pc, #652]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006962:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006966:	f003 0302 	and.w	r3, r3, #2
 800696a:	2b02      	cmp	r3, #2
 800696c:	f040 86d9 	bne.w	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 8006970:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006974:	61fb      	str	r3, [r7, #28]
      break;
 8006976:	f000 bed4 	b.w	8007722 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800697a:	4b9d      	ldr	r3, [pc, #628]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006982:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006986:	f040 86ce 	bne.w	8007726 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 800698a:	4b9a      	ldr	r3, [pc, #616]	; (8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800698c:	61fb      	str	r3, [r7, #28]
      break;
 800698e:	f000 beca 	b.w	8007726 <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006992:	4b97      	ldr	r3, [pc, #604]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	f003 0303 	and.w	r3, r3, #3
 800699a:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	2b03      	cmp	r3, #3
 80069a0:	d036      	beq.n	8006a10 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	2b03      	cmp	r3, #3
 80069a6:	d840      	bhi.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d003      	beq.n	80069b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	d020      	beq.n	80069f6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80069b4:	e039      	b.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80069b6:	4b8e      	ldr	r3, [pc, #568]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0302 	and.w	r3, r3, #2
 80069be:	2b02      	cmp	r3, #2
 80069c0:	d116      	bne.n	80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80069c2:	4b8b      	ldr	r3, [pc, #556]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 0308 	and.w	r3, r3, #8
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d005      	beq.n	80069da <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80069ce:	4b88      	ldr	r3, [pc, #544]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	091b      	lsrs	r3, r3, #4
 80069d4:	f003 030f 	and.w	r3, r3, #15
 80069d8:	e005      	b.n	80069e6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80069da:	4b85      	ldr	r3, [pc, #532]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80069dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80069e0:	0a1b      	lsrs	r3, r3, #8
 80069e2:	f003 030f 	and.w	r3, r3, #15
 80069e6:	4a84      	ldr	r2, [pc, #528]	; (8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80069e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069ec:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80069ee:	e01f      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80069f0:	2300      	movs	r3, #0
 80069f2:	61bb      	str	r3, [r7, #24]
      break;
 80069f4:	e01c      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80069f6:	4b7e      	ldr	r3, [pc, #504]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a02:	d102      	bne.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8006a04:	4b7d      	ldr	r3, [pc, #500]	; (8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8006a06:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006a08:	e012      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	61bb      	str	r3, [r7, #24]
      break;
 8006a0e:	e00f      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006a10:	4b77      	ldr	r3, [pc, #476]	; (8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a18:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006a1c:	d102      	bne.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8006a1e:	4b78      	ldr	r3, [pc, #480]	; (8006c00 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8006a20:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006a22:	e005      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006a24:	2300      	movs	r3, #0
 8006a26:	61bb      	str	r3, [r7, #24]
      break;
 8006a28:	e002      	b.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	61bb      	str	r3, [r7, #24]
      break;
 8006a2e:	bf00      	nop
    }

    switch(PeriphClk)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a36:	f000 8606 	beq.w	8007646 <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a40:	f200 8673 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006a4a:	f000 8469 	beq.w	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006a54:	f200 8669 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a5e:	f000 8531 	beq.w	80074c4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a68:	f200 865f 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006a72:	f000 8187 	beq.w	8006d84 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006a7c:	f200 8655 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006a86:	f000 80cd 	beq.w	8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006a90:	f200 864b 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a9a:	f000 8430 	beq.w	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006aa4:	f200 8641 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006aae:	f000 83e4 	beq.w	800727a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ab8:	f200 8637 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ac2:	f000 80af 	beq.w	8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006acc:	f200 862d 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ad6:	f000 809d 	beq.w	8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ae0:	f200 8623 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aea:	f000 808b 	beq.w	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006af4:	f200 8619 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006afe:	f000 8554 	beq.w	80075aa <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b08:	f200 860f 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b12:	f000 8500 	beq.w	8007516 <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b1c:	f200 8605 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b26:	f000 84a1 	beq.w	800746c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b30:	f200 85fb 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b80      	cmp	r3, #128	; 0x80
 8006b38:	f000 846c 	beq.w	8007414 <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2b80      	cmp	r3, #128	; 0x80
 8006b40:	f200 85f3 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2b20      	cmp	r3, #32
 8006b48:	d84c      	bhi.n	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 85ec 	beq.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	3b01      	subs	r3, #1
 8006b56:	2b1f      	cmp	r3, #31
 8006b58:	f200 85e7 	bhi.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006b5c:	a201      	add	r2, pc, #4	; (adr r2, 8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8006b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b62:	bf00      	nop
 8006b64:	08006f79 	.word	0x08006f79
 8006b68:	08006fe7 	.word	0x08006fe7
 8006b6c:	0800772b 	.word	0x0800772b
 8006b70:	0800707b 	.word	0x0800707b
 8006b74:	0800772b 	.word	0x0800772b
 8006b78:	0800772b 	.word	0x0800772b
 8006b7c:	0800772b 	.word	0x0800772b
 8006b80:	080070f3 	.word	0x080070f3
 8006b84:	0800772b 	.word	0x0800772b
 8006b88:	0800772b 	.word	0x0800772b
 8006b8c:	0800772b 	.word	0x0800772b
 8006b90:	0800772b 	.word	0x0800772b
 8006b94:	0800772b 	.word	0x0800772b
 8006b98:	0800772b 	.word	0x0800772b
 8006b9c:	0800772b 	.word	0x0800772b
 8006ba0:	08007177 	.word	0x08007177
 8006ba4:	0800772b 	.word	0x0800772b
 8006ba8:	0800772b 	.word	0x0800772b
 8006bac:	0800772b 	.word	0x0800772b
 8006bb0:	0800772b 	.word	0x0800772b
 8006bb4:	0800772b 	.word	0x0800772b
 8006bb8:	0800772b 	.word	0x0800772b
 8006bbc:	0800772b 	.word	0x0800772b
 8006bc0:	0800772b 	.word	0x0800772b
 8006bc4:	0800772b 	.word	0x0800772b
 8006bc8:	0800772b 	.word	0x0800772b
 8006bcc:	0800772b 	.word	0x0800772b
 8006bd0:	0800772b 	.word	0x0800772b
 8006bd4:	0800772b 	.word	0x0800772b
 8006bd8:	0800772b 	.word	0x0800772b
 8006bdc:	0800772b 	.word	0x0800772b
 8006be0:	080071f9 	.word	0x080071f9
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2b40      	cmp	r3, #64	; 0x40
 8006be8:	f000 83e8 	beq.w	80073bc <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8006bec:	f000 bd9d 	b.w	800772a <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006bf0:	40021000 	.word	0x40021000
 8006bf4:	0003d090 	.word	0x0003d090
 8006bf8:	0800fa44 	.word	0x0800fa44
 8006bfc:	00f42400 	.word	0x00f42400
 8006c00:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8006c04:	69b9      	ldr	r1, [r7, #24]
 8006c06:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006c0a:	f000 ff83 	bl	8007b14 <RCCEx_GetSAIxPeriphCLKFreq>
 8006c0e:	61f8      	str	r0, [r7, #28]
      break;
 8006c10:	f000 bd8e 	b.w	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8006c14:	69b9      	ldr	r1, [r7, #24]
 8006c16:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006c1a:	f000 ff7b 	bl	8007b14 <RCCEx_GetSAIxPeriphCLKFreq>
 8006c1e:	61f8      	str	r0, [r7, #28]
      break;
 8006c20:	f000 bd86 	b.w	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8006c24:	4b9a      	ldr	r3, [pc, #616]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c2a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8006c2e:	60fb      	str	r3, [r7, #12]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006c36:	d015      	beq.n	8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006c3e:	f200 8092 	bhi.w	8006d66 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006c48:	d029      	beq.n	8006c9e <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006c50:	f200 8089 	bhi.w	8006d66 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d07b      	beq.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006c60:	d04a      	beq.n	8006cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 8006c62:	e080      	b.n	8006d66 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006c64:	4b8a      	ldr	r3, [pc, #552]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f003 0302 	and.w	r3, r3, #2
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	d17d      	bne.n	8006d6c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006c70:	4b87      	ldr	r3, [pc, #540]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 0308 	and.w	r3, r3, #8
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d005      	beq.n	8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 8006c7c:	4b84      	ldr	r3, [pc, #528]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	091b      	lsrs	r3, r3, #4
 8006c82:	f003 030f 	and.w	r3, r3, #15
 8006c86:	e005      	b.n	8006c94 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8006c88:	4b81      	ldr	r3, [pc, #516]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006c8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c8e:	0a1b      	lsrs	r3, r3, #8
 8006c90:	f003 030f 	and.w	r3, r3, #15
 8006c94:	4a7f      	ldr	r2, [pc, #508]	; (8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006c96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c9a:	61fb      	str	r3, [r7, #28]
          break;
 8006c9c:	e066      	b.n	8006d6c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006c9e:	4b7c      	ldr	r3, [pc, #496]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ca6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006caa:	d162      	bne.n	8006d72 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006cac:	4b78      	ldr	r3, [pc, #480]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006cb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cb8:	d15b      	bne.n	8006d72 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006cba:	4b75      	ldr	r3, [pc, #468]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	0a1b      	lsrs	r3, r3, #8
 8006cc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cc4:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006cc6:	69bb      	ldr	r3, [r7, #24]
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	fb03 f202 	mul.w	r2, r3, r2
 8006cce:	4b70      	ldr	r3, [pc, #448]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	091b      	lsrs	r3, r3, #4
 8006cd4:	f003 030f 	and.w	r3, r3, #15
 8006cd8:	3301      	adds	r3, #1
 8006cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cde:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006ce0:	4b6b      	ldr	r3, [pc, #428]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	0d5b      	lsrs	r3, r3, #21
 8006ce6:	f003 0303 	and.w	r3, r3, #3
 8006cea:	3301      	adds	r3, #1
 8006cec:	005b      	lsls	r3, r3, #1
 8006cee:	69ba      	ldr	r2, [r7, #24]
 8006cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cf4:	61fb      	str	r3, [r7, #28]
          break;
 8006cf6:	e03c      	b.n	8006d72 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8006cf8:	4b65      	ldr	r3, [pc, #404]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006d04:	d138      	bne.n	8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006d06:	4b62      	ldr	r3, [pc, #392]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d12:	d131      	bne.n	8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006d14:	4b5e      	ldr	r3, [pc, #376]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	0a1b      	lsrs	r3, r3, #8
 8006d1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d1e:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	68ba      	ldr	r2, [r7, #8]
 8006d24:	fb03 f202 	mul.w	r2, r3, r2
 8006d28:	4b59      	ldr	r3, [pc, #356]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d2a:	691b      	ldr	r3, [r3, #16]
 8006d2c:	091b      	lsrs	r3, r3, #4
 8006d2e:	f003 030f 	and.w	r3, r3, #15
 8006d32:	3301      	adds	r3, #1
 8006d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d38:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8006d3a:	4b55      	ldr	r3, [pc, #340]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	0d5b      	lsrs	r3, r3, #21
 8006d40:	f003 0303 	and.w	r3, r3, #3
 8006d44:	3301      	adds	r3, #1
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	69ba      	ldr	r2, [r7, #24]
 8006d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d4e:	61fb      	str	r3, [r7, #28]
          break;
 8006d50:	e012      	b.n	8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8006d52:	4b4f      	ldr	r3, [pc, #316]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d58:	f003 0302 	and.w	r3, r3, #2
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d10e      	bne.n	8006d7e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 8006d60:	4b4d      	ldr	r3, [pc, #308]	; (8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006d62:	61fb      	str	r3, [r7, #28]
          break;
 8006d64:	e00b      	b.n	8006d7e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8006d66:	bf00      	nop
 8006d68:	f000 bce2 	b.w	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006d6c:	bf00      	nop
 8006d6e:	f000 bcdf 	b.w	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006d72:	bf00      	nop
 8006d74:	f000 bcdc 	b.w	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006d78:	bf00      	nop
 8006d7a:	f000 bcd9 	b.w	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006d7e:	bf00      	nop
        break;
 8006d80:	f000 bcd6 	b.w	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8006d84:	4b42      	ldr	r3, [pc, #264]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d8e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d92:	d13d      	bne.n	8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006d94:	4b3e      	ldr	r3, [pc, #248]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006da0:	f040 84c5 	bne.w	800772e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 8006da4:	4b3a      	ldr	r3, [pc, #232]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006da6:	68db      	ldr	r3, [r3, #12]
 8006da8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006db0:	f040 84bd 	bne.w	800772e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006db4:	4b36      	ldr	r3, [pc, #216]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	0a1b      	lsrs	r3, r3, #8
 8006dba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dbe:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006dc0:	69bb      	ldr	r3, [r7, #24]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	fb03 f202 	mul.w	r2, r3, r2
 8006dc8:	4b31      	ldr	r3, [pc, #196]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	091b      	lsrs	r3, r3, #4
 8006dce:	f003 030f 	and.w	r3, r3, #15
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dd8:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8006dda:	4b2d      	ldr	r3, [pc, #180]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	0edb      	lsrs	r3, r3, #27
 8006de0:	f003 031f 	and.w	r3, r3, #31
 8006de4:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d10a      	bne.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8006dec:	4b28      	ldr	r3, [pc, #160]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d002      	beq.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 8006df8:	2311      	movs	r3, #17
 8006dfa:	617b      	str	r3, [r7, #20]
 8006dfc:	e001      	b.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 8006dfe:	2307      	movs	r3, #7
 8006e00:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8006e02:	69ba      	ldr	r2, [r7, #24]
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e0a:	61fb      	str	r3, [r7, #28]
      break;
 8006e0c:	f000 bc8f 	b.w	800772e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8006e10:	4b1f      	ldr	r3, [pc, #124]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e16:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8006e1a:	60fb      	str	r3, [r7, #12]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006e22:	d016      	beq.n	8006e52 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006e2a:	f200 809b 	bhi.w	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e34:	d032      	beq.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e3c:	f200 8092 	bhi.w	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f000 8084 	beq.w	8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006e4e:	d052      	beq.n	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 8006e50:	e088      	b.n	8006f64 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006e52:	4b0f      	ldr	r3, [pc, #60]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0302 	and.w	r3, r3, #2
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	f040 8084 	bne.w	8006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006e60:	4b0b      	ldr	r3, [pc, #44]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f003 0308 	and.w	r3, r3, #8
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d005      	beq.n	8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8006e6c:	4b08      	ldr	r3, [pc, #32]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	091b      	lsrs	r3, r3, #4
 8006e72:	f003 030f 	and.w	r3, r3, #15
 8006e76:	e005      	b.n	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 8006e78:	4b05      	ldr	r3, [pc, #20]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e7e:	0a1b      	lsrs	r3, r3, #8
 8006e80:	f003 030f 	and.w	r3, r3, #15
 8006e84:	4a03      	ldr	r2, [pc, #12]	; (8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e8a:	61fb      	str	r3, [r7, #28]
          break;
 8006e8c:	e06c      	b.n	8006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8006e8e:	bf00      	nop
 8006e90:	40021000 	.word	0x40021000
 8006e94:	0800fa44 	.word	0x0800fa44
 8006e98:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006e9c:	4ba5      	ldr	r3, [pc, #660]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ea4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ea8:	d160      	bne.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006eaa:	4ba2      	ldr	r3, [pc, #648]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006eb2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006eb6:	d159      	bne.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006eb8:	4b9e      	ldr	r3, [pc, #632]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	0a1b      	lsrs	r3, r3, #8
 8006ebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ec2:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	68ba      	ldr	r2, [r7, #8]
 8006ec8:	fb03 f202 	mul.w	r2, r3, r2
 8006ecc:	4b99      	ldr	r3, [pc, #612]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	091b      	lsrs	r3, r3, #4
 8006ed2:	f003 030f 	and.w	r3, r3, #15
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006edc:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006ede:	4b95      	ldr	r3, [pc, #596]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	0d5b      	lsrs	r3, r3, #21
 8006ee4:	f003 0303 	and.w	r3, r3, #3
 8006ee8:	3301      	adds	r3, #1
 8006eea:	005b      	lsls	r3, r3, #1
 8006eec:	69ba      	ldr	r2, [r7, #24]
 8006eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ef2:	61fb      	str	r3, [r7, #28]
          break;
 8006ef4:	e03a      	b.n	8006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8006ef6:	4b8f      	ldr	r3, [pc, #572]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006efe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f02:	d135      	bne.n	8006f70 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006f04:	4b8b      	ldr	r3, [pc, #556]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f10:	d12e      	bne.n	8006f70 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006f12:	4b88      	ldr	r3, [pc, #544]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	0a1b      	lsrs	r3, r3, #8
 8006f18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f1c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	68ba      	ldr	r2, [r7, #8]
 8006f22:	fb03 f202 	mul.w	r2, r3, r2
 8006f26:	4b83      	ldr	r3, [pc, #524]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	091b      	lsrs	r3, r3, #4
 8006f2c:	f003 030f 	and.w	r3, r3, #15
 8006f30:	3301      	adds	r3, #1
 8006f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f36:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8006f38:	4b7e      	ldr	r3, [pc, #504]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	0d5b      	lsrs	r3, r3, #21
 8006f3e:	f003 0303 	and.w	r3, r3, #3
 8006f42:	3301      	adds	r3, #1
 8006f44:	005b      	lsls	r3, r3, #1
 8006f46:	69ba      	ldr	r2, [r7, #24]
 8006f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f4c:	61fb      	str	r3, [r7, #28]
          break;
 8006f4e:	e00f      	b.n	8006f70 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8006f50:	4b78      	ldr	r3, [pc, #480]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006f52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006f56:	f003 0302 	and.w	r3, r3, #2
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	d10a      	bne.n	8006f74 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 8006f5e:	4b76      	ldr	r3, [pc, #472]	; (8007138 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8006f60:	61fb      	str	r3, [r7, #28]
          break;
 8006f62:	e007      	b.n	8006f74 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8006f64:	bf00      	nop
 8006f66:	e3e2      	b.n	800772e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006f68:	bf00      	nop
 8006f6a:	e3e0      	b.n	800772e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006f6c:	bf00      	nop
 8006f6e:	e3de      	b.n	800772e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006f70:	bf00      	nop
 8006f72:	e3dc      	b.n	800772e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8006f74:	bf00      	nop
      break;
 8006f76:	e3da      	b.n	800772e <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006f78:	4b6e      	ldr	r3, [pc, #440]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f7e:	f003 0303 	and.w	r3, r3, #3
 8006f82:	60fb      	str	r3, [r7, #12]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2b03      	cmp	r3, #3
 8006f88:	d827      	bhi.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8006f8a:	a201      	add	r2, pc, #4	; (adr r2, 8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8006f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f90:	08006fa1 	.word	0x08006fa1
 8006f94:	08006fa9 	.word	0x08006fa9
 8006f98:	08006fb1 	.word	0x08006fb1
 8006f9c:	08006fc5 	.word	0x08006fc5
          frequency = HAL_RCC_GetPCLK2Freq();
 8006fa0:	f7ff f8a8 	bl	80060f4 <HAL_RCC_GetPCLK2Freq>
 8006fa4:	61f8      	str	r0, [r7, #28]
          break;
 8006fa6:	e01d      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 8006fa8:	f7fe fff6 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 8006fac:	61f8      	str	r0, [r7, #28]
          break;
 8006fae:	e019      	b.n	8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006fb0:	4b60      	ldr	r3, [pc, #384]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fbc:	d10f      	bne.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 8006fbe:	4b5f      	ldr	r3, [pc, #380]	; (800713c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006fc0:	61fb      	str	r3, [r7, #28]
          break;
 8006fc2:	e00c      	b.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006fc4:	4b5b      	ldr	r3, [pc, #364]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fca:	f003 0302 	and.w	r3, r3, #2
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d107      	bne.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 8006fd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fd6:	61fb      	str	r3, [r7, #28]
          break;
 8006fd8:	e003      	b.n	8006fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 8006fda:	bf00      	nop
 8006fdc:	e3a8      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006fde:	bf00      	nop
 8006fe0:	e3a6      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8006fe2:	bf00      	nop
        break;
 8006fe4:	e3a4      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006fe6:	4b53      	ldr	r3, [pc, #332]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8006fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fec:	f003 030c 	and.w	r3, r3, #12
 8006ff0:	60fb      	str	r3, [r7, #12]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2b0c      	cmp	r3, #12
 8006ff6:	d83a      	bhi.n	800706e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006ff8:	a201      	add	r2, pc, #4	; (adr r2, 8007000 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 8006ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ffe:	bf00      	nop
 8007000:	08007035 	.word	0x08007035
 8007004:	0800706f 	.word	0x0800706f
 8007008:	0800706f 	.word	0x0800706f
 800700c:	0800706f 	.word	0x0800706f
 8007010:	0800703d 	.word	0x0800703d
 8007014:	0800706f 	.word	0x0800706f
 8007018:	0800706f 	.word	0x0800706f
 800701c:	0800706f 	.word	0x0800706f
 8007020:	08007045 	.word	0x08007045
 8007024:	0800706f 	.word	0x0800706f
 8007028:	0800706f 	.word	0x0800706f
 800702c:	0800706f 	.word	0x0800706f
 8007030:	08007059 	.word	0x08007059
          frequency = HAL_RCC_GetPCLK1Freq();
 8007034:	f7ff f848 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 8007038:	61f8      	str	r0, [r7, #28]
          break;
 800703a:	e01d      	b.n	8007078 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 800703c:	f7fe ffac 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 8007040:	61f8      	str	r0, [r7, #28]
          break;
 8007042:	e019      	b.n	8007078 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007044:	4b3b      	ldr	r3, [pc, #236]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800704c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007050:	d10f      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 8007052:	4b3a      	ldr	r3, [pc, #232]	; (800713c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007054:	61fb      	str	r3, [r7, #28]
          break;
 8007056:	e00c      	b.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007058:	4b36      	ldr	r3, [pc, #216]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800705a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800705e:	f003 0302 	and.w	r3, r3, #2
 8007062:	2b02      	cmp	r3, #2
 8007064:	d107      	bne.n	8007076 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 8007066:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800706a:	61fb      	str	r3, [r7, #28]
          break;
 800706c:	e003      	b.n	8007076 <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 800706e:	bf00      	nop
 8007070:	e35e      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007072:	bf00      	nop
 8007074:	e35c      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007076:	bf00      	nop
        break;
 8007078:	e35a      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800707a:	4b2e      	ldr	r3, [pc, #184]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800707c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007080:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007084:	60fb      	str	r3, [r7, #12]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2b30      	cmp	r3, #48	; 0x30
 800708a:	d021      	beq.n	80070d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2b30      	cmp	r3, #48	; 0x30
 8007090:	d829      	bhi.n	80070e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2b20      	cmp	r3, #32
 8007096:	d011      	beq.n	80070bc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2b20      	cmp	r3, #32
 800709c:	d823      	bhi.n	80070e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d003      	beq.n	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2b10      	cmp	r3, #16
 80070a8:	d004      	beq.n	80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 80070aa:	e01c      	b.n	80070e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 80070ac:	f7ff f80c 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 80070b0:	61f8      	str	r0, [r7, #28]
          break;
 80070b2:	e01d      	b.n	80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80070b4:	f7fe ff70 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 80070b8:	61f8      	str	r0, [r7, #28]
          break;
 80070ba:	e019      	b.n	80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80070bc:	4b1d      	ldr	r3, [pc, #116]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070c8:	d10f      	bne.n	80070ea <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 80070ca:	4b1c      	ldr	r3, [pc, #112]	; (800713c <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80070cc:	61fb      	str	r3, [r7, #28]
          break;
 80070ce:	e00c      	b.n	80070ea <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80070d0:	4b18      	ldr	r3, [pc, #96]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80070d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070d6:	f003 0302 	and.w	r3, r3, #2
 80070da:	2b02      	cmp	r3, #2
 80070dc:	d107      	bne.n	80070ee <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 80070de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070e2:	61fb      	str	r3, [r7, #28]
          break;
 80070e4:	e003      	b.n	80070ee <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 80070e6:	bf00      	nop
 80070e8:	e322      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80070ea:	bf00      	nop
 80070ec:	e320      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80070ee:	bf00      	nop
        break;
 80070f0:	e31e      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80070f2:	4b10      	ldr	r3, [pc, #64]	; (8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80070f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070f8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80070fc:	60fb      	str	r3, [r7, #12]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2bc0      	cmp	r3, #192	; 0xc0
 8007102:	d027      	beq.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2bc0      	cmp	r3, #192	; 0xc0
 8007108:	d82f      	bhi.n	800716a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2b80      	cmp	r3, #128	; 0x80
 800710e:	d017      	beq.n	8007140 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2b80      	cmp	r3, #128	; 0x80
 8007114:	d829      	bhi.n	800716a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d003      	beq.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2b40      	cmp	r3, #64	; 0x40
 8007120:	d004      	beq.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 8007122:	e022      	b.n	800716a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007124:	f7fe ffd0 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 8007128:	61f8      	str	r0, [r7, #28]
          break;
 800712a:	e023      	b.n	8007174 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 800712c:	f7fe ff34 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 8007130:	61f8      	str	r0, [r7, #28]
          break;
 8007132:	e01f      	b.n	8007174 <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 8007134:	40021000 	.word	0x40021000
 8007138:	02dc6c00 	.word	0x02dc6c00
 800713c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007140:	4b9b      	ldr	r3, [pc, #620]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800714c:	d10f      	bne.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 800714e:	4b99      	ldr	r3, [pc, #612]	; (80073b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007150:	61fb      	str	r3, [r7, #28]
          break;
 8007152:	e00c      	b.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007154:	4b96      	ldr	r3, [pc, #600]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800715a:	f003 0302 	and.w	r3, r3, #2
 800715e:	2b02      	cmp	r3, #2
 8007160:	d107      	bne.n	8007172 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 8007162:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007166:	61fb      	str	r3, [r7, #28]
          break;
 8007168:	e003      	b.n	8007172 <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 800716a:	bf00      	nop
 800716c:	e2e0      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800716e:	bf00      	nop
 8007170:	e2de      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007172:	bf00      	nop
        break;
 8007174:	e2dc      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007176:	4b8e      	ldr	r3, [pc, #568]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800717c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007180:	60fb      	str	r3, [r7, #12]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007188:	d025      	beq.n	80071d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007190:	d82c      	bhi.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007198:	d013      	beq.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071a0:	d824      	bhi.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d004      	beq.n	80071b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071ae:	d004      	beq.n	80071ba <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 80071b0:	e01c      	b.n	80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 80071b2:	f7fe ff89 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 80071b6:	61f8      	str	r0, [r7, #28]
          break;
 80071b8:	e01d      	b.n	80071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 80071ba:	f7fe feed 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 80071be:	61f8      	str	r0, [r7, #28]
          break;
 80071c0:	e019      	b.n	80071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80071c2:	4b7b      	ldr	r3, [pc, #492]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071ce:	d10f      	bne.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 80071d0:	4b78      	ldr	r3, [pc, #480]	; (80073b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 80071d2:	61fb      	str	r3, [r7, #28]
          break;
 80071d4:	e00c      	b.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80071d6:	4b76      	ldr	r3, [pc, #472]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80071d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071dc:	f003 0302 	and.w	r3, r3, #2
 80071e0:	2b02      	cmp	r3, #2
 80071e2:	d107      	bne.n	80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 80071e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071e8:	61fb      	str	r3, [r7, #28]
          break;
 80071ea:	e003      	b.n	80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 80071ec:	bf00      	nop
 80071ee:	e29f      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80071f0:	bf00      	nop
 80071f2:	e29d      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80071f4:	bf00      	nop
        break;
 80071f6:	e29b      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80071f8:	4b6d      	ldr	r3, [pc, #436]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80071fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071fe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007202:	60fb      	str	r3, [r7, #12]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800720a:	d025      	beq.n	8007258 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007212:	d82c      	bhi.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800721a:	d013      	beq.n	8007244 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007222:	d824      	bhi.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d004      	beq.n	8007234 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007230:	d004      	beq.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 8007232:	e01c      	b.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007234:	f7fe ff48 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 8007238:	61f8      	str	r0, [r7, #28]
          break;
 800723a:	e01d      	b.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 800723c:	f7fe feac 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 8007240:	61f8      	str	r0, [r7, #28]
          break;
 8007242:	e019      	b.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007244:	4b5a      	ldr	r3, [pc, #360]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800724c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007250:	d10f      	bne.n	8007272 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 8007252:	4b58      	ldr	r3, [pc, #352]	; (80073b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007254:	61fb      	str	r3, [r7, #28]
          break;
 8007256:	e00c      	b.n	8007272 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007258:	4b55      	ldr	r3, [pc, #340]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800725a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800725e:	f003 0302 	and.w	r3, r3, #2
 8007262:	2b02      	cmp	r3, #2
 8007264:	d107      	bne.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 8007266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800726a:	61fb      	str	r3, [r7, #28]
          break;
 800726c:	e003      	b.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 800726e:	bf00      	nop
 8007270:	e25e      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007272:	bf00      	nop
 8007274:	e25c      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007276:	bf00      	nop
        break;
 8007278:	e25a      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800727a:	4b4d      	ldr	r3, [pc, #308]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800727c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007280:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007284:	60fb      	str	r3, [r7, #12]
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800728c:	d007      	beq.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007294:	d12f      	bne.n	80072f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8007296:	f7fe fe7f 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 800729a:	61f8      	str	r0, [r7, #28]
          break;
 800729c:	e02e      	b.n	80072fc <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800729e:	4b44      	ldr	r3, [pc, #272]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80072a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80072aa:	d126      	bne.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 80072ac:	4b40      	ldr	r3, [pc, #256]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80072ae:	691b      	ldr	r3, [r3, #16]
 80072b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d020      	beq.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80072b8:	4b3d      	ldr	r3, [pc, #244]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80072ba:	691b      	ldr	r3, [r3, #16]
 80072bc:	0a1b      	lsrs	r3, r3, #8
 80072be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072c2:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80072c4:	69bb      	ldr	r3, [r7, #24]
 80072c6:	68ba      	ldr	r2, [r7, #8]
 80072c8:	fb03 f202 	mul.w	r2, r3, r2
 80072cc:	4b38      	ldr	r3, [pc, #224]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	091b      	lsrs	r3, r3, #4
 80072d2:	f003 030f 	and.w	r3, r3, #15
 80072d6:	3301      	adds	r3, #1
 80072d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072dc:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80072de:	4b34      	ldr	r3, [pc, #208]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	0e5b      	lsrs	r3, r3, #25
 80072e4:	f003 0303 	and.w	r3, r3, #3
 80072e8:	3301      	adds	r3, #1
 80072ea:	005b      	lsls	r3, r3, #1
 80072ec:	69ba      	ldr	r2, [r7, #24]
 80072ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80072f2:	61fb      	str	r3, [r7, #28]
          break;
 80072f4:	e001      	b.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 80072f6:	bf00      	nop
 80072f8:	e21a      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80072fa:	bf00      	nop
        break;
 80072fc:	e218      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80072fe:	4b2c      	ldr	r3, [pc, #176]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007300:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007304:	f003 0304 	and.w	r3, r3, #4
 8007308:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d103      	bne.n	8007318 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 8007310:	f7fe fef0 	bl	80060f4 <HAL_RCC_GetPCLK2Freq>
 8007314:	61f8      	str	r0, [r7, #28]
        break;
 8007316:	e20b      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 8007318:	f7fe fe3e 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 800731c:	61f8      	str	r0, [r7, #28]
        break;
 800731e:	e207      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8007320:	4b23      	ldr	r3, [pc, #140]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007322:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007326:	f003 0318 	and.w	r3, r3, #24
 800732a:	60fb      	str	r3, [r7, #12]
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2b10      	cmp	r3, #16
 8007330:	d010      	beq.n	8007354 <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2b10      	cmp	r3, #16
 8007336:	d834      	bhi.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d003      	beq.n	8007346 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2b08      	cmp	r3, #8
 8007342:	d024      	beq.n	800738e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 8007344:	e02d      	b.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8007346:	69b9      	ldr	r1, [r7, #24]
 8007348:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800734c:	f000 fbe2 	bl	8007b14 <RCCEx_GetSAIxPeriphCLKFreq>
 8007350:	61f8      	str	r0, [r7, #28]
          break;
 8007352:	e02b      	b.n	80073ac <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007354:	4b16      	ldr	r3, [pc, #88]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 0302 	and.w	r3, r3, #2
 800735c:	2b02      	cmp	r3, #2
 800735e:	d122      	bne.n	80073a6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007360:	4b13      	ldr	r3, [pc, #76]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f003 0308 	and.w	r3, r3, #8
 8007368:	2b00      	cmp	r3, #0
 800736a:	d005      	beq.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800736c:	4b10      	ldr	r3, [pc, #64]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	091b      	lsrs	r3, r3, #4
 8007372:	f003 030f 	and.w	r3, r3, #15
 8007376:	e005      	b.n	8007384 <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 8007378:	4b0d      	ldr	r3, [pc, #52]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800737a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800737e:	0a1b      	lsrs	r3, r3, #8
 8007380:	f003 030f 	and.w	r3, r3, #15
 8007384:	4a0c      	ldr	r2, [pc, #48]	; (80073b8 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8007386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800738a:	61fb      	str	r3, [r7, #28]
          break;
 800738c:	e00b      	b.n	80073a6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800738e:	4b08      	ldr	r3, [pc, #32]	; (80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007396:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800739a:	d106      	bne.n	80073aa <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 800739c:	4b05      	ldr	r3, [pc, #20]	; (80073b4 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800739e:	61fb      	str	r3, [r7, #28]
          break;
 80073a0:	e003      	b.n	80073aa <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 80073a2:	bf00      	nop
 80073a4:	e1c4      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80073a6:	bf00      	nop
 80073a8:	e1c2      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80073aa:	bf00      	nop
        break;
 80073ac:	e1c0      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 80073ae:	bf00      	nop
 80073b0:	40021000 	.word	0x40021000
 80073b4:	00f42400 	.word	0x00f42400
 80073b8:	0800fa44 	.word	0x0800fa44
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80073bc:	4b96      	ldr	r3, [pc, #600]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80073be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073c2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80073c6:	60fb      	str	r3, [r7, #12]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073ce:	d013      	beq.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073d6:	d819      	bhi.n	800740c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d004      	beq.n	80073e8 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073e4:	d004      	beq.n	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 80073e6:	e011      	b.n	800740c <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 80073e8:	f7fe fe6e 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 80073ec:	61f8      	str	r0, [r7, #28]
          break;
 80073ee:	e010      	b.n	8007412 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 80073f0:	f7fe fdd2 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 80073f4:	61f8      	str	r0, [r7, #28]
          break;
 80073f6:	e00c      	b.n	8007412 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80073f8:	4b87      	ldr	r3, [pc, #540]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007400:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007404:	d104      	bne.n	8007410 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 8007406:	4b85      	ldr	r3, [pc, #532]	; (800761c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007408:	61fb      	str	r3, [r7, #28]
          break;
 800740a:	e001      	b.n	8007410 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 800740c:	bf00      	nop
 800740e:	e18f      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007410:	bf00      	nop
        break;
 8007412:	e18d      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8007414:	4b80      	ldr	r3, [pc, #512]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800741a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800741e:	60fb      	str	r3, [r7, #12]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007426:	d013      	beq.n	8007450 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800742e:	d819      	bhi.n	8007464 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d004      	beq.n	8007440 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800743c:	d004      	beq.n	8007448 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800743e:	e011      	b.n	8007464 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007440:	f7fe fe42 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 8007444:	61f8      	str	r0, [r7, #28]
          break;
 8007446:	e010      	b.n	800746a <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 8007448:	f7fe fda6 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 800744c:	61f8      	str	r0, [r7, #28]
          break;
 800744e:	e00c      	b.n	800746a <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007450:	4b71      	ldr	r3, [pc, #452]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007458:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800745c:	d104      	bne.n	8007468 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 800745e:	4b6f      	ldr	r3, [pc, #444]	; (800761c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007460:	61fb      	str	r3, [r7, #28]
          break;
 8007462:	e001      	b.n	8007468 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 8007464:	bf00      	nop
 8007466:	e163      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007468:	bf00      	nop
        break;
 800746a:	e161      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800746c:	4b6a      	ldr	r3, [pc, #424]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800746e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007472:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007476:	60fb      	str	r3, [r7, #12]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800747e:	d013      	beq.n	80074a8 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007486:	d819      	bhi.n	80074bc <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d004      	beq.n	8007498 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007494:	d004      	beq.n	80074a0 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 8007496:	e011      	b.n	80074bc <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007498:	f7fe fe16 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 800749c:	61f8      	str	r0, [r7, #28]
          break;
 800749e:	e010      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 80074a0:	f7fe fd7a 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 80074a4:	61f8      	str	r0, [r7, #28]
          break;
 80074a6:	e00c      	b.n	80074c2 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80074a8:	4b5b      	ldr	r3, [pc, #364]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074b4:	d104      	bne.n	80074c0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 80074b6:	4b59      	ldr	r3, [pc, #356]	; (800761c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80074b8:	61fb      	str	r3, [r7, #28]
          break;
 80074ba:	e001      	b.n	80074c0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 80074bc:	bf00      	nop
 80074be:	e137      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80074c0:	bf00      	nop
        break;
 80074c2:	e135      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80074c4:	4b54      	ldr	r3, [pc, #336]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80074c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80074ca:	f003 0303 	and.w	r3, r3, #3
 80074ce:	60fb      	str	r3, [r7, #12]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2b02      	cmp	r3, #2
 80074d4:	d011      	beq.n	80074fa <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2b02      	cmp	r3, #2
 80074da:	d818      	bhi.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d004      	beq.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 80074e8:	e011      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80074ea:	f7fe fded 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 80074ee:	61f8      	str	r0, [r7, #28]
          break;
 80074f0:	e010      	b.n	8007514 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 80074f2:	f7fe fd51 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 80074f6:	61f8      	str	r0, [r7, #28]
          break;
 80074f8:	e00c      	b.n	8007514 <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80074fa:	4b47      	ldr	r3, [pc, #284]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007502:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007506:	d104      	bne.n	8007512 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 8007508:	4b44      	ldr	r3, [pc, #272]	; (800761c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 800750a:	61fb      	str	r3, [r7, #28]
          break;
 800750c:	e001      	b.n	8007512 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 800750e:	bf00      	nop
 8007510:	e10e      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007512:	bf00      	nop
        break;
 8007514:	e10c      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007516:	4b40      	ldr	r3, [pc, #256]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800751c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007520:	60fb      	str	r3, [r7, #12]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007528:	d02c      	beq.n	8007584 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007530:	d833      	bhi.n	800759a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007538:	d01a      	beq.n	8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007540:	d82b      	bhi.n	800759a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d004      	beq.n	8007552 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800754e:	d004      	beq.n	800755a <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 8007550:	e023      	b.n	800759a <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007552:	f7fe fdb9 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 8007556:	61f8      	str	r0, [r7, #28]
          break;
 8007558:	e026      	b.n	80075a8 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800755a:	4b2f      	ldr	r3, [pc, #188]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800755c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007560:	f003 0302 	and.w	r3, r3, #2
 8007564:	2b02      	cmp	r3, #2
 8007566:	d11a      	bne.n	800759e <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 8007568:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800756c:	61fb      	str	r3, [r7, #28]
          break;
 800756e:	e016      	b.n	800759e <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007570:	4b29      	ldr	r3, [pc, #164]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007578:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800757c:	d111      	bne.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 800757e:	4b27      	ldr	r3, [pc, #156]	; (800761c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007580:	61fb      	str	r3, [r7, #28]
          break;
 8007582:	e00e      	b.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007584:	4b24      	ldr	r3, [pc, #144]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007586:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800758a:	f003 0302 	and.w	r3, r3, #2
 800758e:	2b02      	cmp	r3, #2
 8007590:	d109      	bne.n	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 8007592:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007596:	61fb      	str	r3, [r7, #28]
          break;
 8007598:	e005      	b.n	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 800759a:	bf00      	nop
 800759c:	e0c8      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800759e:	bf00      	nop
 80075a0:	e0c6      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80075a2:	bf00      	nop
 80075a4:	e0c4      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80075a6:	bf00      	nop
        break;
 80075a8:	e0c2      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80075aa:	4b1b      	ldr	r3, [pc, #108]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80075ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075b0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80075b4:	60fb      	str	r3, [r7, #12]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80075bc:	d030      	beq.n	8007620 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80075c4:	d837      	bhi.n	8007636 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075cc:	d01a      	beq.n	8007604 <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075d4:	d82f      	bhi.n	8007636 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d004      	beq.n	80075e6 <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075e2:	d004      	beq.n	80075ee <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 80075e4:	e027      	b.n	8007636 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 80075e6:	f7fe fd6f 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 80075ea:	61f8      	str	r0, [r7, #28]
          break;
 80075ec:	e02a      	b.n	8007644 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80075ee:	4b0a      	ldr	r3, [pc, #40]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80075f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80075f4:	f003 0302 	and.w	r3, r3, #2
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	d11e      	bne.n	800763a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 80075fc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007600:	61fb      	str	r3, [r7, #28]
          break;
 8007602:	e01a      	b.n	800763a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007604:	4b04      	ldr	r3, [pc, #16]	; (8007618 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800760c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007610:	d115      	bne.n	800763e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 8007612:	4b02      	ldr	r3, [pc, #8]	; (800761c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007614:	61fb      	str	r3, [r7, #28]
          break;
 8007616:	e012      	b.n	800763e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8007618:	40021000 	.word	0x40021000
 800761c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007620:	4b46      	ldr	r3, [pc, #280]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007626:	f003 0302 	and.w	r3, r3, #2
 800762a:	2b02      	cmp	r3, #2
 800762c:	d109      	bne.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 800762e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007632:	61fb      	str	r3, [r7, #28]
          break;
 8007634:	e005      	b.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 8007636:	bf00      	nop
 8007638:	e07a      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800763a:	bf00      	nop
 800763c:	e078      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800763e:	bf00      	nop
 8007640:	e076      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007642:	bf00      	nop
        break;
 8007644:	e074      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007646:	4b3d      	ldr	r3, [pc, #244]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007648:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800764c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007650:	60fb      	str	r3, [r7, #12]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007658:	d02c      	beq.n	80076b4 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007660:	d855      	bhi.n	800770e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d004      	beq.n	8007672 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800766e:	d004      	beq.n	800767a <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 8007670:	e04d      	b.n	800770e <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8007672:	f7fe fc91 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 8007676:	61f8      	str	r0, [r7, #28]
          break;
 8007678:	e04e      	b.n	8007718 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800767a:	4b30      	ldr	r3, [pc, #192]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 0302 	and.w	r3, r3, #2
 8007682:	2b02      	cmp	r3, #2
 8007684:	d145      	bne.n	8007712 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8007686:	4b2d      	ldr	r3, [pc, #180]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 0308 	and.w	r3, r3, #8
 800768e:	2b00      	cmp	r3, #0
 8007690:	d005      	beq.n	800769e <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 8007692:	4b2a      	ldr	r3, [pc, #168]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	091b      	lsrs	r3, r3, #4
 8007698:	f003 030f 	and.w	r3, r3, #15
 800769c:	e005      	b.n	80076aa <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 800769e:	4b27      	ldr	r3, [pc, #156]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80076a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80076a4:	0a1b      	lsrs	r3, r3, #8
 80076a6:	f003 030f 	and.w	r3, r3, #15
 80076aa:	4a25      	ldr	r2, [pc, #148]	; (8007740 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 80076ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076b0:	61fb      	str	r3, [r7, #28]
          break;
 80076b2:	e02e      	b.n	8007712 <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80076b4:	4b21      	ldr	r3, [pc, #132]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80076c0:	d129      	bne.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80076c2:	4b1e      	ldr	r3, [pc, #120]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80076c4:	68db      	ldr	r3, [r3, #12]
 80076c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076ce:	d122      	bne.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80076d0:	4b1a      	ldr	r3, [pc, #104]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	0a1b      	lsrs	r3, r3, #8
 80076d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076da:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80076dc:	69bb      	ldr	r3, [r7, #24]
 80076de:	68ba      	ldr	r2, [r7, #8]
 80076e0:	fb03 f202 	mul.w	r2, r3, r2
 80076e4:	4b15      	ldr	r3, [pc, #84]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	091b      	lsrs	r3, r3, #4
 80076ea:	f003 030f 	and.w	r3, r3, #15
 80076ee:	3301      	adds	r3, #1
 80076f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076f4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80076f6:	4b11      	ldr	r3, [pc, #68]	; (800773c <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	0d5b      	lsrs	r3, r3, #21
 80076fc:	f003 0303 	and.w	r3, r3, #3
 8007700:	3301      	adds	r3, #1
 8007702:	005b      	lsls	r3, r3, #1
 8007704:	69ba      	ldr	r2, [r7, #24]
 8007706:	fbb2 f3f3 	udiv	r3, r2, r3
 800770a:	61fb      	str	r3, [r7, #28]
          break;
 800770c:	e003      	b.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 800770e:	bf00      	nop
 8007710:	e00e      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007712:	bf00      	nop
 8007714:	e00c      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007716:	bf00      	nop
        break;
 8007718:	e00a      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800771a:	bf00      	nop
 800771c:	e008      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800771e:	bf00      	nop
 8007720:	e006      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8007722:	bf00      	nop
 8007724:	e004      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 8007726:	bf00      	nop
 8007728:	e002      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800772a:	bf00      	nop
 800772c:	e000      	b.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 800772e:	bf00      	nop
    }
  }

  return(frequency);
 8007730:	69fb      	ldr	r3, [r7, #28]
}
 8007732:	4618      	mov	r0, r3
 8007734:	3720      	adds	r7, #32
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	40021000 	.word	0x40021000
 8007740:	0800fa44 	.word	0x0800fa44

08007744 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800774e:	2300      	movs	r3, #0
 8007750:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007752:	4b72      	ldr	r3, [pc, #456]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	f003 0303 	and.w	r3, r3, #3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00e      	beq.n	800777c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800775e:	4b6f      	ldr	r3, [pc, #444]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007760:	68db      	ldr	r3, [r3, #12]
 8007762:	f003 0203 	and.w	r2, r3, #3
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	429a      	cmp	r2, r3
 800776c:	d103      	bne.n	8007776 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
       ||
 8007772:	2b00      	cmp	r3, #0
 8007774:	d142      	bne.n	80077fc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	73fb      	strb	r3, [r7, #15]
 800777a:	e03f      	b.n	80077fc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2b03      	cmp	r3, #3
 8007782:	d018      	beq.n	80077b6 <RCCEx_PLLSAI1_Config+0x72>
 8007784:	2b03      	cmp	r3, #3
 8007786:	d825      	bhi.n	80077d4 <RCCEx_PLLSAI1_Config+0x90>
 8007788:	2b01      	cmp	r3, #1
 800778a:	d002      	beq.n	8007792 <RCCEx_PLLSAI1_Config+0x4e>
 800778c:	2b02      	cmp	r3, #2
 800778e:	d009      	beq.n	80077a4 <RCCEx_PLLSAI1_Config+0x60>
 8007790:	e020      	b.n	80077d4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007792:	4b62      	ldr	r3, [pc, #392]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 0302 	and.w	r3, r3, #2
 800779a:	2b00      	cmp	r3, #0
 800779c:	d11d      	bne.n	80077da <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077a2:	e01a      	b.n	80077da <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80077a4:	4b5d      	ldr	r3, [pc, #372]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d116      	bne.n	80077de <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077b4:	e013      	b.n	80077de <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80077b6:	4b59      	ldr	r3, [pc, #356]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d10f      	bne.n	80077e2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80077c2:	4b56      	ldr	r3, [pc, #344]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d109      	bne.n	80077e2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80077d2:	e006      	b.n	80077e2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	73fb      	strb	r3, [r7, #15]
      break;
 80077d8:	e004      	b.n	80077e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80077da:	bf00      	nop
 80077dc:	e002      	b.n	80077e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80077de:	bf00      	nop
 80077e0:	e000      	b.n	80077e4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80077e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80077e4:	7bfb      	ldrb	r3, [r7, #15]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d108      	bne.n	80077fc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80077ea:	4b4c      	ldr	r3, [pc, #304]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	f023 0203 	bic.w	r2, r3, #3
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4949      	ldr	r1, [pc, #292]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 80077f8:	4313      	orrs	r3, r2
 80077fa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80077fc:	7bfb      	ldrb	r3, [r7, #15]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	f040 8086 	bne.w	8007910 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007804:	4b45      	ldr	r3, [pc, #276]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a44      	ldr	r2, [pc, #272]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 800780a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800780e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007810:	f7fb fe00 	bl	8003414 <HAL_GetTick>
 8007814:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007816:	e009      	b.n	800782c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007818:	f7fb fdfc 	bl	8003414 <HAL_GetTick>
 800781c:	4602      	mov	r2, r0
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	2b02      	cmp	r3, #2
 8007824:	d902      	bls.n	800782c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007826:	2303      	movs	r3, #3
 8007828:	73fb      	strb	r3, [r7, #15]
        break;
 800782a:	e005      	b.n	8007838 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800782c:	4b3b      	ldr	r3, [pc, #236]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007834:	2b00      	cmp	r3, #0
 8007836:	d1ef      	bne.n	8007818 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007838:	7bfb      	ldrb	r3, [r7, #15]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d168      	bne.n	8007910 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d113      	bne.n	800786c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007844:	4b35      	ldr	r3, [pc, #212]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007846:	691a      	ldr	r2, [r3, #16]
 8007848:	4b35      	ldr	r3, [pc, #212]	; (8007920 <RCCEx_PLLSAI1_Config+0x1dc>)
 800784a:	4013      	ands	r3, r2
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	6892      	ldr	r2, [r2, #8]
 8007850:	0211      	lsls	r1, r2, #8
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	68d2      	ldr	r2, [r2, #12]
 8007856:	06d2      	lsls	r2, r2, #27
 8007858:	4311      	orrs	r1, r2
 800785a:	687a      	ldr	r2, [r7, #4]
 800785c:	6852      	ldr	r2, [r2, #4]
 800785e:	3a01      	subs	r2, #1
 8007860:	0112      	lsls	r2, r2, #4
 8007862:	430a      	orrs	r2, r1
 8007864:	492d      	ldr	r1, [pc, #180]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007866:	4313      	orrs	r3, r2
 8007868:	610b      	str	r3, [r1, #16]
 800786a:	e02d      	b.n	80078c8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	2b01      	cmp	r3, #1
 8007870:	d115      	bne.n	800789e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007872:	4b2a      	ldr	r3, [pc, #168]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007874:	691a      	ldr	r2, [r3, #16]
 8007876:	4b2b      	ldr	r3, [pc, #172]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007878:	4013      	ands	r3, r2
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	6892      	ldr	r2, [r2, #8]
 800787e:	0211      	lsls	r1, r2, #8
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	6912      	ldr	r2, [r2, #16]
 8007884:	0852      	lsrs	r2, r2, #1
 8007886:	3a01      	subs	r2, #1
 8007888:	0552      	lsls	r2, r2, #21
 800788a:	4311      	orrs	r1, r2
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	6852      	ldr	r2, [r2, #4]
 8007890:	3a01      	subs	r2, #1
 8007892:	0112      	lsls	r2, r2, #4
 8007894:	430a      	orrs	r2, r1
 8007896:	4921      	ldr	r1, [pc, #132]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007898:	4313      	orrs	r3, r2
 800789a:	610b      	str	r3, [r1, #16]
 800789c:	e014      	b.n	80078c8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800789e:	4b1f      	ldr	r3, [pc, #124]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 80078a0:	691a      	ldr	r2, [r3, #16]
 80078a2:	4b21      	ldr	r3, [pc, #132]	; (8007928 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078a4:	4013      	ands	r3, r2
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	6892      	ldr	r2, [r2, #8]
 80078aa:	0211      	lsls	r1, r2, #8
 80078ac:	687a      	ldr	r2, [r7, #4]
 80078ae:	6952      	ldr	r2, [r2, #20]
 80078b0:	0852      	lsrs	r2, r2, #1
 80078b2:	3a01      	subs	r2, #1
 80078b4:	0652      	lsls	r2, r2, #25
 80078b6:	4311      	orrs	r1, r2
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	6852      	ldr	r2, [r2, #4]
 80078bc:	3a01      	subs	r2, #1
 80078be:	0112      	lsls	r2, r2, #4
 80078c0:	430a      	orrs	r2, r1
 80078c2:	4916      	ldr	r1, [pc, #88]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 80078c4:	4313      	orrs	r3, r2
 80078c6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80078c8:	4b14      	ldr	r3, [pc, #80]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a13      	ldr	r2, [pc, #76]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 80078ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80078d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078d4:	f7fb fd9e 	bl	8003414 <HAL_GetTick>
 80078d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80078da:	e009      	b.n	80078f0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80078dc:	f7fb fd9a 	bl	8003414 <HAL_GetTick>
 80078e0:	4602      	mov	r2, r0
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	2b02      	cmp	r3, #2
 80078e8:	d902      	bls.n	80078f0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80078ea:	2303      	movs	r3, #3
 80078ec:	73fb      	strb	r3, [r7, #15]
          break;
 80078ee:	e005      	b.n	80078fc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80078f0:	4b0a      	ldr	r3, [pc, #40]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d0ef      	beq.n	80078dc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80078fc:	7bfb      	ldrb	r3, [r7, #15]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d106      	bne.n	8007910 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007902:	4b06      	ldr	r3, [pc, #24]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 8007904:	691a      	ldr	r2, [r3, #16]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	699b      	ldr	r3, [r3, #24]
 800790a:	4904      	ldr	r1, [pc, #16]	; (800791c <RCCEx_PLLSAI1_Config+0x1d8>)
 800790c:	4313      	orrs	r3, r2
 800790e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007910:	7bfb      	ldrb	r3, [r7, #15]
}
 8007912:	4618      	mov	r0, r3
 8007914:	3710      	adds	r7, #16
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop
 800791c:	40021000 	.word	0x40021000
 8007920:	07ff800f 	.word	0x07ff800f
 8007924:	ff9f800f 	.word	0xff9f800f
 8007928:	f9ff800f 	.word	0xf9ff800f

0800792c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007936:	2300      	movs	r3, #0
 8007938:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800793a:	4b72      	ldr	r3, [pc, #456]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 800793c:	68db      	ldr	r3, [r3, #12]
 800793e:	f003 0303 	and.w	r3, r3, #3
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00e      	beq.n	8007964 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007946:	4b6f      	ldr	r3, [pc, #444]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	f003 0203 	and.w	r2, r3, #3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	429a      	cmp	r2, r3
 8007954:	d103      	bne.n	800795e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
       ||
 800795a:	2b00      	cmp	r3, #0
 800795c:	d142      	bne.n	80079e4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	73fb      	strb	r3, [r7, #15]
 8007962:	e03f      	b.n	80079e4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	2b03      	cmp	r3, #3
 800796a:	d018      	beq.n	800799e <RCCEx_PLLSAI2_Config+0x72>
 800796c:	2b03      	cmp	r3, #3
 800796e:	d825      	bhi.n	80079bc <RCCEx_PLLSAI2_Config+0x90>
 8007970:	2b01      	cmp	r3, #1
 8007972:	d002      	beq.n	800797a <RCCEx_PLLSAI2_Config+0x4e>
 8007974:	2b02      	cmp	r3, #2
 8007976:	d009      	beq.n	800798c <RCCEx_PLLSAI2_Config+0x60>
 8007978:	e020      	b.n	80079bc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800797a:	4b62      	ldr	r3, [pc, #392]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f003 0302 	and.w	r3, r3, #2
 8007982:	2b00      	cmp	r3, #0
 8007984:	d11d      	bne.n	80079c2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800798a:	e01a      	b.n	80079c2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800798c:	4b5d      	ldr	r3, [pc, #372]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007994:	2b00      	cmp	r3, #0
 8007996:	d116      	bne.n	80079c6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007998:	2301      	movs	r3, #1
 800799a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800799c:	e013      	b.n	80079c6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800799e:	4b59      	ldr	r3, [pc, #356]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d10f      	bne.n	80079ca <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80079aa:	4b56      	ldr	r3, [pc, #344]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d109      	bne.n	80079ca <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80079ba:	e006      	b.n	80079ca <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80079bc:	2301      	movs	r3, #1
 80079be:	73fb      	strb	r3, [r7, #15]
      break;
 80079c0:	e004      	b.n	80079cc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80079c2:	bf00      	nop
 80079c4:	e002      	b.n	80079cc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80079c6:	bf00      	nop
 80079c8:	e000      	b.n	80079cc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80079ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80079cc:	7bfb      	ldrb	r3, [r7, #15]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d108      	bne.n	80079e4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80079d2:	4b4c      	ldr	r3, [pc, #304]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	f023 0203 	bic.w	r2, r3, #3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4949      	ldr	r1, [pc, #292]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80079e0:	4313      	orrs	r3, r2
 80079e2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80079e4:	7bfb      	ldrb	r3, [r7, #15]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	f040 8086 	bne.w	8007af8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80079ec:	4b45      	ldr	r3, [pc, #276]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a44      	ldr	r2, [pc, #272]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 80079f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079f8:	f7fb fd0c 	bl	8003414 <HAL_GetTick>
 80079fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80079fe:	e009      	b.n	8007a14 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007a00:	f7fb fd08 	bl	8003414 <HAL_GetTick>
 8007a04:	4602      	mov	r2, r0
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	1ad3      	subs	r3, r2, r3
 8007a0a:	2b02      	cmp	r3, #2
 8007a0c:	d902      	bls.n	8007a14 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007a0e:	2303      	movs	r3, #3
 8007a10:	73fb      	strb	r3, [r7, #15]
        break;
 8007a12:	e005      	b.n	8007a20 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007a14:	4b3b      	ldr	r3, [pc, #236]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d1ef      	bne.n	8007a00 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007a20:	7bfb      	ldrb	r3, [r7, #15]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d168      	bne.n	8007af8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d113      	bne.n	8007a54 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a2c:	4b35      	ldr	r3, [pc, #212]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a2e:	695a      	ldr	r2, [r3, #20]
 8007a30:	4b35      	ldr	r3, [pc, #212]	; (8007b08 <RCCEx_PLLSAI2_Config+0x1dc>)
 8007a32:	4013      	ands	r3, r2
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	6892      	ldr	r2, [r2, #8]
 8007a38:	0211      	lsls	r1, r2, #8
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	68d2      	ldr	r2, [r2, #12]
 8007a3e:	06d2      	lsls	r2, r2, #27
 8007a40:	4311      	orrs	r1, r2
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	6852      	ldr	r2, [r2, #4]
 8007a46:	3a01      	subs	r2, #1
 8007a48:	0112      	lsls	r2, r2, #4
 8007a4a:	430a      	orrs	r2, r1
 8007a4c:	492d      	ldr	r1, [pc, #180]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	614b      	str	r3, [r1, #20]
 8007a52:	e02d      	b.n	8007ab0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d115      	bne.n	8007a86 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a5a:	4b2a      	ldr	r3, [pc, #168]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a5c:	695a      	ldr	r2, [r3, #20]
 8007a5e:	4b2b      	ldr	r3, [pc, #172]	; (8007b0c <RCCEx_PLLSAI2_Config+0x1e0>)
 8007a60:	4013      	ands	r3, r2
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	6892      	ldr	r2, [r2, #8]
 8007a66:	0211      	lsls	r1, r2, #8
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	6912      	ldr	r2, [r2, #16]
 8007a6c:	0852      	lsrs	r2, r2, #1
 8007a6e:	3a01      	subs	r2, #1
 8007a70:	0552      	lsls	r2, r2, #21
 8007a72:	4311      	orrs	r1, r2
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	6852      	ldr	r2, [r2, #4]
 8007a78:	3a01      	subs	r2, #1
 8007a7a:	0112      	lsls	r2, r2, #4
 8007a7c:	430a      	orrs	r2, r1
 8007a7e:	4921      	ldr	r1, [pc, #132]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a80:	4313      	orrs	r3, r2
 8007a82:	614b      	str	r3, [r1, #20]
 8007a84:	e014      	b.n	8007ab0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a86:	4b1f      	ldr	r3, [pc, #124]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007a88:	695a      	ldr	r2, [r3, #20]
 8007a8a:	4b21      	ldr	r3, [pc, #132]	; (8007b10 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007a8c:	4013      	ands	r3, r2
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	6892      	ldr	r2, [r2, #8]
 8007a92:	0211      	lsls	r1, r2, #8
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	6952      	ldr	r2, [r2, #20]
 8007a98:	0852      	lsrs	r2, r2, #1
 8007a9a:	3a01      	subs	r2, #1
 8007a9c:	0652      	lsls	r2, r2, #25
 8007a9e:	4311      	orrs	r1, r2
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	6852      	ldr	r2, [r2, #4]
 8007aa4:	3a01      	subs	r2, #1
 8007aa6:	0112      	lsls	r2, r2, #4
 8007aa8:	430a      	orrs	r2, r1
 8007aaa:	4916      	ldr	r1, [pc, #88]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007aac:	4313      	orrs	r3, r2
 8007aae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007ab0:	4b14      	ldr	r3, [pc, #80]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a13      	ldr	r2, [pc, #76]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007aba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007abc:	f7fb fcaa 	bl	8003414 <HAL_GetTick>
 8007ac0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007ac2:	e009      	b.n	8007ad8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007ac4:	f7fb fca6 	bl	8003414 <HAL_GetTick>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	1ad3      	subs	r3, r2, r3
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	d902      	bls.n	8007ad8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007ad2:	2303      	movs	r3, #3
 8007ad4:	73fb      	strb	r3, [r7, #15]
          break;
 8007ad6:	e005      	b.n	8007ae4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007ad8:	4b0a      	ldr	r3, [pc, #40]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d0ef      	beq.n	8007ac4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007ae4:	7bfb      	ldrb	r3, [r7, #15]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d106      	bne.n	8007af8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007aea:	4b06      	ldr	r3, [pc, #24]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007aec:	695a      	ldr	r2, [r3, #20]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	699b      	ldr	r3, [r3, #24]
 8007af2:	4904      	ldr	r1, [pc, #16]	; (8007b04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007af4:	4313      	orrs	r3, r2
 8007af6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	3710      	adds	r7, #16
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	bf00      	nop
 8007b04:	40021000 	.word	0x40021000
 8007b08:	07ff800f 	.word	0x07ff800f
 8007b0c:	ff9f800f 	.word	0xff9f800f
 8007b10:	f9ff800f 	.word	0xf9ff800f

08007b14 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b089      	sub	sp, #36	; 0x24
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8007b22:	2300      	movs	r3, #0
 8007b24:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8007b26:	2300      	movs	r3, #0
 8007b28:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b30:	d10b      	bne.n	8007b4a <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007b32:	4b7e      	ldr	r3, [pc, #504]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007b34:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007b38:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8007b3c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	2b60      	cmp	r3, #96	; 0x60
 8007b42:	d112      	bne.n	8007b6a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007b44:	4b7a      	ldr	r3, [pc, #488]	; (8007d30 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8007b46:	61fb      	str	r3, [r7, #28]
 8007b48:	e00f      	b.n	8007b6a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b50:	d10b      	bne.n	8007b6a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007b52:	4b76      	ldr	r3, [pc, #472]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007b54:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007b58:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007b5c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8007b5e:	69bb      	ldr	r3, [r7, #24]
 8007b60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b64:	d101      	bne.n	8007b6a <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8007b66:	4b72      	ldr	r3, [pc, #456]	; (8007d30 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8007b68:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f040 80d6 	bne.w	8007d1e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8007b76:	69bb      	ldr	r3, [r7, #24]
 8007b78:	2b40      	cmp	r3, #64	; 0x40
 8007b7a:	d003      	beq.n	8007b84 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8007b7c:	69bb      	ldr	r3, [r7, #24]
 8007b7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b82:	d13b      	bne.n	8007bfc <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007b84:	4b69      	ldr	r3, [pc, #420]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b8c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b90:	f040 80c4 	bne.w	8007d1c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8007b94:	4b65      	ldr	r3, [pc, #404]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	f000 80bd 	beq.w	8007d1c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007ba2:	4b62      	ldr	r3, [pc, #392]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007ba4:	68db      	ldr	r3, [r3, #12]
 8007ba6:	091b      	lsrs	r3, r3, #4
 8007ba8:	f003 030f 	and.w	r3, r3, #15
 8007bac:	3301      	adds	r3, #1
 8007bae:	693a      	ldr	r2, [r7, #16]
 8007bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb4:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007bb6:	4b5d      	ldr	r3, [pc, #372]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007bb8:	68db      	ldr	r3, [r3, #12]
 8007bba:	0a1b      	lsrs	r3, r3, #8
 8007bbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bc0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007bc2:	4b5a      	ldr	r3, [pc, #360]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	0edb      	lsrs	r3, r3, #27
 8007bc8:	f003 031f 	and.w	r3, r3, #31
 8007bcc:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d10a      	bne.n	8007bea <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8007bd4:	4b55      	ldr	r3, [pc, #340]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d002      	beq.n	8007be6 <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8007be0:	2311      	movs	r3, #17
 8007be2:	617b      	str	r3, [r7, #20]
 8007be4:	e001      	b.n	8007bea <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8007be6:	2307      	movs	r3, #7
 8007be8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	68fa      	ldr	r2, [r7, #12]
 8007bee:	fb03 f202 	mul.w	r2, r3, r2
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bf8:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007bfa:	e08f      	b.n	8007d1c <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8007bfc:	69bb      	ldr	r3, [r7, #24]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d13a      	bne.n	8007c78 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8007c02:	4b4a      	ldr	r3, [pc, #296]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c0e:	f040 8086 	bne.w	8007d1e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8007c12:	4b46      	ldr	r3, [pc, #280]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007c14:	691b      	ldr	r3, [r3, #16]
 8007c16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d07f      	beq.n	8007d1e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8007c1e:	4b43      	ldr	r3, [pc, #268]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	091b      	lsrs	r3, r3, #4
 8007c24:	f003 030f 	and.w	r3, r3, #15
 8007c28:	3301      	adds	r3, #1
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c30:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007c32:	4b3e      	ldr	r3, [pc, #248]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007c34:	691b      	ldr	r3, [r3, #16]
 8007c36:	0a1b      	lsrs	r3, r3, #8
 8007c38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c3c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8007c3e:	4b3b      	ldr	r3, [pc, #236]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007c40:	691b      	ldr	r3, [r3, #16]
 8007c42:	0edb      	lsrs	r3, r3, #27
 8007c44:	f003 031f 	and.w	r3, r3, #31
 8007c48:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d10a      	bne.n	8007c66 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8007c50:	4b36      	ldr	r3, [pc, #216]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d002      	beq.n	8007c62 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8007c5c:	2311      	movs	r3, #17
 8007c5e:	617b      	str	r3, [r7, #20]
 8007c60:	e001      	b.n	8007c66 <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8007c62:	2307      	movs	r3, #7
 8007c64:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	fb03 f202 	mul.w	r2, r3, r2
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c74:	61fb      	str	r3, [r7, #28]
 8007c76:	e052      	b.n	8007d1e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8007c78:	69bb      	ldr	r3, [r7, #24]
 8007c7a:	2b80      	cmp	r3, #128	; 0x80
 8007c7c:	d003      	beq.n	8007c86 <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8007c7e:	69bb      	ldr	r3, [r7, #24]
 8007c80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c84:	d109      	bne.n	8007c9a <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c86:	4b29      	ldr	r3, [pc, #164]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c92:	d144      	bne.n	8007d1e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8007c94:	4b27      	ldr	r3, [pc, #156]	; (8007d34 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8007c96:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c98:	e041      	b.n	8007d1e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8007c9a:	69bb      	ldr	r3, [r7, #24]
 8007c9c:	2b20      	cmp	r3, #32
 8007c9e:	d003      	beq.n	8007ca8 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8007ca0:	69bb      	ldr	r3, [r7, #24]
 8007ca2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ca6:	d13a      	bne.n	8007d1e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8007ca8:	4b20      	ldr	r3, [pc, #128]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007cb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007cb4:	d133      	bne.n	8007d1e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8007cb6:	4b1d      	ldr	r3, [pc, #116]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007cb8:	695b      	ldr	r3, [r3, #20]
 8007cba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d02d      	beq.n	8007d1e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8007cc2:	4b1a      	ldr	r3, [pc, #104]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007cc4:	695b      	ldr	r3, [r3, #20]
 8007cc6:	091b      	lsrs	r3, r3, #4
 8007cc8:	f003 030f 	and.w	r3, r3, #15
 8007ccc:	3301      	adds	r3, #1
 8007cce:	693a      	ldr	r2, [r7, #16]
 8007cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cd4:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8007cd6:	4b15      	ldr	r3, [pc, #84]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007cd8:	695b      	ldr	r3, [r3, #20]
 8007cda:	0a1b      	lsrs	r3, r3, #8
 8007cdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ce0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8007ce2:	4b12      	ldr	r3, [pc, #72]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007ce4:	695b      	ldr	r3, [r3, #20]
 8007ce6:	0edb      	lsrs	r3, r3, #27
 8007ce8:	f003 031f 	and.w	r3, r3, #31
 8007cec:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d10a      	bne.n	8007d0a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8007cf4:	4b0d      	ldr	r3, [pc, #52]	; (8007d2c <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007cf6:	695b      	ldr	r3, [r3, #20]
 8007cf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d002      	beq.n	8007d06 <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8007d00:	2311      	movs	r3, #17
 8007d02:	617b      	str	r3, [r7, #20]
 8007d04:	e001      	b.n	8007d0a <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8007d06:	2307      	movs	r3, #7
 8007d08:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	68fa      	ldr	r2, [r7, #12]
 8007d0e:	fb03 f202 	mul.w	r2, r3, r2
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d18:	61fb      	str	r3, [r7, #28]
 8007d1a:	e000      	b.n	8007d1e <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007d1c:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8007d1e:	69fb      	ldr	r3, [r7, #28]
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3724      	adds	r7, #36	; 0x24
 8007d24:	46bd      	mov	sp, r7
 8007d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2a:	4770      	bx	lr
 8007d2c:	40021000 	.word	0x40021000
 8007d30:	001fff68 	.word	0x001fff68
 8007d34:	00f42400 	.word	0x00f42400

08007d38 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b086      	sub	sp, #24
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	607a      	str	r2, [r7, #4]
 8007d44:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	2b02      	cmp	r3, #2
 8007d4a:	d904      	bls.n	8007d56 <HAL_SAI_InitProtocol+0x1e>
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	3b03      	subs	r3, #3
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d812      	bhi.n	8007d7a <HAL_SAI_InitProtocol+0x42>
 8007d54:	e008      	b.n	8007d68 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	68b9      	ldr	r1, [r7, #8]
 8007d5c:	68f8      	ldr	r0, [r7, #12]
 8007d5e:	f000 f9fb 	bl	8008158 <SAI_InitI2S>
 8007d62:	4603      	mov	r3, r0
 8007d64:	75fb      	strb	r3, [r7, #23]
      break;
 8007d66:	e00b      	b.n	8007d80 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	68b9      	ldr	r1, [r7, #8]
 8007d6e:	68f8      	ldr	r0, [r7, #12]
 8007d70:	f000 faa4 	bl	80082bc <SAI_InitPCM>
 8007d74:	4603      	mov	r3, r0
 8007d76:	75fb      	strb	r3, [r7, #23]
      break;
 8007d78:	e002      	b.n	8007d80 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	75fb      	strb	r3, [r7, #23]
      break;
 8007d7e:	bf00      	nop
  }

  if (status == HAL_OK)
 8007d80:	7dfb      	ldrb	r3, [r7, #23]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d104      	bne.n	8007d90 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8007d86:	68f8      	ldr	r0, [r7, #12]
 8007d88:	f000 f808 	bl	8007d9c <HAL_SAI_Init>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007d90:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3718      	adds	r7, #24
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
	...

08007d9c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b08a      	sub	sp, #40	; 0x28
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d101      	bne.n	8007dae <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	e1c7      	b.n	800813e <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d10e      	bne.n	8007dd6 <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a81      	ldr	r2, [pc, #516]	; (8007fc4 <HAL_SAI_Init+0x228>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d107      	bne.n	8007dd2 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d103      	bne.n	8007dd2 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d001      	beq.n	8007dd6 <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	e1b3      	b.n	800813e <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d106      	bne.n	8007df0 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f7fb f9ee 	bl	80031cc <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 fae5 	bl	80083c0 <SAI_Disable>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d001      	beq.n	8007e00 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e19e      	b.n	800813e <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2202      	movs	r2, #2
 8007e04:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	68db      	ldr	r3, [r3, #12]
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d00c      	beq.n	8007e2a <HAL_SAI_Init+0x8e>
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	d80d      	bhi.n	8007e30 <HAL_SAI_Init+0x94>
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d002      	beq.n	8007e1e <HAL_SAI_Init+0x82>
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d003      	beq.n	8007e24 <HAL_SAI_Init+0x88>
 8007e1c:	e008      	b.n	8007e30 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007e22:	e008      	b.n	8007e36 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007e24:	2310      	movs	r3, #16
 8007e26:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007e28:	e005      	b.n	8007e36 <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007e2a:	2320      	movs	r3, #32
 8007e2c:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007e2e:	e002      	b.n	8007e36 <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8007e30:	2300      	movs	r3, #0
 8007e32:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007e34:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	2b03      	cmp	r3, #3
 8007e3c:	d81d      	bhi.n	8007e7a <HAL_SAI_Init+0xde>
 8007e3e:	a201      	add	r2, pc, #4	; (adr r2, 8007e44 <HAL_SAI_Init+0xa8>)
 8007e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e44:	08007e55 	.word	0x08007e55
 8007e48:	08007e5b 	.word	0x08007e5b
 8007e4c:	08007e63 	.word	0x08007e63
 8007e50:	08007e6b 	.word	0x08007e6b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8007e54:	2300      	movs	r3, #0
 8007e56:	61fb      	str	r3, [r7, #28]
      break;
 8007e58:	e012      	b.n	8007e80 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007e5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e5e:	61fb      	str	r3, [r7, #28]
      break;
 8007e60:	e00e      	b.n	8007e80 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007e62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007e66:	61fb      	str	r3, [r7, #28]
      break;
 8007e68:	e00a      	b.n	8007e80 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007e6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007e6e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e72:	f043 0301 	orr.w	r3, r3, #1
 8007e76:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007e78:	e002      	b.n	8007e80 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	61fb      	str	r3, [r7, #28]
      break;
 8007e7e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a4f      	ldr	r2, [pc, #316]	; (8007fc4 <HAL_SAI_Init+0x228>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d004      	beq.n	8007e94 <HAL_SAI_Init+0xf8>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a4e      	ldr	r2, [pc, #312]	; (8007fc8 <HAL_SAI_Init+0x22c>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d103      	bne.n	8007e9c <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 8007e94:	4a4d      	ldr	r2, [pc, #308]	; (8007fcc <HAL_SAI_Init+0x230>)
 8007e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e98:	6013      	str	r3, [r2, #0]
 8007e9a:	e002      	b.n	8007ea2 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8007e9c:	4a4c      	ldr	r2, [pc, #304]	; (8007fd0 <HAL_SAI_Init+0x234>)
 8007e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea0:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	69db      	ldr	r3, [r3, #28]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d073      	beq.n	8007f92 <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a45      	ldr	r2, [pc, #276]	; (8007fc4 <HAL_SAI_Init+0x228>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d004      	beq.n	8007ebe <HAL_SAI_Init+0x122>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a43      	ldr	r2, [pc, #268]	; (8007fc8 <HAL_SAI_Init+0x22c>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d105      	bne.n	8007eca <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8007ebe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007ec2:	f7fe fd1d 	bl	8006900 <HAL_RCCEx_GetPeriphCLKFreq>
 8007ec6:	61b8      	str	r0, [r7, #24]
 8007ec8:	e004      	b.n	8007ed4 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8007eca:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007ece:	f7fe fd17 	bl	8006900 <HAL_RCCEx_GetPeriphCLKFreq>
 8007ed2:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	695b      	ldr	r3, [r3, #20]
 8007ed8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007edc:	d120      	bne.n	8007f20 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee2:	2b04      	cmp	r3, #4
 8007ee4:	d102      	bne.n	8007eec <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8007ee6:	2340      	movs	r3, #64	; 0x40
 8007ee8:	613b      	str	r3, [r7, #16]
 8007eea:	e00a      	b.n	8007f02 <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef0:	2b08      	cmp	r3, #8
 8007ef2:	d103      	bne.n	8007efc <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8007ef4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ef8:	613b      	str	r3, [r7, #16]
 8007efa:	e002      	b.n	8007f02 <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f00:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8007f02:	69ba      	ldr	r2, [r7, #24]
 8007f04:	4613      	mov	r3, r2
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	4413      	add	r3, r2
 8007f0a:	005b      	lsls	r3, r3, #1
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	69db      	ldr	r3, [r3, #28]
 8007f12:	693a      	ldr	r2, [r7, #16]
 8007f14:	fb02 f303 	mul.w	r3, r2, r3
 8007f18:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f1c:	617b      	str	r3, [r7, #20]
 8007f1e:	e017      	b.n	8007f50 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007f28:	d101      	bne.n	8007f2e <HAL_SAI_Init+0x192>
 8007f2a:	2302      	movs	r3, #2
 8007f2c:	e000      	b.n	8007f30 <HAL_SAI_Init+0x194>
 8007f2e:	2301      	movs	r3, #1
 8007f30:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8007f32:	69ba      	ldr	r2, [r7, #24]
 8007f34:	4613      	mov	r3, r2
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	4413      	add	r3, r2
 8007f3a:	005b      	lsls	r3, r3, #1
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	69db      	ldr	r3, [r3, #28]
 8007f42:	68fa      	ldr	r2, [r7, #12]
 8007f44:	fb02 f303 	mul.w	r3, r2, r3
 8007f48:	021b      	lsls	r3, r3, #8
 8007f4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f4e:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	4a20      	ldr	r2, [pc, #128]	; (8007fd4 <HAL_SAI_Init+0x238>)
 8007f54:	fba2 2303 	umull	r2, r3, r2, r3
 8007f58:	08da      	lsrs	r2, r3, #3
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8007f5e:	6979      	ldr	r1, [r7, #20]
 8007f60:	4b1c      	ldr	r3, [pc, #112]	; (8007fd4 <HAL_SAI_Init+0x238>)
 8007f62:	fba3 2301 	umull	r2, r3, r3, r1
 8007f66:	08da      	lsrs	r2, r3, #3
 8007f68:	4613      	mov	r3, r2
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	4413      	add	r3, r2
 8007f6e:	005b      	lsls	r3, r3, #1
 8007f70:	1aca      	subs	r2, r1, r3
 8007f72:	2a08      	cmp	r2, #8
 8007f74:	d904      	bls.n	8007f80 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a1b      	ldr	r3, [r3, #32]
 8007f7a:	1c5a      	adds	r2, r3, #1
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f84:	2b04      	cmp	r3, #4
 8007f86:	d104      	bne.n	8007f92 <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a1b      	ldr	r3, [r3, #32]
 8007f8c:	085a      	lsrs	r2, r3, #1
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <HAL_SAI_Init+0x206>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	d109      	bne.n	8007fb6 <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fa6:	2b01      	cmp	r3, #1
 8007fa8:	d101      	bne.n	8007fae <HAL_SAI_Init+0x212>
 8007faa:	2300      	movs	r3, #0
 8007fac:	e001      	b.n	8007fb2 <HAL_SAI_Init+0x216>
 8007fae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007fb2:	623b      	str	r3, [r7, #32]
 8007fb4:	e012      	b.n	8007fdc <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d10c      	bne.n	8007fd8 <HAL_SAI_Init+0x23c>
 8007fbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007fc2:	e00a      	b.n	8007fda <HAL_SAI_Init+0x23e>
 8007fc4:	40015404 	.word	0x40015404
 8007fc8:	40015424 	.word	0x40015424
 8007fcc:	40015400 	.word	0x40015400
 8007fd0:	40015800 	.word	0x40015800
 8007fd4:	cccccccd 	.word	0xcccccccd
 8007fd8:	2300      	movs	r3, #0
 8007fda:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6819      	ldr	r1, [r3, #0]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	4b58      	ldr	r3, [pc, #352]	; (8008148 <HAL_SAI_Init+0x3ac>)
 8007fe8:	400b      	ands	r3, r1
 8007fea:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	6819      	ldr	r1, [r3, #0]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	685a      	ldr	r2, [r3, #4]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ffa:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008000:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008006:	431a      	orrs	r2, r3
 8008008:	6a3b      	ldr	r3, [r7, #32]
 800800a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 8008014:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	691b      	ldr	r3, [r3, #16]
 800801a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008020:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6a1b      	ldr	r3, [r3, #32]
 8008026:	051b      	lsls	r3, r3, #20
 8008028:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800802e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	430a      	orrs	r2, r1
 8008036:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	6812      	ldr	r2, [r2, #0]
 8008042:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8008046:	f023 030f 	bic.w	r3, r3, #15
 800804a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	6859      	ldr	r1, [r3, #4]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	699a      	ldr	r2, [r3, #24]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800805a:	431a      	orrs	r2, r3
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008060:	431a      	orrs	r2, r3
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	430a      	orrs	r2, r1
 8008068:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	6899      	ldr	r1, [r3, #8]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	4b35      	ldr	r3, [pc, #212]	; (800814c <HAL_SAI_Init+0x3b0>)
 8008076:	400b      	ands	r3, r1
 8008078:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	6899      	ldr	r1, [r3, #8]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008084:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800808a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
                           hsai->FrameInit.FSOffset |
 8008090:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSDefinition |
 8008096:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800809c:	3b01      	subs	r3, #1
 800809e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80080a0:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	430a      	orrs	r2, r1
 80080a8:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	68d9      	ldr	r1, [r3, #12]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	f24f 0320 	movw	r3, #61472	; 0xf020
 80080b8:	400b      	ands	r3, r1
 80080ba:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	68d9      	ldr	r1, [r3, #12]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80080ca:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080d0:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80080d2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080d8:	3b01      	subs	r3, #1
 80080da:	021b      	lsls	r3, r3, #8
 80080dc:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	430a      	orrs	r2, r1
 80080e4:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a19      	ldr	r2, [pc, #100]	; (8008150 <HAL_SAI_Init+0x3b4>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d119      	bne.n	8008124 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 80080f0:	4b18      	ldr	r3, [pc, #96]	; (8008154 <HAL_SAI_Init+0x3b8>)
 80080f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080f4:	4a17      	ldr	r2, [pc, #92]	; (8008154 <HAL_SAI_Init+0x3b8>)
 80080f6:	f023 0301 	bic.w	r3, r3, #1
 80080fa:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008102:	2b01      	cmp	r3, #1
 8008104:	d10e      	bne.n	8008124 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800810e:	3b01      	subs	r3, #1
 8008110:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008112:	4910      	ldr	r1, [pc, #64]	; (8008154 <HAL_SAI_Init+0x3b8>)
 8008114:	4313      	orrs	r3, r2
 8008116:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 8008118:	4b0e      	ldr	r3, [pc, #56]	; (8008154 <HAL_SAI_Init+0x3b8>)
 800811a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800811c:	4a0d      	ldr	r2, [pc, #52]	; (8008154 <HAL_SAI_Init+0x3b8>)
 800811e:	f043 0301 	orr.w	r3, r3, #1
 8008122:	6453      	str	r3, [r2, #68]	; 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2201      	movs	r2, #1
 8008130:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 800813c:	2300      	movs	r3, #0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3728      	adds	r7, #40	; 0x28
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	f805c010 	.word	0xf805c010
 800814c:	fff88000 	.word	0xfff88000
 8008150:	40015404 	.word	0x40015404
 8008154:	40015400 	.word	0x40015400

08008158 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8008158:	b480      	push	{r7}
 800815a:	b087      	sub	sp, #28
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
 8008164:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008166:	2300      	movs	r3, #0
 8008168:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2200      	movs	r2, #0
 800816e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2200      	movs	r2, #0
 8008174:	649a      	str	r2, [r3, #72]	; 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d003      	beq.n	8008186 <SAI_InitI2S+0x2e>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	2b02      	cmp	r3, #2
 8008184:	d103      	bne.n	800818e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2200      	movs	r2, #0
 800818a:	64da      	str	r2, [r3, #76]	; 0x4c
 800818c:	e002      	b.n	8008194 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2201      	movs	r2, #1
 8008192:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800819a:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80081a2:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.FirstBitOffset  = 0;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	683a      	ldr	r2, [r7, #0]
 80081ae:	66da      	str	r2, [r3, #108]	; 0x6c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	f003 0301 	and.w	r3, r3, #1
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d001      	beq.n	80081be <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	e077      	b.n	80082ae <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d107      	bne.n	80081d4 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2200      	movs	r2, #0
 80081c8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80081d0:	661a      	str	r2, [r3, #96]	; 0x60
 80081d2:	e006      	b.n	80081e2 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80081da:	65da      	str	r2, [r3, #92]	; 0x5c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Frame definition */
  switch (datasize)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2b03      	cmp	r3, #3
 80081e6:	d84f      	bhi.n	8008288 <SAI_InitI2S+0x130>
 80081e8:	a201      	add	r2, pc, #4	; (adr r2, 80081f0 <SAI_InitI2S+0x98>)
 80081ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ee:	bf00      	nop
 80081f0:	08008201 	.word	0x08008201
 80081f4:	08008223 	.word	0x08008223
 80081f8:	08008245 	.word	0x08008245
 80081fc:	08008267 	.word	0x08008267
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2280      	movs	r2, #128	; 0x80
 8008204:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	085b      	lsrs	r3, r3, #1
 800820a:	015a      	lsls	r2, r3, #5
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	085b      	lsrs	r3, r3, #1
 8008214:	011a      	lsls	r2, r3, #4
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2240      	movs	r2, #64	; 0x40
 800821e:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008220:	e035      	b.n	800828e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2280      	movs	r2, #128	; 0x80
 8008226:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	085b      	lsrs	r3, r3, #1
 800822c:	019a      	lsls	r2, r3, #6
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	085b      	lsrs	r3, r3, #1
 8008236:	015a      	lsls	r2, r3, #5
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2280      	movs	r2, #128	; 0x80
 8008240:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008242:	e024      	b.n	800828e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	22c0      	movs	r2, #192	; 0xc0
 8008248:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	085b      	lsrs	r3, r3, #1
 800824e:	019a      	lsls	r2, r3, #6
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	085b      	lsrs	r3, r3, #1
 8008258:	015a      	lsls	r2, r3, #5
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2280      	movs	r2, #128	; 0x80
 8008262:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008264:	e013      	b.n	800828e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	22e0      	movs	r2, #224	; 0xe0
 800826a:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	085b      	lsrs	r3, r3, #1
 8008270:	019a      	lsls	r2, r3, #6
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	085b      	lsrs	r3, r3, #1
 800827a:	015a      	lsls	r2, r3, #5
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	655a      	str	r2, [r3, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2280      	movs	r2, #128	; 0x80
 8008284:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008286:	e002      	b.n	800828e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8008288:	2301      	movs	r3, #1
 800828a:	75fb      	strb	r3, [r7, #23]
      break;
 800828c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	2b02      	cmp	r3, #2
 8008292:	d10b      	bne.n	80082ac <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2b01      	cmp	r3, #1
 8008298:	d102      	bne.n	80082a0 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2210      	movs	r2, #16
 800829e:	665a      	str	r2, [r3, #100]	; 0x64
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2b02      	cmp	r3, #2
 80082a4:	d102      	bne.n	80082ac <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2208      	movs	r2, #8
 80082aa:	665a      	str	r2, [r3, #100]	; 0x64
    }
  }
  return status;
 80082ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	371c      	adds	r7, #28
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop

080082bc <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80082bc:	b480      	push	{r7}
 80082be:	b087      	sub	sp, #28
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	60b9      	str	r1, [r7, #8]
 80082c6:	607a      	str	r2, [r7, #4]
 80082c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082ca:	2300      	movs	r3, #0
 80082cc:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2200      	movs	r2, #0
 80082d2:	641a      	str	r2, [r3, #64]	; 0x40
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2200      	movs	r2, #0
 80082d8:	649a      	str	r2, [r3, #72]	; 0x48
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d003      	beq.n	80082ea <SAI_InitPCM+0x2e>
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	d103      	bne.n	80082f2 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2201      	movs	r2, #1
 80082ee:	64da      	str	r2, [r3, #76]	; 0x4c
 80082f0:	e002      	b.n	80082f8 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2200      	movs	r2, #0
 80082f6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2200      	movs	r2, #0
 80082fc:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008304:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800830c:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2200      	movs	r2, #0
 8008312:	665a      	str	r2, [r3, #100]	; 0x64
  hsai->SlotInit.SlotNumber      = nbslot;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	683a      	ldr	r2, [r7, #0]
 8008318:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008320:	671a      	str	r2, [r3, #112]	; 0x70

  if (protocol == SAI_PCM_SHORT)
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	2b04      	cmp	r3, #4
 8008326:	d103      	bne.n	8008330 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2201      	movs	r2, #1
 800832c:	655a      	str	r2, [r3, #84]	; 0x54
 800832e:	e002      	b.n	8008336 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	220d      	movs	r2, #13
 8008334:	655a      	str	r2, [r3, #84]	; 0x54
  }

  switch (datasize)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2b03      	cmp	r3, #3
 800833a:	d837      	bhi.n	80083ac <SAI_InitPCM+0xf0>
 800833c:	a201      	add	r2, pc, #4	; (adr r2, 8008344 <SAI_InitPCM+0x88>)
 800833e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008342:	bf00      	nop
 8008344:	08008355 	.word	0x08008355
 8008348:	0800836b 	.word	0x0800836b
 800834c:	08008381 	.word	0x08008381
 8008350:	08008397 	.word	0x08008397
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2280      	movs	r2, #128	; 0x80
 8008358:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	011a      	lsls	r2, r3, #4
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2240      	movs	r2, #64	; 0x40
 8008366:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008368:	e023      	b.n	80083b2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2280      	movs	r2, #128	; 0x80
 800836e:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	015a      	lsls	r2, r3, #5
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	2280      	movs	r2, #128	; 0x80
 800837c:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 800837e:	e018      	b.n	80083b2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	22c0      	movs	r2, #192	; 0xc0
 8008384:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	015a      	lsls	r2, r3, #5
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2280      	movs	r2, #128	; 0x80
 8008392:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8008394:	e00d      	b.n	80083b2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	22e0      	movs	r2, #224	; 0xe0
 800839a:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	015a      	lsls	r2, r3, #5
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	651a      	str	r2, [r3, #80]	; 0x50
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2280      	movs	r2, #128	; 0x80
 80083a8:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 80083aa:	e002      	b.n	80083b2 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80083ac:	2301      	movs	r3, #1
 80083ae:	75fb      	strb	r3, [r7, #23]
      break;
 80083b0:	bf00      	nop
  }

  return status;
 80083b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	371c      	adds	r7, #28
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr

080083c0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b085      	sub	sp, #20
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80083c8:	4b18      	ldr	r3, [pc, #96]	; (800842c <SAI_Disable+0x6c>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a18      	ldr	r2, [pc, #96]	; (8008430 <SAI_Disable+0x70>)
 80083ce:	fba2 2303 	umull	r2, r3, r2, r3
 80083d2:	0b1b      	lsrs	r3, r3, #12
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80083d8:	2300      	movs	r3, #0
 80083da:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	681a      	ldr	r2, [r3, #0]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80083ea:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d10a      	bne.n	8008408 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083f8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      status = HAL_TIMEOUT;
 8008402:	2303      	movs	r3, #3
 8008404:	72fb      	strb	r3, [r7, #11]
      break;
 8008406:	e009      	b.n	800841c <SAI_Disable+0x5c>
    }
    count--;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	3b01      	subs	r3, #1
 800840c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1e7      	bne.n	80083ec <SAI_Disable+0x2c>

  return status;
 800841c:	7afb      	ldrb	r3, [r7, #11]
}
 800841e:	4618      	mov	r0, r3
 8008420:	3714      	adds	r7, #20
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	20000010 	.word	0x20000010
 8008430:	95cbec1b 	.word	0x95cbec1b

08008434 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d101      	bne.n	8008446 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	e095      	b.n	8008572 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800844a:	2b00      	cmp	r3, #0
 800844c:	d108      	bne.n	8008460 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008456:	d009      	beq.n	800846c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2200      	movs	r2, #0
 800845c:	61da      	str	r2, [r3, #28]
 800845e:	e005      	b.n	800846c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2200      	movs	r2, #0
 8008464:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2200      	movs	r2, #0
 8008470:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008478:	b2db      	uxtb	r3, r3
 800847a:	2b00      	cmp	r3, #0
 800847c:	d106      	bne.n	800848c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f7fa fd46 	bl	8002f18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2202      	movs	r2, #2
 8008490:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	68db      	ldr	r3, [r3, #12]
 80084a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80084ac:	d902      	bls.n	80084b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80084ae:	2300      	movs	r3, #0
 80084b0:	60fb      	str	r3, [r7, #12]
 80084b2:	e002      	b.n	80084ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80084b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80084b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	68db      	ldr	r3, [r3, #12]
 80084be:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80084c2:	d007      	beq.n	80084d4 <HAL_SPI_Init+0xa0>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80084cc:	d002      	beq.n	80084d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80084e4:	431a      	orrs	r2, r3
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	691b      	ldr	r3, [r3, #16]
 80084ea:	f003 0302 	and.w	r3, r3, #2
 80084ee:	431a      	orrs	r2, r3
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	695b      	ldr	r3, [r3, #20]
 80084f4:	f003 0301 	and.w	r3, r3, #1
 80084f8:	431a      	orrs	r2, r3
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	699b      	ldr	r3, [r3, #24]
 80084fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008502:	431a      	orrs	r2, r3
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	69db      	ldr	r3, [r3, #28]
 8008508:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800850c:	431a      	orrs	r2, r3
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6a1b      	ldr	r3, [r3, #32]
 8008512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008516:	ea42 0103 	orr.w	r1, r2, r3
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800851e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	430a      	orrs	r2, r1
 8008528:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	699b      	ldr	r3, [r3, #24]
 800852e:	0c1b      	lsrs	r3, r3, #16
 8008530:	f003 0204 	and.w	r2, r3, #4
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008538:	f003 0310 	and.w	r3, r3, #16
 800853c:	431a      	orrs	r2, r3
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008542:	f003 0308 	and.w	r3, r3, #8
 8008546:	431a      	orrs	r2, r3
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	68db      	ldr	r3, [r3, #12]
 800854c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008550:	ea42 0103 	orr.w	r1, r2, r3
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	430a      	orrs	r2, r1
 8008560:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2200      	movs	r2, #0
 8008566:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2201      	movs	r2, #1
 800856c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008570:	2300      	movs	r3, #0
}
 8008572:	4618      	mov	r0, r3
 8008574:	3710      	adds	r7, #16
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}

0800857a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800857a:	b580      	push	{r7, lr}
 800857c:	b088      	sub	sp, #32
 800857e:	af00      	add	r7, sp, #0
 8008580:	60f8      	str	r0, [r7, #12]
 8008582:	60b9      	str	r1, [r7, #8]
 8008584:	603b      	str	r3, [r7, #0]
 8008586:	4613      	mov	r3, r2
 8008588:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800858a:	2300      	movs	r3, #0
 800858c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008594:	2b01      	cmp	r3, #1
 8008596:	d101      	bne.n	800859c <HAL_SPI_Transmit+0x22>
 8008598:	2302      	movs	r3, #2
 800859a:	e15f      	b.n	800885c <HAL_SPI_Transmit+0x2e2>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80085a4:	f7fa ff36 	bl	8003414 <HAL_GetTick>
 80085a8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80085aa:	88fb      	ldrh	r3, [r7, #6]
 80085ac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d002      	beq.n	80085c0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80085ba:	2302      	movs	r3, #2
 80085bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80085be:	e148      	b.n	8008852 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d002      	beq.n	80085cc <HAL_SPI_Transmit+0x52>
 80085c6:	88fb      	ldrh	r3, [r7, #6]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d102      	bne.n	80085d2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 80085d0:	e13f      	b.n	8008852 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2203      	movs	r2, #3
 80085d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2200      	movs	r2, #0
 80085de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	68ba      	ldr	r2, [r7, #8]
 80085e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	88fa      	ldrh	r2, [r7, #6]
 80085ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	88fa      	ldrh	r2, [r7, #6]
 80085f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2200      	movs	r2, #0
 80085f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2200      	movs	r2, #0
 8008604:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2200      	movs	r2, #0
 8008612:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800861c:	d10f      	bne.n	800863e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800862c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800863c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008648:	2b40      	cmp	r3, #64	; 0x40
 800864a:	d007      	beq.n	800865c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	681a      	ldr	r2, [r3, #0]
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800865a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008664:	d94f      	bls.n	8008706 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d002      	beq.n	8008674 <HAL_SPI_Transmit+0xfa>
 800866e:	8afb      	ldrh	r3, [r7, #22]
 8008670:	2b01      	cmp	r3, #1
 8008672:	d142      	bne.n	80086fa <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008678:	881a      	ldrh	r2, [r3, #0]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008684:	1c9a      	adds	r2, r3, #2
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800868e:	b29b      	uxth	r3, r3
 8008690:	3b01      	subs	r3, #1
 8008692:	b29a      	uxth	r2, r3
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008698:	e02f      	b.n	80086fa <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	689b      	ldr	r3, [r3, #8]
 80086a0:	f003 0302 	and.w	r3, r3, #2
 80086a4:	2b02      	cmp	r3, #2
 80086a6:	d112      	bne.n	80086ce <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ac:	881a      	ldrh	r2, [r3, #0]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086b8:	1c9a      	adds	r2, r3, #2
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	3b01      	subs	r3, #1
 80086c6:	b29a      	uxth	r2, r3
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80086cc:	e015      	b.n	80086fa <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80086ce:	f7fa fea1 	bl	8003414 <HAL_GetTick>
 80086d2:	4602      	mov	r2, r0
 80086d4:	69bb      	ldr	r3, [r7, #24]
 80086d6:	1ad3      	subs	r3, r2, r3
 80086d8:	683a      	ldr	r2, [r7, #0]
 80086da:	429a      	cmp	r2, r3
 80086dc:	d803      	bhi.n	80086e6 <HAL_SPI_Transmit+0x16c>
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086e4:	d102      	bne.n	80086ec <HAL_SPI_Transmit+0x172>
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d106      	bne.n	80086fa <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80086ec:	2303      	movs	r3, #3
 80086ee:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2201      	movs	r2, #1
 80086f4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80086f8:	e0ab      	b.n	8008852 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086fe:	b29b      	uxth	r3, r3
 8008700:	2b00      	cmp	r3, #0
 8008702:	d1ca      	bne.n	800869a <HAL_SPI_Transmit+0x120>
 8008704:	e080      	b.n	8008808 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d002      	beq.n	8008714 <HAL_SPI_Transmit+0x19a>
 800870e:	8afb      	ldrh	r3, [r7, #22]
 8008710:	2b01      	cmp	r3, #1
 8008712:	d174      	bne.n	80087fe <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008718:	b29b      	uxth	r3, r3
 800871a:	2b01      	cmp	r3, #1
 800871c:	d912      	bls.n	8008744 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008722:	881a      	ldrh	r2, [r3, #0]
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800872e:	1c9a      	adds	r2, r3, #2
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008738:	b29b      	uxth	r3, r3
 800873a:	3b02      	subs	r3, #2
 800873c:	b29a      	uxth	r2, r3
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008742:	e05c      	b.n	80087fe <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	330c      	adds	r3, #12
 800874e:	7812      	ldrb	r2, [r2, #0]
 8008750:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008756:	1c5a      	adds	r2, r3, #1
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008760:	b29b      	uxth	r3, r3
 8008762:	3b01      	subs	r3, #1
 8008764:	b29a      	uxth	r2, r3
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800876a:	e048      	b.n	80087fe <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	f003 0302 	and.w	r3, r3, #2
 8008776:	2b02      	cmp	r3, #2
 8008778:	d12b      	bne.n	80087d2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800877e:	b29b      	uxth	r3, r3
 8008780:	2b01      	cmp	r3, #1
 8008782:	d912      	bls.n	80087aa <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008788:	881a      	ldrh	r2, [r3, #0]
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008794:	1c9a      	adds	r2, r3, #2
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800879e:	b29b      	uxth	r3, r3
 80087a0:	3b02      	subs	r3, #2
 80087a2:	b29a      	uxth	r2, r3
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80087a8:	e029      	b.n	80087fe <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	330c      	adds	r3, #12
 80087b4:	7812      	ldrb	r2, [r2, #0]
 80087b6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087bc:	1c5a      	adds	r2, r3, #1
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087c6:	b29b      	uxth	r3, r3
 80087c8:	3b01      	subs	r3, #1
 80087ca:	b29a      	uxth	r2, r3
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 80087d0:	e015      	b.n	80087fe <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087d2:	f7fa fe1f 	bl	8003414 <HAL_GetTick>
 80087d6:	4602      	mov	r2, r0
 80087d8:	69bb      	ldr	r3, [r7, #24]
 80087da:	1ad3      	subs	r3, r2, r3
 80087dc:	683a      	ldr	r2, [r7, #0]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d803      	bhi.n	80087ea <HAL_SPI_Transmit+0x270>
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087e8:	d102      	bne.n	80087f0 <HAL_SPI_Transmit+0x276>
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d106      	bne.n	80087fe <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80087f0:	2303      	movs	r3, #3
 80087f2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80087fc:	e029      	b.n	8008852 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008802:	b29b      	uxth	r3, r3
 8008804:	2b00      	cmp	r3, #0
 8008806:	d1b1      	bne.n	800876c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008808:	69ba      	ldr	r2, [r7, #24]
 800880a:	6839      	ldr	r1, [r7, #0]
 800880c:	68f8      	ldr	r0, [r7, #12]
 800880e:	f000 f947 	bl	8008aa0 <SPI_EndRxTxTransaction>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d002      	beq.n	800881e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2220      	movs	r2, #32
 800881c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d10a      	bne.n	800883c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008826:	2300      	movs	r3, #0
 8008828:	613b      	str	r3, [r7, #16]
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	613b      	str	r3, [r7, #16]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	613b      	str	r3, [r7, #16]
 800883a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008840:	2b00      	cmp	r3, #0
 8008842:	d002      	beq.n	800884a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	77fb      	strb	r3, [r7, #31]
 8008848:	e003      	b.n	8008852 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2201      	movs	r2, #1
 800884e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2200      	movs	r2, #0
 8008856:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800885a:	7ffb      	ldrb	r3, [r7, #31]
}
 800885c:	4618      	mov	r0, r3
 800885e:	3720      	adds	r7, #32
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b088      	sub	sp, #32
 8008868:	af00      	add	r7, sp, #0
 800886a:	60f8      	str	r0, [r7, #12]
 800886c:	60b9      	str	r1, [r7, #8]
 800886e:	603b      	str	r3, [r7, #0]
 8008870:	4613      	mov	r3, r2
 8008872:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008874:	f7fa fdce 	bl	8003414 <HAL_GetTick>
 8008878:	4602      	mov	r2, r0
 800887a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800887c:	1a9b      	subs	r3, r3, r2
 800887e:	683a      	ldr	r2, [r7, #0]
 8008880:	4413      	add	r3, r2
 8008882:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008884:	f7fa fdc6 	bl	8003414 <HAL_GetTick>
 8008888:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800888a:	4b39      	ldr	r3, [pc, #228]	; (8008970 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	015b      	lsls	r3, r3, #5
 8008890:	0d1b      	lsrs	r3, r3, #20
 8008892:	69fa      	ldr	r2, [r7, #28]
 8008894:	fb02 f303 	mul.w	r3, r2, r3
 8008898:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800889a:	e054      	b.n	8008946 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088a2:	d050      	beq.n	8008946 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80088a4:	f7fa fdb6 	bl	8003414 <HAL_GetTick>
 80088a8:	4602      	mov	r2, r0
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	1ad3      	subs	r3, r2, r3
 80088ae:	69fa      	ldr	r2, [r7, #28]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d902      	bls.n	80088ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d13d      	bne.n	8008936 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	685a      	ldr	r2, [r3, #4]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80088c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80088d2:	d111      	bne.n	80088f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088dc:	d004      	beq.n	80088e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	689b      	ldr	r3, [r3, #8]
 80088e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088e6:	d107      	bne.n	80088f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008900:	d10f      	bne.n	8008922 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008910:	601a      	str	r2, [r3, #0]
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	681a      	ldr	r2, [r3, #0]
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008920:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2201      	movs	r2, #1
 8008926:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2200      	movs	r2, #0
 800892e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008932:	2303      	movs	r3, #3
 8008934:	e017      	b.n	8008966 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d101      	bne.n	8008940 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800893c:	2300      	movs	r3, #0
 800893e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	3b01      	subs	r3, #1
 8008944:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	689a      	ldr	r2, [r3, #8]
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	4013      	ands	r3, r2
 8008950:	68ba      	ldr	r2, [r7, #8]
 8008952:	429a      	cmp	r2, r3
 8008954:	bf0c      	ite	eq
 8008956:	2301      	moveq	r3, #1
 8008958:	2300      	movne	r3, #0
 800895a:	b2db      	uxtb	r3, r3
 800895c:	461a      	mov	r2, r3
 800895e:	79fb      	ldrb	r3, [r7, #7]
 8008960:	429a      	cmp	r2, r3
 8008962:	d19b      	bne.n	800889c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3720      	adds	r7, #32
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	20000010 	.word	0x20000010

08008974 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b08a      	sub	sp, #40	; 0x28
 8008978:	af00      	add	r7, sp, #0
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	607a      	str	r2, [r7, #4]
 8008980:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008982:	2300      	movs	r3, #0
 8008984:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008986:	f7fa fd45 	bl	8003414 <HAL_GetTick>
 800898a:	4602      	mov	r2, r0
 800898c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800898e:	1a9b      	subs	r3, r3, r2
 8008990:	683a      	ldr	r2, [r7, #0]
 8008992:	4413      	add	r3, r2
 8008994:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008996:	f7fa fd3d 	bl	8003414 <HAL_GetTick>
 800899a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	330c      	adds	r3, #12
 80089a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80089a4:	4b3d      	ldr	r3, [pc, #244]	; (8008a9c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	4613      	mov	r3, r2
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	4413      	add	r3, r2
 80089ae:	00da      	lsls	r2, r3, #3
 80089b0:	1ad3      	subs	r3, r2, r3
 80089b2:	0d1b      	lsrs	r3, r3, #20
 80089b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089b6:	fb02 f303 	mul.w	r3, r2, r3
 80089ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80089bc:	e060      	b.n	8008a80 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80089c4:	d107      	bne.n	80089d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d104      	bne.n	80089d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80089cc:	69fb      	ldr	r3, [r7, #28]
 80089ce:	781b      	ldrb	r3, [r3, #0]
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80089d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089dc:	d050      	beq.n	8008a80 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80089de:	f7fa fd19 	bl	8003414 <HAL_GetTick>
 80089e2:	4602      	mov	r2, r0
 80089e4:	6a3b      	ldr	r3, [r7, #32]
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d902      	bls.n	80089f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80089ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d13d      	bne.n	8008a70 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	685a      	ldr	r2, [r3, #4]
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008a02:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a0c:	d111      	bne.n	8008a32 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a16:	d004      	beq.n	8008a22 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a20:	d107      	bne.n	8008a32 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	681a      	ldr	r2, [r3, #0]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a30:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a3a:	d10f      	bne.n	8008a5c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008a4a:	601a      	str	r2, [r3, #0]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008a5a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2201      	movs	r2, #1
 8008a60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2200      	movs	r2, #0
 8008a68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008a6c:	2303      	movs	r3, #3
 8008a6e:	e010      	b.n	8008a92 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d101      	bne.n	8008a7a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008a76:	2300      	movs	r3, #0
 8008a78:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8008a7a:	69bb      	ldr	r3, [r7, #24]
 8008a7c:	3b01      	subs	r3, #1
 8008a7e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	689a      	ldr	r2, [r3, #8]
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	4013      	ands	r3, r2
 8008a8a:	687a      	ldr	r2, [r7, #4]
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d196      	bne.n	80089be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008a90:	2300      	movs	r3, #0
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3728      	adds	r7, #40	; 0x28
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	20000010 	.word	0x20000010

08008aa0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b086      	sub	sp, #24
 8008aa4:	af02      	add	r7, sp, #8
 8008aa6:	60f8      	str	r0, [r7, #12]
 8008aa8:	60b9      	str	r1, [r7, #8]
 8008aaa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	9300      	str	r3, [sp, #0]
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008ab8:	68f8      	ldr	r0, [r7, #12]
 8008aba:	f7ff ff5b 	bl	8008974 <SPI_WaitFifoStateUntilTimeout>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d007      	beq.n	8008ad4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ac8:	f043 0220 	orr.w	r2, r3, #32
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e027      	b.n	8008b24 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	9300      	str	r3, [sp, #0]
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	2200      	movs	r2, #0
 8008adc:	2180      	movs	r1, #128	; 0x80
 8008ade:	68f8      	ldr	r0, [r7, #12]
 8008ae0:	f7ff fec0 	bl	8008864 <SPI_WaitFlagStateUntilTimeout>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d007      	beq.n	8008afa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008aee:	f043 0220 	orr.w	r2, r3, #32
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008af6:	2303      	movs	r3, #3
 8008af8:	e014      	b.n	8008b24 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	9300      	str	r3, [sp, #0]
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008b06:	68f8      	ldr	r0, [r7, #12]
 8008b08:	f7ff ff34 	bl	8008974 <SPI_WaitFifoStateUntilTimeout>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d007      	beq.n	8008b22 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b16:	f043 0220 	orr.w	r2, r3, #32
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008b1e:	2303      	movs	r3, #3
 8008b20:	e000      	b.n	8008b24 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3710      	adds	r7, #16
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b082      	sub	sp, #8
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d101      	bne.n	8008b3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	e049      	b.n	8008bd2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d106      	bne.n	8008b58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f7fa fa22 	bl	8002f9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2202      	movs	r2, #2
 8008b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	3304      	adds	r3, #4
 8008b68:	4619      	mov	r1, r3
 8008b6a:	4610      	mov	r0, r2
 8008b6c:	f000 fcbc 	bl	80094e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2201      	movs	r2, #1
 8008b74:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2201      	movs	r2, #1
 8008b84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2201      	movs	r2, #1
 8008bac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3708      	adds	r7, #8
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
	...

08008bdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b085      	sub	sp, #20
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	2b01      	cmp	r3, #1
 8008bee:	d001      	beq.n	8008bf4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	e04f      	b.n	8008c94 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2202      	movs	r2, #2
 8008bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	68da      	ldr	r2, [r3, #12]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f042 0201 	orr.w	r2, r2, #1
 8008c0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a23      	ldr	r2, [pc, #140]	; (8008ca0 <HAL_TIM_Base_Start_IT+0xc4>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d01d      	beq.n	8008c52 <HAL_TIM_Base_Start_IT+0x76>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c1e:	d018      	beq.n	8008c52 <HAL_TIM_Base_Start_IT+0x76>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a1f      	ldr	r2, [pc, #124]	; (8008ca4 <HAL_TIM_Base_Start_IT+0xc8>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d013      	beq.n	8008c52 <HAL_TIM_Base_Start_IT+0x76>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a1e      	ldr	r2, [pc, #120]	; (8008ca8 <HAL_TIM_Base_Start_IT+0xcc>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d00e      	beq.n	8008c52 <HAL_TIM_Base_Start_IT+0x76>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a1c      	ldr	r2, [pc, #112]	; (8008cac <HAL_TIM_Base_Start_IT+0xd0>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d009      	beq.n	8008c52 <HAL_TIM_Base_Start_IT+0x76>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a1b      	ldr	r2, [pc, #108]	; (8008cb0 <HAL_TIM_Base_Start_IT+0xd4>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d004      	beq.n	8008c52 <HAL_TIM_Base_Start_IT+0x76>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a19      	ldr	r2, [pc, #100]	; (8008cb4 <HAL_TIM_Base_Start_IT+0xd8>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d115      	bne.n	8008c7e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	689a      	ldr	r2, [r3, #8]
 8008c58:	4b17      	ldr	r3, [pc, #92]	; (8008cb8 <HAL_TIM_Base_Start_IT+0xdc>)
 8008c5a:	4013      	ands	r3, r2
 8008c5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	2b06      	cmp	r3, #6
 8008c62:	d015      	beq.n	8008c90 <HAL_TIM_Base_Start_IT+0xb4>
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c6a:	d011      	beq.n	8008c90 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f042 0201 	orr.w	r2, r2, #1
 8008c7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c7c:	e008      	b.n	8008c90 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f042 0201 	orr.w	r2, r2, #1
 8008c8c:	601a      	str	r2, [r3, #0]
 8008c8e:	e000      	b.n	8008c92 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c90:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008c92:	2300      	movs	r3, #0
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3714      	adds	r7, #20
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr
 8008ca0:	40012c00 	.word	0x40012c00
 8008ca4:	40000400 	.word	0x40000400
 8008ca8:	40000800 	.word	0x40000800
 8008cac:	40000c00 	.word	0x40000c00
 8008cb0:	40013400 	.word	0x40013400
 8008cb4:	40014000 	.word	0x40014000
 8008cb8:	00010007 	.word	0x00010007

08008cbc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b082      	sub	sp, #8
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d101      	bne.n	8008cce <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	e049      	b.n	8008d62 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d106      	bne.n	8008ce8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 f841 	bl	8008d6a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2202      	movs	r2, #2
 8008cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	3304      	adds	r3, #4
 8008cf8:	4619      	mov	r1, r3
 8008cfa:	4610      	mov	r0, r2
 8008cfc:	f000 fbf4 	bl	80094e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2201      	movs	r2, #1
 8008d04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2201      	movs	r2, #1
 8008d14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2201      	movs	r2, #1
 8008d54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3708      	adds	r7, #8
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}

08008d6a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008d6a:	b480      	push	{r7}
 8008d6c:	b083      	sub	sp, #12
 8008d6e:	af00      	add	r7, sp, #0
 8008d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008d72:	bf00      	nop
 8008d74:	370c      	adds	r7, #12
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr

08008d7e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008d7e:	b580      	push	{r7, lr}
 8008d80:	b082      	sub	sp, #8
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d101      	bne.n	8008d90 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	e049      	b.n	8008e24 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d106      	bne.n	8008daa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f7fa f94f 	bl	8003048 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2202      	movs	r2, #2
 8008dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681a      	ldr	r2, [r3, #0]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	3304      	adds	r3, #4
 8008dba:	4619      	mov	r1, r3
 8008dbc:	4610      	mov	r0, r2
 8008dbe:	f000 fb93 	bl	80094e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2201      	movs	r2, #1
 8008dc6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2201      	movs	r2, #1
 8008dce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2201      	movs	r2, #1
 8008de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2201      	movs	r2, #1
 8008dee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2201      	movs	r2, #1
 8008df6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2201      	movs	r2, #1
 8008e06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2201      	movs	r2, #1
 8008e16:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3708      	adds	r7, #8
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d109      	bne.n	8008e50 <HAL_TIM_PWM_Start+0x24>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e42:	b2db      	uxtb	r3, r3
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	bf14      	ite	ne
 8008e48:	2301      	movne	r3, #1
 8008e4a:	2300      	moveq	r3, #0
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	e03c      	b.n	8008eca <HAL_TIM_PWM_Start+0x9e>
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	2b04      	cmp	r3, #4
 8008e54:	d109      	bne.n	8008e6a <HAL_TIM_PWM_Start+0x3e>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	2b01      	cmp	r3, #1
 8008e60:	bf14      	ite	ne
 8008e62:	2301      	movne	r3, #1
 8008e64:	2300      	moveq	r3, #0
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	e02f      	b.n	8008eca <HAL_TIM_PWM_Start+0x9e>
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	2b08      	cmp	r3, #8
 8008e6e:	d109      	bne.n	8008e84 <HAL_TIM_PWM_Start+0x58>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e76:	b2db      	uxtb	r3, r3
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	bf14      	ite	ne
 8008e7c:	2301      	movne	r3, #1
 8008e7e:	2300      	moveq	r3, #0
 8008e80:	b2db      	uxtb	r3, r3
 8008e82:	e022      	b.n	8008eca <HAL_TIM_PWM_Start+0x9e>
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	2b0c      	cmp	r3, #12
 8008e88:	d109      	bne.n	8008e9e <HAL_TIM_PWM_Start+0x72>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	2b01      	cmp	r3, #1
 8008e94:	bf14      	ite	ne
 8008e96:	2301      	movne	r3, #1
 8008e98:	2300      	moveq	r3, #0
 8008e9a:	b2db      	uxtb	r3, r3
 8008e9c:	e015      	b.n	8008eca <HAL_TIM_PWM_Start+0x9e>
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	2b10      	cmp	r3, #16
 8008ea2:	d109      	bne.n	8008eb8 <HAL_TIM_PWM_Start+0x8c>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	bf14      	ite	ne
 8008eb0:	2301      	movne	r3, #1
 8008eb2:	2300      	moveq	r3, #0
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	e008      	b.n	8008eca <HAL_TIM_PWM_Start+0x9e>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008ebe:	b2db      	uxtb	r3, r3
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	bf14      	ite	ne
 8008ec4:	2301      	movne	r3, #1
 8008ec6:	2300      	moveq	r3, #0
 8008ec8:	b2db      	uxtb	r3, r3
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d001      	beq.n	8008ed2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e09c      	b.n	800900c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d104      	bne.n	8008ee2 <HAL_TIM_PWM_Start+0xb6>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2202      	movs	r2, #2
 8008edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ee0:	e023      	b.n	8008f2a <HAL_TIM_PWM_Start+0xfe>
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b04      	cmp	r3, #4
 8008ee6:	d104      	bne.n	8008ef2 <HAL_TIM_PWM_Start+0xc6>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2202      	movs	r2, #2
 8008eec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ef0:	e01b      	b.n	8008f2a <HAL_TIM_PWM_Start+0xfe>
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	2b08      	cmp	r3, #8
 8008ef6:	d104      	bne.n	8008f02 <HAL_TIM_PWM_Start+0xd6>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2202      	movs	r2, #2
 8008efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f00:	e013      	b.n	8008f2a <HAL_TIM_PWM_Start+0xfe>
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2b0c      	cmp	r3, #12
 8008f06:	d104      	bne.n	8008f12 <HAL_TIM_PWM_Start+0xe6>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008f10:	e00b      	b.n	8008f2a <HAL_TIM_PWM_Start+0xfe>
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	2b10      	cmp	r3, #16
 8008f16:	d104      	bne.n	8008f22 <HAL_TIM_PWM_Start+0xf6>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2202      	movs	r2, #2
 8008f1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008f20:	e003      	b.n	8008f2a <HAL_TIM_PWM_Start+0xfe>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2202      	movs	r2, #2
 8008f26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	2201      	movs	r2, #1
 8008f30:	6839      	ldr	r1, [r7, #0]
 8008f32:	4618      	mov	r0, r3
 8008f34:	f000 fee2 	bl	8009cfc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a35      	ldr	r2, [pc, #212]	; (8009014 <HAL_TIM_PWM_Start+0x1e8>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d013      	beq.n	8008f6a <HAL_TIM_PWM_Start+0x13e>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a34      	ldr	r2, [pc, #208]	; (8009018 <HAL_TIM_PWM_Start+0x1ec>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d00e      	beq.n	8008f6a <HAL_TIM_PWM_Start+0x13e>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a32      	ldr	r2, [pc, #200]	; (800901c <HAL_TIM_PWM_Start+0x1f0>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d009      	beq.n	8008f6a <HAL_TIM_PWM_Start+0x13e>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a31      	ldr	r2, [pc, #196]	; (8009020 <HAL_TIM_PWM_Start+0x1f4>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d004      	beq.n	8008f6a <HAL_TIM_PWM_Start+0x13e>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	4a2f      	ldr	r2, [pc, #188]	; (8009024 <HAL_TIM_PWM_Start+0x1f8>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d101      	bne.n	8008f6e <HAL_TIM_PWM_Start+0x142>
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e000      	b.n	8008f70 <HAL_TIM_PWM_Start+0x144>
 8008f6e:	2300      	movs	r3, #0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d007      	beq.n	8008f84 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f82:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a22      	ldr	r2, [pc, #136]	; (8009014 <HAL_TIM_PWM_Start+0x1e8>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d01d      	beq.n	8008fca <HAL_TIM_PWM_Start+0x19e>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f96:	d018      	beq.n	8008fca <HAL_TIM_PWM_Start+0x19e>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a22      	ldr	r2, [pc, #136]	; (8009028 <HAL_TIM_PWM_Start+0x1fc>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d013      	beq.n	8008fca <HAL_TIM_PWM_Start+0x19e>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a21      	ldr	r2, [pc, #132]	; (800902c <HAL_TIM_PWM_Start+0x200>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d00e      	beq.n	8008fca <HAL_TIM_PWM_Start+0x19e>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a1f      	ldr	r2, [pc, #124]	; (8009030 <HAL_TIM_PWM_Start+0x204>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d009      	beq.n	8008fca <HAL_TIM_PWM_Start+0x19e>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a17      	ldr	r2, [pc, #92]	; (8009018 <HAL_TIM_PWM_Start+0x1ec>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d004      	beq.n	8008fca <HAL_TIM_PWM_Start+0x19e>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4a15      	ldr	r2, [pc, #84]	; (800901c <HAL_TIM_PWM_Start+0x1f0>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d115      	bne.n	8008ff6 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	689a      	ldr	r2, [r3, #8]
 8008fd0:	4b18      	ldr	r3, [pc, #96]	; (8009034 <HAL_TIM_PWM_Start+0x208>)
 8008fd2:	4013      	ands	r3, r2
 8008fd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	2b06      	cmp	r3, #6
 8008fda:	d015      	beq.n	8009008 <HAL_TIM_PWM_Start+0x1dc>
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fe2:	d011      	beq.n	8009008 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	681a      	ldr	r2, [r3, #0]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f042 0201 	orr.w	r2, r2, #1
 8008ff2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ff4:	e008      	b.n	8009008 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	681a      	ldr	r2, [r3, #0]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f042 0201 	orr.w	r2, r2, #1
 8009004:	601a      	str	r2, [r3, #0]
 8009006:	e000      	b.n	800900a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009008:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800900a:	2300      	movs	r3, #0
}
 800900c:	4618      	mov	r0, r3
 800900e:	3710      	adds	r7, #16
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}
 8009014:	40012c00 	.word	0x40012c00
 8009018:	40013400 	.word	0x40013400
 800901c:	40014000 	.word	0x40014000
 8009020:	40014400 	.word	0x40014400
 8009024:	40014800 	.word	0x40014800
 8009028:	40000400 	.word	0x40000400
 800902c:	40000800 	.word	0x40000800
 8009030:	40000c00 	.word	0x40000c00
 8009034:	00010007 	.word	0x00010007

08009038 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b086      	sub	sp, #24
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009044:	2300      	movs	r3, #0
 8009046:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800904e:	2b01      	cmp	r3, #1
 8009050:	d101      	bne.n	8009056 <HAL_TIM_OC_ConfigChannel+0x1e>
 8009052:	2302      	movs	r3, #2
 8009054:	e066      	b.n	8009124 <HAL_TIM_OC_ConfigChannel+0xec>
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2201      	movs	r2, #1
 800905a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2b14      	cmp	r3, #20
 8009062:	d857      	bhi.n	8009114 <HAL_TIM_OC_ConfigChannel+0xdc>
 8009064:	a201      	add	r2, pc, #4	; (adr r2, 800906c <HAL_TIM_OC_ConfigChannel+0x34>)
 8009066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800906a:	bf00      	nop
 800906c:	080090c1 	.word	0x080090c1
 8009070:	08009115 	.word	0x08009115
 8009074:	08009115 	.word	0x08009115
 8009078:	08009115 	.word	0x08009115
 800907c:	080090cf 	.word	0x080090cf
 8009080:	08009115 	.word	0x08009115
 8009084:	08009115 	.word	0x08009115
 8009088:	08009115 	.word	0x08009115
 800908c:	080090dd 	.word	0x080090dd
 8009090:	08009115 	.word	0x08009115
 8009094:	08009115 	.word	0x08009115
 8009098:	08009115 	.word	0x08009115
 800909c:	080090eb 	.word	0x080090eb
 80090a0:	08009115 	.word	0x08009115
 80090a4:	08009115 	.word	0x08009115
 80090a8:	08009115 	.word	0x08009115
 80090ac:	080090f9 	.word	0x080090f9
 80090b0:	08009115 	.word	0x08009115
 80090b4:	08009115 	.word	0x08009115
 80090b8:	08009115 	.word	0x08009115
 80090bc:	08009107 	.word	0x08009107
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	68b9      	ldr	r1, [r7, #8]
 80090c6:	4618      	mov	r0, r3
 80090c8:	f000 faa8 	bl	800961c <TIM_OC1_SetConfig>
      break;
 80090cc:	e025      	b.n	800911a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	68b9      	ldr	r1, [r7, #8]
 80090d4:	4618      	mov	r0, r3
 80090d6:	f000 fb31 	bl	800973c <TIM_OC2_SetConfig>
      break;
 80090da:	e01e      	b.n	800911a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	68b9      	ldr	r1, [r7, #8]
 80090e2:	4618      	mov	r0, r3
 80090e4:	f000 fbb4 	bl	8009850 <TIM_OC3_SetConfig>
      break;
 80090e8:	e017      	b.n	800911a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	68b9      	ldr	r1, [r7, #8]
 80090f0:	4618      	mov	r0, r3
 80090f2:	f000 fc35 	bl	8009960 <TIM_OC4_SetConfig>
      break;
 80090f6:	e010      	b.n	800911a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	68b9      	ldr	r1, [r7, #8]
 80090fe:	4618      	mov	r0, r3
 8009100:	f000 fc98 	bl	8009a34 <TIM_OC5_SetConfig>
      break;
 8009104:	e009      	b.n	800911a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	68b9      	ldr	r1, [r7, #8]
 800910c:	4618      	mov	r0, r3
 800910e:	f000 fcf5 	bl	8009afc <TIM_OC6_SetConfig>
      break;
 8009112:	e002      	b.n	800911a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8009114:	2301      	movs	r3, #1
 8009116:	75fb      	strb	r3, [r7, #23]
      break;
 8009118:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2200      	movs	r2, #0
 800911e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009122:	7dfb      	ldrb	r3, [r7, #23]
}
 8009124:	4618      	mov	r0, r3
 8009126:	3718      	adds	r7, #24
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b086      	sub	sp, #24
 8009130:	af00      	add	r7, sp, #0
 8009132:	60f8      	str	r0, [r7, #12]
 8009134:	60b9      	str	r1, [r7, #8]
 8009136:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009138:	2300      	movs	r3, #0
 800913a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009142:	2b01      	cmp	r3, #1
 8009144:	d101      	bne.n	800914a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009146:	2302      	movs	r3, #2
 8009148:	e0ff      	b.n	800934a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	2201      	movs	r2, #1
 800914e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2b14      	cmp	r3, #20
 8009156:	f200 80f0 	bhi.w	800933a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800915a:	a201      	add	r2, pc, #4	; (adr r2, 8009160 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800915c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009160:	080091b5 	.word	0x080091b5
 8009164:	0800933b 	.word	0x0800933b
 8009168:	0800933b 	.word	0x0800933b
 800916c:	0800933b 	.word	0x0800933b
 8009170:	080091f5 	.word	0x080091f5
 8009174:	0800933b 	.word	0x0800933b
 8009178:	0800933b 	.word	0x0800933b
 800917c:	0800933b 	.word	0x0800933b
 8009180:	08009237 	.word	0x08009237
 8009184:	0800933b 	.word	0x0800933b
 8009188:	0800933b 	.word	0x0800933b
 800918c:	0800933b 	.word	0x0800933b
 8009190:	08009277 	.word	0x08009277
 8009194:	0800933b 	.word	0x0800933b
 8009198:	0800933b 	.word	0x0800933b
 800919c:	0800933b 	.word	0x0800933b
 80091a0:	080092b9 	.word	0x080092b9
 80091a4:	0800933b 	.word	0x0800933b
 80091a8:	0800933b 	.word	0x0800933b
 80091ac:	0800933b 	.word	0x0800933b
 80091b0:	080092f9 	.word	0x080092f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68b9      	ldr	r1, [r7, #8]
 80091ba:	4618      	mov	r0, r3
 80091bc:	f000 fa2e 	bl	800961c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	699a      	ldr	r2, [r3, #24]
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f042 0208 	orr.w	r2, r2, #8
 80091ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	699a      	ldr	r2, [r3, #24]
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f022 0204 	bic.w	r2, r2, #4
 80091de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	6999      	ldr	r1, [r3, #24]
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	691a      	ldr	r2, [r3, #16]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	430a      	orrs	r2, r1
 80091f0:	619a      	str	r2, [r3, #24]
      break;
 80091f2:	e0a5      	b.n	8009340 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	68b9      	ldr	r1, [r7, #8]
 80091fa:	4618      	mov	r0, r3
 80091fc:	f000 fa9e 	bl	800973c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	699a      	ldr	r2, [r3, #24]
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800920e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	699a      	ldr	r2, [r3, #24]
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800921e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	6999      	ldr	r1, [r3, #24]
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	691b      	ldr	r3, [r3, #16]
 800922a:	021a      	lsls	r2, r3, #8
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	430a      	orrs	r2, r1
 8009232:	619a      	str	r2, [r3, #24]
      break;
 8009234:	e084      	b.n	8009340 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	68b9      	ldr	r1, [r7, #8]
 800923c:	4618      	mov	r0, r3
 800923e:	f000 fb07 	bl	8009850 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	69da      	ldr	r2, [r3, #28]
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f042 0208 	orr.w	r2, r2, #8
 8009250:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	69da      	ldr	r2, [r3, #28]
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f022 0204 	bic.w	r2, r2, #4
 8009260:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	69d9      	ldr	r1, [r3, #28]
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	691a      	ldr	r2, [r3, #16]
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	430a      	orrs	r2, r1
 8009272:	61da      	str	r2, [r3, #28]
      break;
 8009274:	e064      	b.n	8009340 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	68b9      	ldr	r1, [r7, #8]
 800927c:	4618      	mov	r0, r3
 800927e:	f000 fb6f 	bl	8009960 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	69da      	ldr	r2, [r3, #28]
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009290:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	69da      	ldr	r2, [r3, #28]
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	69d9      	ldr	r1, [r3, #28]
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	691b      	ldr	r3, [r3, #16]
 80092ac:	021a      	lsls	r2, r3, #8
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	430a      	orrs	r2, r1
 80092b4:	61da      	str	r2, [r3, #28]
      break;
 80092b6:	e043      	b.n	8009340 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	68b9      	ldr	r1, [r7, #8]
 80092be:	4618      	mov	r0, r3
 80092c0:	f000 fbb8 	bl	8009a34 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f042 0208 	orr.w	r2, r2, #8
 80092d2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f022 0204 	bic.w	r2, r2, #4
 80092e2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	691a      	ldr	r2, [r3, #16]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	430a      	orrs	r2, r1
 80092f4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80092f6:	e023      	b.n	8009340 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	68b9      	ldr	r1, [r7, #8]
 80092fe:	4618      	mov	r0, r3
 8009300:	f000 fbfc 	bl	8009afc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009312:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009322:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	691b      	ldr	r3, [r3, #16]
 800932e:	021a      	lsls	r2, r3, #8
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	430a      	orrs	r2, r1
 8009336:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009338:	e002      	b.n	8009340 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800933a:	2301      	movs	r3, #1
 800933c:	75fb      	strb	r3, [r7, #23]
      break;
 800933e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2200      	movs	r2, #0
 8009344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009348:	7dfb      	ldrb	r3, [r7, #23]
}
 800934a:	4618      	mov	r0, r3
 800934c:	3718      	adds	r7, #24
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}
 8009352:	bf00      	nop

08009354 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b084      	sub	sp, #16
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800935e:	2300      	movs	r3, #0
 8009360:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009368:	2b01      	cmp	r3, #1
 800936a:	d101      	bne.n	8009370 <HAL_TIM_ConfigClockSource+0x1c>
 800936c:	2302      	movs	r3, #2
 800936e:	e0b6      	b.n	80094de <HAL_TIM_ConfigClockSource+0x18a>
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2201      	movs	r2, #1
 8009374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2202      	movs	r2, #2
 800937c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800938e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009392:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800939a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68ba      	ldr	r2, [r7, #8]
 80093a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093ac:	d03e      	beq.n	800942c <HAL_TIM_ConfigClockSource+0xd8>
 80093ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093b2:	f200 8087 	bhi.w	80094c4 <HAL_TIM_ConfigClockSource+0x170>
 80093b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093ba:	f000 8086 	beq.w	80094ca <HAL_TIM_ConfigClockSource+0x176>
 80093be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093c2:	d87f      	bhi.n	80094c4 <HAL_TIM_ConfigClockSource+0x170>
 80093c4:	2b70      	cmp	r3, #112	; 0x70
 80093c6:	d01a      	beq.n	80093fe <HAL_TIM_ConfigClockSource+0xaa>
 80093c8:	2b70      	cmp	r3, #112	; 0x70
 80093ca:	d87b      	bhi.n	80094c4 <HAL_TIM_ConfigClockSource+0x170>
 80093cc:	2b60      	cmp	r3, #96	; 0x60
 80093ce:	d050      	beq.n	8009472 <HAL_TIM_ConfigClockSource+0x11e>
 80093d0:	2b60      	cmp	r3, #96	; 0x60
 80093d2:	d877      	bhi.n	80094c4 <HAL_TIM_ConfigClockSource+0x170>
 80093d4:	2b50      	cmp	r3, #80	; 0x50
 80093d6:	d03c      	beq.n	8009452 <HAL_TIM_ConfigClockSource+0xfe>
 80093d8:	2b50      	cmp	r3, #80	; 0x50
 80093da:	d873      	bhi.n	80094c4 <HAL_TIM_ConfigClockSource+0x170>
 80093dc:	2b40      	cmp	r3, #64	; 0x40
 80093de:	d058      	beq.n	8009492 <HAL_TIM_ConfigClockSource+0x13e>
 80093e0:	2b40      	cmp	r3, #64	; 0x40
 80093e2:	d86f      	bhi.n	80094c4 <HAL_TIM_ConfigClockSource+0x170>
 80093e4:	2b30      	cmp	r3, #48	; 0x30
 80093e6:	d064      	beq.n	80094b2 <HAL_TIM_ConfigClockSource+0x15e>
 80093e8:	2b30      	cmp	r3, #48	; 0x30
 80093ea:	d86b      	bhi.n	80094c4 <HAL_TIM_ConfigClockSource+0x170>
 80093ec:	2b20      	cmp	r3, #32
 80093ee:	d060      	beq.n	80094b2 <HAL_TIM_ConfigClockSource+0x15e>
 80093f0:	2b20      	cmp	r3, #32
 80093f2:	d867      	bhi.n	80094c4 <HAL_TIM_ConfigClockSource+0x170>
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d05c      	beq.n	80094b2 <HAL_TIM_ConfigClockSource+0x15e>
 80093f8:	2b10      	cmp	r3, #16
 80093fa:	d05a      	beq.n	80094b2 <HAL_TIM_ConfigClockSource+0x15e>
 80093fc:	e062      	b.n	80094c4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009406:	683b      	ldr	r3, [r7, #0]
 8009408:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800940e:	f000 fc55 	bl	8009cbc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	689b      	ldr	r3, [r3, #8]
 8009418:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009420:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	68ba      	ldr	r2, [r7, #8]
 8009428:	609a      	str	r2, [r3, #8]
      break;
 800942a:	e04f      	b.n	80094cc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800943c:	f000 fc3e 	bl	8009cbc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	689a      	ldr	r2, [r3, #8]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800944e:	609a      	str	r2, [r3, #8]
      break;
 8009450:	e03c      	b.n	80094cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800945e:	461a      	mov	r2, r3
 8009460:	f000 fbb2 	bl	8009bc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2150      	movs	r1, #80	; 0x50
 800946a:	4618      	mov	r0, r3
 800946c:	f000 fc0b 	bl	8009c86 <TIM_ITRx_SetConfig>
      break;
 8009470:	e02c      	b.n	80094cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800947e:	461a      	mov	r2, r3
 8009480:	f000 fbd1 	bl	8009c26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	2160      	movs	r1, #96	; 0x60
 800948a:	4618      	mov	r0, r3
 800948c:	f000 fbfb 	bl	8009c86 <TIM_ITRx_SetConfig>
      break;
 8009490:	e01c      	b.n	80094cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800949e:	461a      	mov	r2, r3
 80094a0:	f000 fb92 	bl	8009bc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	2140      	movs	r1, #64	; 0x40
 80094aa:	4618      	mov	r0, r3
 80094ac:	f000 fbeb 	bl	8009c86 <TIM_ITRx_SetConfig>
      break;
 80094b0:	e00c      	b.n	80094cc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681a      	ldr	r2, [r3, #0]
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	4619      	mov	r1, r3
 80094bc:	4610      	mov	r0, r2
 80094be:	f000 fbe2 	bl	8009c86 <TIM_ITRx_SetConfig>
      break;
 80094c2:	e003      	b.n	80094cc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80094c4:	2301      	movs	r3, #1
 80094c6:	73fb      	strb	r3, [r7, #15]
      break;
 80094c8:	e000      	b.n	80094cc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80094ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2201      	movs	r2, #1
 80094d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2200      	movs	r2, #0
 80094d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80094dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
	...

080094e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b085      	sub	sp, #20
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	4a40      	ldr	r2, [pc, #256]	; (80095fc <TIM_Base_SetConfig+0x114>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d013      	beq.n	8009528 <TIM_Base_SetConfig+0x40>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009506:	d00f      	beq.n	8009528 <TIM_Base_SetConfig+0x40>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	4a3d      	ldr	r2, [pc, #244]	; (8009600 <TIM_Base_SetConfig+0x118>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d00b      	beq.n	8009528 <TIM_Base_SetConfig+0x40>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	4a3c      	ldr	r2, [pc, #240]	; (8009604 <TIM_Base_SetConfig+0x11c>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d007      	beq.n	8009528 <TIM_Base_SetConfig+0x40>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	4a3b      	ldr	r2, [pc, #236]	; (8009608 <TIM_Base_SetConfig+0x120>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d003      	beq.n	8009528 <TIM_Base_SetConfig+0x40>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	4a3a      	ldr	r2, [pc, #232]	; (800960c <TIM_Base_SetConfig+0x124>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d108      	bne.n	800953a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800952e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	68fa      	ldr	r2, [r7, #12]
 8009536:	4313      	orrs	r3, r2
 8009538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	4a2f      	ldr	r2, [pc, #188]	; (80095fc <TIM_Base_SetConfig+0x114>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d01f      	beq.n	8009582 <TIM_Base_SetConfig+0x9a>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009548:	d01b      	beq.n	8009582 <TIM_Base_SetConfig+0x9a>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	4a2c      	ldr	r2, [pc, #176]	; (8009600 <TIM_Base_SetConfig+0x118>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d017      	beq.n	8009582 <TIM_Base_SetConfig+0x9a>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	4a2b      	ldr	r2, [pc, #172]	; (8009604 <TIM_Base_SetConfig+0x11c>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d013      	beq.n	8009582 <TIM_Base_SetConfig+0x9a>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	4a2a      	ldr	r2, [pc, #168]	; (8009608 <TIM_Base_SetConfig+0x120>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d00f      	beq.n	8009582 <TIM_Base_SetConfig+0x9a>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	4a29      	ldr	r2, [pc, #164]	; (800960c <TIM_Base_SetConfig+0x124>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d00b      	beq.n	8009582 <TIM_Base_SetConfig+0x9a>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	4a28      	ldr	r2, [pc, #160]	; (8009610 <TIM_Base_SetConfig+0x128>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d007      	beq.n	8009582 <TIM_Base_SetConfig+0x9a>
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	4a27      	ldr	r2, [pc, #156]	; (8009614 <TIM_Base_SetConfig+0x12c>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d003      	beq.n	8009582 <TIM_Base_SetConfig+0x9a>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	4a26      	ldr	r2, [pc, #152]	; (8009618 <TIM_Base_SetConfig+0x130>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d108      	bne.n	8009594 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009588:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	68db      	ldr	r3, [r3, #12]
 800958e:	68fa      	ldr	r2, [r7, #12]
 8009590:	4313      	orrs	r3, r2
 8009592:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	695b      	ldr	r3, [r3, #20]
 800959e:	4313      	orrs	r3, r2
 80095a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	68fa      	ldr	r2, [r7, #12]
 80095a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	689a      	ldr	r2, [r3, #8]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	4a10      	ldr	r2, [pc, #64]	; (80095fc <TIM_Base_SetConfig+0x114>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d00f      	beq.n	80095e0 <TIM_Base_SetConfig+0xf8>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	4a12      	ldr	r2, [pc, #72]	; (800960c <TIM_Base_SetConfig+0x124>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d00b      	beq.n	80095e0 <TIM_Base_SetConfig+0xf8>
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	4a11      	ldr	r2, [pc, #68]	; (8009610 <TIM_Base_SetConfig+0x128>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d007      	beq.n	80095e0 <TIM_Base_SetConfig+0xf8>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	4a10      	ldr	r2, [pc, #64]	; (8009614 <TIM_Base_SetConfig+0x12c>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d003      	beq.n	80095e0 <TIM_Base_SetConfig+0xf8>
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	4a0f      	ldr	r2, [pc, #60]	; (8009618 <TIM_Base_SetConfig+0x130>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d103      	bne.n	80095e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	691a      	ldr	r2, [r3, #16]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2201      	movs	r2, #1
 80095ec:	615a      	str	r2, [r3, #20]
}
 80095ee:	bf00      	nop
 80095f0:	3714      	adds	r7, #20
 80095f2:	46bd      	mov	sp, r7
 80095f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop
 80095fc:	40012c00 	.word	0x40012c00
 8009600:	40000400 	.word	0x40000400
 8009604:	40000800 	.word	0x40000800
 8009608:	40000c00 	.word	0x40000c00
 800960c:	40013400 	.word	0x40013400
 8009610:	40014000 	.word	0x40014000
 8009614:	40014400 	.word	0x40014400
 8009618:	40014800 	.word	0x40014800

0800961c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800961c:	b480      	push	{r7}
 800961e:	b087      	sub	sp, #28
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
 8009624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6a1b      	ldr	r3, [r3, #32]
 800962a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6a1b      	ldr	r3, [r3, #32]
 8009630:	f023 0201 	bic.w	r2, r3, #1
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	685b      	ldr	r3, [r3, #4]
 800963c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	699b      	ldr	r3, [r3, #24]
 8009642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800964a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800964e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f023 0303 	bic.w	r3, r3, #3
 8009656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	68fa      	ldr	r2, [r7, #12]
 800965e:	4313      	orrs	r3, r2
 8009660:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	f023 0302 	bic.w	r3, r3, #2
 8009668:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	697a      	ldr	r2, [r7, #20]
 8009670:	4313      	orrs	r3, r2
 8009672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a2c      	ldr	r2, [pc, #176]	; (8009728 <TIM_OC1_SetConfig+0x10c>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d00f      	beq.n	800969c <TIM_OC1_SetConfig+0x80>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a2b      	ldr	r2, [pc, #172]	; (800972c <TIM_OC1_SetConfig+0x110>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d00b      	beq.n	800969c <TIM_OC1_SetConfig+0x80>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a2a      	ldr	r2, [pc, #168]	; (8009730 <TIM_OC1_SetConfig+0x114>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d007      	beq.n	800969c <TIM_OC1_SetConfig+0x80>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a29      	ldr	r2, [pc, #164]	; (8009734 <TIM_OC1_SetConfig+0x118>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d003      	beq.n	800969c <TIM_OC1_SetConfig+0x80>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a28      	ldr	r2, [pc, #160]	; (8009738 <TIM_OC1_SetConfig+0x11c>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d10c      	bne.n	80096b6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	f023 0308 	bic.w	r3, r3, #8
 80096a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	68db      	ldr	r3, [r3, #12]
 80096a8:	697a      	ldr	r2, [r7, #20]
 80096aa:	4313      	orrs	r3, r2
 80096ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	f023 0304 	bic.w	r3, r3, #4
 80096b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	4a1b      	ldr	r2, [pc, #108]	; (8009728 <TIM_OC1_SetConfig+0x10c>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d00f      	beq.n	80096de <TIM_OC1_SetConfig+0xc2>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a1a      	ldr	r2, [pc, #104]	; (800972c <TIM_OC1_SetConfig+0x110>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d00b      	beq.n	80096de <TIM_OC1_SetConfig+0xc2>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a19      	ldr	r2, [pc, #100]	; (8009730 <TIM_OC1_SetConfig+0x114>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d007      	beq.n	80096de <TIM_OC1_SetConfig+0xc2>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	4a18      	ldr	r2, [pc, #96]	; (8009734 <TIM_OC1_SetConfig+0x118>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d003      	beq.n	80096de <TIM_OC1_SetConfig+0xc2>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a17      	ldr	r2, [pc, #92]	; (8009738 <TIM_OC1_SetConfig+0x11c>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d111      	bne.n	8009702 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80096e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80096ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	695b      	ldr	r3, [r3, #20]
 80096f2:	693a      	ldr	r2, [r7, #16]
 80096f4:	4313      	orrs	r3, r2
 80096f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	699b      	ldr	r3, [r3, #24]
 80096fc:	693a      	ldr	r2, [r7, #16]
 80096fe:	4313      	orrs	r3, r2
 8009700:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	693a      	ldr	r2, [r7, #16]
 8009706:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	68fa      	ldr	r2, [r7, #12]
 800970c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	685a      	ldr	r2, [r3, #4]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	697a      	ldr	r2, [r7, #20]
 800971a:	621a      	str	r2, [r3, #32]
}
 800971c:	bf00      	nop
 800971e:	371c      	adds	r7, #28
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr
 8009728:	40012c00 	.word	0x40012c00
 800972c:	40013400 	.word	0x40013400
 8009730:	40014000 	.word	0x40014000
 8009734:	40014400 	.word	0x40014400
 8009738:	40014800 	.word	0x40014800

0800973c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800973c:	b480      	push	{r7}
 800973e:	b087      	sub	sp, #28
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6a1b      	ldr	r3, [r3, #32]
 800974a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6a1b      	ldr	r3, [r3, #32]
 8009750:	f023 0210 	bic.w	r2, r3, #16
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	685b      	ldr	r3, [r3, #4]
 800975c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	699b      	ldr	r3, [r3, #24]
 8009762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800976a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800976e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009776:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	021b      	lsls	r3, r3, #8
 800977e:	68fa      	ldr	r2, [r7, #12]
 8009780:	4313      	orrs	r3, r2
 8009782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	f023 0320 	bic.w	r3, r3, #32
 800978a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	011b      	lsls	r3, r3, #4
 8009792:	697a      	ldr	r2, [r7, #20]
 8009794:	4313      	orrs	r3, r2
 8009796:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	4a28      	ldr	r2, [pc, #160]	; (800983c <TIM_OC2_SetConfig+0x100>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d003      	beq.n	80097a8 <TIM_OC2_SetConfig+0x6c>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	4a27      	ldr	r2, [pc, #156]	; (8009840 <TIM_OC2_SetConfig+0x104>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d10d      	bne.n	80097c4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	68db      	ldr	r3, [r3, #12]
 80097b4:	011b      	lsls	r3, r3, #4
 80097b6:	697a      	ldr	r2, [r7, #20]
 80097b8:	4313      	orrs	r3, r2
 80097ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	4a1d      	ldr	r2, [pc, #116]	; (800983c <TIM_OC2_SetConfig+0x100>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d00f      	beq.n	80097ec <TIM_OC2_SetConfig+0xb0>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	4a1c      	ldr	r2, [pc, #112]	; (8009840 <TIM_OC2_SetConfig+0x104>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d00b      	beq.n	80097ec <TIM_OC2_SetConfig+0xb0>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	4a1b      	ldr	r2, [pc, #108]	; (8009844 <TIM_OC2_SetConfig+0x108>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d007      	beq.n	80097ec <TIM_OC2_SetConfig+0xb0>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	4a1a      	ldr	r2, [pc, #104]	; (8009848 <TIM_OC2_SetConfig+0x10c>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d003      	beq.n	80097ec <TIM_OC2_SetConfig+0xb0>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	4a19      	ldr	r2, [pc, #100]	; (800984c <TIM_OC2_SetConfig+0x110>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d113      	bne.n	8009814 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80097f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80097fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	695b      	ldr	r3, [r3, #20]
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	693a      	ldr	r2, [r7, #16]
 8009804:	4313      	orrs	r3, r2
 8009806:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	693a      	ldr	r2, [r7, #16]
 8009810:	4313      	orrs	r3, r2
 8009812:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	693a      	ldr	r2, [r7, #16]
 8009818:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	68fa      	ldr	r2, [r7, #12]
 800981e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	685a      	ldr	r2, [r3, #4]
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	697a      	ldr	r2, [r7, #20]
 800982c:	621a      	str	r2, [r3, #32]
}
 800982e:	bf00      	nop
 8009830:	371c      	adds	r7, #28
 8009832:	46bd      	mov	sp, r7
 8009834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009838:	4770      	bx	lr
 800983a:	bf00      	nop
 800983c:	40012c00 	.word	0x40012c00
 8009840:	40013400 	.word	0x40013400
 8009844:	40014000 	.word	0x40014000
 8009848:	40014400 	.word	0x40014400
 800984c:	40014800 	.word	0x40014800

08009850 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009850:	b480      	push	{r7}
 8009852:	b087      	sub	sp, #28
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6a1b      	ldr	r3, [r3, #32]
 800985e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6a1b      	ldr	r3, [r3, #32]
 8009864:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	685b      	ldr	r3, [r3, #4]
 8009870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	69db      	ldr	r3, [r3, #28]
 8009876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800987e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f023 0303 	bic.w	r3, r3, #3
 800988a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	68fa      	ldr	r2, [r7, #12]
 8009892:	4313      	orrs	r3, r2
 8009894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800989c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	689b      	ldr	r3, [r3, #8]
 80098a2:	021b      	lsls	r3, r3, #8
 80098a4:	697a      	ldr	r2, [r7, #20]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	4a27      	ldr	r2, [pc, #156]	; (800994c <TIM_OC3_SetConfig+0xfc>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d003      	beq.n	80098ba <TIM_OC3_SetConfig+0x6a>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	4a26      	ldr	r2, [pc, #152]	; (8009950 <TIM_OC3_SetConfig+0x100>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d10d      	bne.n	80098d6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80098c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	68db      	ldr	r3, [r3, #12]
 80098c6:	021b      	lsls	r3, r3, #8
 80098c8:	697a      	ldr	r2, [r7, #20]
 80098ca:	4313      	orrs	r3, r2
 80098cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80098d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	4a1c      	ldr	r2, [pc, #112]	; (800994c <TIM_OC3_SetConfig+0xfc>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d00f      	beq.n	80098fe <TIM_OC3_SetConfig+0xae>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	4a1b      	ldr	r2, [pc, #108]	; (8009950 <TIM_OC3_SetConfig+0x100>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d00b      	beq.n	80098fe <TIM_OC3_SetConfig+0xae>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	4a1a      	ldr	r2, [pc, #104]	; (8009954 <TIM_OC3_SetConfig+0x104>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d007      	beq.n	80098fe <TIM_OC3_SetConfig+0xae>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	4a19      	ldr	r2, [pc, #100]	; (8009958 <TIM_OC3_SetConfig+0x108>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d003      	beq.n	80098fe <TIM_OC3_SetConfig+0xae>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	4a18      	ldr	r2, [pc, #96]	; (800995c <TIM_OC3_SetConfig+0x10c>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d113      	bne.n	8009926 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009904:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800990c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	695b      	ldr	r3, [r3, #20]
 8009912:	011b      	lsls	r3, r3, #4
 8009914:	693a      	ldr	r2, [r7, #16]
 8009916:	4313      	orrs	r3, r2
 8009918:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	699b      	ldr	r3, [r3, #24]
 800991e:	011b      	lsls	r3, r3, #4
 8009920:	693a      	ldr	r2, [r7, #16]
 8009922:	4313      	orrs	r3, r2
 8009924:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	693a      	ldr	r2, [r7, #16]
 800992a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	68fa      	ldr	r2, [r7, #12]
 8009930:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	685a      	ldr	r2, [r3, #4]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	697a      	ldr	r2, [r7, #20]
 800993e:	621a      	str	r2, [r3, #32]
}
 8009940:	bf00      	nop
 8009942:	371c      	adds	r7, #28
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr
 800994c:	40012c00 	.word	0x40012c00
 8009950:	40013400 	.word	0x40013400
 8009954:	40014000 	.word	0x40014000
 8009958:	40014400 	.word	0x40014400
 800995c:	40014800 	.word	0x40014800

08009960 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009960:	b480      	push	{r7}
 8009962:	b087      	sub	sp, #28
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6a1b      	ldr	r3, [r3, #32]
 800996e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6a1b      	ldr	r3, [r3, #32]
 8009974:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	685b      	ldr	r3, [r3, #4]
 8009980:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	69db      	ldr	r3, [r3, #28]
 8009986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800998e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800999a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	021b      	lsls	r3, r3, #8
 80099a2:	68fa      	ldr	r2, [r7, #12]
 80099a4:	4313      	orrs	r3, r2
 80099a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80099ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	031b      	lsls	r3, r3, #12
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	4313      	orrs	r3, r2
 80099ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a18      	ldr	r2, [pc, #96]	; (8009a20 <TIM_OC4_SetConfig+0xc0>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d00f      	beq.n	80099e4 <TIM_OC4_SetConfig+0x84>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a17      	ldr	r2, [pc, #92]	; (8009a24 <TIM_OC4_SetConfig+0xc4>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d00b      	beq.n	80099e4 <TIM_OC4_SetConfig+0x84>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4a16      	ldr	r2, [pc, #88]	; (8009a28 <TIM_OC4_SetConfig+0xc8>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d007      	beq.n	80099e4 <TIM_OC4_SetConfig+0x84>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	4a15      	ldr	r2, [pc, #84]	; (8009a2c <TIM_OC4_SetConfig+0xcc>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d003      	beq.n	80099e4 <TIM_OC4_SetConfig+0x84>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	4a14      	ldr	r2, [pc, #80]	; (8009a30 <TIM_OC4_SetConfig+0xd0>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d109      	bne.n	80099f8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	695b      	ldr	r3, [r3, #20]
 80099f0:	019b      	lsls	r3, r3, #6
 80099f2:	697a      	ldr	r2, [r7, #20]
 80099f4:	4313      	orrs	r3, r2
 80099f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	697a      	ldr	r2, [r7, #20]
 80099fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	68fa      	ldr	r2, [r7, #12]
 8009a02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	685a      	ldr	r2, [r3, #4]
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	693a      	ldr	r2, [r7, #16]
 8009a10:	621a      	str	r2, [r3, #32]
}
 8009a12:	bf00      	nop
 8009a14:	371c      	adds	r7, #28
 8009a16:	46bd      	mov	sp, r7
 8009a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1c:	4770      	bx	lr
 8009a1e:	bf00      	nop
 8009a20:	40012c00 	.word	0x40012c00
 8009a24:	40013400 	.word	0x40013400
 8009a28:	40014000 	.word	0x40014000
 8009a2c:	40014400 	.word	0x40014400
 8009a30:	40014800 	.word	0x40014800

08009a34 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b087      	sub	sp, #28
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
 8009a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6a1b      	ldr	r3, [r3, #32]
 8009a42:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6a1b      	ldr	r3, [r3, #32]
 8009a48:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	685b      	ldr	r3, [r3, #4]
 8009a54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	68fa      	ldr	r2, [r7, #12]
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009a78:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	689b      	ldr	r3, [r3, #8]
 8009a7e:	041b      	lsls	r3, r3, #16
 8009a80:	693a      	ldr	r2, [r7, #16]
 8009a82:	4313      	orrs	r3, r2
 8009a84:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	4a17      	ldr	r2, [pc, #92]	; (8009ae8 <TIM_OC5_SetConfig+0xb4>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	d00f      	beq.n	8009aae <TIM_OC5_SetConfig+0x7a>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	4a16      	ldr	r2, [pc, #88]	; (8009aec <TIM_OC5_SetConfig+0xb8>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d00b      	beq.n	8009aae <TIM_OC5_SetConfig+0x7a>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	4a15      	ldr	r2, [pc, #84]	; (8009af0 <TIM_OC5_SetConfig+0xbc>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d007      	beq.n	8009aae <TIM_OC5_SetConfig+0x7a>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	4a14      	ldr	r2, [pc, #80]	; (8009af4 <TIM_OC5_SetConfig+0xc0>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d003      	beq.n	8009aae <TIM_OC5_SetConfig+0x7a>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	4a13      	ldr	r2, [pc, #76]	; (8009af8 <TIM_OC5_SetConfig+0xc4>)
 8009aaa:	4293      	cmp	r3, r2
 8009aac:	d109      	bne.n	8009ac2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ab4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	695b      	ldr	r3, [r3, #20]
 8009aba:	021b      	lsls	r3, r3, #8
 8009abc:	697a      	ldr	r2, [r7, #20]
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	697a      	ldr	r2, [r7, #20]
 8009ac6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	68fa      	ldr	r2, [r7, #12]
 8009acc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	685a      	ldr	r2, [r3, #4]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	693a      	ldr	r2, [r7, #16]
 8009ada:	621a      	str	r2, [r3, #32]
}
 8009adc:	bf00      	nop
 8009ade:	371c      	adds	r7, #28
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr
 8009ae8:	40012c00 	.word	0x40012c00
 8009aec:	40013400 	.word	0x40013400
 8009af0:	40014000 	.word	0x40014000
 8009af4:	40014400 	.word	0x40014400
 8009af8:	40014800 	.word	0x40014800

08009afc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b087      	sub	sp, #28
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6a1b      	ldr	r3, [r3, #32]
 8009b0a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6a1b      	ldr	r3, [r3, #32]
 8009b10:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009b2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	021b      	lsls	r3, r3, #8
 8009b36:	68fa      	ldr	r2, [r7, #12]
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009b42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	051b      	lsls	r3, r3, #20
 8009b4a:	693a      	ldr	r2, [r7, #16]
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	4a18      	ldr	r2, [pc, #96]	; (8009bb4 <TIM_OC6_SetConfig+0xb8>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d00f      	beq.n	8009b78 <TIM_OC6_SetConfig+0x7c>
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	4a17      	ldr	r2, [pc, #92]	; (8009bb8 <TIM_OC6_SetConfig+0xbc>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d00b      	beq.n	8009b78 <TIM_OC6_SetConfig+0x7c>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	4a16      	ldr	r2, [pc, #88]	; (8009bbc <TIM_OC6_SetConfig+0xc0>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d007      	beq.n	8009b78 <TIM_OC6_SetConfig+0x7c>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	4a15      	ldr	r2, [pc, #84]	; (8009bc0 <TIM_OC6_SetConfig+0xc4>)
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d003      	beq.n	8009b78 <TIM_OC6_SetConfig+0x7c>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	4a14      	ldr	r2, [pc, #80]	; (8009bc4 <TIM_OC6_SetConfig+0xc8>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d109      	bne.n	8009b8c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009b7e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	695b      	ldr	r3, [r3, #20]
 8009b84:	029b      	lsls	r3, r3, #10
 8009b86:	697a      	ldr	r2, [r7, #20]
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	697a      	ldr	r2, [r7, #20]
 8009b90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	68fa      	ldr	r2, [r7, #12]
 8009b96:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	685a      	ldr	r2, [r3, #4]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	693a      	ldr	r2, [r7, #16]
 8009ba4:	621a      	str	r2, [r3, #32]
}
 8009ba6:	bf00      	nop
 8009ba8:	371c      	adds	r7, #28
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	40012c00 	.word	0x40012c00
 8009bb8:	40013400 	.word	0x40013400
 8009bbc:	40014000 	.word	0x40014000
 8009bc0:	40014400 	.word	0x40014400
 8009bc4:	40014800 	.word	0x40014800

08009bc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b087      	sub	sp, #28
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	60f8      	str	r0, [r7, #12]
 8009bd0:	60b9      	str	r1, [r7, #8]
 8009bd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	6a1b      	ldr	r3, [r3, #32]
 8009bd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	6a1b      	ldr	r3, [r3, #32]
 8009bde:	f023 0201 	bic.w	r2, r3, #1
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	699b      	ldr	r3, [r3, #24]
 8009bea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009bf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	011b      	lsls	r3, r3, #4
 8009bf8:	693a      	ldr	r2, [r7, #16]
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	f023 030a 	bic.w	r3, r3, #10
 8009c04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c06:	697a      	ldr	r2, [r7, #20]
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	4313      	orrs	r3, r2
 8009c0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	693a      	ldr	r2, [r7, #16]
 8009c12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	697a      	ldr	r2, [r7, #20]
 8009c18:	621a      	str	r2, [r3, #32]
}
 8009c1a:	bf00      	nop
 8009c1c:	371c      	adds	r7, #28
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c24:	4770      	bx	lr

08009c26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c26:	b480      	push	{r7}
 8009c28:	b087      	sub	sp, #28
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	60f8      	str	r0, [r7, #12]
 8009c2e:	60b9      	str	r1, [r7, #8]
 8009c30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6a1b      	ldr	r3, [r3, #32]
 8009c36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	6a1b      	ldr	r3, [r3, #32]
 8009c3c:	f023 0210 	bic.w	r2, r3, #16
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	699b      	ldr	r3, [r3, #24]
 8009c48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009c50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	031b      	lsls	r3, r3, #12
 8009c56:	693a      	ldr	r2, [r7, #16]
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c5c:	697b      	ldr	r3, [r7, #20]
 8009c5e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009c62:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	011b      	lsls	r3, r3, #4
 8009c68:	697a      	ldr	r2, [r7, #20]
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	693a      	ldr	r2, [r7, #16]
 8009c72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	697a      	ldr	r2, [r7, #20]
 8009c78:	621a      	str	r2, [r3, #32]
}
 8009c7a:	bf00      	nop
 8009c7c:	371c      	adds	r7, #28
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c84:	4770      	bx	lr

08009c86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c86:	b480      	push	{r7}
 8009c88:	b085      	sub	sp, #20
 8009c8a:	af00      	add	r7, sp, #0
 8009c8c:	6078      	str	r0, [r7, #4]
 8009c8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	689b      	ldr	r3, [r3, #8]
 8009c94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009c9e:	683a      	ldr	r2, [r7, #0]
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	f043 0307 	orr.w	r3, r3, #7
 8009ca8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	68fa      	ldr	r2, [r7, #12]
 8009cae:	609a      	str	r2, [r3, #8]
}
 8009cb0:	bf00      	nop
 8009cb2:	3714      	adds	r7, #20
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr

08009cbc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b087      	sub	sp, #28
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	60f8      	str	r0, [r7, #12]
 8009cc4:	60b9      	str	r1, [r7, #8]
 8009cc6:	607a      	str	r2, [r7, #4]
 8009cc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	689b      	ldr	r3, [r3, #8]
 8009cce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009cd6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	021a      	lsls	r2, r3, #8
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	431a      	orrs	r2, r3
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	697a      	ldr	r2, [r7, #20]
 8009ce6:	4313      	orrs	r3, r2
 8009ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	697a      	ldr	r2, [r7, #20]
 8009cee:	609a      	str	r2, [r3, #8]
}
 8009cf0:	bf00      	nop
 8009cf2:	371c      	adds	r7, #28
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfa:	4770      	bx	lr

08009cfc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b087      	sub	sp, #28
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	60f8      	str	r0, [r7, #12]
 8009d04:	60b9      	str	r1, [r7, #8]
 8009d06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	f003 031f 	and.w	r3, r3, #31
 8009d0e:	2201      	movs	r2, #1
 8009d10:	fa02 f303 	lsl.w	r3, r2, r3
 8009d14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	6a1a      	ldr	r2, [r3, #32]
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	43db      	mvns	r3, r3
 8009d1e:	401a      	ands	r2, r3
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	6a1a      	ldr	r2, [r3, #32]
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	f003 031f 	and.w	r3, r3, #31
 8009d2e:	6879      	ldr	r1, [r7, #4]
 8009d30:	fa01 f303 	lsl.w	r3, r1, r3
 8009d34:	431a      	orrs	r2, r3
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	621a      	str	r2, [r3, #32]
}
 8009d3a:	bf00      	nop
 8009d3c:	371c      	adds	r7, #28
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d44:	4770      	bx	lr
	...

08009d48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b085      	sub	sp, #20
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d101      	bne.n	8009d60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d5c:	2302      	movs	r3, #2
 8009d5e:	e068      	b.n	8009e32 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2201      	movs	r2, #1
 8009d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2202      	movs	r2, #2
 8009d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	685b      	ldr	r3, [r3, #4]
 8009d76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	689b      	ldr	r3, [r3, #8]
 8009d7e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	4a2e      	ldr	r2, [pc, #184]	; (8009e40 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d004      	beq.n	8009d94 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	4a2d      	ldr	r2, [pc, #180]	; (8009e44 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d108      	bne.n	8009da6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009d9a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	68fa      	ldr	r2, [r7, #12]
 8009da2:	4313      	orrs	r3, r2
 8009da4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	68fa      	ldr	r2, [r7, #12]
 8009db4:	4313      	orrs	r3, r2
 8009db6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	68fa      	ldr	r2, [r7, #12]
 8009dbe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a1e      	ldr	r2, [pc, #120]	; (8009e40 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d01d      	beq.n	8009e06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009dd2:	d018      	beq.n	8009e06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4a1b      	ldr	r2, [pc, #108]	; (8009e48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d013      	beq.n	8009e06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4a1a      	ldr	r2, [pc, #104]	; (8009e4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d00e      	beq.n	8009e06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4a18      	ldr	r2, [pc, #96]	; (8009e50 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d009      	beq.n	8009e06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a13      	ldr	r2, [pc, #76]	; (8009e44 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d004      	beq.n	8009e06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	4a14      	ldr	r2, [pc, #80]	; (8009e54 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009e02:	4293      	cmp	r3, r2
 8009e04:	d10c      	bne.n	8009e20 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	689b      	ldr	r3, [r3, #8]
 8009e12:	68ba      	ldr	r2, [r7, #8]
 8009e14:	4313      	orrs	r3, r2
 8009e16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	68ba      	ldr	r2, [r7, #8]
 8009e1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2201      	movs	r2, #1
 8009e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e30:	2300      	movs	r3, #0
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3714      	adds	r7, #20
 8009e36:	46bd      	mov	sp, r7
 8009e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3c:	4770      	bx	lr
 8009e3e:	bf00      	nop
 8009e40:	40012c00 	.word	0x40012c00
 8009e44:	40013400 	.word	0x40013400
 8009e48:	40000400 	.word	0x40000400
 8009e4c:	40000800 	.word	0x40000800
 8009e50:	40000c00 	.word	0x40000c00
 8009e54:	40014000 	.word	0x40014000

08009e58 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009e58:	b480      	push	{r7}
 8009e5a:	b085      	sub	sp, #20
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
 8009e60:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009e62:	2300      	movs	r3, #0
 8009e64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d101      	bne.n	8009e74 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009e70:	2302      	movs	r3, #2
 8009e72:	e065      	b.n	8009f40 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2201      	movs	r2, #1
 8009e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	68db      	ldr	r3, [r3, #12]
 8009e86:	4313      	orrs	r3, r2
 8009e88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	689b      	ldr	r3, [r3, #8]
 8009e94:	4313      	orrs	r3, r2
 8009e96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4313      	orrs	r3, r2
 8009eb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	691b      	ldr	r3, [r3, #16]
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	695b      	ldr	r3, [r3, #20]
 8009ecc:	4313      	orrs	r3, r2
 8009ece:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eda:	4313      	orrs	r3, r2
 8009edc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	699b      	ldr	r3, [r3, #24]
 8009ee8:	041b      	lsls	r3, r3, #16
 8009eea:	4313      	orrs	r3, r2
 8009eec:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	4a16      	ldr	r2, [pc, #88]	; (8009f4c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d004      	beq.n	8009f02 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4a14      	ldr	r2, [pc, #80]	; (8009f50 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d115      	bne.n	8009f2e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f0c:	051b      	lsls	r3, r3, #20
 8009f0e:	4313      	orrs	r3, r2
 8009f10:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	69db      	ldr	r3, [r3, #28]
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	6a1b      	ldr	r3, [r3, #32]
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	68fa      	ldr	r2, [r7, #12]
 8009f34:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f3e:	2300      	movs	r3, #0
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	3714      	adds	r7, #20
 8009f44:	46bd      	mov	sp, r7
 8009f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4a:	4770      	bx	lr
 8009f4c:	40012c00 	.word	0x40012c00
 8009f50:	40013400 	.word	0x40013400

08009f54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b082      	sub	sp, #8
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d101      	bne.n	8009f66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f62:	2301      	movs	r3, #1
 8009f64:	e042      	b.n	8009fec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d106      	bne.n	8009f7e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2200      	movs	r2, #0
 8009f74:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f7f8 ff6d 	bl	8002e58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2224      	movs	r2, #36	; 0x24
 8009f82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	681a      	ldr	r2, [r3, #0]
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f022 0201 	bic.w	r2, r2, #1
 8009f94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d002      	beq.n	8009fa4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 fb24 	bl	800a5ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f000 f825 	bl	8009ff4 <UART_SetConfig>
 8009faa:	4603      	mov	r3, r0
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	d101      	bne.n	8009fb4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	e01b      	b.n	8009fec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	685a      	ldr	r2, [r3, #4]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009fc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	689a      	ldr	r2, [r3, #8]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009fd2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	681a      	ldr	r2, [r3, #0]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f042 0201 	orr.w	r2, r2, #1
 8009fe2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 fba3 	bl	800a730 <UART_CheckIdleState>
 8009fea:	4603      	mov	r3, r0
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3708      	adds	r7, #8
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ff8:	b08c      	sub	sp, #48	; 0x30
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009ffe:	2300      	movs	r3, #0
 800a000:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	689a      	ldr	r2, [r3, #8]
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	691b      	ldr	r3, [r3, #16]
 800a00c:	431a      	orrs	r2, r3
 800a00e:	697b      	ldr	r3, [r7, #20]
 800a010:	695b      	ldr	r3, [r3, #20]
 800a012:	431a      	orrs	r2, r3
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	69db      	ldr	r3, [r3, #28]
 800a018:	4313      	orrs	r3, r2
 800a01a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	681a      	ldr	r2, [r3, #0]
 800a022:	4baa      	ldr	r3, [pc, #680]	; (800a2cc <UART_SetConfig+0x2d8>)
 800a024:	4013      	ands	r3, r2
 800a026:	697a      	ldr	r2, [r7, #20]
 800a028:	6812      	ldr	r2, [r2, #0]
 800a02a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a02c:	430b      	orrs	r3, r1
 800a02e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	68da      	ldr	r2, [r3, #12]
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	430a      	orrs	r2, r1
 800a044:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	699b      	ldr	r3, [r3, #24]
 800a04a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a04c:	697b      	ldr	r3, [r7, #20]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	4a9f      	ldr	r2, [pc, #636]	; (800a2d0 <UART_SetConfig+0x2dc>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d004      	beq.n	800a060 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a056:	697b      	ldr	r3, [r7, #20]
 800a058:	6a1b      	ldr	r3, [r3, #32]
 800a05a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a05c:	4313      	orrs	r3, r2
 800a05e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	689b      	ldr	r3, [r3, #8]
 800a066:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800a06a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800a06e:	697a      	ldr	r2, [r7, #20]
 800a070:	6812      	ldr	r2, [r2, #0]
 800a072:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a074:	430b      	orrs	r3, r1
 800a076:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a07e:	f023 010f 	bic.w	r1, r3, #15
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	430a      	orrs	r2, r1
 800a08c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	4a90      	ldr	r2, [pc, #576]	; (800a2d4 <UART_SetConfig+0x2e0>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d125      	bne.n	800a0e4 <UART_SetConfig+0xf0>
 800a098:	4b8f      	ldr	r3, [pc, #572]	; (800a2d8 <UART_SetConfig+0x2e4>)
 800a09a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a09e:	f003 0303 	and.w	r3, r3, #3
 800a0a2:	2b03      	cmp	r3, #3
 800a0a4:	d81a      	bhi.n	800a0dc <UART_SetConfig+0xe8>
 800a0a6:	a201      	add	r2, pc, #4	; (adr r2, 800a0ac <UART_SetConfig+0xb8>)
 800a0a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0ac:	0800a0bd 	.word	0x0800a0bd
 800a0b0:	0800a0cd 	.word	0x0800a0cd
 800a0b4:	0800a0c5 	.word	0x0800a0c5
 800a0b8:	0800a0d5 	.word	0x0800a0d5
 800a0bc:	2301      	movs	r3, #1
 800a0be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a0c2:	e116      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a0c4:	2302      	movs	r3, #2
 800a0c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a0ca:	e112      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a0cc:	2304      	movs	r3, #4
 800a0ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a0d2:	e10e      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a0d4:	2308      	movs	r3, #8
 800a0d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a0da:	e10a      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a0dc:	2310      	movs	r3, #16
 800a0de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a0e2:	e106      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a7c      	ldr	r2, [pc, #496]	; (800a2dc <UART_SetConfig+0x2e8>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d138      	bne.n	800a160 <UART_SetConfig+0x16c>
 800a0ee:	4b7a      	ldr	r3, [pc, #488]	; (800a2d8 <UART_SetConfig+0x2e4>)
 800a0f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0f4:	f003 030c 	and.w	r3, r3, #12
 800a0f8:	2b0c      	cmp	r3, #12
 800a0fa:	d82d      	bhi.n	800a158 <UART_SetConfig+0x164>
 800a0fc:	a201      	add	r2, pc, #4	; (adr r2, 800a104 <UART_SetConfig+0x110>)
 800a0fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a102:	bf00      	nop
 800a104:	0800a139 	.word	0x0800a139
 800a108:	0800a159 	.word	0x0800a159
 800a10c:	0800a159 	.word	0x0800a159
 800a110:	0800a159 	.word	0x0800a159
 800a114:	0800a149 	.word	0x0800a149
 800a118:	0800a159 	.word	0x0800a159
 800a11c:	0800a159 	.word	0x0800a159
 800a120:	0800a159 	.word	0x0800a159
 800a124:	0800a141 	.word	0x0800a141
 800a128:	0800a159 	.word	0x0800a159
 800a12c:	0800a159 	.word	0x0800a159
 800a130:	0800a159 	.word	0x0800a159
 800a134:	0800a151 	.word	0x0800a151
 800a138:	2300      	movs	r3, #0
 800a13a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a13e:	e0d8      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a140:	2302      	movs	r3, #2
 800a142:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a146:	e0d4      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a148:	2304      	movs	r3, #4
 800a14a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a14e:	e0d0      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a150:	2308      	movs	r3, #8
 800a152:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a156:	e0cc      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a158:	2310      	movs	r3, #16
 800a15a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a15e:	e0c8      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a160:	697b      	ldr	r3, [r7, #20]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	4a5e      	ldr	r2, [pc, #376]	; (800a2e0 <UART_SetConfig+0x2ec>)
 800a166:	4293      	cmp	r3, r2
 800a168:	d125      	bne.n	800a1b6 <UART_SetConfig+0x1c2>
 800a16a:	4b5b      	ldr	r3, [pc, #364]	; (800a2d8 <UART_SetConfig+0x2e4>)
 800a16c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a170:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a174:	2b30      	cmp	r3, #48	; 0x30
 800a176:	d016      	beq.n	800a1a6 <UART_SetConfig+0x1b2>
 800a178:	2b30      	cmp	r3, #48	; 0x30
 800a17a:	d818      	bhi.n	800a1ae <UART_SetConfig+0x1ba>
 800a17c:	2b20      	cmp	r3, #32
 800a17e:	d00a      	beq.n	800a196 <UART_SetConfig+0x1a2>
 800a180:	2b20      	cmp	r3, #32
 800a182:	d814      	bhi.n	800a1ae <UART_SetConfig+0x1ba>
 800a184:	2b00      	cmp	r3, #0
 800a186:	d002      	beq.n	800a18e <UART_SetConfig+0x19a>
 800a188:	2b10      	cmp	r3, #16
 800a18a:	d008      	beq.n	800a19e <UART_SetConfig+0x1aa>
 800a18c:	e00f      	b.n	800a1ae <UART_SetConfig+0x1ba>
 800a18e:	2300      	movs	r3, #0
 800a190:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a194:	e0ad      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a196:	2302      	movs	r3, #2
 800a198:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a19c:	e0a9      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a19e:	2304      	movs	r3, #4
 800a1a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a1a4:	e0a5      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a1a6:	2308      	movs	r3, #8
 800a1a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a1ac:	e0a1      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a1ae:	2310      	movs	r3, #16
 800a1b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a1b4:	e09d      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a1b6:	697b      	ldr	r3, [r7, #20]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	4a4a      	ldr	r2, [pc, #296]	; (800a2e4 <UART_SetConfig+0x2f0>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d125      	bne.n	800a20c <UART_SetConfig+0x218>
 800a1c0:	4b45      	ldr	r3, [pc, #276]	; (800a2d8 <UART_SetConfig+0x2e4>)
 800a1c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a1c6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a1ca:	2bc0      	cmp	r3, #192	; 0xc0
 800a1cc:	d016      	beq.n	800a1fc <UART_SetConfig+0x208>
 800a1ce:	2bc0      	cmp	r3, #192	; 0xc0
 800a1d0:	d818      	bhi.n	800a204 <UART_SetConfig+0x210>
 800a1d2:	2b80      	cmp	r3, #128	; 0x80
 800a1d4:	d00a      	beq.n	800a1ec <UART_SetConfig+0x1f8>
 800a1d6:	2b80      	cmp	r3, #128	; 0x80
 800a1d8:	d814      	bhi.n	800a204 <UART_SetConfig+0x210>
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d002      	beq.n	800a1e4 <UART_SetConfig+0x1f0>
 800a1de:	2b40      	cmp	r3, #64	; 0x40
 800a1e0:	d008      	beq.n	800a1f4 <UART_SetConfig+0x200>
 800a1e2:	e00f      	b.n	800a204 <UART_SetConfig+0x210>
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a1ea:	e082      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a1ec:	2302      	movs	r3, #2
 800a1ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a1f2:	e07e      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a1f4:	2304      	movs	r3, #4
 800a1f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a1fa:	e07a      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a1fc:	2308      	movs	r3, #8
 800a1fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a202:	e076      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a204:	2310      	movs	r3, #16
 800a206:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a20a:	e072      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4a35      	ldr	r2, [pc, #212]	; (800a2e8 <UART_SetConfig+0x2f4>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d12a      	bne.n	800a26c <UART_SetConfig+0x278>
 800a216:	4b30      	ldr	r3, [pc, #192]	; (800a2d8 <UART_SetConfig+0x2e4>)
 800a218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a21c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a220:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a224:	d01a      	beq.n	800a25c <UART_SetConfig+0x268>
 800a226:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a22a:	d81b      	bhi.n	800a264 <UART_SetConfig+0x270>
 800a22c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a230:	d00c      	beq.n	800a24c <UART_SetConfig+0x258>
 800a232:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a236:	d815      	bhi.n	800a264 <UART_SetConfig+0x270>
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d003      	beq.n	800a244 <UART_SetConfig+0x250>
 800a23c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a240:	d008      	beq.n	800a254 <UART_SetConfig+0x260>
 800a242:	e00f      	b.n	800a264 <UART_SetConfig+0x270>
 800a244:	2300      	movs	r3, #0
 800a246:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a24a:	e052      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a24c:	2302      	movs	r3, #2
 800a24e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a252:	e04e      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a254:	2304      	movs	r3, #4
 800a256:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a25a:	e04a      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a25c:	2308      	movs	r3, #8
 800a25e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a262:	e046      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a264:	2310      	movs	r3, #16
 800a266:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a26a:	e042      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a26c:	697b      	ldr	r3, [r7, #20]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a17      	ldr	r2, [pc, #92]	; (800a2d0 <UART_SetConfig+0x2dc>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d13a      	bne.n	800a2ec <UART_SetConfig+0x2f8>
 800a276:	4b18      	ldr	r3, [pc, #96]	; (800a2d8 <UART_SetConfig+0x2e4>)
 800a278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a27c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a280:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a284:	d01a      	beq.n	800a2bc <UART_SetConfig+0x2c8>
 800a286:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a28a:	d81b      	bhi.n	800a2c4 <UART_SetConfig+0x2d0>
 800a28c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a290:	d00c      	beq.n	800a2ac <UART_SetConfig+0x2b8>
 800a292:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a296:	d815      	bhi.n	800a2c4 <UART_SetConfig+0x2d0>
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d003      	beq.n	800a2a4 <UART_SetConfig+0x2b0>
 800a29c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2a0:	d008      	beq.n	800a2b4 <UART_SetConfig+0x2c0>
 800a2a2:	e00f      	b.n	800a2c4 <UART_SetConfig+0x2d0>
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a2aa:	e022      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a2ac:	2302      	movs	r3, #2
 800a2ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a2b2:	e01e      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a2b4:	2304      	movs	r3, #4
 800a2b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a2ba:	e01a      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a2bc:	2308      	movs	r3, #8
 800a2be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a2c2:	e016      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a2c4:	2310      	movs	r3, #16
 800a2c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a2ca:	e012      	b.n	800a2f2 <UART_SetConfig+0x2fe>
 800a2cc:	cfff69f3 	.word	0xcfff69f3
 800a2d0:	40008000 	.word	0x40008000
 800a2d4:	40013800 	.word	0x40013800
 800a2d8:	40021000 	.word	0x40021000
 800a2dc:	40004400 	.word	0x40004400
 800a2e0:	40004800 	.word	0x40004800
 800a2e4:	40004c00 	.word	0x40004c00
 800a2e8:	40005000 	.word	0x40005000
 800a2ec:	2310      	movs	r3, #16
 800a2ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4aae      	ldr	r2, [pc, #696]	; (800a5b0 <UART_SetConfig+0x5bc>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	f040 8097 	bne.w	800a42c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a2fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a302:	2b08      	cmp	r3, #8
 800a304:	d823      	bhi.n	800a34e <UART_SetConfig+0x35a>
 800a306:	a201      	add	r2, pc, #4	; (adr r2, 800a30c <UART_SetConfig+0x318>)
 800a308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a30c:	0800a331 	.word	0x0800a331
 800a310:	0800a34f 	.word	0x0800a34f
 800a314:	0800a339 	.word	0x0800a339
 800a318:	0800a34f 	.word	0x0800a34f
 800a31c:	0800a33f 	.word	0x0800a33f
 800a320:	0800a34f 	.word	0x0800a34f
 800a324:	0800a34f 	.word	0x0800a34f
 800a328:	0800a34f 	.word	0x0800a34f
 800a32c:	0800a347 	.word	0x0800a347
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a330:	f7fb feca 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 800a334:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a336:	e010      	b.n	800a35a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a338:	4b9e      	ldr	r3, [pc, #632]	; (800a5b4 <UART_SetConfig+0x5c0>)
 800a33a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a33c:	e00d      	b.n	800a35a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a33e:	f7fb fe2b 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 800a342:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a344:	e009      	b.n	800a35a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a346:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a34a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a34c:	e005      	b.n	800a35a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a34e:	2300      	movs	r3, #0
 800a350:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a352:	2301      	movs	r3, #1
 800a354:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a358:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a35a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	f000 8130 	beq.w	800a5c2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a366:	4a94      	ldr	r2, [pc, #592]	; (800a5b8 <UART_SetConfig+0x5c4>)
 800a368:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a36c:	461a      	mov	r2, r3
 800a36e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a370:	fbb3 f3f2 	udiv	r3, r3, r2
 800a374:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	685a      	ldr	r2, [r3, #4]
 800a37a:	4613      	mov	r3, r2
 800a37c:	005b      	lsls	r3, r3, #1
 800a37e:	4413      	add	r3, r2
 800a380:	69ba      	ldr	r2, [r7, #24]
 800a382:	429a      	cmp	r2, r3
 800a384:	d305      	bcc.n	800a392 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a38c:	69ba      	ldr	r2, [r7, #24]
 800a38e:	429a      	cmp	r2, r3
 800a390:	d903      	bls.n	800a39a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a392:	2301      	movs	r3, #1
 800a394:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a398:	e113      	b.n	800a5c2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a39a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a39c:	2200      	movs	r2, #0
 800a39e:	60bb      	str	r3, [r7, #8]
 800a3a0:	60fa      	str	r2, [r7, #12]
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3a6:	4a84      	ldr	r2, [pc, #528]	; (800a5b8 <UART_SetConfig+0x5c4>)
 800a3a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3ac:	b29b      	uxth	r3, r3
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	603b      	str	r3, [r7, #0]
 800a3b2:	607a      	str	r2, [r7, #4]
 800a3b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a3bc:	f7f6 fc24 	bl	8000c08 <__aeabi_uldivmod>
 800a3c0:	4602      	mov	r2, r0
 800a3c2:	460b      	mov	r3, r1
 800a3c4:	4610      	mov	r0, r2
 800a3c6:	4619      	mov	r1, r3
 800a3c8:	f04f 0200 	mov.w	r2, #0
 800a3cc:	f04f 0300 	mov.w	r3, #0
 800a3d0:	020b      	lsls	r3, r1, #8
 800a3d2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a3d6:	0202      	lsls	r2, r0, #8
 800a3d8:	6979      	ldr	r1, [r7, #20]
 800a3da:	6849      	ldr	r1, [r1, #4]
 800a3dc:	0849      	lsrs	r1, r1, #1
 800a3de:	2000      	movs	r0, #0
 800a3e0:	460c      	mov	r4, r1
 800a3e2:	4605      	mov	r5, r0
 800a3e4:	eb12 0804 	adds.w	r8, r2, r4
 800a3e8:	eb43 0905 	adc.w	r9, r3, r5
 800a3ec:	697b      	ldr	r3, [r7, #20]
 800a3ee:	685b      	ldr	r3, [r3, #4]
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	469a      	mov	sl, r3
 800a3f4:	4693      	mov	fp, r2
 800a3f6:	4652      	mov	r2, sl
 800a3f8:	465b      	mov	r3, fp
 800a3fa:	4640      	mov	r0, r8
 800a3fc:	4649      	mov	r1, r9
 800a3fe:	f7f6 fc03 	bl	8000c08 <__aeabi_uldivmod>
 800a402:	4602      	mov	r2, r0
 800a404:	460b      	mov	r3, r1
 800a406:	4613      	mov	r3, r2
 800a408:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a40a:	6a3b      	ldr	r3, [r7, #32]
 800a40c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a410:	d308      	bcc.n	800a424 <UART_SetConfig+0x430>
 800a412:	6a3b      	ldr	r3, [r7, #32]
 800a414:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a418:	d204      	bcs.n	800a424 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a41a:	697b      	ldr	r3, [r7, #20]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	6a3a      	ldr	r2, [r7, #32]
 800a420:	60da      	str	r2, [r3, #12]
 800a422:	e0ce      	b.n	800a5c2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a424:	2301      	movs	r3, #1
 800a426:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a42a:	e0ca      	b.n	800a5c2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	69db      	ldr	r3, [r3, #28]
 800a430:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a434:	d166      	bne.n	800a504 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a436:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a43a:	2b08      	cmp	r3, #8
 800a43c:	d827      	bhi.n	800a48e <UART_SetConfig+0x49a>
 800a43e:	a201      	add	r2, pc, #4	; (adr r2, 800a444 <UART_SetConfig+0x450>)
 800a440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a444:	0800a469 	.word	0x0800a469
 800a448:	0800a471 	.word	0x0800a471
 800a44c:	0800a479 	.word	0x0800a479
 800a450:	0800a48f 	.word	0x0800a48f
 800a454:	0800a47f 	.word	0x0800a47f
 800a458:	0800a48f 	.word	0x0800a48f
 800a45c:	0800a48f 	.word	0x0800a48f
 800a460:	0800a48f 	.word	0x0800a48f
 800a464:	0800a487 	.word	0x0800a487
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a468:	f7fb fe2e 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 800a46c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a46e:	e014      	b.n	800a49a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a470:	f7fb fe40 	bl	80060f4 <HAL_RCC_GetPCLK2Freq>
 800a474:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a476:	e010      	b.n	800a49a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a478:	4b4e      	ldr	r3, [pc, #312]	; (800a5b4 <UART_SetConfig+0x5c0>)
 800a47a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a47c:	e00d      	b.n	800a49a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a47e:	f7fb fd8b 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 800a482:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a484:	e009      	b.n	800a49a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a486:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a48a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a48c:	e005      	b.n	800a49a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a48e:	2300      	movs	r3, #0
 800a490:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a492:	2301      	movs	r3, #1
 800a494:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a498:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	f000 8090 	beq.w	800a5c2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4a6:	4a44      	ldr	r2, [pc, #272]	; (800a5b8 <UART_SetConfig+0x5c4>)
 800a4a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4b0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a4b4:	005a      	lsls	r2, r3, #1
 800a4b6:	697b      	ldr	r3, [r7, #20]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	085b      	lsrs	r3, r3, #1
 800a4bc:	441a      	add	r2, r3
 800a4be:	697b      	ldr	r3, [r7, #20]
 800a4c0:	685b      	ldr	r3, [r3, #4]
 800a4c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4c6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a4c8:	6a3b      	ldr	r3, [r7, #32]
 800a4ca:	2b0f      	cmp	r3, #15
 800a4cc:	d916      	bls.n	800a4fc <UART_SetConfig+0x508>
 800a4ce:	6a3b      	ldr	r3, [r7, #32]
 800a4d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4d4:	d212      	bcs.n	800a4fc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a4d6:	6a3b      	ldr	r3, [r7, #32]
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	f023 030f 	bic.w	r3, r3, #15
 800a4de:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a4e0:	6a3b      	ldr	r3, [r7, #32]
 800a4e2:	085b      	lsrs	r3, r3, #1
 800a4e4:	b29b      	uxth	r3, r3
 800a4e6:	f003 0307 	and.w	r3, r3, #7
 800a4ea:	b29a      	uxth	r2, r3
 800a4ec:	8bfb      	ldrh	r3, [r7, #30]
 800a4ee:	4313      	orrs	r3, r2
 800a4f0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	8bfa      	ldrh	r2, [r7, #30]
 800a4f8:	60da      	str	r2, [r3, #12]
 800a4fa:	e062      	b.n	800a5c2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a502:	e05e      	b.n	800a5c2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a504:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a508:	2b08      	cmp	r3, #8
 800a50a:	d828      	bhi.n	800a55e <UART_SetConfig+0x56a>
 800a50c:	a201      	add	r2, pc, #4	; (adr r2, 800a514 <UART_SetConfig+0x520>)
 800a50e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a512:	bf00      	nop
 800a514:	0800a539 	.word	0x0800a539
 800a518:	0800a541 	.word	0x0800a541
 800a51c:	0800a549 	.word	0x0800a549
 800a520:	0800a55f 	.word	0x0800a55f
 800a524:	0800a54f 	.word	0x0800a54f
 800a528:	0800a55f 	.word	0x0800a55f
 800a52c:	0800a55f 	.word	0x0800a55f
 800a530:	0800a55f 	.word	0x0800a55f
 800a534:	0800a557 	.word	0x0800a557
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a538:	f7fb fdc6 	bl	80060c8 <HAL_RCC_GetPCLK1Freq>
 800a53c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a53e:	e014      	b.n	800a56a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a540:	f7fb fdd8 	bl	80060f4 <HAL_RCC_GetPCLK2Freq>
 800a544:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a546:	e010      	b.n	800a56a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a548:	4b1a      	ldr	r3, [pc, #104]	; (800a5b4 <UART_SetConfig+0x5c0>)
 800a54a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a54c:	e00d      	b.n	800a56a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a54e:	f7fb fd23 	bl	8005f98 <HAL_RCC_GetSysClockFreq>
 800a552:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a554:	e009      	b.n	800a56a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a556:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a55a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a55c:	e005      	b.n	800a56a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a55e:	2300      	movs	r3, #0
 800a560:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a562:	2301      	movs	r3, #1
 800a564:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a568:	bf00      	nop
    }

    if (pclk != 0U)
 800a56a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d028      	beq.n	800a5c2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a574:	4a10      	ldr	r2, [pc, #64]	; (800a5b8 <UART_SetConfig+0x5c4>)
 800a576:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a57a:	461a      	mov	r2, r3
 800a57c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a57e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	685b      	ldr	r3, [r3, #4]
 800a586:	085b      	lsrs	r3, r3, #1
 800a588:	441a      	add	r2, r3
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a592:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a594:	6a3b      	ldr	r3, [r7, #32]
 800a596:	2b0f      	cmp	r3, #15
 800a598:	d910      	bls.n	800a5bc <UART_SetConfig+0x5c8>
 800a59a:	6a3b      	ldr	r3, [r7, #32]
 800a59c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5a0:	d20c      	bcs.n	800a5bc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a5a2:	6a3b      	ldr	r3, [r7, #32]
 800a5a4:	b29a      	uxth	r2, r3
 800a5a6:	697b      	ldr	r3, [r7, #20]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	60da      	str	r2, [r3, #12]
 800a5ac:	e009      	b.n	800a5c2 <UART_SetConfig+0x5ce>
 800a5ae:	bf00      	nop
 800a5b0:	40008000 	.word	0x40008000
 800a5b4:	00f42400 	.word	0x00f42400
 800a5b8:	0800fa74 	.word	0x0800fa74
      }
      else
      {
        ret = HAL_ERROR;
 800a5bc:	2301      	movs	r3, #1
 800a5be:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	2201      	movs	r2, #1
 800a5ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a5d2:	697b      	ldr	r3, [r7, #20]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800a5de:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3730      	adds	r7, #48	; 0x30
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a5ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b083      	sub	sp, #12
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5f8:	f003 0308 	and.w	r3, r3, #8
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d00a      	beq.n	800a616 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	685b      	ldr	r3, [r3, #4]
 800a606:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	430a      	orrs	r2, r1
 800a614:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a61a:	f003 0301 	and.w	r3, r3, #1
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d00a      	beq.n	800a638 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	685b      	ldr	r3, [r3, #4]
 800a628:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	430a      	orrs	r2, r1
 800a636:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a63c:	f003 0302 	and.w	r3, r3, #2
 800a640:	2b00      	cmp	r3, #0
 800a642:	d00a      	beq.n	800a65a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	685b      	ldr	r3, [r3, #4]
 800a64a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	430a      	orrs	r2, r1
 800a658:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a65e:	f003 0304 	and.w	r3, r3, #4
 800a662:	2b00      	cmp	r3, #0
 800a664:	d00a      	beq.n	800a67c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	430a      	orrs	r2, r1
 800a67a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a680:	f003 0310 	and.w	r3, r3, #16
 800a684:	2b00      	cmp	r3, #0
 800a686:	d00a      	beq.n	800a69e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	430a      	orrs	r2, r1
 800a69c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6a2:	f003 0320 	and.w	r3, r3, #32
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d00a      	beq.n	800a6c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	689b      	ldr	r3, [r3, #8]
 800a6b0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	430a      	orrs	r2, r1
 800a6be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d01a      	beq.n	800a702 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	430a      	orrs	r2, r1
 800a6e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a6ea:	d10a      	bne.n	800a702 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	685b      	ldr	r3, [r3, #4]
 800a6f2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	430a      	orrs	r2, r1
 800a700:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d00a      	beq.n	800a724 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	685b      	ldr	r3, [r3, #4]
 800a714:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	430a      	orrs	r2, r1
 800a722:	605a      	str	r2, [r3, #4]
  }
}
 800a724:	bf00      	nop
 800a726:	370c      	adds	r7, #12
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b098      	sub	sp, #96	; 0x60
 800a734:	af02      	add	r7, sp, #8
 800a736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2200      	movs	r2, #0
 800a73c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a740:	f7f8 fe68 	bl	8003414 <HAL_GetTick>
 800a744:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f003 0308 	and.w	r3, r3, #8
 800a750:	2b08      	cmp	r3, #8
 800a752:	d12f      	bne.n	800a7b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a754:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a758:	9300      	str	r3, [sp, #0]
 800a75a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a75c:	2200      	movs	r2, #0
 800a75e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f000 f88e 	bl	800a884 <UART_WaitOnFlagUntilTimeout>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d022      	beq.n	800a7b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a776:	e853 3f00 	ldrex	r3, [r3]
 800a77a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a77c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a77e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a782:	653b      	str	r3, [r7, #80]	; 0x50
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	461a      	mov	r2, r3
 800a78a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a78c:	647b      	str	r3, [r7, #68]	; 0x44
 800a78e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a790:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a792:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a794:	e841 2300 	strex	r3, r2, [r1]
 800a798:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a79a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d1e6      	bne.n	800a76e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2220      	movs	r2, #32
 800a7a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a7b0:	2303      	movs	r3, #3
 800a7b2:	e063      	b.n	800a87c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	f003 0304 	and.w	r3, r3, #4
 800a7be:	2b04      	cmp	r3, #4
 800a7c0:	d149      	bne.n	800a856 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a7c6:	9300      	str	r3, [sp, #0]
 800a7c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a7d0:	6878      	ldr	r0, [r7, #4]
 800a7d2:	f000 f857 	bl	800a884 <UART_WaitOnFlagUntilTimeout>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d03c      	beq.n	800a856 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7e4:	e853 3f00 	ldrex	r3, [r3]
 800a7e8:	623b      	str	r3, [r7, #32]
   return(result);
 800a7ea:	6a3b      	ldr	r3, [r7, #32]
 800a7ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a7f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	461a      	mov	r2, r3
 800a7f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7fa:	633b      	str	r3, [r7, #48]	; 0x30
 800a7fc:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a800:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a802:	e841 2300 	strex	r3, r2, [r1]
 800a806:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d1e6      	bne.n	800a7dc <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	3308      	adds	r3, #8
 800a814:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a816:	693b      	ldr	r3, [r7, #16]
 800a818:	e853 3f00 	ldrex	r3, [r3]
 800a81c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	f023 0301 	bic.w	r3, r3, #1
 800a824:	64bb      	str	r3, [r7, #72]	; 0x48
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	3308      	adds	r3, #8
 800a82c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a82e:	61fa      	str	r2, [r7, #28]
 800a830:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a832:	69b9      	ldr	r1, [r7, #24]
 800a834:	69fa      	ldr	r2, [r7, #28]
 800a836:	e841 2300 	strex	r3, r2, [r1]
 800a83a:	617b      	str	r3, [r7, #20]
   return(result);
 800a83c:	697b      	ldr	r3, [r7, #20]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d1e5      	bne.n	800a80e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2220      	movs	r2, #32
 800a846:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2200      	movs	r2, #0
 800a84e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a852:	2303      	movs	r3, #3
 800a854:	e012      	b.n	800a87c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2220      	movs	r2, #32
 800a85a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2220      	movs	r2, #32
 800a862:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2200      	movs	r2, #0
 800a86a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2200      	movs	r2, #0
 800a870:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2200      	movs	r2, #0
 800a876:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a87a:	2300      	movs	r3, #0
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	3758      	adds	r7, #88	; 0x58
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}

0800a884 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a884:	b580      	push	{r7, lr}
 800a886:	b084      	sub	sp, #16
 800a888:	af00      	add	r7, sp, #0
 800a88a:	60f8      	str	r0, [r7, #12]
 800a88c:	60b9      	str	r1, [r7, #8]
 800a88e:	603b      	str	r3, [r7, #0]
 800a890:	4613      	mov	r3, r2
 800a892:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a894:	e049      	b.n	800a92a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a896:	69bb      	ldr	r3, [r7, #24]
 800a898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a89c:	d045      	beq.n	800a92a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a89e:	f7f8 fdb9 	bl	8003414 <HAL_GetTick>
 800a8a2:	4602      	mov	r2, r0
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	1ad3      	subs	r3, r2, r3
 800a8a8:	69ba      	ldr	r2, [r7, #24]
 800a8aa:	429a      	cmp	r2, r3
 800a8ac:	d302      	bcc.n	800a8b4 <UART_WaitOnFlagUntilTimeout+0x30>
 800a8ae:	69bb      	ldr	r3, [r7, #24]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d101      	bne.n	800a8b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a8b4:	2303      	movs	r3, #3
 800a8b6:	e048      	b.n	800a94a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f003 0304 	and.w	r3, r3, #4
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d031      	beq.n	800a92a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	69db      	ldr	r3, [r3, #28]
 800a8cc:	f003 0308 	and.w	r3, r3, #8
 800a8d0:	2b08      	cmp	r3, #8
 800a8d2:	d110      	bne.n	800a8f6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	2208      	movs	r2, #8
 800a8da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a8dc:	68f8      	ldr	r0, [r7, #12]
 800a8de:	f000 f838 	bl	800a952 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	2208      	movs	r2, #8
 800a8e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e029      	b.n	800a94a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	69db      	ldr	r3, [r3, #28]
 800a8fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a900:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a904:	d111      	bne.n	800a92a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a90e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a910:	68f8      	ldr	r0, [r7, #12]
 800a912:	f000 f81e 	bl	800a952 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	2220      	movs	r2, #32
 800a91a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	2200      	movs	r2, #0
 800a922:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800a926:	2303      	movs	r3, #3
 800a928:	e00f      	b.n	800a94a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	69da      	ldr	r2, [r3, #28]
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	4013      	ands	r3, r2
 800a934:	68ba      	ldr	r2, [r7, #8]
 800a936:	429a      	cmp	r2, r3
 800a938:	bf0c      	ite	eq
 800a93a:	2301      	moveq	r3, #1
 800a93c:	2300      	movne	r3, #0
 800a93e:	b2db      	uxtb	r3, r3
 800a940:	461a      	mov	r2, r3
 800a942:	79fb      	ldrb	r3, [r7, #7]
 800a944:	429a      	cmp	r2, r3
 800a946:	d0a6      	beq.n	800a896 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a948:	2300      	movs	r3, #0
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3710      	adds	r7, #16
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}

0800a952 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a952:	b480      	push	{r7}
 800a954:	b095      	sub	sp, #84	; 0x54
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a962:	e853 3f00 	ldrex	r3, [r3]
 800a966:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a96a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a96e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	461a      	mov	r2, r3
 800a976:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a978:	643b      	str	r3, [r7, #64]	; 0x40
 800a97a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a97c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a97e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a980:	e841 2300 	strex	r3, r2, [r1]
 800a984:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d1e6      	bne.n	800a95a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	3308      	adds	r3, #8
 800a992:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a994:	6a3b      	ldr	r3, [r7, #32]
 800a996:	e853 3f00 	ldrex	r3, [r3]
 800a99a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a99c:	69fb      	ldr	r3, [r7, #28]
 800a99e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a9a2:	f023 0301 	bic.w	r3, r3, #1
 800a9a6:	64bb      	str	r3, [r7, #72]	; 0x48
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	3308      	adds	r3, #8
 800a9ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a9b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a9b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a9b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a9b8:	e841 2300 	strex	r3, r2, [r1]
 800a9bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a9be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d1e3      	bne.n	800a98c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	d118      	bne.n	800a9fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	e853 3f00 	ldrex	r3, [r3]
 800a9d8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	f023 0310 	bic.w	r3, r3, #16
 800a9e0:	647b      	str	r3, [r7, #68]	; 0x44
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	461a      	mov	r2, r3
 800a9e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a9ea:	61bb      	str	r3, [r7, #24]
 800a9ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ee:	6979      	ldr	r1, [r7, #20]
 800a9f0:	69ba      	ldr	r2, [r7, #24]
 800a9f2:	e841 2300 	strex	r3, r2, [r1]
 800a9f6:	613b      	str	r3, [r7, #16]
   return(result);
 800a9f8:	693b      	ldr	r3, [r7, #16]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d1e6      	bne.n	800a9cc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2220      	movs	r2, #32
 800aa02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	675a      	str	r2, [r3, #116]	; 0x74
}
 800aa12:	bf00      	nop
 800aa14:	3754      	adds	r7, #84	; 0x54
 800aa16:	46bd      	mov	sp, r7
 800aa18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1c:	4770      	bx	lr

0800aa1e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800aa1e:	b480      	push	{r7}
 800aa20:	b085      	sub	sp, #20
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d101      	bne.n	800aa34 <HAL_UARTEx_DisableFifoMode+0x16>
 800aa30:	2302      	movs	r3, #2
 800aa32:	e027      	b.n	800aa84 <HAL_UARTEx_DisableFifoMode+0x66>
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2201      	movs	r2, #1
 800aa38:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2224      	movs	r2, #36	; 0x24
 800aa40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	681a      	ldr	r2, [r3, #0]
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f022 0201 	bic.w	r2, r2, #1
 800aa5a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800aa62:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2200      	movs	r2, #0
 800aa68:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	68fa      	ldr	r2, [r7, #12]
 800aa70:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2220      	movs	r2, #32
 800aa76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800aa82:	2300      	movs	r3, #0
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	3714      	adds	r7, #20
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr

0800aa90 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b084      	sub	sp, #16
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
 800aa98:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d101      	bne.n	800aaa8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800aaa4:	2302      	movs	r3, #2
 800aaa6:	e02d      	b.n	800ab04 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2201      	movs	r2, #1
 800aaac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2224      	movs	r2, #36	; 0x24
 800aab4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	681a      	ldr	r2, [r3, #0]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	f022 0201 	bic.w	r2, r2, #1
 800aace:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	689b      	ldr	r3, [r3, #8]
 800aad6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	683a      	ldr	r2, [r7, #0]
 800aae0:	430a      	orrs	r2, r1
 800aae2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f000 f84f 	bl	800ab88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	68fa      	ldr	r2, [r7, #12]
 800aaf0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2220      	movs	r2, #32
 800aaf6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2200      	movs	r2, #0
 800aafe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ab02:	2300      	movs	r3, #0
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3710      	adds	r7, #16
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bd80      	pop	{r7, pc}

0800ab0c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b084      	sub	sp, #16
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d101      	bne.n	800ab24 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ab20:	2302      	movs	r3, #2
 800ab22:	e02d      	b.n	800ab80 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2201      	movs	r2, #1
 800ab28:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2224      	movs	r2, #36	; 0x24
 800ab30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	681a      	ldr	r2, [r3, #0]
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f022 0201 	bic.w	r2, r2, #1
 800ab4a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	689b      	ldr	r3, [r3, #8]
 800ab52:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	683a      	ldr	r2, [r7, #0]
 800ab5c:	430a      	orrs	r2, r1
 800ab5e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 f811 	bl	800ab88 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2220      	movs	r2, #32
 800ab72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ab7e:	2300      	movs	r3, #0
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	3710      	adds	r7, #16
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}

0800ab88 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b085      	sub	sp, #20
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d108      	bne.n	800abaa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2201      	movs	r2, #1
 800ab9c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2201      	movs	r2, #1
 800aba4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800aba8:	e031      	b.n	800ac0e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800abaa:	2308      	movs	r3, #8
 800abac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800abae:	2308      	movs	r3, #8
 800abb0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	689b      	ldr	r3, [r3, #8]
 800abb8:	0e5b      	lsrs	r3, r3, #25
 800abba:	b2db      	uxtb	r3, r3
 800abbc:	f003 0307 	and.w	r3, r3, #7
 800abc0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	689b      	ldr	r3, [r3, #8]
 800abc8:	0f5b      	lsrs	r3, r3, #29
 800abca:	b2db      	uxtb	r3, r3
 800abcc:	f003 0307 	and.w	r3, r3, #7
 800abd0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800abd2:	7bbb      	ldrb	r3, [r7, #14]
 800abd4:	7b3a      	ldrb	r2, [r7, #12]
 800abd6:	4911      	ldr	r1, [pc, #68]	; (800ac1c <UARTEx_SetNbDataToProcess+0x94>)
 800abd8:	5c8a      	ldrb	r2, [r1, r2]
 800abda:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800abde:	7b3a      	ldrb	r2, [r7, #12]
 800abe0:	490f      	ldr	r1, [pc, #60]	; (800ac20 <UARTEx_SetNbDataToProcess+0x98>)
 800abe2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800abe4:	fb93 f3f2 	sdiv	r3, r3, r2
 800abe8:	b29a      	uxth	r2, r3
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800abf0:	7bfb      	ldrb	r3, [r7, #15]
 800abf2:	7b7a      	ldrb	r2, [r7, #13]
 800abf4:	4909      	ldr	r1, [pc, #36]	; (800ac1c <UARTEx_SetNbDataToProcess+0x94>)
 800abf6:	5c8a      	ldrb	r2, [r1, r2]
 800abf8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800abfc:	7b7a      	ldrb	r2, [r7, #13]
 800abfe:	4908      	ldr	r1, [pc, #32]	; (800ac20 <UARTEx_SetNbDataToProcess+0x98>)
 800ac00:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac02:	fb93 f3f2 	sdiv	r3, r3, r2
 800ac06:	b29a      	uxth	r2, r3
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ac0e:	bf00      	nop
 800ac10:	3714      	adds	r7, #20
 800ac12:	46bd      	mov	sp, r7
 800ac14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac18:	4770      	bx	lr
 800ac1a:	bf00      	nop
 800ac1c:	0800fa8c 	.word	0x0800fa8c
 800ac20:	0800fa94 	.word	0x0800fa94

0800ac24 <arm_max_f32>:
 800ac24:	f101 3cff 	add.w	ip, r1, #4294967295
 800ac28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac2a:	4607      	mov	r7, r0
 800ac2c:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 800ac30:	ecf7 7a01 	vldmia	r7!, {s15}
 800ac34:	d060      	beq.n	800acf8 <arm_max_f32+0xd4>
 800ac36:	2400      	movs	r4, #0
 800ac38:	3014      	adds	r0, #20
 800ac3a:	4625      	mov	r5, r4
 800ac3c:	ea4f 068e 	mov.w	r6, lr, lsl #2
 800ac40:	ed10 7a04 	vldr	s14, [r0, #-16]
 800ac44:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac4c:	bf48      	it	mi
 800ac4e:	eef0 7a47 	vmovmi.f32	s15, s14
 800ac52:	ed10 7a03 	vldr	s14, [r0, #-12]
 800ac56:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac5a:	bf48      	it	mi
 800ac5c:	1c65      	addmi	r5, r4, #1
 800ac5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac62:	bf48      	it	mi
 800ac64:	eef0 7a47 	vmovmi.f32	s15, s14
 800ac68:	ed10 7a02 	vldr	s14, [r0, #-8]
 800ac6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac70:	bf48      	it	mi
 800ac72:	1ca5      	addmi	r5, r4, #2
 800ac74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac78:	bf48      	it	mi
 800ac7a:	eef0 7a47 	vmovmi.f32	s15, s14
 800ac7e:	ed10 7a01 	vldr	s14, [r0, #-4]
 800ac82:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac86:	bf48      	it	mi
 800ac88:	1ce5      	addmi	r5, r4, #3
 800ac8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac8e:	f104 0404 	add.w	r4, r4, #4
 800ac92:	bf44      	itt	mi
 800ac94:	eef0 7a47 	vmovmi.f32	s15, s14
 800ac98:	4625      	movmi	r5, r4
 800ac9a:	42a6      	cmp	r6, r4
 800ac9c:	f100 0010 	add.w	r0, r0, #16
 800aca0:	d1ce      	bne.n	800ac40 <arm_max_f32+0x1c>
 800aca2:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 800aca6:	f01c 0003 	ands.w	r0, ip, #3
 800acaa:	d021      	beq.n	800acf0 <arm_max_f32+0xcc>
 800acac:	ed97 7a00 	vldr	s14, [r7]
 800acb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800acb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acb8:	bfc4      	itt	gt
 800acba:	eef0 7a47 	vmovgt.f32	s15, s14
 800acbe:	1a0d      	subgt	r5, r1, r0
 800acc0:	3801      	subs	r0, #1
 800acc2:	d015      	beq.n	800acf0 <arm_max_f32+0xcc>
 800acc4:	ed97 7a01 	vldr	s14, [r7, #4]
 800acc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800accc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acd0:	bf44      	itt	mi
 800acd2:	eef0 7a47 	vmovmi.f32	s15, s14
 800acd6:	1a0d      	submi	r5, r1, r0
 800acd8:	2801      	cmp	r0, #1
 800acda:	d009      	beq.n	800acf0 <arm_max_f32+0xcc>
 800acdc:	ed97 7a02 	vldr	s14, [r7, #8]
 800ace0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ace4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ace8:	bfc4      	itt	gt
 800acea:	eef0 7a47 	vmovgt.f32	s15, s14
 800acee:	4665      	movgt	r5, ip
 800acf0:	edc2 7a00 	vstr	s15, [r2]
 800acf4:	601d      	str	r5, [r3, #0]
 800acf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acf8:	4675      	mov	r5, lr
 800acfa:	e7d4      	b.n	800aca6 <arm_max_f32+0x82>

0800acfc <arm_rfft_32_fast_init_f32>:
 800acfc:	b178      	cbz	r0, 800ad1e <arm_rfft_32_fast_init_f32+0x22>
 800acfe:	b430      	push	{r4, r5}
 800ad00:	4908      	ldr	r1, [pc, #32]	; (800ad24 <arm_rfft_32_fast_init_f32+0x28>)
 800ad02:	4a09      	ldr	r2, [pc, #36]	; (800ad28 <arm_rfft_32_fast_init_f32+0x2c>)
 800ad04:	2310      	movs	r3, #16
 800ad06:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800ad0a:	8003      	strh	r3, [r0, #0]
 800ad0c:	2520      	movs	r5, #32
 800ad0e:	2414      	movs	r4, #20
 800ad10:	4b06      	ldr	r3, [pc, #24]	; (800ad2c <arm_rfft_32_fast_init_f32+0x30>)
 800ad12:	8205      	strh	r5, [r0, #16]
 800ad14:	8184      	strh	r4, [r0, #12]
 800ad16:	6143      	str	r3, [r0, #20]
 800ad18:	bc30      	pop	{r4, r5}
 800ad1a:	2000      	movs	r0, #0
 800ad1c:	4770      	bx	lr
 800ad1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad22:	4770      	bx	lr
 800ad24:	08010a4c 	.word	0x08010a4c
 800ad28:	08015384 	.word	0x08015384
 800ad2c:	0801e104 	.word	0x0801e104

0800ad30 <arm_rfft_64_fast_init_f32>:
 800ad30:	b178      	cbz	r0, 800ad52 <arm_rfft_64_fast_init_f32+0x22>
 800ad32:	b430      	push	{r4, r5}
 800ad34:	4908      	ldr	r1, [pc, #32]	; (800ad58 <arm_rfft_64_fast_init_f32+0x28>)
 800ad36:	4a09      	ldr	r2, [pc, #36]	; (800ad5c <arm_rfft_64_fast_init_f32+0x2c>)
 800ad38:	2320      	movs	r3, #32
 800ad3a:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800ad3e:	8003      	strh	r3, [r0, #0]
 800ad40:	2540      	movs	r5, #64	; 0x40
 800ad42:	2430      	movs	r4, #48	; 0x30
 800ad44:	4b06      	ldr	r3, [pc, #24]	; (800ad60 <arm_rfft_64_fast_init_f32+0x30>)
 800ad46:	8205      	strh	r5, [r0, #16]
 800ad48:	8184      	strh	r4, [r0, #12]
 800ad4a:	6143      	str	r3, [r0, #20]
 800ad4c:	bc30      	pop	{r4, r5}
 800ad4e:	2000      	movs	r0, #0
 800ad50:	4770      	bx	lr
 800ad52:	f04f 30ff 	mov.w	r0, #4294967295
 800ad56:	4770      	bx	lr
 800ad58:	08012ba4 	.word	0x08012ba4
 800ad5c:	08019c04 	.word	0x08019c04
 800ad60:	08022984 	.word	0x08022984

0800ad64 <arm_rfft_256_fast_init_f32>:
 800ad64:	b180      	cbz	r0, 800ad88 <arm_rfft_256_fast_init_f32+0x24>
 800ad66:	b430      	push	{r4, r5}
 800ad68:	4909      	ldr	r1, [pc, #36]	; (800ad90 <arm_rfft_256_fast_init_f32+0x2c>)
 800ad6a:	4a0a      	ldr	r2, [pc, #40]	; (800ad94 <arm_rfft_256_fast_init_f32+0x30>)
 800ad6c:	2380      	movs	r3, #128	; 0x80
 800ad6e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800ad72:	8003      	strh	r3, [r0, #0]
 800ad74:	f44f 7580 	mov.w	r5, #256	; 0x100
 800ad78:	24d0      	movs	r4, #208	; 0xd0
 800ad7a:	4b07      	ldr	r3, [pc, #28]	; (800ad98 <arm_rfft_256_fast_init_f32+0x34>)
 800ad7c:	8205      	strh	r5, [r0, #16]
 800ad7e:	8184      	strh	r4, [r0, #12]
 800ad80:	6143      	str	r3, [r0, #20]
 800ad82:	bc30      	pop	{r4, r5}
 800ad84:	2000      	movs	r0, #0
 800ad86:	4770      	bx	lr
 800ad88:	f04f 30ff 	mov.w	r0, #4294967295
 800ad8c:	4770      	bx	lr
 800ad8e:	bf00      	nop
 800ad90:	080108ac 	.word	0x080108ac
 800ad94:	08014f84 	.word	0x08014f84
 800ad98:	0801dd04 	.word	0x0801dd04

0800ad9c <arm_rfft_512_fast_init_f32>:
 800ad9c:	b190      	cbz	r0, 800adc4 <arm_rfft_512_fast_init_f32+0x28>
 800ad9e:	b430      	push	{r4, r5}
 800ada0:	490a      	ldr	r1, [pc, #40]	; (800adcc <arm_rfft_512_fast_init_f32+0x30>)
 800ada2:	4a0b      	ldr	r2, [pc, #44]	; (800add0 <arm_rfft_512_fast_init_f32+0x34>)
 800ada4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ada8:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800adac:	8003      	strh	r3, [r0, #0]
 800adae:	f44f 7500 	mov.w	r5, #512	; 0x200
 800adb2:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800adb6:	4b07      	ldr	r3, [pc, #28]	; (800add4 <arm_rfft_512_fast_init_f32+0x38>)
 800adb8:	8205      	strh	r5, [r0, #16]
 800adba:	8184      	strh	r4, [r0, #12]
 800adbc:	6143      	str	r3, [r0, #20]
 800adbe:	bc30      	pop	{r4, r5}
 800adc0:	2000      	movs	r0, #0
 800adc2:	4770      	bx	lr
 800adc4:	f04f 30ff 	mov.w	r0, #4294967295
 800adc8:	4770      	bx	lr
 800adca:	bf00      	nop
 800adcc:	08012834 	.word	0x08012834
 800add0:	08019404 	.word	0x08019404
 800add4:	08022184 	.word	0x08022184

0800add8 <arm_rfft_1024_fast_init_f32>:
 800add8:	b190      	cbz	r0, 800ae00 <arm_rfft_1024_fast_init_f32+0x28>
 800adda:	b430      	push	{r4, r5}
 800addc:	490a      	ldr	r1, [pc, #40]	; (800ae08 <arm_rfft_1024_fast_init_f32+0x30>)
 800adde:	4a0b      	ldr	r2, [pc, #44]	; (800ae0c <arm_rfft_1024_fast_init_f32+0x34>)
 800ade0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ade4:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800ade8:	8003      	strh	r3, [r0, #0]
 800adea:	f44f 6580 	mov.w	r5, #1024	; 0x400
 800adee:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800adf2:	4b07      	ldr	r3, [pc, #28]	; (800ae10 <arm_rfft_1024_fast_init_f32+0x38>)
 800adf4:	8205      	strh	r5, [r0, #16]
 800adf6:	8184      	strh	r4, [r0, #12]
 800adf8:	6143      	str	r3, [r0, #20]
 800adfa:	bc30      	pop	{r4, r5}
 800adfc:	2000      	movs	r0, #0
 800adfe:	4770      	bx	lr
 800ae00:	f04f 30ff 	mov.w	r0, #4294967295
 800ae04:	4770      	bx	lr
 800ae06:	bf00      	nop
 800ae08:	08012c04 	.word	0x08012c04
 800ae0c:	08019d04 	.word	0x08019d04
 800ae10:	0801ad04 	.word	0x0801ad04

0800ae14 <arm_rfft_2048_fast_init_f32>:
 800ae14:	b190      	cbz	r0, 800ae3c <arm_rfft_2048_fast_init_f32+0x28>
 800ae16:	b430      	push	{r4, r5}
 800ae18:	490a      	ldr	r1, [pc, #40]	; (800ae44 <arm_rfft_2048_fast_init_f32+0x30>)
 800ae1a:	4a0b      	ldr	r2, [pc, #44]	; (800ae48 <arm_rfft_2048_fast_init_f32+0x34>)
 800ae1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae20:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800ae24:	8003      	strh	r3, [r0, #0]
 800ae26:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800ae2a:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800ae2e:	4b07      	ldr	r3, [pc, #28]	; (800ae4c <arm_rfft_2048_fast_init_f32+0x38>)
 800ae30:	8205      	strh	r5, [r0, #16]
 800ae32:	8184      	strh	r4, [r0, #12]
 800ae34:	6143      	str	r3, [r0, #20]
 800ae36:	bc30      	pop	{r4, r5}
 800ae38:	2000      	movs	r0, #0
 800ae3a:	4770      	bx	lr
 800ae3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae40:	4770      	bx	lr
 800ae42:	bf00      	nop
 800ae44:	0800fa9c 	.word	0x0800fa9c
 800ae48:	08012f84 	.word	0x08012f84
 800ae4c:	0801bd04 	.word	0x0801bd04

0800ae50 <arm_rfft_4096_fast_init_f32>:
 800ae50:	b190      	cbz	r0, 800ae78 <arm_rfft_4096_fast_init_f32+0x28>
 800ae52:	b430      	push	{r4, r5}
 800ae54:	490a      	ldr	r1, [pc, #40]	; (800ae80 <arm_rfft_4096_fast_init_f32+0x30>)
 800ae56:	4a0b      	ldr	r2, [pc, #44]	; (800ae84 <arm_rfft_4096_fast_init_f32+0x34>)
 800ae58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ae5c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800ae60:	8003      	strh	r3, [r0, #0]
 800ae62:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800ae66:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800ae6a:	4b07      	ldr	r3, [pc, #28]	; (800ae88 <arm_rfft_4096_fast_init_f32+0x38>)
 800ae6c:	8205      	strh	r5, [r0, #16]
 800ae6e:	8184      	strh	r4, [r0, #12]
 800ae70:	6143      	str	r3, [r0, #20]
 800ae72:	bc30      	pop	{r4, r5}
 800ae74:	2000      	movs	r0, #0
 800ae76:	4770      	bx	lr
 800ae78:	f04f 30ff 	mov.w	r0, #4294967295
 800ae7c:	4770      	bx	lr
 800ae7e:	bf00      	nop
 800ae80:	08010a74 	.word	0x08010a74
 800ae84:	08015404 	.word	0x08015404
 800ae88:	0801e184 	.word	0x0801e184

0800ae8c <arm_rfft_fast_init_f32>:
 800ae8c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800ae90:	d01f      	beq.n	800aed2 <arm_rfft_fast_init_f32+0x46>
 800ae92:	d90b      	bls.n	800aeac <arm_rfft_fast_init_f32+0x20>
 800ae94:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800ae98:	d019      	beq.n	800aece <arm_rfft_fast_init_f32+0x42>
 800ae9a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800ae9e:	d012      	beq.n	800aec6 <arm_rfft_fast_init_f32+0x3a>
 800aea0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800aea4:	d00d      	beq.n	800aec2 <arm_rfft_fast_init_f32+0x36>
 800aea6:	f04f 30ff 	mov.w	r0, #4294967295
 800aeaa:	4770      	bx	lr
 800aeac:	2940      	cmp	r1, #64	; 0x40
 800aeae:	d00c      	beq.n	800aeca <arm_rfft_fast_init_f32+0x3e>
 800aeb0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800aeb4:	d003      	beq.n	800aebe <arm_rfft_fast_init_f32+0x32>
 800aeb6:	2920      	cmp	r1, #32
 800aeb8:	d1f5      	bne.n	800aea6 <arm_rfft_fast_init_f32+0x1a>
 800aeba:	4b07      	ldr	r3, [pc, #28]	; (800aed8 <arm_rfft_fast_init_f32+0x4c>)
 800aebc:	4718      	bx	r3
 800aebe:	4b07      	ldr	r3, [pc, #28]	; (800aedc <arm_rfft_fast_init_f32+0x50>)
 800aec0:	4718      	bx	r3
 800aec2:	4b07      	ldr	r3, [pc, #28]	; (800aee0 <arm_rfft_fast_init_f32+0x54>)
 800aec4:	4718      	bx	r3
 800aec6:	4b07      	ldr	r3, [pc, #28]	; (800aee4 <arm_rfft_fast_init_f32+0x58>)
 800aec8:	4718      	bx	r3
 800aeca:	4b07      	ldr	r3, [pc, #28]	; (800aee8 <arm_rfft_fast_init_f32+0x5c>)
 800aecc:	e7f6      	b.n	800aebc <arm_rfft_fast_init_f32+0x30>
 800aece:	4b07      	ldr	r3, [pc, #28]	; (800aeec <arm_rfft_fast_init_f32+0x60>)
 800aed0:	e7f4      	b.n	800aebc <arm_rfft_fast_init_f32+0x30>
 800aed2:	4b07      	ldr	r3, [pc, #28]	; (800aef0 <arm_rfft_fast_init_f32+0x64>)
 800aed4:	e7f2      	b.n	800aebc <arm_rfft_fast_init_f32+0x30>
 800aed6:	bf00      	nop
 800aed8:	0800acfd 	.word	0x0800acfd
 800aedc:	0800ad65 	.word	0x0800ad65
 800aee0:	0800add9 	.word	0x0800add9
 800aee4:	0800ae51 	.word	0x0800ae51
 800aee8:	0800ad31 	.word	0x0800ad31
 800aeec:	0800ae15 	.word	0x0800ae15
 800aef0:	0800ad9d 	.word	0x0800ad9d

0800aef4 <stage_rfft_f32>:
 800aef4:	b410      	push	{r4}
 800aef6:	edd1 7a00 	vldr	s15, [r1]
 800aefa:	ed91 7a01 	vldr	s14, [r1, #4]
 800aefe:	8804      	ldrh	r4, [r0, #0]
 800af00:	6940      	ldr	r0, [r0, #20]
 800af02:	ee37 7a07 	vadd.f32	s14, s14, s14
 800af06:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800af0a:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800af0e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800af12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af16:	3c01      	subs	r4, #1
 800af18:	ee26 7a84 	vmul.f32	s14, s13, s8
 800af1c:	ee67 7a84 	vmul.f32	s15, s15, s8
 800af20:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800af24:	ed82 7a00 	vstr	s14, [r2]
 800af28:	edc2 7a01 	vstr	s15, [r2, #4]
 800af2c:	3010      	adds	r0, #16
 800af2e:	3210      	adds	r2, #16
 800af30:	3b08      	subs	r3, #8
 800af32:	3110      	adds	r1, #16
 800af34:	ed11 5a02 	vldr	s10, [r1, #-8]
 800af38:	ed93 7a02 	vldr	s14, [r3, #8]
 800af3c:	ed50 6a02 	vldr	s13, [r0, #-8]
 800af40:	edd3 4a03 	vldr	s9, [r3, #12]
 800af44:	ed51 7a01 	vldr	s15, [r1, #-4]
 800af48:	ed10 6a01 	vldr	s12, [r0, #-4]
 800af4c:	ee77 5a45 	vsub.f32	s11, s14, s10
 800af50:	ee37 7a05 	vadd.f32	s14, s14, s10
 800af54:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800af58:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800af5c:	ee66 5a25 	vmul.f32	s11, s12, s11
 800af60:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800af64:	ee37 7a23 	vadd.f32	s14, s14, s7
 800af68:	ee66 6a85 	vmul.f32	s13, s13, s10
 800af6c:	ee26 6a05 	vmul.f32	s12, s12, s10
 800af70:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800af74:	ee37 7a06 	vadd.f32	s14, s14, s12
 800af78:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800af7c:	ee27 7a04 	vmul.f32	s14, s14, s8
 800af80:	ee67 7a84 	vmul.f32	s15, s15, s8
 800af84:	3c01      	subs	r4, #1
 800af86:	ed02 7a02 	vstr	s14, [r2, #-8]
 800af8a:	ed42 7a01 	vstr	s15, [r2, #-4]
 800af8e:	f1a3 0308 	sub.w	r3, r3, #8
 800af92:	f101 0108 	add.w	r1, r1, #8
 800af96:	f100 0008 	add.w	r0, r0, #8
 800af9a:	f102 0208 	add.w	r2, r2, #8
 800af9e:	d1c9      	bne.n	800af34 <stage_rfft_f32+0x40>
 800afa0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afa4:	4770      	bx	lr
 800afa6:	bf00      	nop

0800afa8 <merge_rfft_f32>:
 800afa8:	b410      	push	{r4}
 800afaa:	edd1 7a00 	vldr	s15, [r1]
 800afae:	edd1 6a01 	vldr	s13, [r1, #4]
 800afb2:	8804      	ldrh	r4, [r0, #0]
 800afb4:	6940      	ldr	r0, [r0, #20]
 800afb6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800afba:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800afbe:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800afc2:	ee27 7a04 	vmul.f32	s14, s14, s8
 800afc6:	ee67 7a84 	vmul.f32	s15, s15, s8
 800afca:	3c01      	subs	r4, #1
 800afcc:	ed82 7a00 	vstr	s14, [r2]
 800afd0:	edc2 7a01 	vstr	s15, [r2, #4]
 800afd4:	b3dc      	cbz	r4, 800b04e <merge_rfft_f32+0xa6>
 800afd6:	00e3      	lsls	r3, r4, #3
 800afd8:	3b08      	subs	r3, #8
 800afda:	440b      	add	r3, r1
 800afdc:	3010      	adds	r0, #16
 800afde:	3210      	adds	r2, #16
 800afe0:	3110      	adds	r1, #16
 800afe2:	ed11 5a02 	vldr	s10, [r1, #-8]
 800afe6:	ed93 7a02 	vldr	s14, [r3, #8]
 800afea:	ed50 6a02 	vldr	s13, [r0, #-8]
 800afee:	edd3 4a03 	vldr	s9, [r3, #12]
 800aff2:	ed51 7a01 	vldr	s15, [r1, #-4]
 800aff6:	ed10 6a01 	vldr	s12, [r0, #-4]
 800affa:	ee75 5a47 	vsub.f32	s11, s10, s14
 800affe:	ee37 7a05 	vadd.f32	s14, s14, s10
 800b002:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800b006:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800b00a:	ee66 5a25 	vmul.f32	s11, s12, s11
 800b00e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800b012:	ee37 7a63 	vsub.f32	s14, s14, s7
 800b016:	ee66 6a85 	vmul.f32	s13, s13, s10
 800b01a:	ee26 6a05 	vmul.f32	s12, s12, s10
 800b01e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800b022:	ee37 7a46 	vsub.f32	s14, s14, s12
 800b026:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b02a:	ee27 7a04 	vmul.f32	s14, s14, s8
 800b02e:	ee67 7a84 	vmul.f32	s15, s15, s8
 800b032:	3c01      	subs	r4, #1
 800b034:	ed02 7a02 	vstr	s14, [r2, #-8]
 800b038:	ed42 7a01 	vstr	s15, [r2, #-4]
 800b03c:	f1a3 0308 	sub.w	r3, r3, #8
 800b040:	f101 0108 	add.w	r1, r1, #8
 800b044:	f100 0008 	add.w	r0, r0, #8
 800b048:	f102 0208 	add.w	r2, r2, #8
 800b04c:	d1c9      	bne.n	800afe2 <merge_rfft_f32+0x3a>
 800b04e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b052:	4770      	bx	lr

0800b054 <arm_rfft_fast_f32>:
 800b054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b058:	8a05      	ldrh	r5, [r0, #16]
 800b05a:	086d      	lsrs	r5, r5, #1
 800b05c:	8005      	strh	r5, [r0, #0]
 800b05e:	4604      	mov	r4, r0
 800b060:	4616      	mov	r6, r2
 800b062:	461d      	mov	r5, r3
 800b064:	b14b      	cbz	r3, 800b07a <arm_rfft_fast_f32+0x26>
 800b066:	f7ff ff9f 	bl	800afa8 <merge_rfft_f32>
 800b06a:	462a      	mov	r2, r5
 800b06c:	4631      	mov	r1, r6
 800b06e:	4620      	mov	r0, r4
 800b070:	2301      	movs	r3, #1
 800b072:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b076:	f000 bb33 	b.w	800b6e0 <arm_cfft_f32>
 800b07a:	460f      	mov	r7, r1
 800b07c:	461a      	mov	r2, r3
 800b07e:	2301      	movs	r3, #1
 800b080:	f000 fb2e 	bl	800b6e0 <arm_cfft_f32>
 800b084:	4632      	mov	r2, r6
 800b086:	4639      	mov	r1, r7
 800b088:	4620      	mov	r0, r4
 800b08a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b08e:	f7ff bf31 	b.w	800aef4 <stage_rfft_f32>
 800b092:	bf00      	nop

0800b094 <arm_cfft_radix8by2_f32>:
 800b094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b098:	ed2d 8b08 	vpush	{d8-d11}
 800b09c:	4607      	mov	r7, r0
 800b09e:	4608      	mov	r0, r1
 800b0a0:	f8b7 c000 	ldrh.w	ip, [r7]
 800b0a4:	687a      	ldr	r2, [r7, #4]
 800b0a6:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800b0aa:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800b0ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800b0b2:	f000 80b0 	beq.w	800b216 <arm_cfft_radix8by2_f32+0x182>
 800b0b6:	008c      	lsls	r4, r1, #2
 800b0b8:	3410      	adds	r4, #16
 800b0ba:	f100 0310 	add.w	r3, r0, #16
 800b0be:	1906      	adds	r6, r0, r4
 800b0c0:	3210      	adds	r2, #16
 800b0c2:	4444      	add	r4, r8
 800b0c4:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800b0c8:	f108 0510 	add.w	r5, r8, #16
 800b0cc:	ed15 2a04 	vldr	s4, [r5, #-16]
 800b0d0:	ed55 2a03 	vldr	s5, [r5, #-12]
 800b0d4:	ed54 4a04 	vldr	s9, [r4, #-16]
 800b0d8:	ed14 4a03 	vldr	s8, [r4, #-12]
 800b0dc:	ed14 6a02 	vldr	s12, [r4, #-8]
 800b0e0:	ed54 5a01 	vldr	s11, [r4, #-4]
 800b0e4:	ed53 3a04 	vldr	s7, [r3, #-16]
 800b0e8:	ed15 0a02 	vldr	s0, [r5, #-8]
 800b0ec:	ed55 0a01 	vldr	s1, [r5, #-4]
 800b0f0:	ed56 6a04 	vldr	s13, [r6, #-16]
 800b0f4:	ed16 3a03 	vldr	s6, [r6, #-12]
 800b0f8:	ed13 7a03 	vldr	s14, [r3, #-12]
 800b0fc:	ed13 5a02 	vldr	s10, [r3, #-8]
 800b100:	ed53 7a01 	vldr	s15, [r3, #-4]
 800b104:	ed16 1a02 	vldr	s2, [r6, #-8]
 800b108:	ed56 1a01 	vldr	s3, [r6, #-4]
 800b10c:	ee73 ba82 	vadd.f32	s23, s7, s4
 800b110:	ee37 ba22 	vadd.f32	s22, s14, s5
 800b114:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800b118:	ee33 9a04 	vadd.f32	s18, s6, s8
 800b11c:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800b120:	ee75 aa00 	vadd.f32	s21, s10, s0
 800b124:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800b128:	ee71 8a06 	vadd.f32	s17, s2, s12
 800b12c:	ed43 ba04 	vstr	s23, [r3, #-16]
 800b130:	ed03 ba03 	vstr	s22, [r3, #-12]
 800b134:	ed43 aa02 	vstr	s21, [r3, #-8]
 800b138:	ed03 aa01 	vstr	s20, [r3, #-4]
 800b13c:	ed06 8a01 	vstr	s16, [r6, #-4]
 800b140:	ed46 9a04 	vstr	s19, [r6, #-16]
 800b144:	ed06 9a03 	vstr	s18, [r6, #-12]
 800b148:	ed46 8a02 	vstr	s17, [r6, #-8]
 800b14c:	ee37 7a62 	vsub.f32	s14, s14, s5
 800b150:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800b154:	ee34 4a43 	vsub.f32	s8, s8, s6
 800b158:	ed52 6a03 	vldr	s13, [r2, #-12]
 800b15c:	ed12 3a04 	vldr	s6, [r2, #-16]
 800b160:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800b164:	ee27 8a26 	vmul.f32	s16, s14, s13
 800b168:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800b16c:	ee23 2a83 	vmul.f32	s4, s7, s6
 800b170:	ee64 4a83 	vmul.f32	s9, s9, s6
 800b174:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800b178:	ee27 7a03 	vmul.f32	s14, s14, s6
 800b17c:	ee64 6a26 	vmul.f32	s13, s8, s13
 800b180:	ee24 4a03 	vmul.f32	s8, s8, s6
 800b184:	ee37 7a63 	vsub.f32	s14, s14, s7
 800b188:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800b18c:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800b190:	ee32 3a08 	vadd.f32	s6, s4, s16
 800b194:	ed05 7a03 	vstr	s14, [r5, #-12]
 800b198:	ed05 3a04 	vstr	s6, [r5, #-16]
 800b19c:	ed04 4a04 	vstr	s8, [r4, #-16]
 800b1a0:	ed44 6a03 	vstr	s13, [r4, #-12]
 800b1a4:	ed12 7a01 	vldr	s14, [r2, #-4]
 800b1a8:	ee76 6a41 	vsub.f32	s13, s12, s2
 800b1ac:	ee35 5a40 	vsub.f32	s10, s10, s0
 800b1b0:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800b1b4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800b1b8:	ed52 5a02 	vldr	s11, [r2, #-8]
 800b1bc:	ee67 3a87 	vmul.f32	s7, s15, s14
 800b1c0:	ee66 4a87 	vmul.f32	s9, s13, s14
 800b1c4:	ee25 4a25 	vmul.f32	s8, s10, s11
 800b1c8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b1cc:	ee25 5a07 	vmul.f32	s10, s10, s14
 800b1d0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800b1d4:	ee26 7a07 	vmul.f32	s14, s12, s14
 800b1d8:	ee26 6a25 	vmul.f32	s12, s12, s11
 800b1dc:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800b1e0:	ee74 5a23 	vadd.f32	s11, s8, s7
 800b1e4:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800b1e8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800b1ec:	3310      	adds	r3, #16
 800b1ee:	4563      	cmp	r3, ip
 800b1f0:	ed45 5a02 	vstr	s11, [r5, #-8]
 800b1f4:	f106 0610 	add.w	r6, r6, #16
 800b1f8:	ed45 7a01 	vstr	s15, [r5, #-4]
 800b1fc:	f102 0210 	add.w	r2, r2, #16
 800b200:	ed04 6a02 	vstr	s12, [r4, #-8]
 800b204:	ed04 7a01 	vstr	s14, [r4, #-4]
 800b208:	f105 0510 	add.w	r5, r5, #16
 800b20c:	f104 0410 	add.w	r4, r4, #16
 800b210:	f47f af5c 	bne.w	800b0cc <arm_cfft_radix8by2_f32+0x38>
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	b28c      	uxth	r4, r1
 800b218:	4621      	mov	r1, r4
 800b21a:	2302      	movs	r3, #2
 800b21c:	f000 fb3c 	bl	800b898 <arm_radix8_butterfly_f32>
 800b220:	ecbd 8b08 	vpop	{d8-d11}
 800b224:	4621      	mov	r1, r4
 800b226:	687a      	ldr	r2, [r7, #4]
 800b228:	4640      	mov	r0, r8
 800b22a:	2302      	movs	r3, #2
 800b22c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b230:	f000 bb32 	b.w	800b898 <arm_radix8_butterfly_f32>

0800b234 <arm_cfft_radix8by4_f32>:
 800b234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b238:	ed2d 8b0a 	vpush	{d8-d12}
 800b23c:	b08d      	sub	sp, #52	; 0x34
 800b23e:	460d      	mov	r5, r1
 800b240:	910b      	str	r1, [sp, #44]	; 0x2c
 800b242:	8801      	ldrh	r1, [r0, #0]
 800b244:	6842      	ldr	r2, [r0, #4]
 800b246:	900a      	str	r0, [sp, #40]	; 0x28
 800b248:	0849      	lsrs	r1, r1, #1
 800b24a:	008b      	lsls	r3, r1, #2
 800b24c:	18ee      	adds	r6, r5, r3
 800b24e:	18f0      	adds	r0, r6, r3
 800b250:	edd0 5a00 	vldr	s11, [r0]
 800b254:	edd5 7a00 	vldr	s15, [r5]
 800b258:	ed96 7a00 	vldr	s14, [r6]
 800b25c:	edd0 3a01 	vldr	s7, [r0, #4]
 800b260:	ed96 4a01 	vldr	s8, [r6, #4]
 800b264:	ed95 5a01 	vldr	s10, [r5, #4]
 800b268:	9008      	str	r0, [sp, #32]
 800b26a:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800b26e:	18c7      	adds	r7, r0, r3
 800b270:	edd7 4a00 	vldr	s9, [r7]
 800b274:	ed97 3a01 	vldr	s6, [r7, #4]
 800b278:	9701      	str	r7, [sp, #4]
 800b27a:	ee77 6a06 	vadd.f32	s13, s14, s12
 800b27e:	462c      	mov	r4, r5
 800b280:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800b284:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800b288:	ee16 ca90 	vmov	ip, s13
 800b28c:	f844 cb08 	str.w	ip, [r4], #8
 800b290:	ee75 6a23 	vadd.f32	s13, s10, s7
 800b294:	edd6 5a01 	vldr	s11, [r6, #4]
 800b298:	edd7 2a01 	vldr	s5, [r7, #4]
 800b29c:	9404      	str	r4, [sp, #16]
 800b29e:	ee35 5a63 	vsub.f32	s10, s10, s7
 800b2a2:	ee74 3a27 	vadd.f32	s7, s8, s15
 800b2a6:	ee36 6a47 	vsub.f32	s12, s12, s14
 800b2aa:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800b2ae:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800b2b2:	0849      	lsrs	r1, r1, #1
 800b2b4:	f102 0e08 	add.w	lr, r2, #8
 800b2b8:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800b2bc:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800b2c0:	9109      	str	r1, [sp, #36]	; 0x24
 800b2c2:	ee35 4a47 	vsub.f32	s8, s10, s14
 800b2c6:	f1a1 0902 	sub.w	r9, r1, #2
 800b2ca:	f8cd e00c 	str.w	lr, [sp, #12]
 800b2ce:	4631      	mov	r1, r6
 800b2d0:	ee13 ea90 	vmov	lr, s7
 800b2d4:	ee36 6a64 	vsub.f32	s12, s12, s9
 800b2d8:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800b2dc:	4604      	mov	r4, r0
 800b2de:	edc5 5a01 	vstr	s11, [r5, #4]
 800b2e2:	ee37 7a05 	vadd.f32	s14, s14, s10
 800b2e6:	f841 eb08 	str.w	lr, [r1], #8
 800b2ea:	ee34 5a24 	vadd.f32	s10, s8, s9
 800b2ee:	ee16 ea10 	vmov	lr, s12
 800b2f2:	ed86 5a01 	vstr	s10, [r6, #4]
 800b2f6:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800b2fa:	f844 eb08 	str.w	lr, [r4], #8
 800b2fe:	ee77 7a83 	vadd.f32	s15, s15, s6
 800b302:	edc0 6a01 	vstr	s13, [r0, #4]
 800b306:	9405      	str	r4, [sp, #20]
 800b308:	4604      	mov	r4, r0
 800b30a:	ee17 0a90 	vmov	r0, s15
 800b30e:	9106      	str	r1, [sp, #24]
 800b310:	ee37 7a64 	vsub.f32	s14, s14, s9
 800b314:	f102 0110 	add.w	r1, r2, #16
 800b318:	46bc      	mov	ip, r7
 800b31a:	9100      	str	r1, [sp, #0]
 800b31c:	f847 0b08 	str.w	r0, [r7], #8
 800b320:	f102 0118 	add.w	r1, r2, #24
 800b324:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800b328:	9102      	str	r1, [sp, #8]
 800b32a:	ed8c 7a01 	vstr	s14, [ip, #4]
 800b32e:	9007      	str	r0, [sp, #28]
 800b330:	f000 8134 	beq.w	800b59c <arm_cfft_radix8by4_f32+0x368>
 800b334:	f102 0920 	add.w	r9, r2, #32
 800b338:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800b33c:	9a01      	ldr	r2, [sp, #4]
 800b33e:	f8dd a000 	ldr.w	sl, [sp]
 800b342:	3b0c      	subs	r3, #12
 800b344:	4683      	mov	fp, r0
 800b346:	4463      	add	r3, ip
 800b348:	f105 0e10 	add.w	lr, r5, #16
 800b34c:	f1a4 010c 	sub.w	r1, r4, #12
 800b350:	f104 0510 	add.w	r5, r4, #16
 800b354:	f1a6 0c0c 	sub.w	ip, r6, #12
 800b358:	f1a2 040c 	sub.w	r4, r2, #12
 800b35c:	f106 0010 	add.w	r0, r6, #16
 800b360:	3210      	adds	r2, #16
 800b362:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800b366:	ed55 5a02 	vldr	s11, [r5, #-8]
 800b36a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800b36e:	ed52 1a02 	vldr	s3, [r2, #-8]
 800b372:	ed55 6a01 	vldr	s13, [r5, #-4]
 800b376:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800b37a:	ed12 1a01 	vldr	s2, [r2, #-4]
 800b37e:	ed10 8a01 	vldr	s16, [r0, #-4]
 800b382:	ee35 4a25 	vadd.f32	s8, s10, s11
 800b386:	ee30 6a26 	vadd.f32	s12, s0, s13
 800b38a:	ee37 7a84 	vadd.f32	s14, s15, s8
 800b38e:	ee30 0a66 	vsub.f32	s0, s0, s13
 800b392:	ee37 7a21 	vadd.f32	s14, s14, s3
 800b396:	ee75 5a65 	vsub.f32	s11, s10, s11
 800b39a:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800b39e:	ed10 7a01 	vldr	s14, [r0, #-4]
 800b3a2:	ed52 6a01 	vldr	s13, [r2, #-4]
 800b3a6:	ee36 7a07 	vadd.f32	s14, s12, s14
 800b3aa:	ee78 aa25 	vadd.f32	s21, s16, s11
 800b3ae:	ee37 7a26 	vadd.f32	s14, s14, s13
 800b3b2:	ee70 3a67 	vsub.f32	s7, s0, s15
 800b3b6:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800b3ba:	ed94 7a02 	vldr	s14, [r4, #8]
 800b3be:	ed9c 2a02 	vldr	s4, [ip, #8]
 800b3c2:	ed91 ba02 	vldr	s22, [r1, #8]
 800b3c6:	edd3 9a02 	vldr	s19, [r3, #8]
 800b3ca:	edd4 2a01 	vldr	s5, [r4, #4]
 800b3ce:	ed9c 9a01 	vldr	s18, [ip, #4]
 800b3d2:	ed93 5a01 	vldr	s10, [r3, #4]
 800b3d6:	edd1 0a01 	vldr	s1, [r1, #4]
 800b3da:	ee72 6a07 	vadd.f32	s13, s4, s14
 800b3de:	ee32 2a47 	vsub.f32	s4, s4, s14
 800b3e2:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800b3e6:	ee79 4a22 	vadd.f32	s9, s18, s5
 800b3ea:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800b3ee:	ee79 2a62 	vsub.f32	s5, s18, s5
 800b3f2:	ed8c 7a02 	vstr	s14, [ip, #8]
 800b3f6:	ed91 7a01 	vldr	s14, [r1, #4]
 800b3fa:	edd3 8a01 	vldr	s17, [r3, #4]
 800b3fe:	ee34 7a87 	vadd.f32	s14, s9, s14
 800b402:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800b406:	ee37 7a28 	vadd.f32	s14, s14, s17
 800b40a:	ee32 9a60 	vsub.f32	s18, s4, s1
 800b40e:	ed8c 7a01 	vstr	s14, [ip, #4]
 800b412:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800b416:	ed1a aa02 	vldr	s20, [sl, #-8]
 800b41a:	ee73 8a22 	vadd.f32	s17, s6, s5
 800b41e:	ee39 9a05 	vadd.f32	s18, s18, s10
 800b422:	ee7a aac1 	vsub.f32	s21, s21, s2
 800b426:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800b42a:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800b42e:	ee69 ba07 	vmul.f32	s23, s18, s14
 800b432:	ee6a aa87 	vmul.f32	s21, s21, s14
 800b436:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800b43a:	ee63 ca87 	vmul.f32	s25, s7, s14
 800b43e:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800b442:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800b446:	ee68 8a87 	vmul.f32	s17, s17, s14
 800b44a:	ee73 3aea 	vsub.f32	s7, s7, s21
 800b44e:	ee78 8a89 	vadd.f32	s17, s17, s18
 800b452:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800b456:	ee3b aaca 	vsub.f32	s20, s23, s20
 800b45a:	ee34 4a67 	vsub.f32	s8, s8, s15
 800b45e:	ee76 6acb 	vsub.f32	s13, s13, s22
 800b462:	ee36 6a48 	vsub.f32	s12, s12, s16
 800b466:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800b46a:	ed00 7a02 	vstr	s14, [r0, #-8]
 800b46e:	ed40 3a01 	vstr	s7, [r0, #-4]
 800b472:	edc1 8a01 	vstr	s17, [r1, #4]
 800b476:	ed81 aa02 	vstr	s20, [r1, #8]
 800b47a:	ed59 3a04 	vldr	s7, [r9, #-16]
 800b47e:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800b482:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800b486:	ed59 6a03 	vldr	s13, [r9, #-12]
 800b48a:	ee34 4a61 	vsub.f32	s8, s8, s3
 800b48e:	ee36 6a41 	vsub.f32	s12, s12, s2
 800b492:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800b496:	ee66 9a26 	vmul.f32	s19, s12, s13
 800b49a:	ee24 9a23 	vmul.f32	s18, s8, s7
 800b49e:	ee26 6a23 	vmul.f32	s12, s12, s7
 800b4a2:	ee24 4a26 	vmul.f32	s8, s8, s13
 800b4a6:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b4aa:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800b4ae:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800b4b2:	ee36 6a44 	vsub.f32	s12, s12, s8
 800b4b6:	ee37 7a64 	vsub.f32	s14, s14, s9
 800b4ba:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800b4be:	ee79 3a29 	vadd.f32	s7, s18, s19
 800b4c2:	ee75 6a60 	vsub.f32	s13, s10, s1
 800b4c6:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800b4ca:	ee77 7a80 	vadd.f32	s15, s15, s0
 800b4ce:	ed45 3a02 	vstr	s7, [r5, #-8]
 800b4d2:	ed05 6a01 	vstr	s12, [r5, #-4]
 800b4d6:	ed84 7a01 	vstr	s14, [r4, #4]
 800b4da:	ed84 4a02 	vstr	s8, [r4, #8]
 800b4de:	ee35 6a81 	vadd.f32	s12, s11, s2
 800b4e2:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800b4e6:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 800b4ea:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 800b4ee:	ee33 3a62 	vsub.f32	s6, s6, s5
 800b4f2:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800b4f6:	ee67 2a26 	vmul.f32	s5, s14, s13
 800b4fa:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800b4fe:	ee26 5a25 	vmul.f32	s10, s12, s11
 800b502:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b506:	ee26 6a26 	vmul.f32	s12, s12, s13
 800b50a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800b50e:	ee63 6a26 	vmul.f32	s13, s6, s13
 800b512:	ee23 3a25 	vmul.f32	s6, s6, s11
 800b516:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800b51a:	ee75 5a24 	vadd.f32	s11, s10, s9
 800b51e:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800b522:	ee36 7a87 	vadd.f32	s14, s13, s14
 800b526:	f1bb 0b01 	subs.w	fp, fp, #1
 800b52a:	ed42 5a02 	vstr	s11, [r2, #-8]
 800b52e:	ed42 7a01 	vstr	s15, [r2, #-4]
 800b532:	f10e 0e08 	add.w	lr, lr, #8
 800b536:	ed83 3a02 	vstr	s6, [r3, #8]
 800b53a:	ed83 7a01 	vstr	s14, [r3, #4]
 800b53e:	f1ac 0c08 	sub.w	ip, ip, #8
 800b542:	f10a 0a08 	add.w	sl, sl, #8
 800b546:	f100 0008 	add.w	r0, r0, #8
 800b54a:	f1a1 0108 	sub.w	r1, r1, #8
 800b54e:	f109 0910 	add.w	r9, r9, #16
 800b552:	f105 0508 	add.w	r5, r5, #8
 800b556:	f1a4 0408 	sub.w	r4, r4, #8
 800b55a:	f108 0818 	add.w	r8, r8, #24
 800b55e:	f102 0208 	add.w	r2, r2, #8
 800b562:	f1a3 0308 	sub.w	r3, r3, #8
 800b566:	f47f aefc 	bne.w	800b362 <arm_cfft_radix8by4_f32+0x12e>
 800b56a:	9907      	ldr	r1, [sp, #28]
 800b56c:	9800      	ldr	r0, [sp, #0]
 800b56e:	00cb      	lsls	r3, r1, #3
 800b570:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800b574:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800b578:	9100      	str	r1, [sp, #0]
 800b57a:	9904      	ldr	r1, [sp, #16]
 800b57c:	4419      	add	r1, r3
 800b57e:	9104      	str	r1, [sp, #16]
 800b580:	9903      	ldr	r1, [sp, #12]
 800b582:	4419      	add	r1, r3
 800b584:	9103      	str	r1, [sp, #12]
 800b586:	9906      	ldr	r1, [sp, #24]
 800b588:	4419      	add	r1, r3
 800b58a:	9106      	str	r1, [sp, #24]
 800b58c:	9905      	ldr	r1, [sp, #20]
 800b58e:	441f      	add	r7, r3
 800b590:	4419      	add	r1, r3
 800b592:	9b02      	ldr	r3, [sp, #8]
 800b594:	9105      	str	r1, [sp, #20]
 800b596:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b59a:	9302      	str	r3, [sp, #8]
 800b59c:	9904      	ldr	r1, [sp, #16]
 800b59e:	9805      	ldr	r0, [sp, #20]
 800b5a0:	ed91 4a00 	vldr	s8, [r1]
 800b5a4:	edd0 6a00 	vldr	s13, [r0]
 800b5a8:	9b06      	ldr	r3, [sp, #24]
 800b5aa:	ed97 3a00 	vldr	s6, [r7]
 800b5ae:	edd3 7a00 	vldr	s15, [r3]
 800b5b2:	edd0 4a01 	vldr	s9, [r0, #4]
 800b5b6:	edd1 3a01 	vldr	s7, [r1, #4]
 800b5ba:	ed97 2a01 	vldr	s4, [r7, #4]
 800b5be:	ed93 7a01 	vldr	s14, [r3, #4]
 800b5c2:	9a03      	ldr	r2, [sp, #12]
 800b5c4:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800b5c8:	ee34 6a26 	vadd.f32	s12, s8, s13
 800b5cc:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800b5d0:	ee37 5a86 	vadd.f32	s10, s15, s12
 800b5d4:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800b5d8:	ee35 5a03 	vadd.f32	s10, s10, s6
 800b5dc:	ee74 6a66 	vsub.f32	s13, s8, s13
 800b5e0:	ed81 5a00 	vstr	s10, [r1]
 800b5e4:	ed93 5a01 	vldr	s10, [r3, #4]
 800b5e8:	edd7 4a01 	vldr	s9, [r7, #4]
 800b5ec:	ee35 5a85 	vadd.f32	s10, s11, s10
 800b5f0:	ee37 4a26 	vadd.f32	s8, s14, s13
 800b5f4:	ee35 5a24 	vadd.f32	s10, s10, s9
 800b5f8:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800b5fc:	ed81 5a01 	vstr	s10, [r1, #4]
 800b600:	edd2 1a00 	vldr	s3, [r2]
 800b604:	edd2 2a01 	vldr	s5, [r2, #4]
 800b608:	ee34 5a83 	vadd.f32	s10, s9, s6
 800b60c:	ee34 4a42 	vsub.f32	s8, s8, s4
 800b610:	ee36 6a67 	vsub.f32	s12, s12, s15
 800b614:	ee64 4a21 	vmul.f32	s9, s8, s3
 800b618:	ee24 4a22 	vmul.f32	s8, s8, s5
 800b61c:	ee65 2a22 	vmul.f32	s5, s10, s5
 800b620:	ee25 5a21 	vmul.f32	s10, s10, s3
 800b624:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800b628:	ee35 5a44 	vsub.f32	s10, s10, s8
 800b62c:	edc3 2a00 	vstr	s5, [r3]
 800b630:	ed83 5a01 	vstr	s10, [r3, #4]
 800b634:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800b638:	9b00      	ldr	r3, [sp, #0]
 800b63a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800b63e:	ed93 4a01 	vldr	s8, [r3, #4]
 800b642:	ed93 5a00 	vldr	s10, [r3]
 800b646:	9b02      	ldr	r3, [sp, #8]
 800b648:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800b64c:	ee66 4a05 	vmul.f32	s9, s12, s10
 800b650:	ee25 5a85 	vmul.f32	s10, s11, s10
 800b654:	ee26 6a04 	vmul.f32	s12, s12, s8
 800b658:	ee65 5a84 	vmul.f32	s11, s11, s8
 800b65c:	ee35 6a46 	vsub.f32	s12, s10, s12
 800b660:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800b664:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800b668:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800b66c:	ed80 6a01 	vstr	s12, [r0, #4]
 800b670:	edc0 5a00 	vstr	s11, [r0]
 800b674:	edd3 5a01 	vldr	s11, [r3, #4]
 800b678:	edd3 6a00 	vldr	s13, [r3]
 800b67c:	ee37 7a02 	vadd.f32	s14, s14, s4
 800b680:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800b684:	ee27 6a26 	vmul.f32	s12, s14, s13
 800b688:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800b68c:	ee27 7a25 	vmul.f32	s14, s14, s11
 800b690:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b694:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800b698:	ee76 7a27 	vadd.f32	s15, s12, s15
 800b69c:	ed87 7a01 	vstr	s14, [r7, #4]
 800b6a0:	edc7 7a00 	vstr	s15, [r7]
 800b6a4:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 800b6a8:	4621      	mov	r1, r4
 800b6aa:	686a      	ldr	r2, [r5, #4]
 800b6ac:	2304      	movs	r3, #4
 800b6ae:	f000 f8f3 	bl	800b898 <arm_radix8_butterfly_f32>
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	4621      	mov	r1, r4
 800b6b6:	686a      	ldr	r2, [r5, #4]
 800b6b8:	2304      	movs	r3, #4
 800b6ba:	f000 f8ed 	bl	800b898 <arm_radix8_butterfly_f32>
 800b6be:	9808      	ldr	r0, [sp, #32]
 800b6c0:	686a      	ldr	r2, [r5, #4]
 800b6c2:	4621      	mov	r1, r4
 800b6c4:	2304      	movs	r3, #4
 800b6c6:	f000 f8e7 	bl	800b898 <arm_radix8_butterfly_f32>
 800b6ca:	686a      	ldr	r2, [r5, #4]
 800b6cc:	9801      	ldr	r0, [sp, #4]
 800b6ce:	4621      	mov	r1, r4
 800b6d0:	2304      	movs	r3, #4
 800b6d2:	b00d      	add	sp, #52	; 0x34
 800b6d4:	ecbd 8b0a 	vpop	{d8-d12}
 800b6d8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6dc:	f000 b8dc 	b.w	800b898 <arm_radix8_butterfly_f32>

0800b6e0 <arm_cfft_f32>:
 800b6e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6e4:	2a01      	cmp	r2, #1
 800b6e6:	4606      	mov	r6, r0
 800b6e8:	4617      	mov	r7, r2
 800b6ea:	460c      	mov	r4, r1
 800b6ec:	4698      	mov	r8, r3
 800b6ee:	8805      	ldrh	r5, [r0, #0]
 800b6f0:	d056      	beq.n	800b7a0 <arm_cfft_f32+0xc0>
 800b6f2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800b6f6:	d063      	beq.n	800b7c0 <arm_cfft_f32+0xe0>
 800b6f8:	d916      	bls.n	800b728 <arm_cfft_f32+0x48>
 800b6fa:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800b6fe:	d01a      	beq.n	800b736 <arm_cfft_f32+0x56>
 800b700:	d947      	bls.n	800b792 <arm_cfft_f32+0xb2>
 800b702:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800b706:	d05b      	beq.n	800b7c0 <arm_cfft_f32+0xe0>
 800b708:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800b70c:	d105      	bne.n	800b71a <arm_cfft_f32+0x3a>
 800b70e:	2301      	movs	r3, #1
 800b710:	6872      	ldr	r2, [r6, #4]
 800b712:	4629      	mov	r1, r5
 800b714:	4620      	mov	r0, r4
 800b716:	f000 f8bf 	bl	800b898 <arm_radix8_butterfly_f32>
 800b71a:	f1b8 0f00 	cmp.w	r8, #0
 800b71e:	d111      	bne.n	800b744 <arm_cfft_f32+0x64>
 800b720:	2f01      	cmp	r7, #1
 800b722:	d016      	beq.n	800b752 <arm_cfft_f32+0x72>
 800b724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b728:	2d20      	cmp	r5, #32
 800b72a:	d049      	beq.n	800b7c0 <arm_cfft_f32+0xe0>
 800b72c:	d935      	bls.n	800b79a <arm_cfft_f32+0xba>
 800b72e:	2d40      	cmp	r5, #64	; 0x40
 800b730:	d0ed      	beq.n	800b70e <arm_cfft_f32+0x2e>
 800b732:	2d80      	cmp	r5, #128	; 0x80
 800b734:	d1f1      	bne.n	800b71a <arm_cfft_f32+0x3a>
 800b736:	4621      	mov	r1, r4
 800b738:	4630      	mov	r0, r6
 800b73a:	f7ff fcab 	bl	800b094 <arm_cfft_radix8by2_f32>
 800b73e:	f1b8 0f00 	cmp.w	r8, #0
 800b742:	d0ed      	beq.n	800b720 <arm_cfft_f32+0x40>
 800b744:	68b2      	ldr	r2, [r6, #8]
 800b746:	89b1      	ldrh	r1, [r6, #12]
 800b748:	4620      	mov	r0, r4
 800b74a:	f000 f841 	bl	800b7d0 <arm_bitreversal_32>
 800b74e:	2f01      	cmp	r7, #1
 800b750:	d1e8      	bne.n	800b724 <arm_cfft_f32+0x44>
 800b752:	ee07 5a90 	vmov	s15, r5
 800b756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b75a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b75e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b762:	2d00      	cmp	r5, #0
 800b764:	d0de      	beq.n	800b724 <arm_cfft_f32+0x44>
 800b766:	f104 0108 	add.w	r1, r4, #8
 800b76a:	2300      	movs	r3, #0
 800b76c:	3301      	adds	r3, #1
 800b76e:	429d      	cmp	r5, r3
 800b770:	f101 0108 	add.w	r1, r1, #8
 800b774:	ed11 7a04 	vldr	s14, [r1, #-16]
 800b778:	ed51 7a03 	vldr	s15, [r1, #-12]
 800b77c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b780:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b784:	ed01 7a04 	vstr	s14, [r1, #-16]
 800b788:	ed41 7a03 	vstr	s15, [r1, #-12]
 800b78c:	d1ee      	bne.n	800b76c <arm_cfft_f32+0x8c>
 800b78e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b792:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800b796:	d0ba      	beq.n	800b70e <arm_cfft_f32+0x2e>
 800b798:	e7bf      	b.n	800b71a <arm_cfft_f32+0x3a>
 800b79a:	2d10      	cmp	r5, #16
 800b79c:	d0cb      	beq.n	800b736 <arm_cfft_f32+0x56>
 800b79e:	e7bc      	b.n	800b71a <arm_cfft_f32+0x3a>
 800b7a0:	b19d      	cbz	r5, 800b7ca <arm_cfft_f32+0xea>
 800b7a2:	f101 030c 	add.w	r3, r1, #12
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	ed53 7a02 	vldr	s15, [r3, #-8]
 800b7ac:	3201      	adds	r2, #1
 800b7ae:	eef1 7a67 	vneg.f32	s15, s15
 800b7b2:	4295      	cmp	r5, r2
 800b7b4:	ed43 7a02 	vstr	s15, [r3, #-8]
 800b7b8:	f103 0308 	add.w	r3, r3, #8
 800b7bc:	d1f4      	bne.n	800b7a8 <arm_cfft_f32+0xc8>
 800b7be:	e798      	b.n	800b6f2 <arm_cfft_f32+0x12>
 800b7c0:	4621      	mov	r1, r4
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	f7ff fd36 	bl	800b234 <arm_cfft_radix8by4_f32>
 800b7c8:	e7a7      	b.n	800b71a <arm_cfft_f32+0x3a>
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d0aa      	beq.n	800b724 <arm_cfft_f32+0x44>
 800b7ce:	e7b9      	b.n	800b744 <arm_cfft_f32+0x64>

0800b7d0 <arm_bitreversal_32>:
 800b7d0:	b1e9      	cbz	r1, 800b80e <arm_bitreversal_32+0x3e>
 800b7d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7d4:	2500      	movs	r5, #0
 800b7d6:	f102 0e02 	add.w	lr, r2, #2
 800b7da:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800b7de:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800b7e2:	08a4      	lsrs	r4, r4, #2
 800b7e4:	089b      	lsrs	r3, r3, #2
 800b7e6:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800b7ea:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800b7ee:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800b7f2:	00a6      	lsls	r6, r4, #2
 800b7f4:	009b      	lsls	r3, r3, #2
 800b7f6:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800b7fa:	3304      	adds	r3, #4
 800b7fc:	1d34      	adds	r4, r6, #4
 800b7fe:	3502      	adds	r5, #2
 800b800:	58c6      	ldr	r6, [r0, r3]
 800b802:	5907      	ldr	r7, [r0, r4]
 800b804:	50c7      	str	r7, [r0, r3]
 800b806:	428d      	cmp	r5, r1
 800b808:	5106      	str	r6, [r0, r4]
 800b80a:	d3e6      	bcc.n	800b7da <arm_bitreversal_32+0xa>
 800b80c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b80e:	4770      	bx	lr

0800b810 <arm_abs_f32>:
 800b810:	b470      	push	{r4, r5, r6}
 800b812:	0896      	lsrs	r6, r2, #2
 800b814:	d025      	beq.n	800b862 <arm_abs_f32+0x52>
 800b816:	f100 0410 	add.w	r4, r0, #16
 800b81a:	f101 0310 	add.w	r3, r1, #16
 800b81e:	4635      	mov	r5, r6
 800b820:	ed54 7a04 	vldr	s15, [r4, #-16]
 800b824:	eef0 7ae7 	vabs.f32	s15, s15
 800b828:	ed43 7a04 	vstr	s15, [r3, #-16]
 800b82c:	ed54 7a03 	vldr	s15, [r4, #-12]
 800b830:	eef0 7ae7 	vabs.f32	s15, s15
 800b834:	ed43 7a03 	vstr	s15, [r3, #-12]
 800b838:	ed54 7a02 	vldr	s15, [r4, #-8]
 800b83c:	eef0 7ae7 	vabs.f32	s15, s15
 800b840:	ed43 7a02 	vstr	s15, [r3, #-8]
 800b844:	ed54 7a01 	vldr	s15, [r4, #-4]
 800b848:	3d01      	subs	r5, #1
 800b84a:	eef0 7ae7 	vabs.f32	s15, s15
 800b84e:	ed43 7a01 	vstr	s15, [r3, #-4]
 800b852:	f104 0410 	add.w	r4, r4, #16
 800b856:	f103 0310 	add.w	r3, r3, #16
 800b85a:	d1e1      	bne.n	800b820 <arm_abs_f32+0x10>
 800b85c:	0136      	lsls	r6, r6, #4
 800b85e:	4430      	add	r0, r6
 800b860:	4431      	add	r1, r6
 800b862:	f012 0203 	ands.w	r2, r2, #3
 800b866:	d015      	beq.n	800b894 <arm_abs_f32+0x84>
 800b868:	edd0 7a00 	vldr	s15, [r0]
 800b86c:	3a01      	subs	r2, #1
 800b86e:	eef0 7ae7 	vabs.f32	s15, s15
 800b872:	edc1 7a00 	vstr	s15, [r1]
 800b876:	d00d      	beq.n	800b894 <arm_abs_f32+0x84>
 800b878:	edd0 7a01 	vldr	s15, [r0, #4]
 800b87c:	2a01      	cmp	r2, #1
 800b87e:	eef0 7ae7 	vabs.f32	s15, s15
 800b882:	edc1 7a01 	vstr	s15, [r1, #4]
 800b886:	d005      	beq.n	800b894 <arm_abs_f32+0x84>
 800b888:	edd0 7a02 	vldr	s15, [r0, #8]
 800b88c:	eef0 7ae7 	vabs.f32	s15, s15
 800b890:	edc1 7a02 	vstr	s15, [r1, #8]
 800b894:	bc70      	pop	{r4, r5, r6}
 800b896:	4770      	bx	lr

0800b898 <arm_radix8_butterfly_f32>:
 800b898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b89c:	ed2d 8b10 	vpush	{d8-d15}
 800b8a0:	b095      	sub	sp, #84	; 0x54
 800b8a2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	3304      	adds	r3, #4
 800b8aa:	ed9f bab9 	vldr	s22, [pc, #740]	; 800bb90 <arm_radix8_butterfly_f32+0x2f8>
 800b8ae:	9012      	str	r0, [sp, #72]	; 0x48
 800b8b0:	468b      	mov	fp, r1
 800b8b2:	9313      	str	r3, [sp, #76]	; 0x4c
 800b8b4:	4689      	mov	r9, r1
 800b8b6:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800b8ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b8bc:	960f      	str	r6, [sp, #60]	; 0x3c
 800b8be:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800b8c2:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800b8c6:	eb03 0508 	add.w	r5, r3, r8
 800b8ca:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800b8ce:	eb05 040e 	add.w	r4, r5, lr
 800b8d2:	0137      	lsls	r7, r6, #4
 800b8d4:	eba6 030a 	sub.w	r3, r6, sl
 800b8d8:	eb04 000e 	add.w	r0, r4, lr
 800b8dc:	44b2      	add	sl, r6
 800b8de:	1d3a      	adds	r2, r7, #4
 800b8e0:	9702      	str	r7, [sp, #8]
 800b8e2:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800b8e6:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800b8ea:	ebae 0c06 	sub.w	ip, lr, r6
 800b8ee:	9703      	str	r7, [sp, #12]
 800b8f0:	eb03 0708 	add.w	r7, r3, r8
 800b8f4:	9701      	str	r7, [sp, #4]
 800b8f6:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800b8fa:	9706      	str	r7, [sp, #24]
 800b8fc:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800b8fe:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800b902:	f10e 0104 	add.w	r1, lr, #4
 800b906:	4439      	add	r1, r7
 800b908:	443a      	add	r2, r7
 800b90a:	0137      	lsls	r7, r6, #4
 800b90c:	00f6      	lsls	r6, r6, #3
 800b90e:	9704      	str	r7, [sp, #16]
 800b910:	9605      	str	r6, [sp, #20]
 800b912:	9f01      	ldr	r7, [sp, #4]
 800b914:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800b916:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800b91a:	f04f 0c00 	mov.w	ip, #0
 800b91e:	edd4 6a00 	vldr	s13, [r4]
 800b922:	edd7 1a00 	vldr	s3, [r7]
 800b926:	ed16 aa01 	vldr	s20, [r6, #-4]
 800b92a:	edd5 5a00 	vldr	s11, [r5]
 800b92e:	ed52 9a01 	vldr	s19, [r2, #-4]
 800b932:	ed90 6a00 	vldr	s12, [r0]
 800b936:	ed51 7a01 	vldr	s15, [r1, #-4]
 800b93a:	ed93 3a00 	vldr	s6, [r3]
 800b93e:	ee39 0a86 	vadd.f32	s0, s19, s12
 800b942:	ee33 2a21 	vadd.f32	s4, s6, s3
 800b946:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800b94a:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800b94e:	ee35 7a02 	vadd.f32	s14, s10, s4
 800b952:	ee34 4a80 	vadd.f32	s8, s9, s0
 800b956:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b95a:	ee74 6a07 	vadd.f32	s13, s8, s14
 800b95e:	ee34 4a47 	vsub.f32	s8, s8, s14
 800b962:	ed46 6a01 	vstr	s13, [r6, #-4]
 800b966:	ed85 4a00 	vstr	s8, [r5]
 800b96a:	edd1 6a00 	vldr	s13, [r1]
 800b96e:	ed94 9a01 	vldr	s18, [r4, #4]
 800b972:	edd3 2a01 	vldr	s5, [r3, #4]
 800b976:	edd7 8a01 	vldr	s17, [r7, #4]
 800b97a:	edd6 0a00 	vldr	s1, [r6]
 800b97e:	edd5 3a01 	vldr	s7, [r5, #4]
 800b982:	ed90 8a01 	vldr	s16, [r0, #4]
 800b986:	ed92 7a00 	vldr	s14, [r2]
 800b98a:	ee33 3a61 	vsub.f32	s6, s6, s3
 800b98e:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800b992:	ee72 aae8 	vsub.f32	s21, s5, s17
 800b996:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800b99a:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800b99e:	ee77 7a83 	vadd.f32	s15, s15, s6
 800b9a2:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800b9a6:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800b9aa:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800b9ae:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800b9b2:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800b9b6:	ee77 0a08 	vadd.f32	s1, s14, s16
 800b9ba:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800b9be:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b9c2:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800b9c6:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800b9ca:	ee76 6a89 	vadd.f32	s13, s13, s18
 800b9ce:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800b9d2:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b9d6:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800b9da:	ee35 5a42 	vsub.f32	s10, s10, s4
 800b9de:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800b9e2:	ee33 2a20 	vadd.f32	s4, s6, s1
 800b9e6:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800b9ea:	ee33 3a60 	vsub.f32	s6, s6, s1
 800b9ee:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800b9f2:	ee77 0a01 	vadd.f32	s1, s14, s2
 800b9f6:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800b9fa:	ee37 7a41 	vsub.f32	s14, s14, s2
 800b9fe:	ee73 1a84 	vadd.f32	s3, s7, s8
 800ba02:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800ba06:	ee76 3a27 	vadd.f32	s7, s12, s15
 800ba0a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ba0e:	ee32 8a00 	vadd.f32	s16, s4, s0
 800ba12:	ee33 1a45 	vsub.f32	s2, s6, s10
 800ba16:	ee32 2a40 	vsub.f32	s4, s4, s0
 800ba1a:	ee35 5a03 	vadd.f32	s10, s10, s6
 800ba1e:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800ba22:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800ba26:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800ba2a:	ee34 6a67 	vsub.f32	s12, s8, s15
 800ba2e:	ee75 4a87 	vadd.f32	s9, s11, s14
 800ba32:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800ba36:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800ba3a:	ee77 7a84 	vadd.f32	s15, s15, s8
 800ba3e:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800ba42:	44dc      	add	ip, fp
 800ba44:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800ba48:	45e1      	cmp	r9, ip
 800ba4a:	ed86 8a00 	vstr	s16, [r6]
 800ba4e:	ed85 2a01 	vstr	s4, [r5, #4]
 800ba52:	4456      	add	r6, sl
 800ba54:	ed02 0a01 	vstr	s0, [r2, #-4]
 800ba58:	4455      	add	r5, sl
 800ba5a:	edc0 6a00 	vstr	s13, [r0]
 800ba5e:	ed82 1a00 	vstr	s2, [r2]
 800ba62:	ed80 5a01 	vstr	s10, [r0, #4]
 800ba66:	4452      	add	r2, sl
 800ba68:	ed01 3a01 	vstr	s6, [r1, #-4]
 800ba6c:	4450      	add	r0, sl
 800ba6e:	edc7 2a00 	vstr	s5, [r7]
 800ba72:	edc4 4a00 	vstr	s9, [r4]
 800ba76:	ed83 7a00 	vstr	s14, [r3]
 800ba7a:	edc1 5a00 	vstr	s11, [r1]
 800ba7e:	edc7 3a01 	vstr	s7, [r7, #4]
 800ba82:	4451      	add	r1, sl
 800ba84:	ed84 6a01 	vstr	s12, [r4, #4]
 800ba88:	4457      	add	r7, sl
 800ba8a:	edc3 7a01 	vstr	s15, [r3, #4]
 800ba8e:	4454      	add	r4, sl
 800ba90:	4453      	add	r3, sl
 800ba92:	f63f af44 	bhi.w	800b91e <arm_radix8_butterfly_f32+0x86>
 800ba96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba98:	2b07      	cmp	r3, #7
 800ba9a:	f240 81b7 	bls.w	800be0c <arm_radix8_butterfly_f32+0x574>
 800ba9e:	9b06      	ldr	r3, [sp, #24]
 800baa0:	9903      	ldr	r1, [sp, #12]
 800baa2:	9812      	ldr	r0, [sp, #72]	; 0x48
 800baa4:	9e05      	ldr	r6, [sp, #20]
 800baa6:	9a04      	ldr	r2, [sp, #16]
 800baa8:	f103 0c08 	add.w	ip, r3, #8
 800baac:	9b02      	ldr	r3, [sp, #8]
 800baae:	3108      	adds	r1, #8
 800bab0:	f108 0808 	add.w	r8, r8, #8
 800bab4:	1841      	adds	r1, r0, r1
 800bab6:	3608      	adds	r6, #8
 800bab8:	330c      	adds	r3, #12
 800baba:	4604      	mov	r4, r0
 800babc:	4444      	add	r4, r8
 800babe:	18c3      	adds	r3, r0, r3
 800bac0:	9109      	str	r1, [sp, #36]	; 0x24
 800bac2:	1981      	adds	r1, r0, r6
 800bac4:	f10e 0e08 	add.w	lr, lr, #8
 800bac8:	3208      	adds	r2, #8
 800baca:	940b      	str	r4, [sp, #44]	; 0x2c
 800bacc:	9107      	str	r1, [sp, #28]
 800bace:	4604      	mov	r4, r0
 800bad0:	4601      	mov	r1, r0
 800bad2:	9304      	str	r3, [sp, #16]
 800bad4:	f100 030c 	add.w	r3, r0, #12
 800bad8:	4474      	add	r4, lr
 800bada:	f04f 0801 	mov.w	r8, #1
 800bade:	1882      	adds	r2, r0, r2
 800bae0:	4461      	add	r1, ip
 800bae2:	9305      	str	r3, [sp, #20]
 800bae4:	464b      	mov	r3, r9
 800bae6:	940a      	str	r4, [sp, #40]	; 0x28
 800bae8:	46c1      	mov	r9, r8
 800baea:	9208      	str	r2, [sp, #32]
 800baec:	46d8      	mov	r8, fp
 800baee:	9106      	str	r1, [sp, #24]
 800baf0:	f04f 0e00 	mov.w	lr, #0
 800baf4:	469b      	mov	fp, r3
 800baf6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800baf8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bafa:	449e      	add	lr, r3
 800bafc:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800bb00:	441a      	add	r2, r3
 800bb02:	920e      	str	r2, [sp, #56]	; 0x38
 800bb04:	441a      	add	r2, r3
 800bb06:	18d4      	adds	r4, r2, r3
 800bb08:	18e5      	adds	r5, r4, r3
 800bb0a:	18ee      	adds	r6, r5, r3
 800bb0c:	18f7      	adds	r7, r6, r3
 800bb0e:	eb07 0c03 	add.w	ip, r7, r3
 800bb12:	920d      	str	r2, [sp, #52]	; 0x34
 800bb14:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800bb18:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800bb1c:	910c      	str	r1, [sp, #48]	; 0x30
 800bb1e:	4419      	add	r1, r3
 800bb20:	9103      	str	r1, [sp, #12]
 800bb22:	4419      	add	r1, r3
 800bb24:	18ca      	adds	r2, r1, r3
 800bb26:	9202      	str	r2, [sp, #8]
 800bb28:	441a      	add	r2, r3
 800bb2a:	18d0      	adds	r0, r2, r3
 800bb2c:	ed92 ea01 	vldr	s28, [r2, #4]
 800bb30:	9a02      	ldr	r2, [sp, #8]
 800bb32:	edd4 7a00 	vldr	s15, [r4]
 800bb36:	edd2 da01 	vldr	s27, [r2, #4]
 800bb3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb3c:	ed91 da01 	vldr	s26, [r1, #4]
 800bb40:	ed92 ca01 	vldr	s24, [r2, #4]
 800bb44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bb46:	9903      	ldr	r1, [sp, #12]
 800bb48:	edcd 7a03 	vstr	s15, [sp, #12]
 800bb4c:	edd2 7a00 	vldr	s15, [r2]
 800bb50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bb52:	edcd 7a02 	vstr	s15, [sp, #8]
 800bb56:	edd2 7a00 	vldr	s15, [r2]
 800bb5a:	edd0 ea01 	vldr	s29, [r0, #4]
 800bb5e:	edd1 ca01 	vldr	s25, [r1, #4]
 800bb62:	eddc ba00 	vldr	s23, [ip]
 800bb66:	edd7 aa00 	vldr	s21, [r7]
 800bb6a:	ed96 aa00 	vldr	s20, [r6]
 800bb6e:	edd5 9a00 	vldr	s19, [r5]
 800bb72:	edcd 7a01 	vstr	s15, [sp, #4]
 800bb76:	4403      	add	r3, r0
 800bb78:	ed93 fa01 	vldr	s30, [r3, #4]
 800bb7c:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800bb80:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800bb84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bb88:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800bb8c:	46cc      	mov	ip, r9
 800bb8e:	e001      	b.n	800bb94 <arm_radix8_butterfly_f32+0x2fc>
 800bb90:	3f3504f3 	.word	0x3f3504f3
 800bb94:	ed91 6a00 	vldr	s12, [r1]
 800bb98:	ed93 5a00 	vldr	s10, [r3]
 800bb9c:	edd0 fa00 	vldr	s31, [r0]
 800bba0:	edd4 7a00 	vldr	s15, [r4]
 800bba4:	ed95 7a00 	vldr	s14, [r5]
 800bba8:	ed56 3a01 	vldr	s7, [r6, #-4]
 800bbac:	ed17 3a01 	vldr	s6, [r7, #-4]
 800bbb0:	ed92 2a00 	vldr	s4, [r2]
 800bbb4:	ed96 0a00 	vldr	s0, [r6]
 800bbb8:	ee33 8a85 	vadd.f32	s16, s7, s10
 800bbbc:	ee32 1a06 	vadd.f32	s2, s4, s12
 800bbc0:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800bbc4:	ee77 4a87 	vadd.f32	s9, s15, s14
 800bbc8:	ee78 1a04 	vadd.f32	s3, s16, s8
 800bbcc:	ee71 6a24 	vadd.f32	s13, s2, s9
 800bbd0:	ee32 2a46 	vsub.f32	s4, s4, s12
 800bbd4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800bbd8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bbdc:	ed06 6a01 	vstr	s12, [r6, #-4]
 800bbe0:	edd4 8a01 	vldr	s17, [r4, #4]
 800bbe4:	ed92 9a01 	vldr	s18, [r2, #4]
 800bbe8:	edd7 0a00 	vldr	s1, [r7]
 800bbec:	edd1 2a01 	vldr	s5, [r1, #4]
 800bbf0:	ed95 7a01 	vldr	s14, [r5, #4]
 800bbf4:	ed93 6a01 	vldr	s12, [r3, #4]
 800bbf8:	edd0 5a01 	vldr	s11, [r0, #4]
 800bbfc:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800bc00:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800bc04:	ee39 5a62 	vsub.f32	s10, s18, s5
 800bc08:	ee78 fac7 	vsub.f32	s31, s17, s14
 800bc0c:	ee38 4a44 	vsub.f32	s8, s16, s8
 800bc10:	ee38 7a87 	vadd.f32	s14, s17, s14
 800bc14:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800bc18:	ee79 2a22 	vadd.f32	s5, s18, s5
 800bc1c:	ee32 9a27 	vadd.f32	s18, s4, s15
 800bc20:	ee72 7a67 	vsub.f32	s15, s4, s15
 800bc24:	ee30 2a06 	vadd.f32	s4, s0, s12
 800bc28:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800bc2c:	ee71 4a64 	vsub.f32	s9, s2, s9
 800bc30:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800bc34:	ee32 1a08 	vadd.f32	s2, s4, s16
 800bc38:	ee72 fa87 	vadd.f32	s31, s5, s14
 800bc3c:	ee32 2a48 	vsub.f32	s4, s4, s16
 800bc40:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800bc44:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800bc48:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800bc4c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800bc50:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800bc54:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800bc58:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800bc5c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800bc60:	ee30 6a46 	vsub.f32	s12, s0, s12
 800bc64:	ee74 0a22 	vadd.f32	s1, s8, s5
 800bc68:	ee36 0a28 	vadd.f32	s0, s12, s17
 800bc6c:	ee74 2a62 	vsub.f32	s5, s8, s5
 800bc70:	ee36 6a68 	vsub.f32	s12, s12, s17
 800bc74:	ee32 4a64 	vsub.f32	s8, s4, s9
 800bc78:	ee73 8a09 	vadd.f32	s17, s6, s18
 800bc7c:	ee74 4a82 	vadd.f32	s9, s9, s4
 800bc80:	ee33 9a49 	vsub.f32	s18, s6, s18
 800bc84:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800bc88:	ee35 3a85 	vadd.f32	s6, s11, s10
 800bc8c:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800bc90:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800bc94:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800bc98:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800bc9c:	ee30 7a68 	vsub.f32	s14, s0, s17
 800bca0:	ee35 8a03 	vadd.f32	s16, s10, s6
 800bca4:	ee38 0a80 	vadd.f32	s0, s17, s0
 800bca8:	ee73 3a82 	vadd.f32	s7, s7, s4
 800bcac:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800bcb0:	ed9d 2a01 	vldr	s4, [sp, #4]
 800bcb4:	eddd 1a02 	vldr	s3, [sp, #8]
 800bcb8:	ee35 5a43 	vsub.f32	s10, s10, s6
 800bcbc:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800bcc0:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800bcc4:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800bcc8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800bccc:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800bcd0:	ee76 5a49 	vsub.f32	s11, s12, s18
 800bcd4:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800bcd8:	ee39 6a06 	vadd.f32	s12, s18, s12
 800bcdc:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800bce0:	ee21 4a84 	vmul.f32	s8, s3, s8
 800bce4:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800bce8:	ee22 7a07 	vmul.f32	s14, s4, s14
 800bcec:	ee22 2a08 	vmul.f32	s4, s4, s16
 800bcf0:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800bcf4:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800bcf8:	ee31 1a09 	vadd.f32	s2, s2, s18
 800bcfc:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800bd00:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800bd04:	ee74 0a60 	vsub.f32	s1, s8, s1
 800bd08:	ee37 7a48 	vsub.f32	s14, s14, s16
 800bd0c:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800bd10:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800bd14:	ee72 1a21 	vadd.f32	s3, s4, s3
 800bd18:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800bd1c:	ee38 2a89 	vadd.f32	s4, s17, s18
 800bd20:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800bd24:	ee38 8a04 	vadd.f32	s16, s16, s8
 800bd28:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800bd2c:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800bd30:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800bd34:	eddd 5a03 	vldr	s11, [sp, #12]
 800bd38:	edc6 fa00 	vstr	s31, [r6]
 800bd3c:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800bd40:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800bd44:	ee30 0a45 	vsub.f32	s0, s0, s10
 800bd48:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800bd4c:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800bd50:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800bd54:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800bd58:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800bd5c:	ee25 6a86 	vmul.f32	s12, s11, s12
 800bd60:	ee74 4a89 	vadd.f32	s9, s9, s18
 800bd64:	ee34 3a43 	vsub.f32	s6, s8, s6
 800bd68:	ee78 8a85 	vadd.f32	s17, s17, s10
 800bd6c:	ee36 6a67 	vsub.f32	s12, s12, s15
 800bd70:	44c4      	add	ip, r8
 800bd72:	45e3      	cmp	fp, ip
 800bd74:	edc3 3a00 	vstr	s7, [r3]
 800bd78:	edc3 6a01 	vstr	s13, [r3, #4]
 800bd7c:	4456      	add	r6, sl
 800bd7e:	ed07 1a01 	vstr	s2, [r7, #-4]
 800bd82:	edc7 0a00 	vstr	s1, [r7]
 800bd86:	4453      	add	r3, sl
 800bd88:	ed80 2a00 	vstr	s4, [r0]
 800bd8c:	edc0 2a01 	vstr	s5, [r0, #4]
 800bd90:	4457      	add	r7, sl
 800bd92:	edc2 1a00 	vstr	s3, [r2]
 800bd96:	ed82 7a01 	vstr	s14, [r2, #4]
 800bd9a:	4450      	add	r0, sl
 800bd9c:	ed85 8a00 	vstr	s16, [r5]
 800bda0:	ed85 0a01 	vstr	s0, [r5, #4]
 800bda4:	4452      	add	r2, sl
 800bda6:	edc1 4a00 	vstr	s9, [r1]
 800bdaa:	4455      	add	r5, sl
 800bdac:	ed81 3a01 	vstr	s6, [r1, #4]
 800bdb0:	edc4 8a00 	vstr	s17, [r4]
 800bdb4:	ed84 6a01 	vstr	s12, [r4, #4]
 800bdb8:	4451      	add	r1, sl
 800bdba:	4454      	add	r4, sl
 800bdbc:	f63f aeea 	bhi.w	800bb94 <arm_radix8_butterfly_f32+0x2fc>
 800bdc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bdc2:	3308      	adds	r3, #8
 800bdc4:	930b      	str	r3, [sp, #44]	; 0x2c
 800bdc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdc8:	3308      	adds	r3, #8
 800bdca:	930a      	str	r3, [sp, #40]	; 0x28
 800bdcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdce:	3308      	adds	r3, #8
 800bdd0:	9309      	str	r3, [sp, #36]	; 0x24
 800bdd2:	9b08      	ldr	r3, [sp, #32]
 800bdd4:	3308      	adds	r3, #8
 800bdd6:	9308      	str	r3, [sp, #32]
 800bdd8:	9b07      	ldr	r3, [sp, #28]
 800bdda:	3308      	adds	r3, #8
 800bddc:	9307      	str	r3, [sp, #28]
 800bdde:	9b06      	ldr	r3, [sp, #24]
 800bde0:	3308      	adds	r3, #8
 800bde2:	9306      	str	r3, [sp, #24]
 800bde4:	9b05      	ldr	r3, [sp, #20]
 800bde6:	3308      	adds	r3, #8
 800bde8:	9305      	str	r3, [sp, #20]
 800bdea:	9b04      	ldr	r3, [sp, #16]
 800bdec:	3308      	adds	r3, #8
 800bdee:	9304      	str	r3, [sp, #16]
 800bdf0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bdf2:	f109 0901 	add.w	r9, r9, #1
 800bdf6:	454b      	cmp	r3, r9
 800bdf8:	f47f ae7d 	bne.w	800baf6 <arm_radix8_butterfly_f32+0x25e>
 800bdfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bdfe:	00db      	lsls	r3, r3, #3
 800be00:	b29b      	uxth	r3, r3
 800be02:	46d9      	mov	r9, fp
 800be04:	9310      	str	r3, [sp, #64]	; 0x40
 800be06:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800be0a:	e554      	b.n	800b8b6 <arm_radix8_butterfly_f32+0x1e>
 800be0c:	b015      	add	sp, #84	; 0x54
 800be0e:	ecbd 8b10 	vpop	{d8-d15}
 800be12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be16:	bf00      	nop

0800be18 <memset>:
 800be18:	4402      	add	r2, r0
 800be1a:	4603      	mov	r3, r0
 800be1c:	4293      	cmp	r3, r2
 800be1e:	d100      	bne.n	800be22 <memset+0xa>
 800be20:	4770      	bx	lr
 800be22:	f803 1b01 	strb.w	r1, [r3], #1
 800be26:	e7f9      	b.n	800be1c <memset+0x4>

0800be28 <__errno>:
 800be28:	4b01      	ldr	r3, [pc, #4]	; (800be30 <__errno+0x8>)
 800be2a:	6818      	ldr	r0, [r3, #0]
 800be2c:	4770      	bx	lr
 800be2e:	bf00      	nop
 800be30:	20000068 	.word	0x20000068

0800be34 <__libc_init_array>:
 800be34:	b570      	push	{r4, r5, r6, lr}
 800be36:	4d0d      	ldr	r5, [pc, #52]	; (800be6c <__libc_init_array+0x38>)
 800be38:	4c0d      	ldr	r4, [pc, #52]	; (800be70 <__libc_init_array+0x3c>)
 800be3a:	1b64      	subs	r4, r4, r5
 800be3c:	10a4      	asrs	r4, r4, #2
 800be3e:	2600      	movs	r6, #0
 800be40:	42a6      	cmp	r6, r4
 800be42:	d109      	bne.n	800be58 <__libc_init_array+0x24>
 800be44:	4d0b      	ldr	r5, [pc, #44]	; (800be74 <__libc_init_array+0x40>)
 800be46:	4c0c      	ldr	r4, [pc, #48]	; (800be78 <__libc_init_array+0x44>)
 800be48:	f001 fd2c 	bl	800d8a4 <_init>
 800be4c:	1b64      	subs	r4, r4, r5
 800be4e:	10a4      	asrs	r4, r4, #2
 800be50:	2600      	movs	r6, #0
 800be52:	42a6      	cmp	r6, r4
 800be54:	d105      	bne.n	800be62 <__libc_init_array+0x2e>
 800be56:	bd70      	pop	{r4, r5, r6, pc}
 800be58:	f855 3b04 	ldr.w	r3, [r5], #4
 800be5c:	4798      	blx	r3
 800be5e:	3601      	adds	r6, #1
 800be60:	e7ee      	b.n	800be40 <__libc_init_array+0xc>
 800be62:	f855 3b04 	ldr.w	r3, [r5], #4
 800be66:	4798      	blx	r3
 800be68:	3601      	adds	r6, #1
 800be6a:	e7f2      	b.n	800be52 <__libc_init_array+0x1e>
 800be6c:	08022e90 	.word	0x08022e90
 800be70:	08022e90 	.word	0x08022e90
 800be74:	08022e90 	.word	0x08022e90
 800be78:	08022e94 	.word	0x08022e94

0800be7c <pow>:
 800be7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be7e:	ed2d 8b02 	vpush	{d8}
 800be82:	eeb0 8a40 	vmov.f32	s16, s0
 800be86:	eef0 8a60 	vmov.f32	s17, s1
 800be8a:	ec55 4b11 	vmov	r4, r5, d1
 800be8e:	f000 f957 	bl	800c140 <__ieee754_pow>
 800be92:	4622      	mov	r2, r4
 800be94:	462b      	mov	r3, r5
 800be96:	4620      	mov	r0, r4
 800be98:	4629      	mov	r1, r5
 800be9a:	ec57 6b10 	vmov	r6, r7, d0
 800be9e:	f7f4 fe05 	bl	8000aac <__aeabi_dcmpun>
 800bea2:	2800      	cmp	r0, #0
 800bea4:	d13b      	bne.n	800bf1e <pow+0xa2>
 800bea6:	ec51 0b18 	vmov	r0, r1, d8
 800beaa:	2200      	movs	r2, #0
 800beac:	2300      	movs	r3, #0
 800beae:	f7f4 fdcb 	bl	8000a48 <__aeabi_dcmpeq>
 800beb2:	b1b8      	cbz	r0, 800bee4 <pow+0x68>
 800beb4:	2200      	movs	r2, #0
 800beb6:	2300      	movs	r3, #0
 800beb8:	4620      	mov	r0, r4
 800beba:	4629      	mov	r1, r5
 800bebc:	f7f4 fdc4 	bl	8000a48 <__aeabi_dcmpeq>
 800bec0:	2800      	cmp	r0, #0
 800bec2:	d146      	bne.n	800bf52 <pow+0xd6>
 800bec4:	ec45 4b10 	vmov	d0, r4, r5
 800bec8:	f000 f8aa 	bl	800c020 <finite>
 800becc:	b338      	cbz	r0, 800bf1e <pow+0xa2>
 800bece:	2200      	movs	r2, #0
 800bed0:	2300      	movs	r3, #0
 800bed2:	4620      	mov	r0, r4
 800bed4:	4629      	mov	r1, r5
 800bed6:	f7f4 fdc1 	bl	8000a5c <__aeabi_dcmplt>
 800beda:	b300      	cbz	r0, 800bf1e <pow+0xa2>
 800bedc:	f7ff ffa4 	bl	800be28 <__errno>
 800bee0:	2322      	movs	r3, #34	; 0x22
 800bee2:	e01b      	b.n	800bf1c <pow+0xa0>
 800bee4:	ec47 6b10 	vmov	d0, r6, r7
 800bee8:	f000 f89a 	bl	800c020 <finite>
 800beec:	b9e0      	cbnz	r0, 800bf28 <pow+0xac>
 800beee:	eeb0 0a48 	vmov.f32	s0, s16
 800bef2:	eef0 0a68 	vmov.f32	s1, s17
 800bef6:	f000 f893 	bl	800c020 <finite>
 800befa:	b1a8      	cbz	r0, 800bf28 <pow+0xac>
 800befc:	ec45 4b10 	vmov	d0, r4, r5
 800bf00:	f000 f88e 	bl	800c020 <finite>
 800bf04:	b180      	cbz	r0, 800bf28 <pow+0xac>
 800bf06:	4632      	mov	r2, r6
 800bf08:	463b      	mov	r3, r7
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	4639      	mov	r1, r7
 800bf0e:	f7f4 fdcd 	bl	8000aac <__aeabi_dcmpun>
 800bf12:	2800      	cmp	r0, #0
 800bf14:	d0e2      	beq.n	800bedc <pow+0x60>
 800bf16:	f7ff ff87 	bl	800be28 <__errno>
 800bf1a:	2321      	movs	r3, #33	; 0x21
 800bf1c:	6003      	str	r3, [r0, #0]
 800bf1e:	ecbd 8b02 	vpop	{d8}
 800bf22:	ec47 6b10 	vmov	d0, r6, r7
 800bf26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf28:	2200      	movs	r2, #0
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	4630      	mov	r0, r6
 800bf2e:	4639      	mov	r1, r7
 800bf30:	f7f4 fd8a 	bl	8000a48 <__aeabi_dcmpeq>
 800bf34:	2800      	cmp	r0, #0
 800bf36:	d0f2      	beq.n	800bf1e <pow+0xa2>
 800bf38:	eeb0 0a48 	vmov.f32	s0, s16
 800bf3c:	eef0 0a68 	vmov.f32	s1, s17
 800bf40:	f000 f86e 	bl	800c020 <finite>
 800bf44:	2800      	cmp	r0, #0
 800bf46:	d0ea      	beq.n	800bf1e <pow+0xa2>
 800bf48:	ec45 4b10 	vmov	d0, r4, r5
 800bf4c:	f000 f868 	bl	800c020 <finite>
 800bf50:	e7c3      	b.n	800beda <pow+0x5e>
 800bf52:	4f01      	ldr	r7, [pc, #4]	; (800bf58 <pow+0xdc>)
 800bf54:	2600      	movs	r6, #0
 800bf56:	e7e2      	b.n	800bf1e <pow+0xa2>
 800bf58:	3ff00000 	.word	0x3ff00000

0800bf5c <sqrtf>:
 800bf5c:	b508      	push	{r3, lr}
 800bf5e:	ed2d 8b02 	vpush	{d8}
 800bf62:	eeb0 8a40 	vmov.f32	s16, s0
 800bf66:	f000 f866 	bl	800c036 <__ieee754_sqrtf>
 800bf6a:	eeb4 8a48 	vcmp.f32	s16, s16
 800bf6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf72:	d60c      	bvs.n	800bf8e <sqrtf+0x32>
 800bf74:	eddf 8a07 	vldr	s17, [pc, #28]	; 800bf94 <sqrtf+0x38>
 800bf78:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bf7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf80:	d505      	bpl.n	800bf8e <sqrtf+0x32>
 800bf82:	f7ff ff51 	bl	800be28 <__errno>
 800bf86:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bf8a:	2321      	movs	r3, #33	; 0x21
 800bf8c:	6003      	str	r3, [r0, #0]
 800bf8e:	ecbd 8b02 	vpop	{d8}
 800bf92:	bd08      	pop	{r3, pc}
 800bf94:	00000000 	.word	0x00000000

0800bf98 <cosf>:
 800bf98:	ee10 3a10 	vmov	r3, s0
 800bf9c:	b507      	push	{r0, r1, r2, lr}
 800bf9e:	4a1e      	ldr	r2, [pc, #120]	; (800c018 <cosf+0x80>)
 800bfa0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bfa4:	4293      	cmp	r3, r2
 800bfa6:	dc06      	bgt.n	800bfb6 <cosf+0x1e>
 800bfa8:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800c01c <cosf+0x84>
 800bfac:	b003      	add	sp, #12
 800bfae:	f85d eb04 	ldr.w	lr, [sp], #4
 800bfb2:	f000 bdf9 	b.w	800cba8 <__kernel_cosf>
 800bfb6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800bfba:	db04      	blt.n	800bfc6 <cosf+0x2e>
 800bfbc:	ee30 0a40 	vsub.f32	s0, s0, s0
 800bfc0:	b003      	add	sp, #12
 800bfc2:	f85d fb04 	ldr.w	pc, [sp], #4
 800bfc6:	4668      	mov	r0, sp
 800bfc8:	f000 fe94 	bl	800ccf4 <__ieee754_rem_pio2f>
 800bfcc:	f000 0003 	and.w	r0, r0, #3
 800bfd0:	2801      	cmp	r0, #1
 800bfd2:	d009      	beq.n	800bfe8 <cosf+0x50>
 800bfd4:	2802      	cmp	r0, #2
 800bfd6:	d010      	beq.n	800bffa <cosf+0x62>
 800bfd8:	b9b0      	cbnz	r0, 800c008 <cosf+0x70>
 800bfda:	eddd 0a01 	vldr	s1, [sp, #4]
 800bfde:	ed9d 0a00 	vldr	s0, [sp]
 800bfe2:	f000 fde1 	bl	800cba8 <__kernel_cosf>
 800bfe6:	e7eb      	b.n	800bfc0 <cosf+0x28>
 800bfe8:	eddd 0a01 	vldr	s1, [sp, #4]
 800bfec:	ed9d 0a00 	vldr	s0, [sp]
 800bff0:	f000 fe38 	bl	800cc64 <__kernel_sinf>
 800bff4:	eeb1 0a40 	vneg.f32	s0, s0
 800bff8:	e7e2      	b.n	800bfc0 <cosf+0x28>
 800bffa:	eddd 0a01 	vldr	s1, [sp, #4]
 800bffe:	ed9d 0a00 	vldr	s0, [sp]
 800c002:	f000 fdd1 	bl	800cba8 <__kernel_cosf>
 800c006:	e7f5      	b.n	800bff4 <cosf+0x5c>
 800c008:	eddd 0a01 	vldr	s1, [sp, #4]
 800c00c:	ed9d 0a00 	vldr	s0, [sp]
 800c010:	2001      	movs	r0, #1
 800c012:	f000 fe27 	bl	800cc64 <__kernel_sinf>
 800c016:	e7d3      	b.n	800bfc0 <cosf+0x28>
 800c018:	3f490fd8 	.word	0x3f490fd8
 800c01c:	00000000 	.word	0x00000000

0800c020 <finite>:
 800c020:	b082      	sub	sp, #8
 800c022:	ed8d 0b00 	vstr	d0, [sp]
 800c026:	9801      	ldr	r0, [sp, #4]
 800c028:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c02c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c030:	0fc0      	lsrs	r0, r0, #31
 800c032:	b002      	add	sp, #8
 800c034:	4770      	bx	lr

0800c036 <__ieee754_sqrtf>:
 800c036:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c03a:	4770      	bx	lr
 800c03c:	0000      	movs	r0, r0
	...

0800c040 <floor>:
 800c040:	ec51 0b10 	vmov	r0, r1, d0
 800c044:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c04c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800c050:	2e13      	cmp	r6, #19
 800c052:	ee10 5a10 	vmov	r5, s0
 800c056:	ee10 8a10 	vmov	r8, s0
 800c05a:	460c      	mov	r4, r1
 800c05c:	dc31      	bgt.n	800c0c2 <floor+0x82>
 800c05e:	2e00      	cmp	r6, #0
 800c060:	da14      	bge.n	800c08c <floor+0x4c>
 800c062:	a333      	add	r3, pc, #204	; (adr r3, 800c130 <floor+0xf0>)
 800c064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c068:	f7f4 f8d0 	bl	800020c <__adddf3>
 800c06c:	2200      	movs	r2, #0
 800c06e:	2300      	movs	r3, #0
 800c070:	f7f4 fd12 	bl	8000a98 <__aeabi_dcmpgt>
 800c074:	b138      	cbz	r0, 800c086 <floor+0x46>
 800c076:	2c00      	cmp	r4, #0
 800c078:	da53      	bge.n	800c122 <floor+0xe2>
 800c07a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800c07e:	4325      	orrs	r5, r4
 800c080:	d052      	beq.n	800c128 <floor+0xe8>
 800c082:	4c2d      	ldr	r4, [pc, #180]	; (800c138 <floor+0xf8>)
 800c084:	2500      	movs	r5, #0
 800c086:	4621      	mov	r1, r4
 800c088:	4628      	mov	r0, r5
 800c08a:	e024      	b.n	800c0d6 <floor+0x96>
 800c08c:	4f2b      	ldr	r7, [pc, #172]	; (800c13c <floor+0xfc>)
 800c08e:	4137      	asrs	r7, r6
 800c090:	ea01 0307 	and.w	r3, r1, r7
 800c094:	4303      	orrs	r3, r0
 800c096:	d01e      	beq.n	800c0d6 <floor+0x96>
 800c098:	a325      	add	r3, pc, #148	; (adr r3, 800c130 <floor+0xf0>)
 800c09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c09e:	f7f4 f8b5 	bl	800020c <__adddf3>
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	f7f4 fcf7 	bl	8000a98 <__aeabi_dcmpgt>
 800c0aa:	2800      	cmp	r0, #0
 800c0ac:	d0eb      	beq.n	800c086 <floor+0x46>
 800c0ae:	2c00      	cmp	r4, #0
 800c0b0:	bfbe      	ittt	lt
 800c0b2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c0b6:	4133      	asrlt	r3, r6
 800c0b8:	18e4      	addlt	r4, r4, r3
 800c0ba:	ea24 0407 	bic.w	r4, r4, r7
 800c0be:	2500      	movs	r5, #0
 800c0c0:	e7e1      	b.n	800c086 <floor+0x46>
 800c0c2:	2e33      	cmp	r6, #51	; 0x33
 800c0c4:	dd0b      	ble.n	800c0de <floor+0x9e>
 800c0c6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c0ca:	d104      	bne.n	800c0d6 <floor+0x96>
 800c0cc:	ee10 2a10 	vmov	r2, s0
 800c0d0:	460b      	mov	r3, r1
 800c0d2:	f7f4 f89b 	bl	800020c <__adddf3>
 800c0d6:	ec41 0b10 	vmov	d0, r0, r1
 800c0da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0de:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800c0e2:	f04f 37ff 	mov.w	r7, #4294967295
 800c0e6:	40df      	lsrs	r7, r3
 800c0e8:	4238      	tst	r0, r7
 800c0ea:	d0f4      	beq.n	800c0d6 <floor+0x96>
 800c0ec:	a310      	add	r3, pc, #64	; (adr r3, 800c130 <floor+0xf0>)
 800c0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f2:	f7f4 f88b 	bl	800020c <__adddf3>
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	f7f4 fccd 	bl	8000a98 <__aeabi_dcmpgt>
 800c0fe:	2800      	cmp	r0, #0
 800c100:	d0c1      	beq.n	800c086 <floor+0x46>
 800c102:	2c00      	cmp	r4, #0
 800c104:	da0a      	bge.n	800c11c <floor+0xdc>
 800c106:	2e14      	cmp	r6, #20
 800c108:	d101      	bne.n	800c10e <floor+0xce>
 800c10a:	3401      	adds	r4, #1
 800c10c:	e006      	b.n	800c11c <floor+0xdc>
 800c10e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c112:	2301      	movs	r3, #1
 800c114:	40b3      	lsls	r3, r6
 800c116:	441d      	add	r5, r3
 800c118:	45a8      	cmp	r8, r5
 800c11a:	d8f6      	bhi.n	800c10a <floor+0xca>
 800c11c:	ea25 0507 	bic.w	r5, r5, r7
 800c120:	e7b1      	b.n	800c086 <floor+0x46>
 800c122:	2500      	movs	r5, #0
 800c124:	462c      	mov	r4, r5
 800c126:	e7ae      	b.n	800c086 <floor+0x46>
 800c128:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c12c:	e7ab      	b.n	800c086 <floor+0x46>
 800c12e:	bf00      	nop
 800c130:	8800759c 	.word	0x8800759c
 800c134:	7e37e43c 	.word	0x7e37e43c
 800c138:	bff00000 	.word	0xbff00000
 800c13c:	000fffff 	.word	0x000fffff

0800c140 <__ieee754_pow>:
 800c140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c144:	ed2d 8b06 	vpush	{d8-d10}
 800c148:	b089      	sub	sp, #36	; 0x24
 800c14a:	ed8d 1b00 	vstr	d1, [sp]
 800c14e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800c152:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800c156:	ea58 0102 	orrs.w	r1, r8, r2
 800c15a:	ec57 6b10 	vmov	r6, r7, d0
 800c15e:	d115      	bne.n	800c18c <__ieee754_pow+0x4c>
 800c160:	19b3      	adds	r3, r6, r6
 800c162:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800c166:	4152      	adcs	r2, r2
 800c168:	4299      	cmp	r1, r3
 800c16a:	4b89      	ldr	r3, [pc, #548]	; (800c390 <__ieee754_pow+0x250>)
 800c16c:	4193      	sbcs	r3, r2
 800c16e:	f080 84d1 	bcs.w	800cb14 <__ieee754_pow+0x9d4>
 800c172:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c176:	4630      	mov	r0, r6
 800c178:	4639      	mov	r1, r7
 800c17a:	f7f4 f847 	bl	800020c <__adddf3>
 800c17e:	ec41 0b10 	vmov	d0, r0, r1
 800c182:	b009      	add	sp, #36	; 0x24
 800c184:	ecbd 8b06 	vpop	{d8-d10}
 800c188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c18c:	4b81      	ldr	r3, [pc, #516]	; (800c394 <__ieee754_pow+0x254>)
 800c18e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c192:	429c      	cmp	r4, r3
 800c194:	ee10 aa10 	vmov	sl, s0
 800c198:	463d      	mov	r5, r7
 800c19a:	dc06      	bgt.n	800c1aa <__ieee754_pow+0x6a>
 800c19c:	d101      	bne.n	800c1a2 <__ieee754_pow+0x62>
 800c19e:	2e00      	cmp	r6, #0
 800c1a0:	d1e7      	bne.n	800c172 <__ieee754_pow+0x32>
 800c1a2:	4598      	cmp	r8, r3
 800c1a4:	dc01      	bgt.n	800c1aa <__ieee754_pow+0x6a>
 800c1a6:	d10f      	bne.n	800c1c8 <__ieee754_pow+0x88>
 800c1a8:	b172      	cbz	r2, 800c1c8 <__ieee754_pow+0x88>
 800c1aa:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800c1ae:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800c1b2:	ea55 050a 	orrs.w	r5, r5, sl
 800c1b6:	d1dc      	bne.n	800c172 <__ieee754_pow+0x32>
 800c1b8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c1bc:	18db      	adds	r3, r3, r3
 800c1be:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800c1c2:	4152      	adcs	r2, r2
 800c1c4:	429d      	cmp	r5, r3
 800c1c6:	e7d0      	b.n	800c16a <__ieee754_pow+0x2a>
 800c1c8:	2d00      	cmp	r5, #0
 800c1ca:	da3b      	bge.n	800c244 <__ieee754_pow+0x104>
 800c1cc:	4b72      	ldr	r3, [pc, #456]	; (800c398 <__ieee754_pow+0x258>)
 800c1ce:	4598      	cmp	r8, r3
 800c1d0:	dc51      	bgt.n	800c276 <__ieee754_pow+0x136>
 800c1d2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c1d6:	4598      	cmp	r8, r3
 800c1d8:	f340 84ab 	ble.w	800cb32 <__ieee754_pow+0x9f2>
 800c1dc:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c1e0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c1e4:	2b14      	cmp	r3, #20
 800c1e6:	dd0f      	ble.n	800c208 <__ieee754_pow+0xc8>
 800c1e8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c1ec:	fa22 f103 	lsr.w	r1, r2, r3
 800c1f0:	fa01 f303 	lsl.w	r3, r1, r3
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	f040 849c 	bne.w	800cb32 <__ieee754_pow+0x9f2>
 800c1fa:	f001 0101 	and.w	r1, r1, #1
 800c1fe:	f1c1 0302 	rsb	r3, r1, #2
 800c202:	9304      	str	r3, [sp, #16]
 800c204:	b182      	cbz	r2, 800c228 <__ieee754_pow+0xe8>
 800c206:	e05f      	b.n	800c2c8 <__ieee754_pow+0x188>
 800c208:	2a00      	cmp	r2, #0
 800c20a:	d15b      	bne.n	800c2c4 <__ieee754_pow+0x184>
 800c20c:	f1c3 0314 	rsb	r3, r3, #20
 800c210:	fa48 f103 	asr.w	r1, r8, r3
 800c214:	fa01 f303 	lsl.w	r3, r1, r3
 800c218:	4543      	cmp	r3, r8
 800c21a:	f040 8487 	bne.w	800cb2c <__ieee754_pow+0x9ec>
 800c21e:	f001 0101 	and.w	r1, r1, #1
 800c222:	f1c1 0302 	rsb	r3, r1, #2
 800c226:	9304      	str	r3, [sp, #16]
 800c228:	4b5c      	ldr	r3, [pc, #368]	; (800c39c <__ieee754_pow+0x25c>)
 800c22a:	4598      	cmp	r8, r3
 800c22c:	d132      	bne.n	800c294 <__ieee754_pow+0x154>
 800c22e:	f1b9 0f00 	cmp.w	r9, #0
 800c232:	f280 8477 	bge.w	800cb24 <__ieee754_pow+0x9e4>
 800c236:	4959      	ldr	r1, [pc, #356]	; (800c39c <__ieee754_pow+0x25c>)
 800c238:	4632      	mov	r2, r6
 800c23a:	463b      	mov	r3, r7
 800c23c:	2000      	movs	r0, #0
 800c23e:	f7f4 fac5 	bl	80007cc <__aeabi_ddiv>
 800c242:	e79c      	b.n	800c17e <__ieee754_pow+0x3e>
 800c244:	2300      	movs	r3, #0
 800c246:	9304      	str	r3, [sp, #16]
 800c248:	2a00      	cmp	r2, #0
 800c24a:	d13d      	bne.n	800c2c8 <__ieee754_pow+0x188>
 800c24c:	4b51      	ldr	r3, [pc, #324]	; (800c394 <__ieee754_pow+0x254>)
 800c24e:	4598      	cmp	r8, r3
 800c250:	d1ea      	bne.n	800c228 <__ieee754_pow+0xe8>
 800c252:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c256:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c25a:	ea53 030a 	orrs.w	r3, r3, sl
 800c25e:	f000 8459 	beq.w	800cb14 <__ieee754_pow+0x9d4>
 800c262:	4b4f      	ldr	r3, [pc, #316]	; (800c3a0 <__ieee754_pow+0x260>)
 800c264:	429c      	cmp	r4, r3
 800c266:	dd08      	ble.n	800c27a <__ieee754_pow+0x13a>
 800c268:	f1b9 0f00 	cmp.w	r9, #0
 800c26c:	f2c0 8456 	blt.w	800cb1c <__ieee754_pow+0x9dc>
 800c270:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c274:	e783      	b.n	800c17e <__ieee754_pow+0x3e>
 800c276:	2302      	movs	r3, #2
 800c278:	e7e5      	b.n	800c246 <__ieee754_pow+0x106>
 800c27a:	f1b9 0f00 	cmp.w	r9, #0
 800c27e:	f04f 0000 	mov.w	r0, #0
 800c282:	f04f 0100 	mov.w	r1, #0
 800c286:	f6bf af7a 	bge.w	800c17e <__ieee754_pow+0x3e>
 800c28a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c28e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c292:	e774      	b.n	800c17e <__ieee754_pow+0x3e>
 800c294:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c298:	d106      	bne.n	800c2a8 <__ieee754_pow+0x168>
 800c29a:	4632      	mov	r2, r6
 800c29c:	463b      	mov	r3, r7
 800c29e:	4630      	mov	r0, r6
 800c2a0:	4639      	mov	r1, r7
 800c2a2:	f7f4 f969 	bl	8000578 <__aeabi_dmul>
 800c2a6:	e76a      	b.n	800c17e <__ieee754_pow+0x3e>
 800c2a8:	4b3e      	ldr	r3, [pc, #248]	; (800c3a4 <__ieee754_pow+0x264>)
 800c2aa:	4599      	cmp	r9, r3
 800c2ac:	d10c      	bne.n	800c2c8 <__ieee754_pow+0x188>
 800c2ae:	2d00      	cmp	r5, #0
 800c2b0:	db0a      	blt.n	800c2c8 <__ieee754_pow+0x188>
 800c2b2:	ec47 6b10 	vmov	d0, r6, r7
 800c2b6:	b009      	add	sp, #36	; 0x24
 800c2b8:	ecbd 8b06 	vpop	{d8-d10}
 800c2bc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2c0:	f000 befc 	b.w	800d0bc <__ieee754_sqrt>
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	9304      	str	r3, [sp, #16]
 800c2c8:	ec47 6b10 	vmov	d0, r6, r7
 800c2cc:	f000 fc62 	bl	800cb94 <fabs>
 800c2d0:	ec51 0b10 	vmov	r0, r1, d0
 800c2d4:	f1ba 0f00 	cmp.w	sl, #0
 800c2d8:	d129      	bne.n	800c32e <__ieee754_pow+0x1ee>
 800c2da:	b124      	cbz	r4, 800c2e6 <__ieee754_pow+0x1a6>
 800c2dc:	4b2f      	ldr	r3, [pc, #188]	; (800c39c <__ieee754_pow+0x25c>)
 800c2de:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c2e2:	429a      	cmp	r2, r3
 800c2e4:	d123      	bne.n	800c32e <__ieee754_pow+0x1ee>
 800c2e6:	f1b9 0f00 	cmp.w	r9, #0
 800c2ea:	da05      	bge.n	800c2f8 <__ieee754_pow+0x1b8>
 800c2ec:	4602      	mov	r2, r0
 800c2ee:	460b      	mov	r3, r1
 800c2f0:	2000      	movs	r0, #0
 800c2f2:	492a      	ldr	r1, [pc, #168]	; (800c39c <__ieee754_pow+0x25c>)
 800c2f4:	f7f4 fa6a 	bl	80007cc <__aeabi_ddiv>
 800c2f8:	2d00      	cmp	r5, #0
 800c2fa:	f6bf af40 	bge.w	800c17e <__ieee754_pow+0x3e>
 800c2fe:	9b04      	ldr	r3, [sp, #16]
 800c300:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c304:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c308:	431c      	orrs	r4, r3
 800c30a:	d108      	bne.n	800c31e <__ieee754_pow+0x1de>
 800c30c:	4602      	mov	r2, r0
 800c30e:	460b      	mov	r3, r1
 800c310:	4610      	mov	r0, r2
 800c312:	4619      	mov	r1, r3
 800c314:	f7f3 ff78 	bl	8000208 <__aeabi_dsub>
 800c318:	4602      	mov	r2, r0
 800c31a:	460b      	mov	r3, r1
 800c31c:	e78f      	b.n	800c23e <__ieee754_pow+0xfe>
 800c31e:	9b04      	ldr	r3, [sp, #16]
 800c320:	2b01      	cmp	r3, #1
 800c322:	f47f af2c 	bne.w	800c17e <__ieee754_pow+0x3e>
 800c326:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c32a:	4619      	mov	r1, r3
 800c32c:	e727      	b.n	800c17e <__ieee754_pow+0x3e>
 800c32e:	0feb      	lsrs	r3, r5, #31
 800c330:	3b01      	subs	r3, #1
 800c332:	9306      	str	r3, [sp, #24]
 800c334:	9a06      	ldr	r2, [sp, #24]
 800c336:	9b04      	ldr	r3, [sp, #16]
 800c338:	4313      	orrs	r3, r2
 800c33a:	d102      	bne.n	800c342 <__ieee754_pow+0x202>
 800c33c:	4632      	mov	r2, r6
 800c33e:	463b      	mov	r3, r7
 800c340:	e7e6      	b.n	800c310 <__ieee754_pow+0x1d0>
 800c342:	4b19      	ldr	r3, [pc, #100]	; (800c3a8 <__ieee754_pow+0x268>)
 800c344:	4598      	cmp	r8, r3
 800c346:	f340 80fb 	ble.w	800c540 <__ieee754_pow+0x400>
 800c34a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c34e:	4598      	cmp	r8, r3
 800c350:	4b13      	ldr	r3, [pc, #76]	; (800c3a0 <__ieee754_pow+0x260>)
 800c352:	dd0c      	ble.n	800c36e <__ieee754_pow+0x22e>
 800c354:	429c      	cmp	r4, r3
 800c356:	dc0f      	bgt.n	800c378 <__ieee754_pow+0x238>
 800c358:	f1b9 0f00 	cmp.w	r9, #0
 800c35c:	da0f      	bge.n	800c37e <__ieee754_pow+0x23e>
 800c35e:	2000      	movs	r0, #0
 800c360:	b009      	add	sp, #36	; 0x24
 800c362:	ecbd 8b06 	vpop	{d8-d10}
 800c366:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c36a:	f000 be9e 	b.w	800d0aa <__math_oflow>
 800c36e:	429c      	cmp	r4, r3
 800c370:	dbf2      	blt.n	800c358 <__ieee754_pow+0x218>
 800c372:	4b0a      	ldr	r3, [pc, #40]	; (800c39c <__ieee754_pow+0x25c>)
 800c374:	429c      	cmp	r4, r3
 800c376:	dd19      	ble.n	800c3ac <__ieee754_pow+0x26c>
 800c378:	f1b9 0f00 	cmp.w	r9, #0
 800c37c:	dcef      	bgt.n	800c35e <__ieee754_pow+0x21e>
 800c37e:	2000      	movs	r0, #0
 800c380:	b009      	add	sp, #36	; 0x24
 800c382:	ecbd 8b06 	vpop	{d8-d10}
 800c386:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c38a:	f000 be85 	b.w	800d098 <__math_uflow>
 800c38e:	bf00      	nop
 800c390:	fff00000 	.word	0xfff00000
 800c394:	7ff00000 	.word	0x7ff00000
 800c398:	433fffff 	.word	0x433fffff
 800c39c:	3ff00000 	.word	0x3ff00000
 800c3a0:	3fefffff 	.word	0x3fefffff
 800c3a4:	3fe00000 	.word	0x3fe00000
 800c3a8:	41e00000 	.word	0x41e00000
 800c3ac:	4b60      	ldr	r3, [pc, #384]	; (800c530 <__ieee754_pow+0x3f0>)
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	f7f3 ff2a 	bl	8000208 <__aeabi_dsub>
 800c3b4:	a354      	add	r3, pc, #336	; (adr r3, 800c508 <__ieee754_pow+0x3c8>)
 800c3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ba:	4604      	mov	r4, r0
 800c3bc:	460d      	mov	r5, r1
 800c3be:	f7f4 f8db 	bl	8000578 <__aeabi_dmul>
 800c3c2:	a353      	add	r3, pc, #332	; (adr r3, 800c510 <__ieee754_pow+0x3d0>)
 800c3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3c8:	4606      	mov	r6, r0
 800c3ca:	460f      	mov	r7, r1
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	4629      	mov	r1, r5
 800c3d0:	f7f4 f8d2 	bl	8000578 <__aeabi_dmul>
 800c3d4:	4b57      	ldr	r3, [pc, #348]	; (800c534 <__ieee754_pow+0x3f4>)
 800c3d6:	4682      	mov	sl, r0
 800c3d8:	468b      	mov	fp, r1
 800c3da:	2200      	movs	r2, #0
 800c3dc:	4620      	mov	r0, r4
 800c3de:	4629      	mov	r1, r5
 800c3e0:	f7f4 f8ca 	bl	8000578 <__aeabi_dmul>
 800c3e4:	4602      	mov	r2, r0
 800c3e6:	460b      	mov	r3, r1
 800c3e8:	a14b      	add	r1, pc, #300	; (adr r1, 800c518 <__ieee754_pow+0x3d8>)
 800c3ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3ee:	f7f3 ff0b 	bl	8000208 <__aeabi_dsub>
 800c3f2:	4622      	mov	r2, r4
 800c3f4:	462b      	mov	r3, r5
 800c3f6:	f7f4 f8bf 	bl	8000578 <__aeabi_dmul>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	2000      	movs	r0, #0
 800c400:	494d      	ldr	r1, [pc, #308]	; (800c538 <__ieee754_pow+0x3f8>)
 800c402:	f7f3 ff01 	bl	8000208 <__aeabi_dsub>
 800c406:	4622      	mov	r2, r4
 800c408:	4680      	mov	r8, r0
 800c40a:	4689      	mov	r9, r1
 800c40c:	462b      	mov	r3, r5
 800c40e:	4620      	mov	r0, r4
 800c410:	4629      	mov	r1, r5
 800c412:	f7f4 f8b1 	bl	8000578 <__aeabi_dmul>
 800c416:	4602      	mov	r2, r0
 800c418:	460b      	mov	r3, r1
 800c41a:	4640      	mov	r0, r8
 800c41c:	4649      	mov	r1, r9
 800c41e:	f7f4 f8ab 	bl	8000578 <__aeabi_dmul>
 800c422:	a33f      	add	r3, pc, #252	; (adr r3, 800c520 <__ieee754_pow+0x3e0>)
 800c424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c428:	f7f4 f8a6 	bl	8000578 <__aeabi_dmul>
 800c42c:	4602      	mov	r2, r0
 800c42e:	460b      	mov	r3, r1
 800c430:	4650      	mov	r0, sl
 800c432:	4659      	mov	r1, fp
 800c434:	f7f3 fee8 	bl	8000208 <__aeabi_dsub>
 800c438:	4602      	mov	r2, r0
 800c43a:	460b      	mov	r3, r1
 800c43c:	4680      	mov	r8, r0
 800c43e:	4689      	mov	r9, r1
 800c440:	4630      	mov	r0, r6
 800c442:	4639      	mov	r1, r7
 800c444:	f7f3 fee2 	bl	800020c <__adddf3>
 800c448:	2000      	movs	r0, #0
 800c44a:	4632      	mov	r2, r6
 800c44c:	463b      	mov	r3, r7
 800c44e:	4604      	mov	r4, r0
 800c450:	460d      	mov	r5, r1
 800c452:	f7f3 fed9 	bl	8000208 <__aeabi_dsub>
 800c456:	4602      	mov	r2, r0
 800c458:	460b      	mov	r3, r1
 800c45a:	4640      	mov	r0, r8
 800c45c:	4649      	mov	r1, r9
 800c45e:	f7f3 fed3 	bl	8000208 <__aeabi_dsub>
 800c462:	9b04      	ldr	r3, [sp, #16]
 800c464:	9a06      	ldr	r2, [sp, #24]
 800c466:	3b01      	subs	r3, #1
 800c468:	4313      	orrs	r3, r2
 800c46a:	4682      	mov	sl, r0
 800c46c:	468b      	mov	fp, r1
 800c46e:	f040 81e7 	bne.w	800c840 <__ieee754_pow+0x700>
 800c472:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c528 <__ieee754_pow+0x3e8>
 800c476:	eeb0 8a47 	vmov.f32	s16, s14
 800c47a:	eef0 8a67 	vmov.f32	s17, s15
 800c47e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c482:	2600      	movs	r6, #0
 800c484:	4632      	mov	r2, r6
 800c486:	463b      	mov	r3, r7
 800c488:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c48c:	f7f3 febc 	bl	8000208 <__aeabi_dsub>
 800c490:	4622      	mov	r2, r4
 800c492:	462b      	mov	r3, r5
 800c494:	f7f4 f870 	bl	8000578 <__aeabi_dmul>
 800c498:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c49c:	4680      	mov	r8, r0
 800c49e:	4689      	mov	r9, r1
 800c4a0:	4650      	mov	r0, sl
 800c4a2:	4659      	mov	r1, fp
 800c4a4:	f7f4 f868 	bl	8000578 <__aeabi_dmul>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	4640      	mov	r0, r8
 800c4ae:	4649      	mov	r1, r9
 800c4b0:	f7f3 feac 	bl	800020c <__adddf3>
 800c4b4:	4632      	mov	r2, r6
 800c4b6:	463b      	mov	r3, r7
 800c4b8:	4680      	mov	r8, r0
 800c4ba:	4689      	mov	r9, r1
 800c4bc:	4620      	mov	r0, r4
 800c4be:	4629      	mov	r1, r5
 800c4c0:	f7f4 f85a 	bl	8000578 <__aeabi_dmul>
 800c4c4:	460b      	mov	r3, r1
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	460d      	mov	r5, r1
 800c4ca:	4602      	mov	r2, r0
 800c4cc:	4649      	mov	r1, r9
 800c4ce:	4640      	mov	r0, r8
 800c4d0:	f7f3 fe9c 	bl	800020c <__adddf3>
 800c4d4:	4b19      	ldr	r3, [pc, #100]	; (800c53c <__ieee754_pow+0x3fc>)
 800c4d6:	4299      	cmp	r1, r3
 800c4d8:	ec45 4b19 	vmov	d9, r4, r5
 800c4dc:	4606      	mov	r6, r0
 800c4de:	460f      	mov	r7, r1
 800c4e0:	468b      	mov	fp, r1
 800c4e2:	f340 82f0 	ble.w	800cac6 <__ieee754_pow+0x986>
 800c4e6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c4ea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c4ee:	4303      	orrs	r3, r0
 800c4f0:	f000 81e4 	beq.w	800c8bc <__ieee754_pow+0x77c>
 800c4f4:	ec51 0b18 	vmov	r0, r1, d8
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	f7f4 faae 	bl	8000a5c <__aeabi_dcmplt>
 800c500:	3800      	subs	r0, #0
 800c502:	bf18      	it	ne
 800c504:	2001      	movne	r0, #1
 800c506:	e72b      	b.n	800c360 <__ieee754_pow+0x220>
 800c508:	60000000 	.word	0x60000000
 800c50c:	3ff71547 	.word	0x3ff71547
 800c510:	f85ddf44 	.word	0xf85ddf44
 800c514:	3e54ae0b 	.word	0x3e54ae0b
 800c518:	55555555 	.word	0x55555555
 800c51c:	3fd55555 	.word	0x3fd55555
 800c520:	652b82fe 	.word	0x652b82fe
 800c524:	3ff71547 	.word	0x3ff71547
 800c528:	00000000 	.word	0x00000000
 800c52c:	bff00000 	.word	0xbff00000
 800c530:	3ff00000 	.word	0x3ff00000
 800c534:	3fd00000 	.word	0x3fd00000
 800c538:	3fe00000 	.word	0x3fe00000
 800c53c:	408fffff 	.word	0x408fffff
 800c540:	4bd5      	ldr	r3, [pc, #852]	; (800c898 <__ieee754_pow+0x758>)
 800c542:	402b      	ands	r3, r5
 800c544:	2200      	movs	r2, #0
 800c546:	b92b      	cbnz	r3, 800c554 <__ieee754_pow+0x414>
 800c548:	4bd4      	ldr	r3, [pc, #848]	; (800c89c <__ieee754_pow+0x75c>)
 800c54a:	f7f4 f815 	bl	8000578 <__aeabi_dmul>
 800c54e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c552:	460c      	mov	r4, r1
 800c554:	1523      	asrs	r3, r4, #20
 800c556:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c55a:	4413      	add	r3, r2
 800c55c:	9305      	str	r3, [sp, #20]
 800c55e:	4bd0      	ldr	r3, [pc, #832]	; (800c8a0 <__ieee754_pow+0x760>)
 800c560:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c564:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c568:	429c      	cmp	r4, r3
 800c56a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c56e:	dd08      	ble.n	800c582 <__ieee754_pow+0x442>
 800c570:	4bcc      	ldr	r3, [pc, #816]	; (800c8a4 <__ieee754_pow+0x764>)
 800c572:	429c      	cmp	r4, r3
 800c574:	f340 8162 	ble.w	800c83c <__ieee754_pow+0x6fc>
 800c578:	9b05      	ldr	r3, [sp, #20]
 800c57a:	3301      	adds	r3, #1
 800c57c:	9305      	str	r3, [sp, #20]
 800c57e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c582:	2400      	movs	r4, #0
 800c584:	00e3      	lsls	r3, r4, #3
 800c586:	9307      	str	r3, [sp, #28]
 800c588:	4bc7      	ldr	r3, [pc, #796]	; (800c8a8 <__ieee754_pow+0x768>)
 800c58a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c58e:	ed93 7b00 	vldr	d7, [r3]
 800c592:	4629      	mov	r1, r5
 800c594:	ec53 2b17 	vmov	r2, r3, d7
 800c598:	eeb0 9a47 	vmov.f32	s18, s14
 800c59c:	eef0 9a67 	vmov.f32	s19, s15
 800c5a0:	4682      	mov	sl, r0
 800c5a2:	f7f3 fe31 	bl	8000208 <__aeabi_dsub>
 800c5a6:	4652      	mov	r2, sl
 800c5a8:	4606      	mov	r6, r0
 800c5aa:	460f      	mov	r7, r1
 800c5ac:	462b      	mov	r3, r5
 800c5ae:	ec51 0b19 	vmov	r0, r1, d9
 800c5b2:	f7f3 fe2b 	bl	800020c <__adddf3>
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	460b      	mov	r3, r1
 800c5ba:	2000      	movs	r0, #0
 800c5bc:	49bb      	ldr	r1, [pc, #748]	; (800c8ac <__ieee754_pow+0x76c>)
 800c5be:	f7f4 f905 	bl	80007cc <__aeabi_ddiv>
 800c5c2:	ec41 0b1a 	vmov	d10, r0, r1
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	460b      	mov	r3, r1
 800c5ca:	4630      	mov	r0, r6
 800c5cc:	4639      	mov	r1, r7
 800c5ce:	f7f3 ffd3 	bl	8000578 <__aeabi_dmul>
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5d8:	9302      	str	r3, [sp, #8]
 800c5da:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c5de:	46ab      	mov	fp, r5
 800c5e0:	106d      	asrs	r5, r5, #1
 800c5e2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c5e6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c5ea:	ec41 0b18 	vmov	d8, r0, r1
 800c5ee:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	4640      	mov	r0, r8
 800c5f6:	4649      	mov	r1, r9
 800c5f8:	4614      	mov	r4, r2
 800c5fa:	461d      	mov	r5, r3
 800c5fc:	f7f3 ffbc 	bl	8000578 <__aeabi_dmul>
 800c600:	4602      	mov	r2, r0
 800c602:	460b      	mov	r3, r1
 800c604:	4630      	mov	r0, r6
 800c606:	4639      	mov	r1, r7
 800c608:	f7f3 fdfe 	bl	8000208 <__aeabi_dsub>
 800c60c:	ec53 2b19 	vmov	r2, r3, d9
 800c610:	4606      	mov	r6, r0
 800c612:	460f      	mov	r7, r1
 800c614:	4620      	mov	r0, r4
 800c616:	4629      	mov	r1, r5
 800c618:	f7f3 fdf6 	bl	8000208 <__aeabi_dsub>
 800c61c:	4602      	mov	r2, r0
 800c61e:	460b      	mov	r3, r1
 800c620:	4650      	mov	r0, sl
 800c622:	4659      	mov	r1, fp
 800c624:	f7f3 fdf0 	bl	8000208 <__aeabi_dsub>
 800c628:	4642      	mov	r2, r8
 800c62a:	464b      	mov	r3, r9
 800c62c:	f7f3 ffa4 	bl	8000578 <__aeabi_dmul>
 800c630:	4602      	mov	r2, r0
 800c632:	460b      	mov	r3, r1
 800c634:	4630      	mov	r0, r6
 800c636:	4639      	mov	r1, r7
 800c638:	f7f3 fde6 	bl	8000208 <__aeabi_dsub>
 800c63c:	ec53 2b1a 	vmov	r2, r3, d10
 800c640:	f7f3 ff9a 	bl	8000578 <__aeabi_dmul>
 800c644:	ec53 2b18 	vmov	r2, r3, d8
 800c648:	ec41 0b19 	vmov	d9, r0, r1
 800c64c:	ec51 0b18 	vmov	r0, r1, d8
 800c650:	f7f3 ff92 	bl	8000578 <__aeabi_dmul>
 800c654:	a37c      	add	r3, pc, #496	; (adr r3, 800c848 <__ieee754_pow+0x708>)
 800c656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c65a:	4604      	mov	r4, r0
 800c65c:	460d      	mov	r5, r1
 800c65e:	f7f3 ff8b 	bl	8000578 <__aeabi_dmul>
 800c662:	a37b      	add	r3, pc, #492	; (adr r3, 800c850 <__ieee754_pow+0x710>)
 800c664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c668:	f7f3 fdd0 	bl	800020c <__adddf3>
 800c66c:	4622      	mov	r2, r4
 800c66e:	462b      	mov	r3, r5
 800c670:	f7f3 ff82 	bl	8000578 <__aeabi_dmul>
 800c674:	a378      	add	r3, pc, #480	; (adr r3, 800c858 <__ieee754_pow+0x718>)
 800c676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c67a:	f7f3 fdc7 	bl	800020c <__adddf3>
 800c67e:	4622      	mov	r2, r4
 800c680:	462b      	mov	r3, r5
 800c682:	f7f3 ff79 	bl	8000578 <__aeabi_dmul>
 800c686:	a376      	add	r3, pc, #472	; (adr r3, 800c860 <__ieee754_pow+0x720>)
 800c688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68c:	f7f3 fdbe 	bl	800020c <__adddf3>
 800c690:	4622      	mov	r2, r4
 800c692:	462b      	mov	r3, r5
 800c694:	f7f3 ff70 	bl	8000578 <__aeabi_dmul>
 800c698:	a373      	add	r3, pc, #460	; (adr r3, 800c868 <__ieee754_pow+0x728>)
 800c69a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c69e:	f7f3 fdb5 	bl	800020c <__adddf3>
 800c6a2:	4622      	mov	r2, r4
 800c6a4:	462b      	mov	r3, r5
 800c6a6:	f7f3 ff67 	bl	8000578 <__aeabi_dmul>
 800c6aa:	a371      	add	r3, pc, #452	; (adr r3, 800c870 <__ieee754_pow+0x730>)
 800c6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b0:	f7f3 fdac 	bl	800020c <__adddf3>
 800c6b4:	4622      	mov	r2, r4
 800c6b6:	4606      	mov	r6, r0
 800c6b8:	460f      	mov	r7, r1
 800c6ba:	462b      	mov	r3, r5
 800c6bc:	4620      	mov	r0, r4
 800c6be:	4629      	mov	r1, r5
 800c6c0:	f7f3 ff5a 	bl	8000578 <__aeabi_dmul>
 800c6c4:	4602      	mov	r2, r0
 800c6c6:	460b      	mov	r3, r1
 800c6c8:	4630      	mov	r0, r6
 800c6ca:	4639      	mov	r1, r7
 800c6cc:	f7f3 ff54 	bl	8000578 <__aeabi_dmul>
 800c6d0:	4642      	mov	r2, r8
 800c6d2:	4604      	mov	r4, r0
 800c6d4:	460d      	mov	r5, r1
 800c6d6:	464b      	mov	r3, r9
 800c6d8:	ec51 0b18 	vmov	r0, r1, d8
 800c6dc:	f7f3 fd96 	bl	800020c <__adddf3>
 800c6e0:	ec53 2b19 	vmov	r2, r3, d9
 800c6e4:	f7f3 ff48 	bl	8000578 <__aeabi_dmul>
 800c6e8:	4622      	mov	r2, r4
 800c6ea:	462b      	mov	r3, r5
 800c6ec:	f7f3 fd8e 	bl	800020c <__adddf3>
 800c6f0:	4642      	mov	r2, r8
 800c6f2:	4682      	mov	sl, r0
 800c6f4:	468b      	mov	fp, r1
 800c6f6:	464b      	mov	r3, r9
 800c6f8:	4640      	mov	r0, r8
 800c6fa:	4649      	mov	r1, r9
 800c6fc:	f7f3 ff3c 	bl	8000578 <__aeabi_dmul>
 800c700:	4b6b      	ldr	r3, [pc, #428]	; (800c8b0 <__ieee754_pow+0x770>)
 800c702:	2200      	movs	r2, #0
 800c704:	4606      	mov	r6, r0
 800c706:	460f      	mov	r7, r1
 800c708:	f7f3 fd80 	bl	800020c <__adddf3>
 800c70c:	4652      	mov	r2, sl
 800c70e:	465b      	mov	r3, fp
 800c710:	f7f3 fd7c 	bl	800020c <__adddf3>
 800c714:	2000      	movs	r0, #0
 800c716:	4604      	mov	r4, r0
 800c718:	460d      	mov	r5, r1
 800c71a:	4602      	mov	r2, r0
 800c71c:	460b      	mov	r3, r1
 800c71e:	4640      	mov	r0, r8
 800c720:	4649      	mov	r1, r9
 800c722:	f7f3 ff29 	bl	8000578 <__aeabi_dmul>
 800c726:	4b62      	ldr	r3, [pc, #392]	; (800c8b0 <__ieee754_pow+0x770>)
 800c728:	4680      	mov	r8, r0
 800c72a:	4689      	mov	r9, r1
 800c72c:	2200      	movs	r2, #0
 800c72e:	4620      	mov	r0, r4
 800c730:	4629      	mov	r1, r5
 800c732:	f7f3 fd69 	bl	8000208 <__aeabi_dsub>
 800c736:	4632      	mov	r2, r6
 800c738:	463b      	mov	r3, r7
 800c73a:	f7f3 fd65 	bl	8000208 <__aeabi_dsub>
 800c73e:	4602      	mov	r2, r0
 800c740:	460b      	mov	r3, r1
 800c742:	4650      	mov	r0, sl
 800c744:	4659      	mov	r1, fp
 800c746:	f7f3 fd5f 	bl	8000208 <__aeabi_dsub>
 800c74a:	ec53 2b18 	vmov	r2, r3, d8
 800c74e:	f7f3 ff13 	bl	8000578 <__aeabi_dmul>
 800c752:	4622      	mov	r2, r4
 800c754:	4606      	mov	r6, r0
 800c756:	460f      	mov	r7, r1
 800c758:	462b      	mov	r3, r5
 800c75a:	ec51 0b19 	vmov	r0, r1, d9
 800c75e:	f7f3 ff0b 	bl	8000578 <__aeabi_dmul>
 800c762:	4602      	mov	r2, r0
 800c764:	460b      	mov	r3, r1
 800c766:	4630      	mov	r0, r6
 800c768:	4639      	mov	r1, r7
 800c76a:	f7f3 fd4f 	bl	800020c <__adddf3>
 800c76e:	4606      	mov	r6, r0
 800c770:	460f      	mov	r7, r1
 800c772:	4602      	mov	r2, r0
 800c774:	460b      	mov	r3, r1
 800c776:	4640      	mov	r0, r8
 800c778:	4649      	mov	r1, r9
 800c77a:	f7f3 fd47 	bl	800020c <__adddf3>
 800c77e:	a33e      	add	r3, pc, #248	; (adr r3, 800c878 <__ieee754_pow+0x738>)
 800c780:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c784:	2000      	movs	r0, #0
 800c786:	4604      	mov	r4, r0
 800c788:	460d      	mov	r5, r1
 800c78a:	f7f3 fef5 	bl	8000578 <__aeabi_dmul>
 800c78e:	4642      	mov	r2, r8
 800c790:	ec41 0b18 	vmov	d8, r0, r1
 800c794:	464b      	mov	r3, r9
 800c796:	4620      	mov	r0, r4
 800c798:	4629      	mov	r1, r5
 800c79a:	f7f3 fd35 	bl	8000208 <__aeabi_dsub>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	4630      	mov	r0, r6
 800c7a4:	4639      	mov	r1, r7
 800c7a6:	f7f3 fd2f 	bl	8000208 <__aeabi_dsub>
 800c7aa:	a335      	add	r3, pc, #212	; (adr r3, 800c880 <__ieee754_pow+0x740>)
 800c7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b0:	f7f3 fee2 	bl	8000578 <__aeabi_dmul>
 800c7b4:	a334      	add	r3, pc, #208	; (adr r3, 800c888 <__ieee754_pow+0x748>)
 800c7b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ba:	4606      	mov	r6, r0
 800c7bc:	460f      	mov	r7, r1
 800c7be:	4620      	mov	r0, r4
 800c7c0:	4629      	mov	r1, r5
 800c7c2:	f7f3 fed9 	bl	8000578 <__aeabi_dmul>
 800c7c6:	4602      	mov	r2, r0
 800c7c8:	460b      	mov	r3, r1
 800c7ca:	4630      	mov	r0, r6
 800c7cc:	4639      	mov	r1, r7
 800c7ce:	f7f3 fd1d 	bl	800020c <__adddf3>
 800c7d2:	9a07      	ldr	r2, [sp, #28]
 800c7d4:	4b37      	ldr	r3, [pc, #220]	; (800c8b4 <__ieee754_pow+0x774>)
 800c7d6:	4413      	add	r3, r2
 800c7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7dc:	f7f3 fd16 	bl	800020c <__adddf3>
 800c7e0:	4682      	mov	sl, r0
 800c7e2:	9805      	ldr	r0, [sp, #20]
 800c7e4:	468b      	mov	fp, r1
 800c7e6:	f7f3 fe5d 	bl	80004a4 <__aeabi_i2d>
 800c7ea:	9a07      	ldr	r2, [sp, #28]
 800c7ec:	4b32      	ldr	r3, [pc, #200]	; (800c8b8 <__ieee754_pow+0x778>)
 800c7ee:	4413      	add	r3, r2
 800c7f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c7f4:	4606      	mov	r6, r0
 800c7f6:	460f      	mov	r7, r1
 800c7f8:	4652      	mov	r2, sl
 800c7fa:	465b      	mov	r3, fp
 800c7fc:	ec51 0b18 	vmov	r0, r1, d8
 800c800:	f7f3 fd04 	bl	800020c <__adddf3>
 800c804:	4642      	mov	r2, r8
 800c806:	464b      	mov	r3, r9
 800c808:	f7f3 fd00 	bl	800020c <__adddf3>
 800c80c:	4632      	mov	r2, r6
 800c80e:	463b      	mov	r3, r7
 800c810:	f7f3 fcfc 	bl	800020c <__adddf3>
 800c814:	2000      	movs	r0, #0
 800c816:	4632      	mov	r2, r6
 800c818:	463b      	mov	r3, r7
 800c81a:	4604      	mov	r4, r0
 800c81c:	460d      	mov	r5, r1
 800c81e:	f7f3 fcf3 	bl	8000208 <__aeabi_dsub>
 800c822:	4642      	mov	r2, r8
 800c824:	464b      	mov	r3, r9
 800c826:	f7f3 fcef 	bl	8000208 <__aeabi_dsub>
 800c82a:	ec53 2b18 	vmov	r2, r3, d8
 800c82e:	f7f3 fceb 	bl	8000208 <__aeabi_dsub>
 800c832:	4602      	mov	r2, r0
 800c834:	460b      	mov	r3, r1
 800c836:	4650      	mov	r0, sl
 800c838:	4659      	mov	r1, fp
 800c83a:	e610      	b.n	800c45e <__ieee754_pow+0x31e>
 800c83c:	2401      	movs	r4, #1
 800c83e:	e6a1      	b.n	800c584 <__ieee754_pow+0x444>
 800c840:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c890 <__ieee754_pow+0x750>
 800c844:	e617      	b.n	800c476 <__ieee754_pow+0x336>
 800c846:	bf00      	nop
 800c848:	4a454eef 	.word	0x4a454eef
 800c84c:	3fca7e28 	.word	0x3fca7e28
 800c850:	93c9db65 	.word	0x93c9db65
 800c854:	3fcd864a 	.word	0x3fcd864a
 800c858:	a91d4101 	.word	0xa91d4101
 800c85c:	3fd17460 	.word	0x3fd17460
 800c860:	518f264d 	.word	0x518f264d
 800c864:	3fd55555 	.word	0x3fd55555
 800c868:	db6fabff 	.word	0xdb6fabff
 800c86c:	3fdb6db6 	.word	0x3fdb6db6
 800c870:	33333303 	.word	0x33333303
 800c874:	3fe33333 	.word	0x3fe33333
 800c878:	e0000000 	.word	0xe0000000
 800c87c:	3feec709 	.word	0x3feec709
 800c880:	dc3a03fd 	.word	0xdc3a03fd
 800c884:	3feec709 	.word	0x3feec709
 800c888:	145b01f5 	.word	0x145b01f5
 800c88c:	be3e2fe0 	.word	0xbe3e2fe0
 800c890:	00000000 	.word	0x00000000
 800c894:	3ff00000 	.word	0x3ff00000
 800c898:	7ff00000 	.word	0x7ff00000
 800c89c:	43400000 	.word	0x43400000
 800c8a0:	0003988e 	.word	0x0003988e
 800c8a4:	000bb679 	.word	0x000bb679
 800c8a8:	08022a88 	.word	0x08022a88
 800c8ac:	3ff00000 	.word	0x3ff00000
 800c8b0:	40080000 	.word	0x40080000
 800c8b4:	08022aa8 	.word	0x08022aa8
 800c8b8:	08022a98 	.word	0x08022a98
 800c8bc:	a3b3      	add	r3, pc, #716	; (adr r3, 800cb8c <__ieee754_pow+0xa4c>)
 800c8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c2:	4640      	mov	r0, r8
 800c8c4:	4649      	mov	r1, r9
 800c8c6:	f7f3 fca1 	bl	800020c <__adddf3>
 800c8ca:	4622      	mov	r2, r4
 800c8cc:	ec41 0b1a 	vmov	d10, r0, r1
 800c8d0:	462b      	mov	r3, r5
 800c8d2:	4630      	mov	r0, r6
 800c8d4:	4639      	mov	r1, r7
 800c8d6:	f7f3 fc97 	bl	8000208 <__aeabi_dsub>
 800c8da:	4602      	mov	r2, r0
 800c8dc:	460b      	mov	r3, r1
 800c8de:	ec51 0b1a 	vmov	r0, r1, d10
 800c8e2:	f7f4 f8d9 	bl	8000a98 <__aeabi_dcmpgt>
 800c8e6:	2800      	cmp	r0, #0
 800c8e8:	f47f ae04 	bne.w	800c4f4 <__ieee754_pow+0x3b4>
 800c8ec:	4aa2      	ldr	r2, [pc, #648]	; (800cb78 <__ieee754_pow+0xa38>)
 800c8ee:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c8f2:	4293      	cmp	r3, r2
 800c8f4:	f340 8107 	ble.w	800cb06 <__ieee754_pow+0x9c6>
 800c8f8:	151b      	asrs	r3, r3, #20
 800c8fa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c8fe:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c902:	fa4a fa03 	asr.w	sl, sl, r3
 800c906:	44da      	add	sl, fp
 800c908:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800c90c:	489b      	ldr	r0, [pc, #620]	; (800cb7c <__ieee754_pow+0xa3c>)
 800c90e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800c912:	4108      	asrs	r0, r1
 800c914:	ea00 030a 	and.w	r3, r0, sl
 800c918:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c91c:	f1c1 0114 	rsb	r1, r1, #20
 800c920:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c924:	fa4a fa01 	asr.w	sl, sl, r1
 800c928:	f1bb 0f00 	cmp.w	fp, #0
 800c92c:	f04f 0200 	mov.w	r2, #0
 800c930:	4620      	mov	r0, r4
 800c932:	4629      	mov	r1, r5
 800c934:	bfb8      	it	lt
 800c936:	f1ca 0a00 	rsblt	sl, sl, #0
 800c93a:	f7f3 fc65 	bl	8000208 <__aeabi_dsub>
 800c93e:	ec41 0b19 	vmov	d9, r0, r1
 800c942:	4642      	mov	r2, r8
 800c944:	464b      	mov	r3, r9
 800c946:	ec51 0b19 	vmov	r0, r1, d9
 800c94a:	f7f3 fc5f 	bl	800020c <__adddf3>
 800c94e:	a37a      	add	r3, pc, #488	; (adr r3, 800cb38 <__ieee754_pow+0x9f8>)
 800c950:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c954:	2000      	movs	r0, #0
 800c956:	4604      	mov	r4, r0
 800c958:	460d      	mov	r5, r1
 800c95a:	f7f3 fe0d 	bl	8000578 <__aeabi_dmul>
 800c95e:	ec53 2b19 	vmov	r2, r3, d9
 800c962:	4606      	mov	r6, r0
 800c964:	460f      	mov	r7, r1
 800c966:	4620      	mov	r0, r4
 800c968:	4629      	mov	r1, r5
 800c96a:	f7f3 fc4d 	bl	8000208 <__aeabi_dsub>
 800c96e:	4602      	mov	r2, r0
 800c970:	460b      	mov	r3, r1
 800c972:	4640      	mov	r0, r8
 800c974:	4649      	mov	r1, r9
 800c976:	f7f3 fc47 	bl	8000208 <__aeabi_dsub>
 800c97a:	a371      	add	r3, pc, #452	; (adr r3, 800cb40 <__ieee754_pow+0xa00>)
 800c97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c980:	f7f3 fdfa 	bl	8000578 <__aeabi_dmul>
 800c984:	a370      	add	r3, pc, #448	; (adr r3, 800cb48 <__ieee754_pow+0xa08>)
 800c986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98a:	4680      	mov	r8, r0
 800c98c:	4689      	mov	r9, r1
 800c98e:	4620      	mov	r0, r4
 800c990:	4629      	mov	r1, r5
 800c992:	f7f3 fdf1 	bl	8000578 <__aeabi_dmul>
 800c996:	4602      	mov	r2, r0
 800c998:	460b      	mov	r3, r1
 800c99a:	4640      	mov	r0, r8
 800c99c:	4649      	mov	r1, r9
 800c99e:	f7f3 fc35 	bl	800020c <__adddf3>
 800c9a2:	4604      	mov	r4, r0
 800c9a4:	460d      	mov	r5, r1
 800c9a6:	4602      	mov	r2, r0
 800c9a8:	460b      	mov	r3, r1
 800c9aa:	4630      	mov	r0, r6
 800c9ac:	4639      	mov	r1, r7
 800c9ae:	f7f3 fc2d 	bl	800020c <__adddf3>
 800c9b2:	4632      	mov	r2, r6
 800c9b4:	463b      	mov	r3, r7
 800c9b6:	4680      	mov	r8, r0
 800c9b8:	4689      	mov	r9, r1
 800c9ba:	f7f3 fc25 	bl	8000208 <__aeabi_dsub>
 800c9be:	4602      	mov	r2, r0
 800c9c0:	460b      	mov	r3, r1
 800c9c2:	4620      	mov	r0, r4
 800c9c4:	4629      	mov	r1, r5
 800c9c6:	f7f3 fc1f 	bl	8000208 <__aeabi_dsub>
 800c9ca:	4642      	mov	r2, r8
 800c9cc:	4606      	mov	r6, r0
 800c9ce:	460f      	mov	r7, r1
 800c9d0:	464b      	mov	r3, r9
 800c9d2:	4640      	mov	r0, r8
 800c9d4:	4649      	mov	r1, r9
 800c9d6:	f7f3 fdcf 	bl	8000578 <__aeabi_dmul>
 800c9da:	a35d      	add	r3, pc, #372	; (adr r3, 800cb50 <__ieee754_pow+0xa10>)
 800c9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e0:	4604      	mov	r4, r0
 800c9e2:	460d      	mov	r5, r1
 800c9e4:	f7f3 fdc8 	bl	8000578 <__aeabi_dmul>
 800c9e8:	a35b      	add	r3, pc, #364	; (adr r3, 800cb58 <__ieee754_pow+0xa18>)
 800c9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ee:	f7f3 fc0b 	bl	8000208 <__aeabi_dsub>
 800c9f2:	4622      	mov	r2, r4
 800c9f4:	462b      	mov	r3, r5
 800c9f6:	f7f3 fdbf 	bl	8000578 <__aeabi_dmul>
 800c9fa:	a359      	add	r3, pc, #356	; (adr r3, 800cb60 <__ieee754_pow+0xa20>)
 800c9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca00:	f7f3 fc04 	bl	800020c <__adddf3>
 800ca04:	4622      	mov	r2, r4
 800ca06:	462b      	mov	r3, r5
 800ca08:	f7f3 fdb6 	bl	8000578 <__aeabi_dmul>
 800ca0c:	a356      	add	r3, pc, #344	; (adr r3, 800cb68 <__ieee754_pow+0xa28>)
 800ca0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca12:	f7f3 fbf9 	bl	8000208 <__aeabi_dsub>
 800ca16:	4622      	mov	r2, r4
 800ca18:	462b      	mov	r3, r5
 800ca1a:	f7f3 fdad 	bl	8000578 <__aeabi_dmul>
 800ca1e:	a354      	add	r3, pc, #336	; (adr r3, 800cb70 <__ieee754_pow+0xa30>)
 800ca20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca24:	f7f3 fbf2 	bl	800020c <__adddf3>
 800ca28:	4622      	mov	r2, r4
 800ca2a:	462b      	mov	r3, r5
 800ca2c:	f7f3 fda4 	bl	8000578 <__aeabi_dmul>
 800ca30:	4602      	mov	r2, r0
 800ca32:	460b      	mov	r3, r1
 800ca34:	4640      	mov	r0, r8
 800ca36:	4649      	mov	r1, r9
 800ca38:	f7f3 fbe6 	bl	8000208 <__aeabi_dsub>
 800ca3c:	4604      	mov	r4, r0
 800ca3e:	460d      	mov	r5, r1
 800ca40:	4602      	mov	r2, r0
 800ca42:	460b      	mov	r3, r1
 800ca44:	4640      	mov	r0, r8
 800ca46:	4649      	mov	r1, r9
 800ca48:	f7f3 fd96 	bl	8000578 <__aeabi_dmul>
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	ec41 0b19 	vmov	d9, r0, r1
 800ca52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ca56:	4620      	mov	r0, r4
 800ca58:	4629      	mov	r1, r5
 800ca5a:	f7f3 fbd5 	bl	8000208 <__aeabi_dsub>
 800ca5e:	4602      	mov	r2, r0
 800ca60:	460b      	mov	r3, r1
 800ca62:	ec51 0b19 	vmov	r0, r1, d9
 800ca66:	f7f3 feb1 	bl	80007cc <__aeabi_ddiv>
 800ca6a:	4632      	mov	r2, r6
 800ca6c:	4604      	mov	r4, r0
 800ca6e:	460d      	mov	r5, r1
 800ca70:	463b      	mov	r3, r7
 800ca72:	4640      	mov	r0, r8
 800ca74:	4649      	mov	r1, r9
 800ca76:	f7f3 fd7f 	bl	8000578 <__aeabi_dmul>
 800ca7a:	4632      	mov	r2, r6
 800ca7c:	463b      	mov	r3, r7
 800ca7e:	f7f3 fbc5 	bl	800020c <__adddf3>
 800ca82:	4602      	mov	r2, r0
 800ca84:	460b      	mov	r3, r1
 800ca86:	4620      	mov	r0, r4
 800ca88:	4629      	mov	r1, r5
 800ca8a:	f7f3 fbbd 	bl	8000208 <__aeabi_dsub>
 800ca8e:	4642      	mov	r2, r8
 800ca90:	464b      	mov	r3, r9
 800ca92:	f7f3 fbb9 	bl	8000208 <__aeabi_dsub>
 800ca96:	460b      	mov	r3, r1
 800ca98:	4602      	mov	r2, r0
 800ca9a:	4939      	ldr	r1, [pc, #228]	; (800cb80 <__ieee754_pow+0xa40>)
 800ca9c:	2000      	movs	r0, #0
 800ca9e:	f7f3 fbb3 	bl	8000208 <__aeabi_dsub>
 800caa2:	ec41 0b10 	vmov	d0, r0, r1
 800caa6:	ee10 3a90 	vmov	r3, s1
 800caaa:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800caae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cab2:	da2b      	bge.n	800cb0c <__ieee754_pow+0x9cc>
 800cab4:	4650      	mov	r0, sl
 800cab6:	f000 fa53 	bl	800cf60 <scalbn>
 800caba:	ec51 0b10 	vmov	r0, r1, d0
 800cabe:	ec53 2b18 	vmov	r2, r3, d8
 800cac2:	f7ff bbee 	b.w	800c2a2 <__ieee754_pow+0x162>
 800cac6:	4b2f      	ldr	r3, [pc, #188]	; (800cb84 <__ieee754_pow+0xa44>)
 800cac8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800cacc:	429e      	cmp	r6, r3
 800cace:	f77f af0d 	ble.w	800c8ec <__ieee754_pow+0x7ac>
 800cad2:	4b2d      	ldr	r3, [pc, #180]	; (800cb88 <__ieee754_pow+0xa48>)
 800cad4:	440b      	add	r3, r1
 800cad6:	4303      	orrs	r3, r0
 800cad8:	d009      	beq.n	800caee <__ieee754_pow+0x9ae>
 800cada:	ec51 0b18 	vmov	r0, r1, d8
 800cade:	2200      	movs	r2, #0
 800cae0:	2300      	movs	r3, #0
 800cae2:	f7f3 ffbb 	bl	8000a5c <__aeabi_dcmplt>
 800cae6:	3800      	subs	r0, #0
 800cae8:	bf18      	it	ne
 800caea:	2001      	movne	r0, #1
 800caec:	e448      	b.n	800c380 <__ieee754_pow+0x240>
 800caee:	4622      	mov	r2, r4
 800caf0:	462b      	mov	r3, r5
 800caf2:	f7f3 fb89 	bl	8000208 <__aeabi_dsub>
 800caf6:	4642      	mov	r2, r8
 800caf8:	464b      	mov	r3, r9
 800cafa:	f7f3 ffc3 	bl	8000a84 <__aeabi_dcmpge>
 800cafe:	2800      	cmp	r0, #0
 800cb00:	f43f aef4 	beq.w	800c8ec <__ieee754_pow+0x7ac>
 800cb04:	e7e9      	b.n	800cada <__ieee754_pow+0x99a>
 800cb06:	f04f 0a00 	mov.w	sl, #0
 800cb0a:	e71a      	b.n	800c942 <__ieee754_pow+0x802>
 800cb0c:	ec51 0b10 	vmov	r0, r1, d0
 800cb10:	4619      	mov	r1, r3
 800cb12:	e7d4      	b.n	800cabe <__ieee754_pow+0x97e>
 800cb14:	491a      	ldr	r1, [pc, #104]	; (800cb80 <__ieee754_pow+0xa40>)
 800cb16:	2000      	movs	r0, #0
 800cb18:	f7ff bb31 	b.w	800c17e <__ieee754_pow+0x3e>
 800cb1c:	2000      	movs	r0, #0
 800cb1e:	2100      	movs	r1, #0
 800cb20:	f7ff bb2d 	b.w	800c17e <__ieee754_pow+0x3e>
 800cb24:	4630      	mov	r0, r6
 800cb26:	4639      	mov	r1, r7
 800cb28:	f7ff bb29 	b.w	800c17e <__ieee754_pow+0x3e>
 800cb2c:	9204      	str	r2, [sp, #16]
 800cb2e:	f7ff bb7b 	b.w	800c228 <__ieee754_pow+0xe8>
 800cb32:	2300      	movs	r3, #0
 800cb34:	f7ff bb65 	b.w	800c202 <__ieee754_pow+0xc2>
 800cb38:	00000000 	.word	0x00000000
 800cb3c:	3fe62e43 	.word	0x3fe62e43
 800cb40:	fefa39ef 	.word	0xfefa39ef
 800cb44:	3fe62e42 	.word	0x3fe62e42
 800cb48:	0ca86c39 	.word	0x0ca86c39
 800cb4c:	be205c61 	.word	0xbe205c61
 800cb50:	72bea4d0 	.word	0x72bea4d0
 800cb54:	3e663769 	.word	0x3e663769
 800cb58:	c5d26bf1 	.word	0xc5d26bf1
 800cb5c:	3ebbbd41 	.word	0x3ebbbd41
 800cb60:	af25de2c 	.word	0xaf25de2c
 800cb64:	3f11566a 	.word	0x3f11566a
 800cb68:	16bebd93 	.word	0x16bebd93
 800cb6c:	3f66c16c 	.word	0x3f66c16c
 800cb70:	5555553e 	.word	0x5555553e
 800cb74:	3fc55555 	.word	0x3fc55555
 800cb78:	3fe00000 	.word	0x3fe00000
 800cb7c:	fff00000 	.word	0xfff00000
 800cb80:	3ff00000 	.word	0x3ff00000
 800cb84:	4090cbff 	.word	0x4090cbff
 800cb88:	3f6f3400 	.word	0x3f6f3400
 800cb8c:	652b82fe 	.word	0x652b82fe
 800cb90:	3c971547 	.word	0x3c971547

0800cb94 <fabs>:
 800cb94:	ec51 0b10 	vmov	r0, r1, d0
 800cb98:	ee10 2a10 	vmov	r2, s0
 800cb9c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cba0:	ec43 2b10 	vmov	d0, r2, r3
 800cba4:	4770      	bx	lr
	...

0800cba8 <__kernel_cosf>:
 800cba8:	ee10 3a10 	vmov	r3, s0
 800cbac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cbb0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800cbb4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cbb8:	da05      	bge.n	800cbc6 <__kernel_cosf+0x1e>
 800cbba:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800cbbe:	ee17 2a90 	vmov	r2, s15
 800cbc2:	2a00      	cmp	r2, #0
 800cbc4:	d03b      	beq.n	800cc3e <__kernel_cosf+0x96>
 800cbc6:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cbca:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800cc44 <__kernel_cosf+0x9c>
 800cbce:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 800cc48 <__kernel_cosf+0xa0>
 800cbd2:	4a1e      	ldr	r2, [pc, #120]	; (800cc4c <__kernel_cosf+0xa4>)
 800cbd4:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800cc50 <__kernel_cosf+0xa8>
 800cbde:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cbe2:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 800cc54 <__kernel_cosf+0xac>
 800cbe6:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cbea:	eddf 7a1b 	vldr	s15, [pc, #108]	; 800cc58 <__kernel_cosf+0xb0>
 800cbee:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cbf2:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 800cc5c <__kernel_cosf+0xb4>
 800cbf6:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cbfa:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800cbfe:	ee26 6a07 	vmul.f32	s12, s12, s14
 800cc02:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800cc06:	eee7 0a06 	vfma.f32	s1, s14, s12
 800cc0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc0e:	dc04      	bgt.n	800cc1a <__kernel_cosf+0x72>
 800cc10:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800cc14:	ee36 0ae7 	vsub.f32	s0, s13, s15
 800cc18:	4770      	bx	lr
 800cc1a:	4a11      	ldr	r2, [pc, #68]	; (800cc60 <__kernel_cosf+0xb8>)
 800cc1c:	4293      	cmp	r3, r2
 800cc1e:	bfda      	itte	le
 800cc20:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800cc24:	ee07 3a10 	vmovle	s14, r3
 800cc28:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800cc2c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cc30:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800cc34:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800cc38:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cc3c:	4770      	bx	lr
 800cc3e:	eeb0 0a66 	vmov.f32	s0, s13
 800cc42:	4770      	bx	lr
 800cc44:	ad47d74e 	.word	0xad47d74e
 800cc48:	310f74f6 	.word	0x310f74f6
 800cc4c:	3e999999 	.word	0x3e999999
 800cc50:	b493f27c 	.word	0xb493f27c
 800cc54:	37d00d01 	.word	0x37d00d01
 800cc58:	bab60b61 	.word	0xbab60b61
 800cc5c:	3d2aaaab 	.word	0x3d2aaaab
 800cc60:	3f480000 	.word	0x3f480000

0800cc64 <__kernel_sinf>:
 800cc64:	ee10 3a10 	vmov	r3, s0
 800cc68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cc6c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800cc70:	da04      	bge.n	800cc7c <__kernel_sinf+0x18>
 800cc72:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800cc76:	ee17 3a90 	vmov	r3, s15
 800cc7a:	b35b      	cbz	r3, 800ccd4 <__kernel_sinf+0x70>
 800cc7c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cc80:	eddf 7a15 	vldr	s15, [pc, #84]	; 800ccd8 <__kernel_sinf+0x74>
 800cc84:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800ccdc <__kernel_sinf+0x78>
 800cc88:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cc8c:	eddf 7a14 	vldr	s15, [pc, #80]	; 800cce0 <__kernel_sinf+0x7c>
 800cc90:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cc94:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800cce4 <__kernel_sinf+0x80>
 800cc98:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cc9c:	eddf 7a12 	vldr	s15, [pc, #72]	; 800cce8 <__kernel_sinf+0x84>
 800cca0:	ee60 6a07 	vmul.f32	s13, s0, s14
 800cca4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cca8:	b930      	cbnz	r0, 800ccb8 <__kernel_sinf+0x54>
 800ccaa:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800ccec <__kernel_sinf+0x88>
 800ccae:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ccb2:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ccb6:	4770      	bx	lr
 800ccb8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ccbc:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800ccc0:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ccc4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ccc8:	eddf 7a09 	vldr	s15, [pc, #36]	; 800ccf0 <__kernel_sinf+0x8c>
 800cccc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ccd0:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ccd4:	4770      	bx	lr
 800ccd6:	bf00      	nop
 800ccd8:	2f2ec9d3 	.word	0x2f2ec9d3
 800ccdc:	b2d72f34 	.word	0xb2d72f34
 800cce0:	3638ef1b 	.word	0x3638ef1b
 800cce4:	b9500d01 	.word	0xb9500d01
 800cce8:	3c088889 	.word	0x3c088889
 800ccec:	be2aaaab 	.word	0xbe2aaaab
 800ccf0:	3e2aaaab 	.word	0x3e2aaaab

0800ccf4 <__ieee754_rem_pio2f>:
 800ccf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccf6:	ee10 6a10 	vmov	r6, s0
 800ccfa:	4b86      	ldr	r3, [pc, #536]	; (800cf14 <__ieee754_rem_pio2f+0x220>)
 800ccfc:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800cd00:	429d      	cmp	r5, r3
 800cd02:	b087      	sub	sp, #28
 800cd04:	4604      	mov	r4, r0
 800cd06:	dc05      	bgt.n	800cd14 <__ieee754_rem_pio2f+0x20>
 800cd08:	2300      	movs	r3, #0
 800cd0a:	ed80 0a00 	vstr	s0, [r0]
 800cd0e:	6043      	str	r3, [r0, #4]
 800cd10:	2000      	movs	r0, #0
 800cd12:	e020      	b.n	800cd56 <__ieee754_rem_pio2f+0x62>
 800cd14:	4b80      	ldr	r3, [pc, #512]	; (800cf18 <__ieee754_rem_pio2f+0x224>)
 800cd16:	429d      	cmp	r5, r3
 800cd18:	dc38      	bgt.n	800cd8c <__ieee754_rem_pio2f+0x98>
 800cd1a:	2e00      	cmp	r6, #0
 800cd1c:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800cf1c <__ieee754_rem_pio2f+0x228>
 800cd20:	4b7f      	ldr	r3, [pc, #508]	; (800cf20 <__ieee754_rem_pio2f+0x22c>)
 800cd22:	f025 050f 	bic.w	r5, r5, #15
 800cd26:	dd18      	ble.n	800cd5a <__ieee754_rem_pio2f+0x66>
 800cd28:	429d      	cmp	r5, r3
 800cd2a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800cd2e:	bf09      	itett	eq
 800cd30:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800cf24 <__ieee754_rem_pio2f+0x230>
 800cd34:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800cf28 <__ieee754_rem_pio2f+0x234>
 800cd38:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800cd3c:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800cf2c <__ieee754_rem_pio2f+0x238>
 800cd40:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800cd44:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cd48:	edc0 6a00 	vstr	s13, [r0]
 800cd4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd50:	edc0 7a01 	vstr	s15, [r0, #4]
 800cd54:	2001      	movs	r0, #1
 800cd56:	b007      	add	sp, #28
 800cd58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd5a:	429d      	cmp	r5, r3
 800cd5c:	ee70 7a07 	vadd.f32	s15, s0, s14
 800cd60:	bf09      	itett	eq
 800cd62:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800cf24 <__ieee754_rem_pio2f+0x230>
 800cd66:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800cf28 <__ieee754_rem_pio2f+0x234>
 800cd6a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800cd6e:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800cf2c <__ieee754_rem_pio2f+0x238>
 800cd72:	ee77 6a87 	vadd.f32	s13, s15, s14
 800cd76:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cd7a:	edc0 6a00 	vstr	s13, [r0]
 800cd7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cd82:	edc0 7a01 	vstr	s15, [r0, #4]
 800cd86:	f04f 30ff 	mov.w	r0, #4294967295
 800cd8a:	e7e4      	b.n	800cd56 <__ieee754_rem_pio2f+0x62>
 800cd8c:	4b68      	ldr	r3, [pc, #416]	; (800cf30 <__ieee754_rem_pio2f+0x23c>)
 800cd8e:	429d      	cmp	r5, r3
 800cd90:	dc71      	bgt.n	800ce76 <__ieee754_rem_pio2f+0x182>
 800cd92:	f000 f8db 	bl	800cf4c <fabsf>
 800cd96:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800cf34 <__ieee754_rem_pio2f+0x240>
 800cd9a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800cd9e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cda2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cda6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cdaa:	ee17 0a90 	vmov	r0, s15
 800cdae:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800cf1c <__ieee754_rem_pio2f+0x228>
 800cdb2:	eea7 0a67 	vfms.f32	s0, s14, s15
 800cdb6:	281f      	cmp	r0, #31
 800cdb8:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800cf28 <__ieee754_rem_pio2f+0x234>
 800cdbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdc0:	eeb1 6a47 	vneg.f32	s12, s14
 800cdc4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800cdc8:	ee16 2a90 	vmov	r2, s13
 800cdcc:	dc1c      	bgt.n	800ce08 <__ieee754_rem_pio2f+0x114>
 800cdce:	495a      	ldr	r1, [pc, #360]	; (800cf38 <__ieee754_rem_pio2f+0x244>)
 800cdd0:	1e47      	subs	r7, r0, #1
 800cdd2:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800cdd6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800cdda:	428b      	cmp	r3, r1
 800cddc:	d014      	beq.n	800ce08 <__ieee754_rem_pio2f+0x114>
 800cdde:	6022      	str	r2, [r4, #0]
 800cde0:	ed94 7a00 	vldr	s14, [r4]
 800cde4:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cde8:	2e00      	cmp	r6, #0
 800cdea:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cdee:	ed84 0a01 	vstr	s0, [r4, #4]
 800cdf2:	dab0      	bge.n	800cd56 <__ieee754_rem_pio2f+0x62>
 800cdf4:	eeb1 7a47 	vneg.f32	s14, s14
 800cdf8:	eeb1 0a40 	vneg.f32	s0, s0
 800cdfc:	ed84 7a00 	vstr	s14, [r4]
 800ce00:	ed84 0a01 	vstr	s0, [r4, #4]
 800ce04:	4240      	negs	r0, r0
 800ce06:	e7a6      	b.n	800cd56 <__ieee754_rem_pio2f+0x62>
 800ce08:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ce0c:	ebc1 51d5 	rsb	r1, r1, r5, lsr #23
 800ce10:	2908      	cmp	r1, #8
 800ce12:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ce16:	dde2      	ble.n	800cdde <__ieee754_rem_pio2f+0xea>
 800ce18:	eddf 5a42 	vldr	s11, [pc, #264]	; 800cf24 <__ieee754_rem_pio2f+0x230>
 800ce1c:	eef0 6a40 	vmov.f32	s13, s0
 800ce20:	eee6 6a25 	vfma.f32	s13, s12, s11
 800ce24:	ee70 7a66 	vsub.f32	s15, s0, s13
 800ce28:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ce2c:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800cf2c <__ieee754_rem_pio2f+0x238>
 800ce30:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800ce34:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ce38:	ee15 2a90 	vmov	r2, s11
 800ce3c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800ce40:	1a5b      	subs	r3, r3, r1
 800ce42:	2b19      	cmp	r3, #25
 800ce44:	dc04      	bgt.n	800ce50 <__ieee754_rem_pio2f+0x15c>
 800ce46:	edc4 5a00 	vstr	s11, [r4]
 800ce4a:	eeb0 0a66 	vmov.f32	s0, s13
 800ce4e:	e7c7      	b.n	800cde0 <__ieee754_rem_pio2f+0xec>
 800ce50:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800cf3c <__ieee754_rem_pio2f+0x248>
 800ce54:	eeb0 0a66 	vmov.f32	s0, s13
 800ce58:	eea6 0a25 	vfma.f32	s0, s12, s11
 800ce5c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ce60:	eddf 6a37 	vldr	s13, [pc, #220]	; 800cf40 <__ieee754_rem_pio2f+0x24c>
 800ce64:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ce68:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ce6c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ce70:	ed84 7a00 	vstr	s14, [r4]
 800ce74:	e7b4      	b.n	800cde0 <__ieee754_rem_pio2f+0xec>
 800ce76:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800ce7a:	db06      	blt.n	800ce8a <__ieee754_rem_pio2f+0x196>
 800ce7c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ce80:	edc0 7a01 	vstr	s15, [r0, #4]
 800ce84:	edc0 7a00 	vstr	s15, [r0]
 800ce88:	e742      	b.n	800cd10 <__ieee754_rem_pio2f+0x1c>
 800ce8a:	15ea      	asrs	r2, r5, #23
 800ce8c:	3a86      	subs	r2, #134	; 0x86
 800ce8e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ce92:	ee07 3a90 	vmov	s15, r3
 800ce96:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ce9a:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800cf44 <__ieee754_rem_pio2f+0x250>
 800ce9e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cea2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cea6:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ceaa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ceae:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ceb2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ceb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ceba:	ed8d 7a04 	vstr	s14, [sp, #16]
 800cebe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cec2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ceca:	edcd 7a05 	vstr	s15, [sp, #20]
 800cece:	d11e      	bne.n	800cf0e <__ieee754_rem_pio2f+0x21a>
 800ced0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ced4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ced8:	bf14      	ite	ne
 800ceda:	2302      	movne	r3, #2
 800cedc:	2301      	moveq	r3, #1
 800cede:	491a      	ldr	r1, [pc, #104]	; (800cf48 <__ieee754_rem_pio2f+0x254>)
 800cee0:	9101      	str	r1, [sp, #4]
 800cee2:	2102      	movs	r1, #2
 800cee4:	9100      	str	r1, [sp, #0]
 800cee6:	a803      	add	r0, sp, #12
 800cee8:	4621      	mov	r1, r4
 800ceea:	f000 f9c1 	bl	800d270 <__kernel_rem_pio2f>
 800ceee:	2e00      	cmp	r6, #0
 800cef0:	f6bf af31 	bge.w	800cd56 <__ieee754_rem_pio2f+0x62>
 800cef4:	edd4 7a00 	vldr	s15, [r4]
 800cef8:	eef1 7a67 	vneg.f32	s15, s15
 800cefc:	edc4 7a00 	vstr	s15, [r4]
 800cf00:	edd4 7a01 	vldr	s15, [r4, #4]
 800cf04:	eef1 7a67 	vneg.f32	s15, s15
 800cf08:	edc4 7a01 	vstr	s15, [r4, #4]
 800cf0c:	e77a      	b.n	800ce04 <__ieee754_rem_pio2f+0x110>
 800cf0e:	2303      	movs	r3, #3
 800cf10:	e7e5      	b.n	800cede <__ieee754_rem_pio2f+0x1ea>
 800cf12:	bf00      	nop
 800cf14:	3f490fd8 	.word	0x3f490fd8
 800cf18:	4016cbe3 	.word	0x4016cbe3
 800cf1c:	3fc90f80 	.word	0x3fc90f80
 800cf20:	3fc90fd0 	.word	0x3fc90fd0
 800cf24:	37354400 	.word	0x37354400
 800cf28:	37354443 	.word	0x37354443
 800cf2c:	2e85a308 	.word	0x2e85a308
 800cf30:	43490f80 	.word	0x43490f80
 800cf34:	3f22f984 	.word	0x3f22f984
 800cf38:	08022ab8 	.word	0x08022ab8
 800cf3c:	2e85a300 	.word	0x2e85a300
 800cf40:	248d3132 	.word	0x248d3132
 800cf44:	43800000 	.word	0x43800000
 800cf48:	08022b38 	.word	0x08022b38

0800cf4c <fabsf>:
 800cf4c:	ee10 3a10 	vmov	r3, s0
 800cf50:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cf54:	ee00 3a10 	vmov	s0, r3
 800cf58:	4770      	bx	lr
 800cf5a:	0000      	movs	r0, r0
 800cf5c:	0000      	movs	r0, r0
	...

0800cf60 <scalbn>:
 800cf60:	b570      	push	{r4, r5, r6, lr}
 800cf62:	ec55 4b10 	vmov	r4, r5, d0
 800cf66:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800cf6a:	4606      	mov	r6, r0
 800cf6c:	462b      	mov	r3, r5
 800cf6e:	b999      	cbnz	r1, 800cf98 <scalbn+0x38>
 800cf70:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cf74:	4323      	orrs	r3, r4
 800cf76:	d03f      	beq.n	800cff8 <scalbn+0x98>
 800cf78:	4b35      	ldr	r3, [pc, #212]	; (800d050 <scalbn+0xf0>)
 800cf7a:	4629      	mov	r1, r5
 800cf7c:	ee10 0a10 	vmov	r0, s0
 800cf80:	2200      	movs	r2, #0
 800cf82:	f7f3 faf9 	bl	8000578 <__aeabi_dmul>
 800cf86:	4b33      	ldr	r3, [pc, #204]	; (800d054 <scalbn+0xf4>)
 800cf88:	429e      	cmp	r6, r3
 800cf8a:	4604      	mov	r4, r0
 800cf8c:	460d      	mov	r5, r1
 800cf8e:	da10      	bge.n	800cfb2 <scalbn+0x52>
 800cf90:	a327      	add	r3, pc, #156	; (adr r3, 800d030 <scalbn+0xd0>)
 800cf92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf96:	e01f      	b.n	800cfd8 <scalbn+0x78>
 800cf98:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800cf9c:	4291      	cmp	r1, r2
 800cf9e:	d10c      	bne.n	800cfba <scalbn+0x5a>
 800cfa0:	ee10 2a10 	vmov	r2, s0
 800cfa4:	4620      	mov	r0, r4
 800cfa6:	4629      	mov	r1, r5
 800cfa8:	f7f3 f930 	bl	800020c <__adddf3>
 800cfac:	4604      	mov	r4, r0
 800cfae:	460d      	mov	r5, r1
 800cfb0:	e022      	b.n	800cff8 <scalbn+0x98>
 800cfb2:	460b      	mov	r3, r1
 800cfb4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800cfb8:	3936      	subs	r1, #54	; 0x36
 800cfba:	f24c 3250 	movw	r2, #50000	; 0xc350
 800cfbe:	4296      	cmp	r6, r2
 800cfc0:	dd0d      	ble.n	800cfde <scalbn+0x7e>
 800cfc2:	2d00      	cmp	r5, #0
 800cfc4:	a11c      	add	r1, pc, #112	; (adr r1, 800d038 <scalbn+0xd8>)
 800cfc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfca:	da02      	bge.n	800cfd2 <scalbn+0x72>
 800cfcc:	a11c      	add	r1, pc, #112	; (adr r1, 800d040 <scalbn+0xe0>)
 800cfce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfd2:	a319      	add	r3, pc, #100	; (adr r3, 800d038 <scalbn+0xd8>)
 800cfd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd8:	f7f3 face 	bl	8000578 <__aeabi_dmul>
 800cfdc:	e7e6      	b.n	800cfac <scalbn+0x4c>
 800cfde:	1872      	adds	r2, r6, r1
 800cfe0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cfe4:	428a      	cmp	r2, r1
 800cfe6:	dcec      	bgt.n	800cfc2 <scalbn+0x62>
 800cfe8:	2a00      	cmp	r2, #0
 800cfea:	dd08      	ble.n	800cffe <scalbn+0x9e>
 800cfec:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cff0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cff4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cff8:	ec45 4b10 	vmov	d0, r4, r5
 800cffc:	bd70      	pop	{r4, r5, r6, pc}
 800cffe:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d002:	da08      	bge.n	800d016 <scalbn+0xb6>
 800d004:	2d00      	cmp	r5, #0
 800d006:	a10a      	add	r1, pc, #40	; (adr r1, 800d030 <scalbn+0xd0>)
 800d008:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d00c:	dac0      	bge.n	800cf90 <scalbn+0x30>
 800d00e:	a10e      	add	r1, pc, #56	; (adr r1, 800d048 <scalbn+0xe8>)
 800d010:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d014:	e7bc      	b.n	800cf90 <scalbn+0x30>
 800d016:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d01a:	3236      	adds	r2, #54	; 0x36
 800d01c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d020:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d024:	4620      	mov	r0, r4
 800d026:	4b0c      	ldr	r3, [pc, #48]	; (800d058 <scalbn+0xf8>)
 800d028:	2200      	movs	r2, #0
 800d02a:	e7d5      	b.n	800cfd8 <scalbn+0x78>
 800d02c:	f3af 8000 	nop.w
 800d030:	c2f8f359 	.word	0xc2f8f359
 800d034:	01a56e1f 	.word	0x01a56e1f
 800d038:	8800759c 	.word	0x8800759c
 800d03c:	7e37e43c 	.word	0x7e37e43c
 800d040:	8800759c 	.word	0x8800759c
 800d044:	fe37e43c 	.word	0xfe37e43c
 800d048:	c2f8f359 	.word	0xc2f8f359
 800d04c:	81a56e1f 	.word	0x81a56e1f
 800d050:	43500000 	.word	0x43500000
 800d054:	ffff3cb0 	.word	0xffff3cb0
 800d058:	3c900000 	.word	0x3c900000

0800d05c <with_errno>:
 800d05c:	b570      	push	{r4, r5, r6, lr}
 800d05e:	4604      	mov	r4, r0
 800d060:	460d      	mov	r5, r1
 800d062:	4616      	mov	r6, r2
 800d064:	f7fe fee0 	bl	800be28 <__errno>
 800d068:	4629      	mov	r1, r5
 800d06a:	6006      	str	r6, [r0, #0]
 800d06c:	4620      	mov	r0, r4
 800d06e:	bd70      	pop	{r4, r5, r6, pc}

0800d070 <xflow>:
 800d070:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d072:	4614      	mov	r4, r2
 800d074:	461d      	mov	r5, r3
 800d076:	b108      	cbz	r0, 800d07c <xflow+0xc>
 800d078:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d07c:	e9cd 2300 	strd	r2, r3, [sp]
 800d080:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d084:	4620      	mov	r0, r4
 800d086:	4629      	mov	r1, r5
 800d088:	f7f3 fa76 	bl	8000578 <__aeabi_dmul>
 800d08c:	2222      	movs	r2, #34	; 0x22
 800d08e:	b003      	add	sp, #12
 800d090:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d094:	f7ff bfe2 	b.w	800d05c <with_errno>

0800d098 <__math_uflow>:
 800d098:	b508      	push	{r3, lr}
 800d09a:	2200      	movs	r2, #0
 800d09c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d0a0:	f7ff ffe6 	bl	800d070 <xflow>
 800d0a4:	ec41 0b10 	vmov	d0, r0, r1
 800d0a8:	bd08      	pop	{r3, pc}

0800d0aa <__math_oflow>:
 800d0aa:	b508      	push	{r3, lr}
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d0b2:	f7ff ffdd 	bl	800d070 <xflow>
 800d0b6:	ec41 0b10 	vmov	d0, r0, r1
 800d0ba:	bd08      	pop	{r3, pc}

0800d0bc <__ieee754_sqrt>:
 800d0bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0c0:	ec55 4b10 	vmov	r4, r5, d0
 800d0c4:	4e67      	ldr	r6, [pc, #412]	; (800d264 <__ieee754_sqrt+0x1a8>)
 800d0c6:	43ae      	bics	r6, r5
 800d0c8:	ee10 0a10 	vmov	r0, s0
 800d0cc:	ee10 2a10 	vmov	r2, s0
 800d0d0:	4629      	mov	r1, r5
 800d0d2:	462b      	mov	r3, r5
 800d0d4:	d10d      	bne.n	800d0f2 <__ieee754_sqrt+0x36>
 800d0d6:	f7f3 fa4f 	bl	8000578 <__aeabi_dmul>
 800d0da:	4602      	mov	r2, r0
 800d0dc:	460b      	mov	r3, r1
 800d0de:	4620      	mov	r0, r4
 800d0e0:	4629      	mov	r1, r5
 800d0e2:	f7f3 f893 	bl	800020c <__adddf3>
 800d0e6:	4604      	mov	r4, r0
 800d0e8:	460d      	mov	r5, r1
 800d0ea:	ec45 4b10 	vmov	d0, r4, r5
 800d0ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0f2:	2d00      	cmp	r5, #0
 800d0f4:	dc0b      	bgt.n	800d10e <__ieee754_sqrt+0x52>
 800d0f6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d0fa:	4326      	orrs	r6, r4
 800d0fc:	d0f5      	beq.n	800d0ea <__ieee754_sqrt+0x2e>
 800d0fe:	b135      	cbz	r5, 800d10e <__ieee754_sqrt+0x52>
 800d100:	f7f3 f882 	bl	8000208 <__aeabi_dsub>
 800d104:	4602      	mov	r2, r0
 800d106:	460b      	mov	r3, r1
 800d108:	f7f3 fb60 	bl	80007cc <__aeabi_ddiv>
 800d10c:	e7eb      	b.n	800d0e6 <__ieee754_sqrt+0x2a>
 800d10e:	1509      	asrs	r1, r1, #20
 800d110:	f000 808d 	beq.w	800d22e <__ieee754_sqrt+0x172>
 800d114:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d118:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800d11c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d120:	07c9      	lsls	r1, r1, #31
 800d122:	bf5c      	itt	pl
 800d124:	005b      	lslpl	r3, r3, #1
 800d126:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800d12a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d12e:	bf58      	it	pl
 800d130:	0052      	lslpl	r2, r2, #1
 800d132:	2500      	movs	r5, #0
 800d134:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800d138:	1076      	asrs	r6, r6, #1
 800d13a:	0052      	lsls	r2, r2, #1
 800d13c:	f04f 0e16 	mov.w	lr, #22
 800d140:	46ac      	mov	ip, r5
 800d142:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d146:	eb0c 0001 	add.w	r0, ip, r1
 800d14a:	4298      	cmp	r0, r3
 800d14c:	bfde      	ittt	le
 800d14e:	1a1b      	suble	r3, r3, r0
 800d150:	eb00 0c01 	addle.w	ip, r0, r1
 800d154:	186d      	addle	r5, r5, r1
 800d156:	005b      	lsls	r3, r3, #1
 800d158:	f1be 0e01 	subs.w	lr, lr, #1
 800d15c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800d160:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800d164:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800d168:	d1ed      	bne.n	800d146 <__ieee754_sqrt+0x8a>
 800d16a:	4674      	mov	r4, lr
 800d16c:	2720      	movs	r7, #32
 800d16e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800d172:	4563      	cmp	r3, ip
 800d174:	eb01 000e 	add.w	r0, r1, lr
 800d178:	dc02      	bgt.n	800d180 <__ieee754_sqrt+0xc4>
 800d17a:	d113      	bne.n	800d1a4 <__ieee754_sqrt+0xe8>
 800d17c:	4290      	cmp	r0, r2
 800d17e:	d811      	bhi.n	800d1a4 <__ieee754_sqrt+0xe8>
 800d180:	2800      	cmp	r0, #0
 800d182:	eb00 0e01 	add.w	lr, r0, r1
 800d186:	da57      	bge.n	800d238 <__ieee754_sqrt+0x17c>
 800d188:	f1be 0f00 	cmp.w	lr, #0
 800d18c:	db54      	blt.n	800d238 <__ieee754_sqrt+0x17c>
 800d18e:	f10c 0801 	add.w	r8, ip, #1
 800d192:	eba3 030c 	sub.w	r3, r3, ip
 800d196:	4290      	cmp	r0, r2
 800d198:	bf88      	it	hi
 800d19a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800d19e:	1a12      	subs	r2, r2, r0
 800d1a0:	440c      	add	r4, r1
 800d1a2:	46c4      	mov	ip, r8
 800d1a4:	005b      	lsls	r3, r3, #1
 800d1a6:	3f01      	subs	r7, #1
 800d1a8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800d1ac:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800d1b0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800d1b4:	d1dd      	bne.n	800d172 <__ieee754_sqrt+0xb6>
 800d1b6:	4313      	orrs	r3, r2
 800d1b8:	d01b      	beq.n	800d1f2 <__ieee754_sqrt+0x136>
 800d1ba:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800d268 <__ieee754_sqrt+0x1ac>
 800d1be:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800d26c <__ieee754_sqrt+0x1b0>
 800d1c2:	e9da 0100 	ldrd	r0, r1, [sl]
 800d1c6:	e9db 2300 	ldrd	r2, r3, [fp]
 800d1ca:	f7f3 f81d 	bl	8000208 <__aeabi_dsub>
 800d1ce:	e9da 8900 	ldrd	r8, r9, [sl]
 800d1d2:	4602      	mov	r2, r0
 800d1d4:	460b      	mov	r3, r1
 800d1d6:	4640      	mov	r0, r8
 800d1d8:	4649      	mov	r1, r9
 800d1da:	f7f3 fc49 	bl	8000a70 <__aeabi_dcmple>
 800d1de:	b140      	cbz	r0, 800d1f2 <__ieee754_sqrt+0x136>
 800d1e0:	f1b4 3fff 	cmp.w	r4, #4294967295
 800d1e4:	e9da 0100 	ldrd	r0, r1, [sl]
 800d1e8:	e9db 2300 	ldrd	r2, r3, [fp]
 800d1ec:	d126      	bne.n	800d23c <__ieee754_sqrt+0x180>
 800d1ee:	3501      	adds	r5, #1
 800d1f0:	463c      	mov	r4, r7
 800d1f2:	106a      	asrs	r2, r5, #1
 800d1f4:	0863      	lsrs	r3, r4, #1
 800d1f6:	07e9      	lsls	r1, r5, #31
 800d1f8:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800d1fc:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800d200:	bf48      	it	mi
 800d202:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800d206:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800d20a:	461c      	mov	r4, r3
 800d20c:	e76d      	b.n	800d0ea <__ieee754_sqrt+0x2e>
 800d20e:	0ad3      	lsrs	r3, r2, #11
 800d210:	3815      	subs	r0, #21
 800d212:	0552      	lsls	r2, r2, #21
 800d214:	2b00      	cmp	r3, #0
 800d216:	d0fa      	beq.n	800d20e <__ieee754_sqrt+0x152>
 800d218:	02dc      	lsls	r4, r3, #11
 800d21a:	d50a      	bpl.n	800d232 <__ieee754_sqrt+0x176>
 800d21c:	f1c1 0420 	rsb	r4, r1, #32
 800d220:	fa22 f404 	lsr.w	r4, r2, r4
 800d224:	1e4d      	subs	r5, r1, #1
 800d226:	408a      	lsls	r2, r1
 800d228:	4323      	orrs	r3, r4
 800d22a:	1b41      	subs	r1, r0, r5
 800d22c:	e772      	b.n	800d114 <__ieee754_sqrt+0x58>
 800d22e:	4608      	mov	r0, r1
 800d230:	e7f0      	b.n	800d214 <__ieee754_sqrt+0x158>
 800d232:	005b      	lsls	r3, r3, #1
 800d234:	3101      	adds	r1, #1
 800d236:	e7ef      	b.n	800d218 <__ieee754_sqrt+0x15c>
 800d238:	46e0      	mov	r8, ip
 800d23a:	e7aa      	b.n	800d192 <__ieee754_sqrt+0xd6>
 800d23c:	f7f2 ffe6 	bl	800020c <__adddf3>
 800d240:	e9da 8900 	ldrd	r8, r9, [sl]
 800d244:	4602      	mov	r2, r0
 800d246:	460b      	mov	r3, r1
 800d248:	4640      	mov	r0, r8
 800d24a:	4649      	mov	r1, r9
 800d24c:	f7f3 fc06 	bl	8000a5c <__aeabi_dcmplt>
 800d250:	b120      	cbz	r0, 800d25c <__ieee754_sqrt+0x1a0>
 800d252:	1ca0      	adds	r0, r4, #2
 800d254:	bf08      	it	eq
 800d256:	3501      	addeq	r5, #1
 800d258:	3402      	adds	r4, #2
 800d25a:	e7ca      	b.n	800d1f2 <__ieee754_sqrt+0x136>
 800d25c:	3401      	adds	r4, #1
 800d25e:	f024 0401 	bic.w	r4, r4, #1
 800d262:	e7c6      	b.n	800d1f2 <__ieee754_sqrt+0x136>
 800d264:	7ff00000 	.word	0x7ff00000
 800d268:	20000070 	.word	0x20000070
 800d26c:	20000078 	.word	0x20000078

0800d270 <__kernel_rem_pio2f>:
 800d270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d274:	ed2d 8b04 	vpush	{d8-d9}
 800d278:	b0d9      	sub	sp, #356	; 0x164
 800d27a:	4688      	mov	r8, r1
 800d27c:	9002      	str	r0, [sp, #8]
 800d27e:	49b8      	ldr	r1, [pc, #736]	; (800d560 <__kernel_rem_pio2f+0x2f0>)
 800d280:	9866      	ldr	r0, [sp, #408]	; 0x198
 800d282:	9301      	str	r3, [sp, #4]
 800d284:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800d288:	9901      	ldr	r1, [sp, #4]
 800d28a:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800d28c:	f101 3bff 	add.w	fp, r1, #4294967295
 800d290:	1d11      	adds	r1, r2, #4
 800d292:	db25      	blt.n	800d2e0 <__kernel_rem_pio2f+0x70>
 800d294:	1ed0      	subs	r0, r2, #3
 800d296:	bf48      	it	mi
 800d298:	1d10      	addmi	r0, r2, #4
 800d29a:	10c0      	asrs	r0, r0, #3
 800d29c:	1c45      	adds	r5, r0, #1
 800d29e:	00e9      	lsls	r1, r5, #3
 800d2a0:	eba0 070b 	sub.w	r7, r0, fp
 800d2a4:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 800d570 <__kernel_rem_pio2f+0x300>
 800d2a8:	9103      	str	r1, [sp, #12]
 800d2aa:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800d2ae:	eb0a 0c0b 	add.w	ip, sl, fp
 800d2b2:	ae1c      	add	r6, sp, #112	; 0x70
 800d2b4:	eb03 0e87 	add.w	lr, r3, r7, lsl #2
 800d2b8:	2400      	movs	r4, #0
 800d2ba:	4564      	cmp	r4, ip
 800d2bc:	dd12      	ble.n	800d2e4 <__kernel_rem_pio2f+0x74>
 800d2be:	9901      	ldr	r1, [sp, #4]
 800d2c0:	ac1c      	add	r4, sp, #112	; 0x70
 800d2c2:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800d2c6:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800d2ca:	f04f 0c00 	mov.w	ip, #0
 800d2ce:	45d4      	cmp	ip, sl
 800d2d0:	dc27      	bgt.n	800d322 <__kernel_rem_pio2f+0xb2>
 800d2d2:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d2d6:	eddf 7aa6 	vldr	s15, [pc, #664]	; 800d570 <__kernel_rem_pio2f+0x300>
 800d2da:	4627      	mov	r7, r4
 800d2dc:	2600      	movs	r6, #0
 800d2de:	e016      	b.n	800d30e <__kernel_rem_pio2f+0x9e>
 800d2e0:	2000      	movs	r0, #0
 800d2e2:	e7db      	b.n	800d29c <__kernel_rem_pio2f+0x2c>
 800d2e4:	42e7      	cmn	r7, r4
 800d2e6:	bf5d      	ittte	pl
 800d2e8:	f85e 1024 	ldrpl.w	r1, [lr, r4, lsl #2]
 800d2ec:	ee07 1a90 	vmovpl	s15, r1
 800d2f0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d2f4:	eef0 7a47 	vmovmi.f32	s15, s14
 800d2f8:	ece6 7a01 	vstmia	r6!, {s15}
 800d2fc:	3401      	adds	r4, #1
 800d2fe:	e7dc      	b.n	800d2ba <__kernel_rem_pio2f+0x4a>
 800d300:	ecfe 6a01 	vldmia	lr!, {s13}
 800d304:	ed97 7a00 	vldr	s14, [r7]
 800d308:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d30c:	3601      	adds	r6, #1
 800d30e:	455e      	cmp	r6, fp
 800d310:	f1a7 0704 	sub.w	r7, r7, #4
 800d314:	ddf4      	ble.n	800d300 <__kernel_rem_pio2f+0x90>
 800d316:	ece9 7a01 	vstmia	r9!, {s15}
 800d31a:	f10c 0c01 	add.w	ip, ip, #1
 800d31e:	3404      	adds	r4, #4
 800d320:	e7d5      	b.n	800d2ce <__kernel_rem_pio2f+0x5e>
 800d322:	a908      	add	r1, sp, #32
 800d324:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d328:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800d32c:	eddf 8a8f 	vldr	s17, [pc, #572]	; 800d56c <__kernel_rem_pio2f+0x2fc>
 800d330:	ed9f 9a8d 	vldr	s18, [pc, #564]	; 800d568 <__kernel_rem_pio2f+0x2f8>
 800d334:	9105      	str	r1, [sp, #20]
 800d336:	9304      	str	r3, [sp, #16]
 800d338:	4656      	mov	r6, sl
 800d33a:	00b3      	lsls	r3, r6, #2
 800d33c:	9306      	str	r3, [sp, #24]
 800d33e:	ab58      	add	r3, sp, #352	; 0x160
 800d340:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800d344:	ac08      	add	r4, sp, #32
 800d346:	ab44      	add	r3, sp, #272	; 0x110
 800d348:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800d34c:	46a4      	mov	ip, r4
 800d34e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800d352:	4637      	mov	r7, r6
 800d354:	2f00      	cmp	r7, #0
 800d356:	f1a0 0004 	sub.w	r0, r0, #4
 800d35a:	dc4a      	bgt.n	800d3f2 <__kernel_rem_pio2f+0x182>
 800d35c:	4628      	mov	r0, r5
 800d35e:	9207      	str	r2, [sp, #28]
 800d360:	f000 f9f8 	bl	800d754 <scalbnf>
 800d364:	eeb0 8a40 	vmov.f32	s16, s0
 800d368:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800d36c:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d370:	f000 fa56 	bl	800d820 <floorf>
 800d374:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800d378:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d37c:	2d00      	cmp	r5, #0
 800d37e:	9a07      	ldr	r2, [sp, #28]
 800d380:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d384:	ee17 9a90 	vmov	r9, s15
 800d388:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d38c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d390:	dd41      	ble.n	800d416 <__kernel_rem_pio2f+0x1a6>
 800d392:	f106 3cff 	add.w	ip, r6, #4294967295
 800d396:	ab08      	add	r3, sp, #32
 800d398:	f1c5 0e08 	rsb	lr, r5, #8
 800d39c:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800d3a0:	fa47 f00e 	asr.w	r0, r7, lr
 800d3a4:	4481      	add	r9, r0
 800d3a6:	fa00 f00e 	lsl.w	r0, r0, lr
 800d3aa:	1a3f      	subs	r7, r7, r0
 800d3ac:	f1c5 0007 	rsb	r0, r5, #7
 800d3b0:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800d3b4:	4107      	asrs	r7, r0
 800d3b6:	2f00      	cmp	r7, #0
 800d3b8:	dd3c      	ble.n	800d434 <__kernel_rem_pio2f+0x1c4>
 800d3ba:	f04f 0e00 	mov.w	lr, #0
 800d3be:	f109 0901 	add.w	r9, r9, #1
 800d3c2:	4671      	mov	r1, lr
 800d3c4:	4576      	cmp	r6, lr
 800d3c6:	dc67      	bgt.n	800d498 <__kernel_rem_pio2f+0x228>
 800d3c8:	2d00      	cmp	r5, #0
 800d3ca:	dd03      	ble.n	800d3d4 <__kernel_rem_pio2f+0x164>
 800d3cc:	2d01      	cmp	r5, #1
 800d3ce:	d074      	beq.n	800d4ba <__kernel_rem_pio2f+0x24a>
 800d3d0:	2d02      	cmp	r5, #2
 800d3d2:	d07b      	beq.n	800d4cc <__kernel_rem_pio2f+0x25c>
 800d3d4:	2f02      	cmp	r7, #2
 800d3d6:	d12d      	bne.n	800d434 <__kernel_rem_pio2f+0x1c4>
 800d3d8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d3dc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d3e0:	b341      	cbz	r1, 800d434 <__kernel_rem_pio2f+0x1c4>
 800d3e2:	4628      	mov	r0, r5
 800d3e4:	9207      	str	r2, [sp, #28]
 800d3e6:	f000 f9b5 	bl	800d754 <scalbnf>
 800d3ea:	9a07      	ldr	r2, [sp, #28]
 800d3ec:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d3f0:	e020      	b.n	800d434 <__kernel_rem_pio2f+0x1c4>
 800d3f2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d3f6:	3f01      	subs	r7, #1
 800d3f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d3fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d400:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d404:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d408:	ecac 0a01 	vstmia	ip!, {s0}
 800d40c:	ed90 0a00 	vldr	s0, [r0]
 800d410:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d414:	e79e      	b.n	800d354 <__kernel_rem_pio2f+0xe4>
 800d416:	d105      	bne.n	800d424 <__kernel_rem_pio2f+0x1b4>
 800d418:	1e70      	subs	r0, r6, #1
 800d41a:	ab08      	add	r3, sp, #32
 800d41c:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800d420:	11ff      	asrs	r7, r7, #7
 800d422:	e7c8      	b.n	800d3b6 <__kernel_rem_pio2f+0x146>
 800d424:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d428:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d42c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d430:	da30      	bge.n	800d494 <__kernel_rem_pio2f+0x224>
 800d432:	2700      	movs	r7, #0
 800d434:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d43c:	f040 809a 	bne.w	800d574 <__kernel_rem_pio2f+0x304>
 800d440:	1e74      	subs	r4, r6, #1
 800d442:	46a4      	mov	ip, r4
 800d444:	2100      	movs	r1, #0
 800d446:	45d4      	cmp	ip, sl
 800d448:	da47      	bge.n	800d4da <__kernel_rem_pio2f+0x26a>
 800d44a:	2900      	cmp	r1, #0
 800d44c:	d063      	beq.n	800d516 <__kernel_rem_pio2f+0x2a6>
 800d44e:	ab08      	add	r3, sp, #32
 800d450:	3d08      	subs	r5, #8
 800d452:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d07f      	beq.n	800d55a <__kernel_rem_pio2f+0x2ea>
 800d45a:	4628      	mov	r0, r5
 800d45c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d460:	f000 f978 	bl	800d754 <scalbnf>
 800d464:	1c63      	adds	r3, r4, #1
 800d466:	aa44      	add	r2, sp, #272	; 0x110
 800d468:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800d56c <__kernel_rem_pio2f+0x2fc>
 800d46c:	0099      	lsls	r1, r3, #2
 800d46e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d472:	4623      	mov	r3, r4
 800d474:	2b00      	cmp	r3, #0
 800d476:	f280 80ad 	bge.w	800d5d4 <__kernel_rem_pio2f+0x364>
 800d47a:	4623      	mov	r3, r4
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	f2c0 80cb 	blt.w	800d618 <__kernel_rem_pio2f+0x3a8>
 800d482:	aa44      	add	r2, sp, #272	; 0x110
 800d484:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800d488:	4e36      	ldr	r6, [pc, #216]	; (800d564 <__kernel_rem_pio2f+0x2f4>)
 800d48a:	eddf 7a39 	vldr	s15, [pc, #228]	; 800d570 <__kernel_rem_pio2f+0x300>
 800d48e:	2000      	movs	r0, #0
 800d490:	1ae2      	subs	r2, r4, r3
 800d492:	e0b6      	b.n	800d602 <__kernel_rem_pio2f+0x392>
 800d494:	2702      	movs	r7, #2
 800d496:	e790      	b.n	800d3ba <__kernel_rem_pio2f+0x14a>
 800d498:	6820      	ldr	r0, [r4, #0]
 800d49a:	b949      	cbnz	r1, 800d4b0 <__kernel_rem_pio2f+0x240>
 800d49c:	b118      	cbz	r0, 800d4a6 <__kernel_rem_pio2f+0x236>
 800d49e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800d4a2:	6020      	str	r0, [r4, #0]
 800d4a4:	2001      	movs	r0, #1
 800d4a6:	f10e 0e01 	add.w	lr, lr, #1
 800d4aa:	3404      	adds	r4, #4
 800d4ac:	4601      	mov	r1, r0
 800d4ae:	e789      	b.n	800d3c4 <__kernel_rem_pio2f+0x154>
 800d4b0:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800d4b4:	6020      	str	r0, [r4, #0]
 800d4b6:	4608      	mov	r0, r1
 800d4b8:	e7f5      	b.n	800d4a6 <__kernel_rem_pio2f+0x236>
 800d4ba:	1e74      	subs	r4, r6, #1
 800d4bc:	ab08      	add	r3, sp, #32
 800d4be:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d4c2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800d4c6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d4ca:	e783      	b.n	800d3d4 <__kernel_rem_pio2f+0x164>
 800d4cc:	1e74      	subs	r4, r6, #1
 800d4ce:	ab08      	add	r3, sp, #32
 800d4d0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d4d4:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800d4d8:	e7f5      	b.n	800d4c6 <__kernel_rem_pio2f+0x256>
 800d4da:	ab08      	add	r3, sp, #32
 800d4dc:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 800d4e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d4e4:	4301      	orrs	r1, r0
 800d4e6:	e7ae      	b.n	800d446 <__kernel_rem_pio2f+0x1d6>
 800d4e8:	3001      	adds	r0, #1
 800d4ea:	f854 7d04 	ldr.w	r7, [r4, #-4]!
 800d4ee:	2f00      	cmp	r7, #0
 800d4f0:	d0fa      	beq.n	800d4e8 <__kernel_rem_pio2f+0x278>
 800d4f2:	9b06      	ldr	r3, [sp, #24]
 800d4f4:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800d4f8:	eb0d 0403 	add.w	r4, sp, r3
 800d4fc:	9b01      	ldr	r3, [sp, #4]
 800d4fe:	18f7      	adds	r7, r6, r3
 800d500:	ab1c      	add	r3, sp, #112	; 0x70
 800d502:	f106 0c01 	add.w	ip, r6, #1
 800d506:	3c4c      	subs	r4, #76	; 0x4c
 800d508:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d50c:	4430      	add	r0, r6
 800d50e:	4560      	cmp	r0, ip
 800d510:	da04      	bge.n	800d51c <__kernel_rem_pio2f+0x2ac>
 800d512:	4606      	mov	r6, r0
 800d514:	e711      	b.n	800d33a <__kernel_rem_pio2f+0xca>
 800d516:	9c05      	ldr	r4, [sp, #20]
 800d518:	2001      	movs	r0, #1
 800d51a:	e7e6      	b.n	800d4ea <__kernel_rem_pio2f+0x27a>
 800d51c:	9b04      	ldr	r3, [sp, #16]
 800d51e:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d522:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800d526:	9306      	str	r3, [sp, #24]
 800d528:	ee07 3a90 	vmov	s15, r3
 800d52c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d530:	2600      	movs	r6, #0
 800d532:	ece7 7a01 	vstmia	r7!, {s15}
 800d536:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800d570 <__kernel_rem_pio2f+0x300>
 800d53a:	46b9      	mov	r9, r7
 800d53c:	455e      	cmp	r6, fp
 800d53e:	dd04      	ble.n	800d54a <__kernel_rem_pio2f+0x2da>
 800d540:	ece4 7a01 	vstmia	r4!, {s15}
 800d544:	f10c 0c01 	add.w	ip, ip, #1
 800d548:	e7e1      	b.n	800d50e <__kernel_rem_pio2f+0x29e>
 800d54a:	ecfe 6a01 	vldmia	lr!, {s13}
 800d54e:	ed39 7a01 	vldmdb	r9!, {s14}
 800d552:	3601      	adds	r6, #1
 800d554:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d558:	e7f0      	b.n	800d53c <__kernel_rem_pio2f+0x2cc>
 800d55a:	3c01      	subs	r4, #1
 800d55c:	e777      	b.n	800d44e <__kernel_rem_pio2f+0x1de>
 800d55e:	bf00      	nop
 800d560:	08022e7c 	.word	0x08022e7c
 800d564:	08022e50 	.word	0x08022e50
 800d568:	43800000 	.word	0x43800000
 800d56c:	3b800000 	.word	0x3b800000
 800d570:	00000000 	.word	0x00000000
 800d574:	9b03      	ldr	r3, [sp, #12]
 800d576:	eeb0 0a48 	vmov.f32	s0, s16
 800d57a:	1a98      	subs	r0, r3, r2
 800d57c:	f000 f8ea 	bl	800d754 <scalbnf>
 800d580:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800d568 <__kernel_rem_pio2f+0x2f8>
 800d584:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800d588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d58c:	db19      	blt.n	800d5c2 <__kernel_rem_pio2f+0x352>
 800d58e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800d56c <__kernel_rem_pio2f+0x2fc>
 800d592:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d596:	aa08      	add	r2, sp, #32
 800d598:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d59c:	1c74      	adds	r4, r6, #1
 800d59e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d5a2:	3508      	adds	r5, #8
 800d5a4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800d5a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d5ac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d5b0:	ee10 3a10 	vmov	r3, s0
 800d5b4:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800d5b8:	ee17 3a90 	vmov	r3, s15
 800d5bc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800d5c0:	e74b      	b.n	800d45a <__kernel_rem_pio2f+0x1ea>
 800d5c2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d5c6:	aa08      	add	r2, sp, #32
 800d5c8:	ee10 3a10 	vmov	r3, s0
 800d5cc:	4634      	mov	r4, r6
 800d5ce:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800d5d2:	e742      	b.n	800d45a <__kernel_rem_pio2f+0x1ea>
 800d5d4:	a808      	add	r0, sp, #32
 800d5d6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800d5da:	9001      	str	r0, [sp, #4]
 800d5dc:	ee07 0a90 	vmov	s15, r0
 800d5e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d5e4:	3b01      	subs	r3, #1
 800d5e6:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d5ea:	ee20 0a07 	vmul.f32	s0, s0, s14
 800d5ee:	ed62 7a01 	vstmdb	r2!, {s15}
 800d5f2:	e73f      	b.n	800d474 <__kernel_rem_pio2f+0x204>
 800d5f4:	ecf6 6a01 	vldmia	r6!, {s13}
 800d5f8:	ecb5 7a01 	vldmia	r5!, {s14}
 800d5fc:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d600:	3001      	adds	r0, #1
 800d602:	4550      	cmp	r0, sl
 800d604:	dc01      	bgt.n	800d60a <__kernel_rem_pio2f+0x39a>
 800d606:	4290      	cmp	r0, r2
 800d608:	ddf4      	ble.n	800d5f4 <__kernel_rem_pio2f+0x384>
 800d60a:	a858      	add	r0, sp, #352	; 0x160
 800d60c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800d610:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 800d614:	3b01      	subs	r3, #1
 800d616:	e731      	b.n	800d47c <__kernel_rem_pio2f+0x20c>
 800d618:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800d61a:	2b02      	cmp	r3, #2
 800d61c:	dc09      	bgt.n	800d632 <__kernel_rem_pio2f+0x3c2>
 800d61e:	2b00      	cmp	r3, #0
 800d620:	dc2b      	bgt.n	800d67a <__kernel_rem_pio2f+0x40a>
 800d622:	d044      	beq.n	800d6ae <__kernel_rem_pio2f+0x43e>
 800d624:	f009 0007 	and.w	r0, r9, #7
 800d628:	b059      	add	sp, #356	; 0x164
 800d62a:	ecbd 8b04 	vpop	{d8-d9}
 800d62e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d632:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800d634:	2b03      	cmp	r3, #3
 800d636:	d1f5      	bne.n	800d624 <__kernel_rem_pio2f+0x3b4>
 800d638:	aa30      	add	r2, sp, #192	; 0xc0
 800d63a:	1f0b      	subs	r3, r1, #4
 800d63c:	4413      	add	r3, r2
 800d63e:	461a      	mov	r2, r3
 800d640:	4620      	mov	r0, r4
 800d642:	2800      	cmp	r0, #0
 800d644:	f1a2 0204 	sub.w	r2, r2, #4
 800d648:	dc52      	bgt.n	800d6f0 <__kernel_rem_pio2f+0x480>
 800d64a:	4622      	mov	r2, r4
 800d64c:	2a01      	cmp	r2, #1
 800d64e:	f1a3 0304 	sub.w	r3, r3, #4
 800d652:	dc5d      	bgt.n	800d710 <__kernel_rem_pio2f+0x4a0>
 800d654:	ab30      	add	r3, sp, #192	; 0xc0
 800d656:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800d570 <__kernel_rem_pio2f+0x300>
 800d65a:	440b      	add	r3, r1
 800d65c:	2c01      	cmp	r4, #1
 800d65e:	dc67      	bgt.n	800d730 <__kernel_rem_pio2f+0x4c0>
 800d660:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800d664:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800d668:	2f00      	cmp	r7, #0
 800d66a:	d167      	bne.n	800d73c <__kernel_rem_pio2f+0x4cc>
 800d66c:	edc8 6a00 	vstr	s13, [r8]
 800d670:	ed88 7a01 	vstr	s14, [r8, #4]
 800d674:	edc8 7a02 	vstr	s15, [r8, #8]
 800d678:	e7d4      	b.n	800d624 <__kernel_rem_pio2f+0x3b4>
 800d67a:	ab30      	add	r3, sp, #192	; 0xc0
 800d67c:	ed1f 7a44 	vldr	s14, [pc, #-272]	; 800d570 <__kernel_rem_pio2f+0x300>
 800d680:	440b      	add	r3, r1
 800d682:	4622      	mov	r2, r4
 800d684:	2a00      	cmp	r2, #0
 800d686:	da24      	bge.n	800d6d2 <__kernel_rem_pio2f+0x462>
 800d688:	b34f      	cbz	r7, 800d6de <__kernel_rem_pio2f+0x46e>
 800d68a:	eef1 7a47 	vneg.f32	s15, s14
 800d68e:	edc8 7a00 	vstr	s15, [r8]
 800d692:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800d696:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d69a:	aa31      	add	r2, sp, #196	; 0xc4
 800d69c:	2301      	movs	r3, #1
 800d69e:	429c      	cmp	r4, r3
 800d6a0:	da20      	bge.n	800d6e4 <__kernel_rem_pio2f+0x474>
 800d6a2:	b10f      	cbz	r7, 800d6a8 <__kernel_rem_pio2f+0x438>
 800d6a4:	eef1 7a67 	vneg.f32	s15, s15
 800d6a8:	edc8 7a01 	vstr	s15, [r8, #4]
 800d6ac:	e7ba      	b.n	800d624 <__kernel_rem_pio2f+0x3b4>
 800d6ae:	ab30      	add	r3, sp, #192	; 0xc0
 800d6b0:	ed5f 7a51 	vldr	s15, [pc, #-324]	; 800d570 <__kernel_rem_pio2f+0x300>
 800d6b4:	440b      	add	r3, r1
 800d6b6:	2c00      	cmp	r4, #0
 800d6b8:	da05      	bge.n	800d6c6 <__kernel_rem_pio2f+0x456>
 800d6ba:	b10f      	cbz	r7, 800d6c0 <__kernel_rem_pio2f+0x450>
 800d6bc:	eef1 7a67 	vneg.f32	s15, s15
 800d6c0:	edc8 7a00 	vstr	s15, [r8]
 800d6c4:	e7ae      	b.n	800d624 <__kernel_rem_pio2f+0x3b4>
 800d6c6:	ed33 7a01 	vldmdb	r3!, {s14}
 800d6ca:	3c01      	subs	r4, #1
 800d6cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d6d0:	e7f1      	b.n	800d6b6 <__kernel_rem_pio2f+0x446>
 800d6d2:	ed73 7a01 	vldmdb	r3!, {s15}
 800d6d6:	3a01      	subs	r2, #1
 800d6d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d6dc:	e7d2      	b.n	800d684 <__kernel_rem_pio2f+0x414>
 800d6de:	eef0 7a47 	vmov.f32	s15, s14
 800d6e2:	e7d4      	b.n	800d68e <__kernel_rem_pio2f+0x41e>
 800d6e4:	ecb2 7a01 	vldmia	r2!, {s14}
 800d6e8:	3301      	adds	r3, #1
 800d6ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d6ee:	e7d6      	b.n	800d69e <__kernel_rem_pio2f+0x42e>
 800d6f0:	edd2 7a00 	vldr	s15, [r2]
 800d6f4:	edd2 6a01 	vldr	s13, [r2, #4]
 800d6f8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d6fc:	3801      	subs	r0, #1
 800d6fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d702:	ed82 7a00 	vstr	s14, [r2]
 800d706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d70a:	edc2 7a01 	vstr	s15, [r2, #4]
 800d70e:	e798      	b.n	800d642 <__kernel_rem_pio2f+0x3d2>
 800d710:	edd3 7a00 	vldr	s15, [r3]
 800d714:	edd3 6a01 	vldr	s13, [r3, #4]
 800d718:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d71c:	3a01      	subs	r2, #1
 800d71e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d722:	ed83 7a00 	vstr	s14, [r3]
 800d726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d72a:	edc3 7a01 	vstr	s15, [r3, #4]
 800d72e:	e78d      	b.n	800d64c <__kernel_rem_pio2f+0x3dc>
 800d730:	ed33 7a01 	vldmdb	r3!, {s14}
 800d734:	3c01      	subs	r4, #1
 800d736:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d73a:	e78f      	b.n	800d65c <__kernel_rem_pio2f+0x3ec>
 800d73c:	eef1 6a66 	vneg.f32	s13, s13
 800d740:	eeb1 7a47 	vneg.f32	s14, s14
 800d744:	edc8 6a00 	vstr	s13, [r8]
 800d748:	ed88 7a01 	vstr	s14, [r8, #4]
 800d74c:	eef1 7a67 	vneg.f32	s15, s15
 800d750:	e790      	b.n	800d674 <__kernel_rem_pio2f+0x404>
 800d752:	bf00      	nop

0800d754 <scalbnf>:
 800d754:	ee10 3a10 	vmov	r3, s0
 800d758:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800d75c:	d02b      	beq.n	800d7b6 <scalbnf+0x62>
 800d75e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800d762:	d302      	bcc.n	800d76a <scalbnf+0x16>
 800d764:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d768:	4770      	bx	lr
 800d76a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800d76e:	d123      	bne.n	800d7b8 <scalbnf+0x64>
 800d770:	4b24      	ldr	r3, [pc, #144]	; (800d804 <scalbnf+0xb0>)
 800d772:	eddf 7a25 	vldr	s15, [pc, #148]	; 800d808 <scalbnf+0xb4>
 800d776:	4298      	cmp	r0, r3
 800d778:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d77c:	db17      	blt.n	800d7ae <scalbnf+0x5a>
 800d77e:	ee10 3a10 	vmov	r3, s0
 800d782:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d786:	3a19      	subs	r2, #25
 800d788:	f24c 3150 	movw	r1, #50000	; 0xc350
 800d78c:	4288      	cmp	r0, r1
 800d78e:	dd15      	ble.n	800d7bc <scalbnf+0x68>
 800d790:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800d80c <scalbnf+0xb8>
 800d794:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800d810 <scalbnf+0xbc>
 800d798:	ee10 3a10 	vmov	r3, s0
 800d79c:	eeb0 7a67 	vmov.f32	s14, s15
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	bfb8      	it	lt
 800d7a4:	eef0 7a66 	vmovlt.f32	s15, s13
 800d7a8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d7ac:	4770      	bx	lr
 800d7ae:	eddf 7a19 	vldr	s15, [pc, #100]	; 800d814 <scalbnf+0xc0>
 800d7b2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d7b6:	4770      	bx	lr
 800d7b8:	0dd2      	lsrs	r2, r2, #23
 800d7ba:	e7e5      	b.n	800d788 <scalbnf+0x34>
 800d7bc:	4410      	add	r0, r2
 800d7be:	28fe      	cmp	r0, #254	; 0xfe
 800d7c0:	dce6      	bgt.n	800d790 <scalbnf+0x3c>
 800d7c2:	2800      	cmp	r0, #0
 800d7c4:	dd06      	ble.n	800d7d4 <scalbnf+0x80>
 800d7c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d7ca:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d7ce:	ee00 3a10 	vmov	s0, r3
 800d7d2:	4770      	bx	lr
 800d7d4:	f110 0f16 	cmn.w	r0, #22
 800d7d8:	da09      	bge.n	800d7ee <scalbnf+0x9a>
 800d7da:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800d814 <scalbnf+0xc0>
 800d7de:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800d818 <scalbnf+0xc4>
 800d7e2:	ee10 3a10 	vmov	r3, s0
 800d7e6:	eeb0 7a67 	vmov.f32	s14, s15
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	e7d9      	b.n	800d7a2 <scalbnf+0x4e>
 800d7ee:	3019      	adds	r0, #25
 800d7f0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d7f4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d7f8:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800d81c <scalbnf+0xc8>
 800d7fc:	ee07 3a90 	vmov	s15, r3
 800d800:	e7d7      	b.n	800d7b2 <scalbnf+0x5e>
 800d802:	bf00      	nop
 800d804:	ffff3cb0 	.word	0xffff3cb0
 800d808:	4c000000 	.word	0x4c000000
 800d80c:	7149f2ca 	.word	0x7149f2ca
 800d810:	f149f2ca 	.word	0xf149f2ca
 800d814:	0da24260 	.word	0x0da24260
 800d818:	8da24260 	.word	0x8da24260
 800d81c:	33000000 	.word	0x33000000

0800d820 <floorf>:
 800d820:	ee10 3a10 	vmov	r3, s0
 800d824:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d828:	3a7f      	subs	r2, #127	; 0x7f
 800d82a:	2a16      	cmp	r2, #22
 800d82c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d830:	dc2a      	bgt.n	800d888 <floorf+0x68>
 800d832:	2a00      	cmp	r2, #0
 800d834:	da11      	bge.n	800d85a <floorf+0x3a>
 800d836:	eddf 7a18 	vldr	s15, [pc, #96]	; 800d898 <floorf+0x78>
 800d83a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d83e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d846:	dd05      	ble.n	800d854 <floorf+0x34>
 800d848:	2b00      	cmp	r3, #0
 800d84a:	da23      	bge.n	800d894 <floorf+0x74>
 800d84c:	4a13      	ldr	r2, [pc, #76]	; (800d89c <floorf+0x7c>)
 800d84e:	2900      	cmp	r1, #0
 800d850:	bf18      	it	ne
 800d852:	4613      	movne	r3, r2
 800d854:	ee00 3a10 	vmov	s0, r3
 800d858:	4770      	bx	lr
 800d85a:	4911      	ldr	r1, [pc, #68]	; (800d8a0 <floorf+0x80>)
 800d85c:	4111      	asrs	r1, r2
 800d85e:	420b      	tst	r3, r1
 800d860:	d0fa      	beq.n	800d858 <floorf+0x38>
 800d862:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800d898 <floorf+0x78>
 800d866:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d86a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d86e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d872:	ddef      	ble.n	800d854 <floorf+0x34>
 800d874:	2b00      	cmp	r3, #0
 800d876:	bfbe      	ittt	lt
 800d878:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800d87c:	fa40 f202 	asrlt.w	r2, r0, r2
 800d880:	189b      	addlt	r3, r3, r2
 800d882:	ea23 0301 	bic.w	r3, r3, r1
 800d886:	e7e5      	b.n	800d854 <floorf+0x34>
 800d888:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800d88c:	d3e4      	bcc.n	800d858 <floorf+0x38>
 800d88e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d892:	4770      	bx	lr
 800d894:	2300      	movs	r3, #0
 800d896:	e7dd      	b.n	800d854 <floorf+0x34>
 800d898:	7149f2ca 	.word	0x7149f2ca
 800d89c:	bf800000 	.word	0xbf800000
 800d8a0:	007fffff 	.word	0x007fffff

0800d8a4 <_init>:
 800d8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8a6:	bf00      	nop
 800d8a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8aa:	bc08      	pop	{r3}
 800d8ac:	469e      	mov	lr, r3
 800d8ae:	4770      	bx	lr

0800d8b0 <_fini>:
 800d8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8b2:	bf00      	nop
 800d8b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8b6:	bc08      	pop	{r3}
 800d8b8:	469e      	mov	lr, r3
 800d8ba:	4770      	bx	lr
