# ##############################################################################
# README
#
# Author        : Xufeng GAO & Haoxin SUN
# Revision      : 1.0
# Creation date : 2022/05/02
#
# ##############################################################################

About
=====
This README describes the standard project structure

Project structure
================
<project_name>
├── hw
│   ├── hdl
|   |   ├── IP (custom IPs)
|   │   │   ├── ParallelPort.vhd        % custom PIO
|   │   │   ├── tb_ParallelPort.vhd     % testbench file
|   │   │   ├── Counter.vhd     % custom Counter
│   │   └── DE1_SoC_top_level.vhd       % top level VHDL file
│   ├── modelsim
│   └── quartus
│       ├── pin_assignment_DE1_Nano_SoC.tcl
│       ├── pin_assignment_DE1_Nano.tcl
│       └── pin_assignment_DE1_SoC.tcl
├── README
└── sw
    ├── sub_CPU_0
    │   ├── hello_world.c (Check this if you want to know how the program works)    % software C program for one of the cores: CPU0 
    │   ├── Makefile, etc.
    └── sub_CPU_0.bsp
    |   └── some bsp files
    ├── sub_CPU_1
    │   ├── hello_world.c (Check this if you want to know how the program works)    % software C program for one of the cores: CPU1 
    │   ├── Makefile, etc.
    └── sub_CPU_0.bsp
        └── some bsp files
