/**
 * \file
{% set chip = dictionary['chip']['compatible'][0] %}
 * \brief Linker script for {{ board }} ({{ chip }} chip):
{% for key, memory in dictionary['memories'].items() if memory is mapping %}
 * - {{ memory['size'] | filesizeformat(binary = True) }} of {{ key }} at {{ '0x%x' % memory['address'] -}}
{% if 'virtual-address' in memory %}
 (VMA {{ '0x%x' % memory['virtual-address'] }})
{%- endif %}
;
{% endfor %}
 *
 * \author Copyright (C) 2014-{{ year }} Kamil Szczygiel http://www.distortec.com http://www.freddiechopin.info
 *
 * \par License
 * This Source Code Form is subject to the terms of the Mozilla Public License, v. 2.0. If a copy of the MPL was not
 * distributed with this file, You can obtain one at http://mozilla.org/MPL/2.0/.
 *
 * \warning
 * Automatically generated file - do not edit!
 */

#include "distortos/distortosConfiguration.h"

SEARCH_DIR(.);
OUTPUT_FORMAT("elf32-littlearm", "elf32-bigarm", "elf32-littlearm");
OUTPUT_ARCH(arm);

/*---------------------------------------------------------------------------------------------------------------------+
| stacks sizes
+---------------------------------------------------------------------------------------------------------------------*/

PROVIDE(__main_stack_size =
		ALIGN(CONFIG_ARCHITECTURE_ARMV6_M_ARMV7_M_MAIN_STACK_SIZE, CONFIG_ARCHITECTURE_STACK_ALIGNMENT));

PROVIDE(__process_stack_size = ALIGN(CONFIG_MAIN_THREAD_STACK_SIZE, CONFIG_ARCHITECTURE_STACK_ALIGNMENT) +
		ALIGN(CONFIG_STACK_GUARD_SIZE, CONFIG_ARCHITECTURE_STACK_ALIGNMENT));

/*---------------------------------------------------------------------------------------------------------------------+
| available memories
+---------------------------------------------------------------------------------------------------------------------*/

MEMORY
{
{% for key, memory in dictionary['memories'].items() if memory is mapping %}
	{{ key }} : org = {{ '0x%x' % memory['address'] }}, len = {{ memory['size'] }}
{% if 'virtual-address' in memory %}
	{{ key }}Vma : org = {{ '0x%x' % memory['virtual-address'] }}, len = {{ memory['size'] }}
{% endif %}
{% endfor %}
}
{% for key, memory in dictionary['memories'].items() if memory is mapping %}

PROVIDE(__{{ key }}_start = ORIGIN({{ key }}));
PROVIDE(__{{ key }}_size = LENGTH({{ key }}));
PROVIDE(__{{ key }}_end = ORIGIN({{ key }}) + LENGTH({{ key }}));
{% endfor %}

/*---------------------------------------------------------------------------------------------------------------------+
| entry point
+---------------------------------------------------------------------------------------------------------------------*/

ENTRY(Reset_Handler);

/*---------------------------------------------------------------------------------------------------------------------+
| put data in sections
+---------------------------------------------------------------------------------------------------------------------*/
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-flash' in memory['compatible'] and
		'.text.vectorTable' in memory.get('sections', ['.text.vectorTable']) %}

#ifdef CONFIG_LD_TEXT_VECTOR_TABLE_REGION_{{ key | upper }}
REGION_ALIAS("textVectorTableVmaRegion", {{ key }}{% if 'virtual-address' in memory %}Vma{% endif %});
REGION_ALIAS("textVectorTableLmaRegion", {{ key }});
#endif	/* CONFIG_LD_TEXT_VECTOR_TABLE_REGION_{{ key | upper }} */
{% endfor %}
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-flash' in memory['compatible'] and '.text' in memory.get('sections', ['.text']) %}

#ifdef CONFIG_LD_TEXT_REGION_{{ key | upper }}
REGION_ALIAS("textVmaRegion", {{ key }}{% if 'virtual-address' in memory %}Vma{% endif %});
REGION_ALIAS("textLmaRegion", {{ key }});
#endif	/* CONFIG_LD_TEXT_REGION_{{ key | upper }} */
{% endfor %}
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-flash' in memory['compatible'] and '.ARM.exidx' in memory.get('sections', ['.ARM.exidx']) %}

#ifdef CONFIG_LD_ARM_EXIDX_REGION_{{ key | upper }}
REGION_ALIAS("armExidxVmaRegion", {{ key }}{% if 'virtual-address' in memory %}Vma{% endif %});
REGION_ALIAS("armExidxLmaRegion", {{ key }});
#endif	/* CONFIG_LD_ARM_EXIDX_REGION_{{ key | upper }} */
{% endfor %}
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-RAM' in memory['compatible'] and '.main_stack' in memory.get('sections', ['.main_stack']) %}

#ifdef CONFIG_LD_MAIN_STACK_REGION_{{ key | upper }}
REGION_ALIAS("mainStackVmaRegion", {{ key }}{% if 'virtual-address' in memory %}Vma{% endif %});
REGION_ALIAS("mainStackLmaRegion", {{ key }});
#endif	/* CONFIG_LD_MAIN_STACK_REGION_{{ key | upper }} */
{% endfor %}
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-RAM' in memory['compatible'] and '.bss' in memory.get('sections', ['.bss']) %}

#ifdef CONFIG_LD_BSS_REGION_{{ key | upper }}
REGION_ALIAS("bssVmaRegion", {{ key }}{% if 'virtual-address' in memory %}Vma{% endif %});
REGION_ALIAS("bssLmaRegion", {{ key }});
#endif	/* CONFIG_LD_BSS_REGION_{{ key | upper }} */
{% endfor %}
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-RAM' in memory['compatible'] and '.data' in memory.get('sections', ['.data']) %}

#ifdef CONFIG_LD_DATA_VMA_REGION_{{ key | upper }}
REGION_ALIAS("dataVmaRegion", {{ key }}{% if 'virtual-address' in memory %}Vma{% endif %});
#endif	/* CONFIG_LD_DATA_VMA_REGION_{{ key | upper }} */
{% endfor %}
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-flash' in memory['compatible'] and '.data' in memory.get('sections', ['.data']) %}

#ifdef CONFIG_LD_DATA_LMA_REGION_{{ key | upper }}
REGION_ALIAS("dataLmaRegion", {{ key }});
#endif	/* CONFIG_LD_DATA_LMA_REGION_{{ key | upper }} */
{% endfor %}
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-RAM' in memory['compatible'] and '.noinit' in memory.get('sections', ['.noinit']) %}

#ifdef CONFIG_LD_NOINIT_REGION_{{ key | upper }}
REGION_ALIAS("noinitVmaRegion", {{ key }}{% if 'virtual-address' in memory %}Vma{% endif %});
REGION_ALIAS("noinitLmaRegion", {{ key }});
#endif	/* CONFIG_LD_NOINIT_REGION_{{ key | upper }} */
{% endfor %}
{% for ramKey, ramMemory in dictionary['memories'].items() if ramMemory is mapping and
		'on-chip-RAM' in ramMemory['compatible'] and
		'.{}.data'.format(ramKey) in ramMemory.get('sections', ['.{}.data'.format(ramKey)]) %}
{% for romKey, romMemory in dictionary['memories'].items() if romMemory is mapping and
		'on-chip-flash' in romMemory['compatible'] and
		'.{}.data'.format(ramKey) in ramMemory.get('sections', ['.{}.data'.format(ramKey)]) %}

#ifdef CONFIG_LD_{{ ramKey | upper }}_DATA_LMA_REGION_{{ romKey | upper }}
REGION_ALIAS("{{ ramKey }}DataLmaRegion", {{ romKey }});
#endif	/* CONFIG_LD_{{ ramKey | upper }}_DATA_LMA_REGION_{{ romKey | upper }} */
{% endfor %}
{% endfor %}
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-RAM' in memory['compatible'] and '.process_stack' in memory.get('sections', ['.process_stack']) %}

#ifdef CONFIG_LD_PROCESS_STACK_REGION_{{ key | upper }}
PROVIDE(__process_stack_end = __{{ key }}_end / 8 * 8);
#endif	/* def CONFIG_LD_PROCESS_STACK_REGION_{{ key | upper }} */
{% endfor %}

PROVIDE(__process_stack_start = (__process_stack_end - __process_stack_size) / 8 * 8);

SECTIONS
{
	.text.vectorTable :
	{
		PROVIDE(__text_vectorTable_start = .);

		KEEP(*(.vectorTable));

		PROVIDE(__text_vectorTable_end = .);
	} > textVectorTableVmaRegion AT > textVectorTableLmaRegion

	.text :
	{
		PROVIDE(__text_start = .);

		*(.text.unlikely .text.*_unlikely .text.unlikely.*);
		*(.text.exit .text.exit.*);
		*(.text.startup .text.startup.*);
		*(.text.hot .text.hot.*);
		*(.text .stub .text.* .gnu.linkonce.t.*);
		*(.gnu.warning);
		*(.glue_7t);
		*(.glue_7);
		*(.vfp11_veneer);
		*(.v4_bx);
		*(.rodata .rodata.* .gnu.linkonce.r.*);
		*(.ARM.extab* .gnu.linkonce.armextab.*);
		*(.eh_frame_hdr);
		*(.eh_frame_entry .eh_frame_entry.*);
		KEEP(*(.eh_frame));
		*(.eh_frame.*);
		*(.gcc_except_table .gcc_except_table.*);
		*(.gnu_extab*);

		/* sub-section: data_initializers */

		. = ALIGN(4);
		PROVIDE(__data_initializers_start = .);

		LONG(LOADADDR(.data)); LONG(ADDR(.data)); LONG(ADDR(.data) + SIZEOF(.data));
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-RAM' in memory['compatible'] and
		'.{}.data'.format(key) in memory.get('sections', ['.{}.data'.format(key)]) %}
		LONG(LOADADDR(.{{ key }}.data)); LONG(ADDR(.{{ key }}.data)); {# remove whitespace -#}
LONG(ADDR(.{{ key }}.data) + SIZEOF(.{{ key }}.data));
{% endfor %}

		. = ALIGN(4);
		PROVIDE(__data_initializers_end = .);

		/* end of sub-section: data_initializers */

		/* sub-section: bss_initializers */

		. = ALIGN(4);
		PROVIDE(__bss_initializers_start = .);

		LONG(0); LONG(ADDR(.bss)); LONG(ADDR(.bss) + SIZEOF(.bss));
		LONG(0xed419f25); LONG(ADDR(.main_stack)); LONG(ADDR(.main_stack) + SIZEOF(.main_stack));
		LONG(0xed419f25); LONG(ADDR(.process_stack)); LONG(ADDR(.process_stack) + SIZEOF(.process_stack));
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-RAM' in memory['compatible'] and
		'.{}.bss'.format(key) in memory.get('sections', ['.{}.bss'.format(key)]) %}
		LONG(0); LONG(ADDR(.{{ key }}.bss)); LONG(ADDR(.{{ key }}.bss) + SIZEOF(.{{ key }}.bss));
{% endfor %}

		. = ALIGN(4);
		PROVIDE(__bss_initializers_end = .);

		/* end of sub-section: bss_initializers */

		/* sub-sections: low_level_preinitializers, low_level_initializers */

		. = ALIGN(4);
		PROVIDE(__low_level_preinitializers_start = .);

		KEEP(*(SORT(.low_level_preinitializers.*)));

		. = ALIGN(4);
		PROVIDE(__low_level_preinitializers_end = .);

		. = ALIGN(4);
		PROVIDE(__low_level_initializers_start = .);

		KEEP(*(SORT(.low_level_initializers.*)));

		. = ALIGN(4);
		PROVIDE(__low_level_initializers_end = .);

		/* end of sub-sections: low_level_preinitializers, low_level_initializers */

		/* sub-sections: init, preinit_array, init_array and fini_array */

		KEEP(*(SORT_NONE(.init)));

		PROVIDE(__preinit_array_start = .);

		KEEP(*(.preinit_array));

		PROVIDE(__preinit_array_end = .);

		PROVIDE(__init_array_start = .);

		KEEP(*(SORT_BY_INIT_PRIORITY(.init_array.*)));
		KEEP(*(.init_array));

		PROVIDE(__init_array_end = .);

		KEEP(*(SORT_NONE(.fini)));

#if CONFIG_STATIC_DESTRUCTORS_ENABLE == 1

		PROVIDE(__fini_array_start = .);

		KEEP(*(SORT_BY_INIT_PRIORITY(.fini_array.*)));
		KEEP(*(.fini_array));

		PROVIDE(__fini_array_end = .);

#endif	/* CONFIG_STATIC_DESTRUCTORS_ENABLE == 1 */

		/* end of sub-sections: init, preinit_array, init_array and fini_array */

		PROVIDE(__text_end = .);
	} > textVmaRegion AT > textLmaRegion

	.ARM.exidx :
	{
		PROVIDE(__exidx_start = .);

		*(.ARM.exidx* .gnu.linkonce.armexidx.*);	/* index entries for section unwinding */

		PROVIDE(__exidx_end = .);
	} > armExidxVmaRegion AT > armExidxLmaRegion

	.main_stack :
	{
		. = ALIGN(8);
		PROVIDE(__main_stack_start = .);

		. += __main_stack_size;

		. = ALIGN(8);
		PROVIDE(__main_stack_end = .);
	} > mainStackVmaRegion AT > mainStackLmaRegion

	.bss (NOLOAD) :
	{
		. = ALIGN(4);
		PROVIDE(__bss_start = .);

		*(.bss .bss.* .gnu.linkonce.b.*);
		*(COMMON);

		. = ALIGN(4);
		PROVIDE(__bss_end = .);
	} > bssVmaRegion AT > bssLmaRegion

	.data :
	{
		. = ALIGN(4);
		PROVIDE(__data_init_start = LOADADDR(.data));
		PROVIDE(__data_start = .);

		*(.data .data.* .gnu.linkonce.d.*);

		. = ALIGN(4);
		PROVIDE(__data_end = .);
	} > dataVmaRegion AT > dataLmaRegion

	.noinit (NOLOAD) :
	{
		PROVIDE(__noinit_start = .);

		*(.noinit);

		PROVIDE(__noinit_end = .);
	} > noinitVmaRegion AT > noinitLmaRegion
{% for key, memory in dictionary['memories'].items() if memory is mapping and 'on-chip-RAM' in memory['compatible'] %}
{% if '.{}.bss'.format(key) in memory.get('sections', ['.{}.bss'.format(key)]) %}

	.{{ key }}.bss (NOLOAD) :
	{
		. = ALIGN(4);
		PROVIDE(__{{ key }}_bss_start = .);

		*(.{{ key }}.bss);

		. = ALIGN(4);
		PROVIDE(__{{ key }}_bss_end = .);
	} > {{ key }} AT > {{ key }}
{% endif %}
{% if '.{}.data'.format(key) in memory.get('sections', ['.{}.data'.format(key)]) %}

	.{{ key }}.data :
	{
		. = ALIGN(4);
		PROVIDE(__{{ key }}_data_init_start = LOADADDR(.{{ key }}.data));
		PROVIDE(__{{ key }}_data_start = .);

		*(.{{ key }}.data);

		. = ALIGN(4);
		PROVIDE(__{{ key }}_data_end = .);
	} > {{ key }} AT > {{ key }}DataLmaRegion
{% endif %}
{% if '.{}.noinit'.format(key) in memory.get('sections', ['.{}.noinit'.format(key)]) %}

	.{{ key }}.noinit (NOLOAD) :
	{
		PROVIDE(__{{ key }}_noinit_start = .);

		*(.{{ key }}.noinit);

		PROVIDE(__{{ key }}_noinit_end = .);
	} > {{ key }} AT > {{ key }}
{% endif %}
{% endfor %}

	.process_stack __process_stack_start : AT(__process_stack_start)
	{
		. += __process_stack_size;
	}

	/* Stabs debugging sections. */
	.stab 0 : { *(.stab); }
	.stabstr 0 : { *(.stabstr); }
	.stab.excl 0 : { *(.stab.excl); }
	.stab.exclstr 0 : { *(.stab.exclstr); }
	.stab.index 0 : { *(.stab.index); }
	.stab.indexstr 0 : { *(.stab.indexstr); }
	.comment 0 : { *(.comment); }
	/* DWARF debug sections. */
	/* Symbols in the DWARF debugging sections are relative to the beginning of the section so we begin them at 0. */
	/* DWARF 1 */
	.debug 0 : { *(.debug); }
	.line 0 : { *(.line); }
	/* GNU DWARF 1 extensions */
	.debug_srcinfo 0 : { *(.debug_srcinfo); }
	.debug_sfnames 0 : { *(.debug_sfnames); }
	/* DWARF 1.1 and DWARF 2 */
	.debug_aranges 0 : { *(.debug_aranges); }
	.debug_pubnames 0 : { *(.debug_pubnames); }
	/* DWARF 2 */
	.debug_info 0 : { *(.debug_info .gnu.linkonce.wi.*); }
	.debug_abbrev 0 : { *(.debug_abbrev); }
	.debug_line 0 : { *(.debug_line .debug_line.* .debug_line_end); }
	.debug_frame 0 : { *(.debug_frame); }
	.debug_str 0 : { *(.debug_str); }
	.debug_loc 0 : { *(.debug_loc); }
	.debug_macinfo 0 : { *(.debug_macinfo); }
	/* SGI/MIPS DWARF 2 extensions */
	.debug_weaknames 0 : { *(.debug_weaknames); }
	.debug_funcnames 0 : { *(.debug_funcnames); }
	.debug_typenames 0 : { *(.debug_typenames); }
	.debug_varnames 0 : { *(.debug_varnames); }
	/* DWARF 3 */
	.debug_pubtypes 0 : { *(.debug_pubtypes); }
	.debug_ranges 0 : { *(.debug_ranges); }
	/* DWARF Extension. */
	.debug_macro 0 : { *(.debug_macro); }
	.debug_addr 0 : { *(.debug_addr); }
	.ARM.attributes 0 : { KEEP(*(.ARM.attributes)); KEEP(*(.gnu.attributes)); }
	.note.gnu.arm.ident	0 : { KEEP(*(.note.gnu.arm.ident)); }
	/DISCARD/ : { *(.note.GNU-stack); *(.gnu_debuglink); *(.gnu.lto_*); }
}
{% for key, memory in dictionary['memories'].items() if memory is mapping and
		'on-chip-RAM' in memory['compatible'] and '.heap' in memory.get('sections', ['.heap']) %}

#ifdef CONFIG_LD_HEAP_REGION_{{ key | upper }}
PROVIDE(__heap_start = ALIGN(__{{ key }}_noinit_end, 8));
#ifdef CONFIG_LD_PROCESS_STACK_REGION_{{ key | upper }}
PROVIDE(__heap_end = __process_stack_start / 8 * 8);
#else	/* !def CONFIG_LD_PROCESS_STACK_REGION_{{ key | upper }} */
PROVIDE(__heap_end = __{{ key }}_end / 8 * 8);
#endif	/* !def CONFIG_LD_PROCESS_STACK_REGION_{{ key | upper }} */
#endif	/* def CONFIG_LD_HEAP_REGION_{{ key | upper }} */
{% endfor %}

PROVIDE(__text_vectorTable_size = SIZEOF(.text.vectorTable));
PROVIDE(__text_size = SIZEOF(.text));
PROVIDE(__exidx_size = SIZEOF(.ARM.exidx));
PROVIDE(__bss_size = SIZEOF(.bss));
PROVIDE(__data_size = SIZEOF(.data));
PROVIDE(__noinit_size = SIZEOF(.noinit));
{% for key, memory in dictionary['memories'].items() if memory is mapping and 'on-chip-RAM' in memory['compatible'] %}
{% if '.{}.bss'.format(key) in memory.get('sections', ['.{}.bss'.format(key)]) %}
PROVIDE(__{{ key }}_bss_size = SIZEOF(.{{ key }}.bss));
{% endif %}
{% if '.{}.data'.format(key) in memory.get('sections', ['.{}.data'.format(key)]) %}
PROVIDE(__{{ key }}_data_size = SIZEOF(.{{ key }}.data));
{% endif %}
{% if '.{}.noinit'.format(key) in memory.get('sections', ['.{}.noinit'.format(key)]) %}
PROVIDE(__{{ key }}_noinit_size = SIZEOF(.{{ key }}.noinit));
{% endif %}
{% endfor %}

PROVIDE(__bss_start__ = __bss_start);
PROVIDE(__bss_end__ = __bss_end);
