

================================================================
== Vivado HLS Report for 'convolution_3'
================================================================
* Date:           Thu Oct 25 23:32:16 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.549|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1228801|  1228801|  1228801|  1228801|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1228800|  1228800|       768|          -|          -|  1600|    no    |
        | + Loop 1.1  |      757|      757|        13|          5|          5|   150|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 5, D = 13, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten3)
3 --> 
	4  / true
4 --> 
	17  / (exitcond_flatten4)
	5  / (!exitcond_flatten4)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:149]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i11 [ 0, %0 ], [ %indvar_flatten_next3, %1 ]"   --->   Operation 26 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%co = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %1 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 27 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i8 [ 0, %0 ], [ %indvar_flatten_next2, %1 ]"   --->   Operation 28 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%h = phi i4 [ 0, %0 ], [ %tmp_mid2_41, %1 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 29 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%w = phi i4 [ 0, %0 ], [ %w_4, %1 ]"   --->   Operation 30 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.88ns)   --->   "%exitcond_flatten3 = icmp eq i11 %indvar_flatten2, -448"   --->   Operation 31 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.63ns)   --->   "%indvar_flatten_next3 = add i11 %indvar_flatten2, 1"   --->   Operation 33 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %2, label %.preheader9.preheader"   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten3, 100"   --->   Operation 35 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.02ns)   --->   "%h_mid = select i1 %exitcond_flatten, i4 0, i4 %h" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 36 'select' 'h_mid' <Predicate = (!exitcond_flatten3)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:165]   --->   Operation 37 'ret' <Predicate = (exitcond_flatten3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.54>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%co_3 = add i5 %co, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:149]   --->   Operation 38 'add' 'co_3' <Predicate = (exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.21ns)   --->   "%tmp_mid2_v = select i1 %exitcond_flatten, i5 %co_3, i5 %co" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 39 'select' 'tmp_mid2_v' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_mid2 = zext i5 %tmp_mid2_v to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 40 'zext' 'tmp_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_mid2_v, i3 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i8 %tmp to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 42 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_mid2_v, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i6 %tmp_s to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 44 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.91ns)   --->   "%tmp_150 = sub i9 %p_shl4_cast, %p_shl5_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 45 'sub' 'tmp_150' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_180_cast = sext i9 %tmp_150 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 46 'sext' 'tmp_180_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_151 = add i9 %p_shl4_cast, %p_shl5_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 47 'add' 'tmp_151' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node exitcond3_mid)   --->   "%not_exitcond_flatten_2 = xor i1 %exitcond_flatten, true" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 48 'xor' 'not_exitcond_flatten_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %w, -6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 49 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond3_mid = and i1 %exitcond, %not_exitcond_flatten_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 50 'and' 'exitcond3_mid' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.73ns)   --->   "%h_3 = add i4 %h_mid, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:150]   --->   Operation 51 'add' 'h_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node w_mid2)   --->   "%tmp_152 = or i1 %exitcond3_mid, %exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 52 'or' 'tmp_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.02ns) (out node of the LUT)   --->   "%w_mid2 = select i1 %tmp_152, i4 0, i4 %w" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 53 'select' 'w_mid2' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.02ns)   --->   "%tmp_mid2_41 = select i1 %exitcond3_mid, i4 %h_3, i4 %h_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 54 'select' 'tmp_mid2_41' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i4 %tmp_mid2_41 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 55 'zext' 'tmp_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_153 = add i9 %tmp_mid2_cast, %tmp_151" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 56 'add' 'tmp_153' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_153, i3 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 57 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_148 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_153, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 58 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i10 %tmp_148 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 59 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.54ns)   --->   "%tmp_154 = add i12 %p_shl_cast, %p_shl1_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 60 'add' 'tmp_154' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:154]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.81>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i8 [ 0, %.preheader9.preheader ], [ %indvar_flatten_next4, %.preheader7 ]"   --->   Operation 62 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%m = phi i3 [ 0, %.preheader9.preheader ], [ %tmp_14_mid2_v, %.preheader7 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 63 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %.preheader9.preheader ], [ %indvar_flatten_next, %.preheader7 ]"   --->   Operation 64 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%n = phi i3 [ 0, %.preheader9.preheader ], [ %tmp_17_mid2, %.preheader7 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 65 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ 0.000000e+00, %.preheader9.preheader ], [ %sum, %.preheader7 ]"   --->   Operation 66 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%ci = phi i3 [ 0, %.preheader9.preheader ], [ %ci_2, %.preheader7 ]"   --->   Operation 67 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%n_cast = zext i3 %n to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156]   --->   Operation 68 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.73ns)   --->   "%tmp_18 = add i4 %w_mid2, %n_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 69 'add' 'tmp_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.55ns)   --->   "%exitcond_flatten4 = icmp eq i8 %indvar_flatten4, -106"   --->   Operation 70 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)"   --->   Operation 71 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.91ns)   --->   "%indvar_flatten_next4 = add i8 %indvar_flatten4, 1"   --->   Operation 72 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %1, label %.preheader7"   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.65ns)   --->   "%m_1 = add i3 1, %m" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:154]   --->   Operation 74 'add' 'm_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.42ns)   --->   "%exitcond_flatten1 = icmp eq i6 %indvar_flatten, 30"   --->   Operation 75 'icmp' 'exitcond_flatten1' <Predicate = (!exitcond_flatten4)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.98ns)   --->   "%n_mid = select i1 %exitcond_flatten1, i3 0, i3 %n" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 76 'select' 'n_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.98ns)   --->   "%tmp_14_mid2_v = select i1 %exitcond_flatten1, i3 %m_1, i3 %m" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 77 'select' 'tmp_14_mid2_v' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten1, true" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 78 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %ci, -2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 79 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten4)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond1, %not_exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 80 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.65ns)   --->   "%n_2 = add i3 1, %n_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156]   --->   Operation 81 'add' 'n_2' <Predicate = (!exitcond_flatten4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node ci_mid2)   --->   "%tmp_156 = or i1 %exitcond_mid, %exitcond_flatten1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 82 'or' 'tmp_156' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.98ns) (out node of the LUT)   --->   "%ci_mid2 = select i1 %tmp_156, i3 0, i3 %ci" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 83 'select' 'ci_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%n_cast_mid1 = zext i3 %n_2 to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156]   --->   Operation 84 'zext' 'n_cast_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.98ns)   --->   "%tmp_17_mid2 = select i1 %exitcond_mid, i3 %n_2, i3 %n_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 85 'select' 'tmp_17_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.73ns)   --->   "%tmp_18_mid1 = add i4 %n_cast_mid1, %w_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 86 'add' 'tmp_18_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_157)   --->   "%tmp_149 = select i1 %exitcond_flatten1, i4 %w_mid2, i4 %tmp_18" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 87 'select' 'tmp_149' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_157 = select i1 %exitcond_mid, i4 %tmp_18_mid1, i4 %tmp_149" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 88 'select' 'tmp_157' <Predicate = (!exitcond_flatten4)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i3 %ci_mid2 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 89 'zext' 'tmp_20_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.82ns)   --->   "%tmp_166 = add i10 %tmp_180_cast, %tmp_20_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 90 'add' 'tmp_166' <Predicate = (!exitcond_flatten4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.82ns)   --->   "%indvar_flatten_op = add i6 1, %indvar_flatten"   --->   Operation 91 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.18ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten1, i6 1, i6 %indvar_flatten_op"   --->   Operation 92 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.63>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_14_mid2 = zext i3 %tmp_14_mid2_v to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 93 'zext' 'tmp_14_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_16_mid2_v_v = zext i3 %tmp_14_mid2_v to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 94 'zext' 'tmp_16_mid2_v_v' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.73ns)   --->   "%tmp_16_mid2_v = add i4 %tmp_16_mid2_v_v, %tmp_mid2_41" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 95 'add' 'tmp_16_mid2_v' <Predicate = (!exitcond_flatten4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_16_mid2_cast = zext i4 %tmp_16_mid2_v to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 96 'zext' 'tmp_16_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_17_mid2_cast = zext i3 %tmp_17_mid2 to i13" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 97 'zext' 'tmp_17_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_19_mid2_cast = zext i4 %tmp_157 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 98 'zext' 'tmp_19_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_158 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %ci_mid2, i4 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 99 'bitconcatenate' 'tmp_158' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i7 %tmp_158 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 100 'zext' 'p_shl10_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_159 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %ci_mid2, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 101 'bitconcatenate' 'tmp_159' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i4 %tmp_159 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 102 'zext' 'p_shl11_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.87ns)   --->   "%tmp_160 = sub i8 %p_shl10_cast, %p_shl11_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 103 'sub' 'tmp_160' <Predicate = (!exitcond_flatten4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_193_cast = sext i8 %tmp_160 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 104 'sext' 'tmp_193_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.91ns)   --->   "%tmp_161 = add i9 %tmp_193_cast, %tmp_16_mid2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 105 'add' 'tmp_161' <Predicate = (!exitcond_flatten4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_162 = trunc i9 %tmp_161 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 106 'trunc' 'tmp_162' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_162, i4 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 107 'bitconcatenate' 'p_shl8_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_163 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_161, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 108 'bitconcatenate' 'tmp_163' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl9_cast = sext i10 %tmp_163 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 109 'sext' 'p_shl9_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_164 = sub i12 %p_shl8_cast, %p_shl9_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 110 'sub' 'tmp_164' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_165 = add i12 %tmp_164, %tmp_19_mid2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 111 'add' 'tmp_165' <Predicate = (!exitcond_flatten4)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_199_cast = sext i10 %tmp_166 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 112 'sext' 'tmp_199_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_167 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_166, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 113 'bitconcatenate' 'tmp_167' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl7 = sext i12 %tmp_167 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 114 'sext' 'p_shl7' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_168 = add i64 %tmp_199_cast, %p_shl7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 115 'add' 'tmp_168' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_169 = add i64 %tmp_168, %tmp_14_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 116 'add' 'tmp_169' <Predicate = (!exitcond_flatten4)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_170 = trunc i64 %tmp_169 to i13" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 117 'trunc' 'tmp_170' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i64 %tmp_169 to i11" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 118 'trunc' 'tmp_171' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_171, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 119 'bitconcatenate' 'p_shl6_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_172 = add i13 %tmp_170, %p_shl6_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 120 'add' 'tmp_172' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_173 = add i13 %tmp_172, %tmp_17_mid2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 121 'add' 'tmp_173' <Predicate = (!exitcond_flatten4)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_198_cast = zext i12 %tmp_165 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 122 'zext' 'tmp_198_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_198_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 123 'getelementptr' 'input_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_205_cast = zext i13 %tmp_173 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 124 'zext' 'tmp_205_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_205_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 125 'getelementptr' 'weights_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 126 'load' 'weights_load' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 127 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 127 'load' 'input_load' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 128 [1/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 128 'load' 'weights_load' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 129 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 129 'load' 'input_load' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 130 [4/4] (5.70ns)   --->   "%tmp_21 = fmul float %weights_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 130 'fmul' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (1.65ns)   --->   "%ci_2 = add i3 1, %ci_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 131 'add' 'ci_2' <Predicate = (!exitcond_flatten4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 132 [3/4] (5.70ns)   --->   "%tmp_21 = fmul float %weights_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 132 'fmul' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 133 [2/4] (5.70ns)   --->   "%tmp_21 = fmul float %weights_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 133 'fmul' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 134 [1/4] (5.70ns)   --->   "%tmp_21 = fmul float %weights_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 134 'fmul' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 135 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 135 'fadd' 'sum' <Predicate = (!exitcond_flatten4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 136 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 136 'fadd' 'sum' <Predicate = (!exitcond_flatten4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 137 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 137 'fadd' 'sum' <Predicate = (!exitcond_flatten4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 138 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 138 'fadd' 'sum' <Predicate = (!exitcond_flatten4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str413)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 139 'specregionbegin' 'tmp_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str211) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:159]   --->   Operation 140 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_16 : Operation 141 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 141 'fadd' 'sum' <Predicate = (!exitcond_flatten4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str413, i32 %tmp_2)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 142 'specregionend' 'empty_40' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 143 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 17 <SV = 4> <Delay = 3.16>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x float]* %bias, i64 0, i64 %tmp_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 144 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [2/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 145 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i4 %w_mid2 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 146 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (1.54ns)   --->   "%tmp_155 = add i12 %tmp_154, %tmp_13_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 147 'add' 'tmp_155' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (1.73ns)   --->   "%w_4 = add i4 %w_mid2, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 148 'add' 'w_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (1.91ns)   --->   "%indvar_flatten28_op = add i8 %indvar_flatten3, 1"   --->   Operation 149 'add' 'indvar_flatten28_op' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (1.24ns)   --->   "%indvar_flatten_next2 = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten28_op"   --->   Operation 150 'select' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 5> <Delay = 2.32>
ST_18 : Operation 151 [1/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 151 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 19 <SV = 6> <Delay = 7.25>
ST_19 : Operation 152 [5/5] (7.25ns)   --->   "%tmp_12 = fadd float %sum_2, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 152 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 7.25>
ST_20 : Operation 153 [4/5] (7.25ns)   --->   "%tmp_12 = fadd float %sum_2, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 153 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 7.25>
ST_21 : Operation 154 [3/5] (7.25ns)   --->   "%tmp_12 = fadd float %sum_2, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 154 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 7.25>
ST_22 : Operation 155 [2/5] (7.25ns)   --->   "%tmp_12 = fadd float %sum_2, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 155 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 7.25>
ST_23 : Operation 156 [1/5] (7.25ns)   --->   "%tmp_12 = fadd float %sum_2, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 156 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 3.25>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_189_cast = zext i12 %tmp_155 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 157 'zext' 'tmp_189_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1600 x float]* %output_r, i64 0, i64 %tmp_189_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 158 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (3.25ns)   --->   "store float %tmp_12, float* %output_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten2') with incoming values : ('indvar_flatten_next3') [7]  (1.77 ns)

 <State 2>: 2.58ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten3') with incoming values : ('indvar_flatten_next2') [9]  (0 ns)
	'icmp' operation ('exitcond_flatten') [18]  (1.55 ns)
	'select' operation ('h_mid', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) [19]  (1.02 ns)

 <State 3>: 8.55ns
The critical path consists of the following:
	'icmp' operation ('exitcond', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151) [30]  (1.3 ns)
	'and' operation ('exitcond3_mid', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151) [31]  (0.978 ns)
	'select' operation ('tmp_mid2_41', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) [35]  (1.02 ns)
	'add' operation ('tmp_153', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) [37]  (3.7 ns)
	'add' operation ('tmp_154', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) [41]  (1.55 ns)

 <State 4>: 6.82ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [46]  (0 ns)
	'icmp' operation ('exitcond_flatten1') [58]  (1.43 ns)
	'select' operation ('n_mid', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [59]  (0.98 ns)
	'add' operation ('n_2', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156) [68]  (1.65 ns)
	'add' operation ('tmp_18_mid1', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [74]  (1.74 ns)
	'select' operation ('tmp_157', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [76]  (1.02 ns)

 <State 5>: 7.63ns
The critical path consists of the following:
	'add' operation ('tmp_169', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [101]  (3.82 ns)
	'add' operation ('tmp_172', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [105]  (0 ns)
	'add' operation ('tmp_173', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [106]  (3.82 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [95]  (0 ns)
	'load' operation ('input_load', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) on array 'input_r' [110]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('weights_load', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) on array 'weights' [109]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [111]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [111]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [111]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_21', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [111]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [112]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [112]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [112]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [112]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160) [112]  (7.26 ns)

 <State 17>: 3.16ns
The critical path consists of the following:
	'add' operation ('indvar_flatten28_op') [128]  (1.92 ns)
	'select' operation ('indvar_flatten_next2') [129]  (1.25 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias_load', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) on array 'bias' [120]  (2.32 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) [121]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) [121]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) [121]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) [121]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) [121]  (7.26 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) [125]  (0 ns)
	'store' operation (ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163) of variable 'tmp_12', ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163 on array 'output_r' [126]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
