###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:18:52 2025
#  Command:           timeDesign -signoff -pathReports -slackReports -numPat...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.228
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.264
- Arrival Time                 10.233
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.031 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.022 |   0.022 |    0.053 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M   | 0.028 | 0.028 |   0.050 |    0.081 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X8M      | 0.102 | 0.188 |   0.238 |    0.269 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^   | CLKBUFX12M  | 0.113 | 0.162 |   0.400 |    0.431 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.065 | 0.075 |   0.475 |    0.506 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^   | CLKINVX40M  | 0.069 | 0.058 |   0.533 |    0.564 | 
     | CLK_R_M__L4_I3                          | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.075 |   0.608 |    0.639 | 
     | CLK_R_M__L5_I6                          | A v -> Y ^   | CLKINVX40M  | 0.082 | 0.071 |   0.679 |    0.710 | 
     | U0_Register_File/\regfile_reg[1][2]     | CK ^ -> Q v  | SDFFRHQX4M  | 0.184 | 0.381 |   1.060 |    1.091 | 
     | U0_ALU/div_29/U29                       | A v -> Y ^   | INVX12M     | 0.309 | 0.215 |   1.276 |    1.307 | 
     | U0_ALU/div_29/FE_RC_11_0                | A ^ -> Y v   | INVX2M      | 0.094 | 0.105 |   1.381 |    1.412 | 
     | U0_ALU/div_29/FE_RC_18_0                | B v -> Y ^   | NOR2X4M     | 0.149 | 0.130 |   1.511 |    1.543 | 
     | U0_ALU/div_29/FE_RC_17_0                | B ^ -> Y v   | NAND3BX4M   | 0.134 | 0.124 |   1.636 |    1.667 | 
     | U0_ALU/div_29/FE_RC_16_0                | A v -> Y ^   | INVX2M      | 0.095 | 0.094 |   1.730 |    1.761 | 
     | U0_ALU/div_29/FE_RC_15_0                | A ^ -> Y v   | NAND3X4M    | 0.170 | 0.114 |   1.844 |    1.875 | 
     | U0_ALU/div_29/FE_RC_25_0                | A v -> Y ^   | NAND3X6M    | 0.186 | 0.146 |   1.990 |    2.021 | 
     | U0_ALU/div_29/FE_RC_47_0                | B ^ -> Y v   | NAND3BX4M   | 0.214 | 0.174 |   2.164 |    2.195 | 
     | U0_ALU/div_29/FE_RC_46_0                | A v -> Y ^   | NAND2X4M    | 0.216 | 0.182 |   2.345 |    2.377 | 
     | U0_ALU/div_29/FE_RC_54_0                | B ^ -> Y v   | NAND2X3M    | 0.115 | 0.119 |   2.465 |    2.496 | 
     | U0_ALU/div_29/FE_RC_97_0                | A v -> Y ^   | INVX2M      | 0.067 | 0.073 |   2.537 |    2.569 | 
     | U0_ALU/div_29/FE_RC_110_0               | A ^ -> Y v   | INVX2M      | 0.034 | 0.041 |   2.578 |    2.609 | 
     | U0_ALU/div_29/FE_RC_109_0               | B v -> Y ^   | NAND2BX2M   | 0.130 | 0.089 |   2.667 |    2.698 | 
     | U0_ALU/div_29/FE_RC_104_0               | B ^ -> Y v   | NAND2X4M    | 0.127 | 0.110 |   2.777 |    2.808 | 
     | U0_ALU/div_29/FE_RC_117_0               | A0 v -> Y ^  | OAI2B2X8M   | 0.380 | 0.192 |   2.969 |    3.000 | 
     | U0_ALU/div_29/U38                       | S0 ^ -> Y v  | MX2X1M      | 0.261 | 0.413 |   3.382 |    3.413 | 
     | U0_ALU/div_29/FE_RC_184_0               | A v -> Y ^   | NOR2X3M     | 0.146 | 0.150 |   3.532 |    3.563 | 
     | U0_ALU/div_29/FE_RC_181_0               | AN ^ -> Y ^  | NAND3BX4M   | 0.111 | 0.131 |   3.663 |    3.695 | 
     | U0_ALU/div_29/FE_RC_202_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.052 |   3.716 |    3.747 | 
     | U0_ALU/div_29/FE_RC_201_0               | A v -> Y ^   | NAND2X2M    | 0.210 | 0.130 |   3.846 |    3.877 | 
     | U0_ALU/div_29/FE_RC_212_0               | A ^ -> Y v   | NAND2X6M    | 0.190 | 0.159 |   4.004 |    4.036 | 
     | U0_ALU/div_29/U37                       | S0 v -> Y ^  | CLKMX2X2M   | 0.228 | 0.325 |   4.330 |    4.361 | 
     | U0_ALU/div_29/FE_RC_284_0               | A ^ -> Y v   | CLKINVX2M   | 0.102 | 0.112 |   4.441 |    4.473 | 
     | U0_ALU/div_29/FE_RC_283_0               | A v -> Y ^   | NAND2X3M    | 0.090 | 0.082 |   4.524 |    4.555 | 
     | U0_ALU/div_29/FE_RC_318_0               | AN ^ -> Y ^  | NOR2BX4M    | 0.150 | 0.158 |   4.682 |    4.713 | 
     | U0_ALU/div_29/FE_RC_317_0               | A ^ -> Y v   | NAND2X4M    | 0.132 | 0.113 |   4.794 |    4.826 | 
     | U0_ALU/div_29/FE_RC_353_0               | A v -> Y ^   | NAND2X2M    | 0.247 | 0.171 |   4.965 |    4.997 | 
     | U0_ALU/div_29/U49                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.247 | 0.356 |   5.321 |    5.353 | 
     | U0_ALU/div_29/FE_RC_383_0               | A v -> Y ^   | NAND2X4M    | 0.142 | 0.148 |   5.469 |    5.501 | 
     | U0_ALU/div_29/FE_RC_382_0               | A ^ -> Y v   | INVX2M      | 0.052 | 0.059 |   5.529 |    5.560 | 
     | U0_ALU/div_29/FE_RC_381_0               | B v -> Y ^   | NAND2X2M    | 0.084 | 0.071 |   5.599 |    5.631 | 
     | U0_ALU/div_29/FE_RC_406_0               | A ^ -> Y v   | INVX2M      | 0.046 | 0.052 |   5.651 |    5.683 | 
     | U0_ALU/div_29/FE_RC_405_0               | A v -> Y ^   | NOR2X3M     | 0.184 | 0.126 |   5.777 |    5.808 | 
     | U0_ALU/div_29/FE_RC_404_0               | A ^ -> Y v   | NAND2X4M    | 0.099 | 0.101 |   5.878 |    5.910 | 
     | U0_ALU/div_29/FE_RC_403_0               | A v -> Y ^   | NAND2X4M    | 0.076 | 0.071 |   5.949 |    5.981 | 
     | U0_ALU/div_29/FE_RC_402_0               | A ^ -> Y v   | NAND2X4M    | 0.067 | 0.064 |   6.013 |    6.044 | 
     | U0_ALU/div_29/FE_RC_471_0               | A v -> Y ^   | CLKNAND2X8M | 0.138 | 0.098 |   6.111 |    6.142 | 
     | U0_ALU/div_29/FE_RC_494_0               | A ^ -> Y v   | CLKINVX6M   | 0.135 | 0.117 |   6.228 |    6.259 | 
     | U0_ALU/div_29/U53                       | S0 v -> Y ^  | CLKMX2X2M   | 0.183 | 0.291 |   6.519 |    6.550 | 
     | U0_ALU/div_29/FE_RC_503_0               | A ^ -> Y ^   | CLKAND2X6M  | 0.082 | 0.194 |   6.713 |    6.744 | 
     | U0_ALU/div_29/FE_RC_502_0               | A ^ -> Y v   | INVX2M      | 0.123 | 0.096 |   6.809 |    6.841 | 
     | U0_ALU/div_29/FE_RC_536_0               | A0 v -> Y ^  | OAI2B1X4M   | 0.240 | 0.188 |   6.997 |    7.029 | 
     | U0_ALU/div_29/FE_RC_535_0               | A ^ -> Y v   | NAND2X3M    | 0.103 | 0.103 |   7.100 |    7.131 | 
     | U0_ALU/div_29/FE_RC_531_0               | B v -> Y ^   | NAND3X4M    | 0.089 | 0.085 |   7.185 |    7.217 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI ^ -> CO ^ | ADDFHX1M    | 0.135 | 0.211 |   7.396 |    7.428 | 
     | U0_ALU/div_29/U71                       | A ^ -> Y ^   | AND2X8M     | 0.160 | 0.193 |   7.589 |    7.620 | 
     | U0_ALU/div_29/U61                       | S0 ^ -> Y v  | MX2X2M      | 0.101 | 0.242 |   7.831 |    7.863 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.091 | 0.388 |   8.219 |    8.250 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.094 | 0.241 |   8.460 |    8.491 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.238 |   8.698 |    8.729 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.236 |   8.934 |    8.965 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.095 | 0.242 |   9.176 |    9.207 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.237 |   9.413 |    9.444 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.126 | 0.276 |   9.689 |    9.720 | 
     | U0_ALU/U84                              | C0 v -> Y ^  | AOI222X4M   | 0.451 | 0.387 |  10.075 |   10.106 | 
     | U0_ALU/U81                              | A1 ^ -> Y v  | AOI31X2M    | 0.145 | 0.158 |  10.233 |   10.264 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.145 | 0.000 |  10.233 |   10.264 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -0.031 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -0.009 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    0.019 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |    0.206 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |    0.398 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |    0.398 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |    0.557 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |    0.613 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |    0.659 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^          | SDFFRHQX1M | 0.051 | 0.002 |   0.693 |    0.661 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  8.025
= Slack Time                    2.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.063 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.022 |   0.022 |    2.085 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    2.113 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.102 | 0.188 |   0.238 |    2.301 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    2.463 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.475 |    2.538 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.069 | 0.058 |   0.533 |    2.596 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   0.608 |    2.671 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.082 | 0.071 |   0.679 |    2.742 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    3.503 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.283 | 0.280 |   1.720 |    3.783 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.266 | 0.232 |   1.952 |    4.015 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.175 |   2.127 |    4.190 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.561 |   2.688 |    4.751 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.568 |   3.256 |    5.319 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.817 |    5.880 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.379 |    6.443 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.942 |    7.005 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   5.531 |    7.594 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.320 |   5.851 |    7.914 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.082 |   5.933 |    7.996 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.140 | 0.390 |   6.323 |    8.386 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.280 |   6.603 |    8.666 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   7.021 |    9.084 | 
     | U0_ALU/mult_28/FS_1/U13             | A1 v -> Y ^  | OAI21BX1M  | 0.444 | 0.317 |   7.338 |    9.401 | 
     | U0_ALU/mult_28/FS_1/U11             | A1 ^ -> Y v  | OAI21X1M   | 0.133 | 0.154 |   7.492 |    9.555 | 
     | U0_ALU/mult_28/FS_1/U2              | B0N v -> Y v | AOI21BX2M  | 0.061 | 0.184 |   7.676 |    9.739 | 
     | U0_ALU/mult_28/FS_1/U6              | B v -> Y v   | XNOR2X2M   | 0.103 | 0.157 |   7.833 |    9.896 | 
     | U0_ALU/U42                          | A0N v -> Y v | OAI2BB1X2M | 0.093 | 0.192 |   8.025 |   10.088 | 
     | U0_ALU/\ALU_OUT_reg[15]             | D v          | SDFFRQX2M  | 0.093 | 0.000 |   8.025 |   10.088 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.063 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -2.041 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -2.013 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -1.825 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -1.633 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -1.633 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -1.475 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -1.418 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -1.372 | 
     | U0_ALU/\ALU_OUT_reg[15]   | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.692 |   -1.371 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.239
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.253
- Arrival Time                  8.050
= Slack Time                    2.203
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.203 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.023 | 0.022 |   0.022 |    2.225 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX8M   | 0.028 | 0.028 |   0.050 |    2.253 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X8M      | 0.102 | 0.188 |   0.238 |    2.441 | 
     | CLK_R_M__L1_I0                          | A ^ -> Y ^   | CLKBUFX12M  | 0.113 | 0.162 |   0.400 |    2.603 | 
     | CLK_R_M__L2_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.065 | 0.075 |   0.475 |    2.678 | 
     | CLK_R_M__L3_I1                          | A v -> Y ^   | CLKINVX40M  | 0.069 | 0.058 |   0.533 |    2.736 | 
     | CLK_R_M__L4_I3                          | A ^ -> Y v   | CLKINVX40M  | 0.064 | 0.075 |   0.608 |    2.811 | 
     | CLK_R_M__L5_I6                          | A v -> Y ^   | CLKINVX40M  | 0.082 | 0.071 |   0.679 |    2.882 | 
     | U0_Register_File/\regfile_reg[1][2]     | CK ^ -> Q v  | SDFFRHQX4M  | 0.184 | 0.381 |   1.060 |    3.263 | 
     | U0_ALU/div_29/U29                       | A v -> Y ^   | INVX12M     | 0.309 | 0.215 |   1.276 |    3.479 | 
     | U0_ALU/div_29/FE_RC_11_0                | A ^ -> Y v   | INVX2M      | 0.094 | 0.105 |   1.381 |    3.584 | 
     | U0_ALU/div_29/FE_RC_18_0                | B v -> Y ^   | NOR2X4M     | 0.149 | 0.130 |   1.511 |    3.714 | 
     | U0_ALU/div_29/FE_RC_17_0                | B ^ -> Y v   | NAND3BX4M   | 0.134 | 0.124 |   1.635 |    3.838 | 
     | U0_ALU/div_29/FE_RC_16_0                | A v -> Y ^   | INVX2M      | 0.095 | 0.094 |   1.730 |    3.933 | 
     | U0_ALU/div_29/FE_RC_15_0                | A ^ -> Y v   | NAND3X4M    | 0.170 | 0.114 |   1.844 |    4.047 | 
     | U0_ALU/div_29/FE_RC_25_0                | A v -> Y ^   | NAND3X6M    | 0.186 | 0.146 |   1.990 |    4.193 | 
     | U0_ALU/div_29/FE_RC_47_0                | B ^ -> Y v   | NAND3BX4M   | 0.214 | 0.174 |   2.164 |    4.367 | 
     | U0_ALU/div_29/FE_RC_46_0                | A v -> Y ^   | NAND2X4M    | 0.216 | 0.182 |   2.345 |    4.548 | 
     | U0_ALU/div_29/FE_RC_54_0                | B ^ -> Y v   | NAND2X3M    | 0.115 | 0.119 |   2.465 |    4.668 | 
     | U0_ALU/div_29/FE_RC_97_0                | A v -> Y ^   | INVX2M      | 0.067 | 0.073 |   2.537 |    4.740 | 
     | U0_ALU/div_29/FE_RC_110_0               | A ^ -> Y v   | INVX2M      | 0.034 | 0.041 |   2.578 |    4.781 | 
     | U0_ALU/div_29/FE_RC_109_0               | B v -> Y ^   | NAND2BX2M   | 0.130 | 0.089 |   2.667 |    4.870 | 
     | U0_ALU/div_29/FE_RC_104_0               | B ^ -> Y v   | NAND2X4M    | 0.127 | 0.110 |   2.777 |    4.980 | 
     | U0_ALU/div_29/FE_RC_117_0               | A0 v -> Y ^  | OAI2B2X8M   | 0.380 | 0.192 |   2.969 |    5.172 | 
     | U0_ALU/div_29/U38                       | S0 ^ -> Y v  | MX2X1M      | 0.261 | 0.413 |   3.382 |    5.585 | 
     | U0_ALU/div_29/FE_RC_184_0               | A v -> Y ^   | NOR2X3M     | 0.146 | 0.150 |   3.532 |    5.735 | 
     | U0_ALU/div_29/FE_RC_181_0               | AN ^ -> Y ^  | NAND3BX4M   | 0.111 | 0.131 |   3.663 |    5.866 | 
     | U0_ALU/div_29/FE_RC_202_0               | A ^ -> Y v   | INVX2M      | 0.045 | 0.052 |   3.716 |    5.919 | 
     | U0_ALU/div_29/FE_RC_201_0               | A v -> Y ^   | NAND2X2M    | 0.210 | 0.130 |   3.846 |    6.049 | 
     | U0_ALU/div_29/FE_RC_212_0               | A ^ -> Y v   | NAND2X6M    | 0.190 | 0.159 |   4.004 |    6.207 | 
     | U0_ALU/div_29/U37                       | S0 v -> Y ^  | CLKMX2X2M   | 0.228 | 0.325 |   4.330 |    6.533 | 
     | U0_ALU/div_29/FE_RC_284_0               | A ^ -> Y v   | CLKINVX2M   | 0.102 | 0.112 |   4.441 |    6.644 | 
     | U0_ALU/div_29/FE_RC_283_0               | A v -> Y ^   | NAND2X3M    | 0.090 | 0.082 |   4.524 |    6.727 | 
     | U0_ALU/div_29/FE_RC_318_0               | AN ^ -> Y ^  | NOR2BX4M    | 0.150 | 0.158 |   4.682 |    6.885 | 
     | U0_ALU/div_29/FE_RC_317_0               | A ^ -> Y v   | NAND2X4M    | 0.132 | 0.113 |   4.794 |    6.997 | 
     | U0_ALU/div_29/FE_RC_353_0               | A v -> Y ^   | NAND2X2M    | 0.247 | 0.171 |   4.965 |    7.168 | 
     | U0_ALU/div_29/U49                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.247 | 0.356 |   5.321 |    7.524 | 
     | U0_ALU/div_29/FE_RC_383_0               | A v -> Y ^   | NAND2X4M    | 0.142 | 0.148 |   5.469 |    7.672 | 
     | U0_ALU/div_29/FE_RC_382_0               | A ^ -> Y v   | INVX2M      | 0.052 | 0.059 |   5.529 |    7.732 | 
     | U0_ALU/div_29/FE_RC_381_0               | B v -> Y ^   | NAND2X2M    | 0.084 | 0.071 |   5.599 |    7.802 | 
     | U0_ALU/div_29/FE_RC_406_0               | A ^ -> Y v   | INVX2M      | 0.046 | 0.052 |   5.651 |    7.854 | 
     | U0_ALU/div_29/FE_RC_405_0               | A v -> Y ^   | NOR2X3M     | 0.184 | 0.126 |   5.777 |    7.980 | 
     | U0_ALU/div_29/FE_RC_404_0               | A ^ -> Y v   | NAND2X4M    | 0.099 | 0.101 |   5.878 |    8.081 | 
     | U0_ALU/div_29/FE_RC_403_0               | A v -> Y ^   | NAND2X4M    | 0.076 | 0.071 |   5.949 |    8.152 | 
     | U0_ALU/div_29/FE_RC_402_0               | A ^ -> Y v   | NAND2X4M    | 0.067 | 0.064 |   6.013 |    8.216 | 
     | U0_ALU/div_29/FE_RC_471_0               | A v -> Y ^   | CLKNAND2X8M | 0.138 | 0.098 |   6.111 |    8.314 | 
     | U0_ALU/div_29/FE_RC_494_0               | A ^ -> Y v   | CLKINVX6M   | 0.135 | 0.117 |   6.228 |    8.431 | 
     | U0_ALU/div_29/U53                       | S0 v -> Y v  | CLKMX2X2M   | 0.192 | 0.284 |   6.512 |    8.715 | 
     | U0_ALU/div_29/FE_RC_503_0               | A v -> Y v   | CLKAND2X6M  | 0.072 | 0.175 |   6.687 |    8.890 | 
     | U0_ALU/div_29/FE_RC_502_0               | A v -> Y ^   | INVX2M      | 0.262 | 0.159 |   6.846 |    9.049 | 
     | U0_ALU/div_29/FE_RC_536_0               | A0 ^ -> Y v  | OAI2B1X4M   | 0.090 | 0.112 |   6.959 |    9.162 | 
     | U0_ALU/div_29/FE_RC_535_0               | A v -> Y ^   | NAND2X3M    | 0.093 | 0.080 |   7.038 |    9.241 | 
     | U0_ALU/div_29/FE_RC_531_0               | B ^ -> Y v   | NAND3X4M    | 0.076 | 0.082 |   7.120 |    9.323 | 
     | U0_ALU/div_29/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.132 | 0.285 |   7.404 |    9.607 | 
     | U0_ALU/div_29/U71                       | A v -> Y v   | AND2X8M     | 0.094 | 0.196 |   7.600 |    9.803 | 
     | U0_ALU/U87                              | A0 v -> Y ^  | AOI222X1M   | 0.496 | 0.270 |   7.870 |   10.073 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.185 | 0.180 |   8.050 |   10.253 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRHQX1M  | 0.185 | 0.000 |   8.050 |   10.253 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.203 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -2.181 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -2.153 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -1.965 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -1.773 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -1.773 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -1.615 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -1.558 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -1.512 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^          | SDFFRHQX1M | 0.051 | 0.002 |   0.692 |   -1.511 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.401
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.091
- Arrival Time                  7.808
= Slack Time                    2.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.283 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.022 |   0.022 |    2.305 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    2.333 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.102 | 0.188 |   0.238 |    2.521 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    2.683 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.475 |    2.758 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.069 | 0.058 |   0.533 |    2.816 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   0.608 |    2.891 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.082 | 0.071 |   0.679 |    2.962 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    3.723 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.283 | 0.280 |   1.720 |    4.003 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.266 | 0.232 |   1.952 |    4.235 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.175 |   2.127 |    4.410 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.561 |   2.688 |    4.971 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.568 |   3.256 |    5.539 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.817 |    6.100 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.379 |    6.662 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.942 |    7.225 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   5.531 |    7.814 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.320 |   5.851 |    8.134 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.082 |   5.933 |    8.216 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.140 | 0.390 |   6.323 |    8.606 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.280 |   6.603 |    8.886 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   7.021 |    9.304 | 
     | U0_ALU/mult_28/FS_1/U13             | A1 v -> Y ^  | OAI21BX1M  | 0.444 | 0.317 |   7.338 |    9.621 | 
     | U0_ALU/mult_28/FS_1/U12             | C ^ -> Y v   | XOR3XLM    | 0.163 | 0.273 |   7.611 |    9.894 | 
     | U0_ALU/U41                          | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.198 |   7.808 |   10.091 | 
     | U0_ALU/\ALU_OUT_reg[14]             | D v          | SDFFRQX2M  | 0.078 | 0.000 |   7.808 |   10.091 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.283 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -2.261 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -2.233 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -2.045 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -1.853 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -1.853 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -1.694 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -1.638 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -1.592 | 
     | U0_ALU/\ALU_OUT_reg[14]   | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.692 |   -1.591 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  7.357
= Slack Time                    2.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.735 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.022 |   0.022 |    2.757 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    2.785 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.102 | 0.188 |   0.238 |    2.973 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    3.135 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.475 |    3.210 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.069 | 0.058 |   0.533 |    3.268 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   0.608 |    3.343 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.082 | 0.071 |   0.679 |    3.414 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    4.175 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.283 | 0.280 |   1.720 |    4.455 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.266 | 0.232 |   1.952 |    4.687 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.175 |   2.127 |    4.862 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.561 |   2.688 |    5.423 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.568 |   3.256 |    5.991 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.817 |    6.552 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.379 |    7.115 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.942 |    7.677 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   5.531 |    8.266 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.320 |   5.851 |    8.586 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.082 |   5.933 |    8.668 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.140 | 0.390 |   6.323 |    9.058 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.280 |   6.603 |    9.338 | 
     | U0_ALU/mult_28/FS_1/U18             | A1 v -> Y v  | OA21X1M    | 0.148 | 0.419 |   7.021 |    9.757 | 
     | U0_ALU/mult_28/FS_1/U14             | A v -> Y v   | XNOR2X1M   | 0.110 | 0.155 |   7.176 |    9.911 | 
     | U0_ALU/U40                          | A0N v -> Y v | OAI2BB1X2M | 0.076 | 0.181 |   7.357 |   10.092 | 
     | U0_ALU/\ALU_OUT_reg[13]             | D v          | SDFFRQX2M  | 0.076 | 0.000 |   7.357 |   10.092 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.735 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -2.713 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -2.685 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -2.498 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -2.306 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -2.306 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -2.147 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -2.091 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -2.045 | 
     | U0_ALU/\ALU_OUT_reg[13]   | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.692 |   -2.043 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.400
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  7.003
= Slack Time                    3.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.089 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.022 |   0.022 |    3.111 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    3.139 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.102 | 0.188 |   0.238 |    3.327 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    3.489 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.475 |    3.564 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.069 | 0.058 |   0.533 |    3.622 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   0.608 |    3.697 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.082 | 0.071 |   0.679 |    3.768 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    4.529 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.283 | 0.280 |   1.720 |    4.809 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.266 | 0.232 |   1.952 |    5.041 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.175 |   2.127 |    5.216 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.561 |   2.688 |    5.777 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.568 |   3.256 |    6.345 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.817 |    6.906 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.379 |    7.469 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.942 |    8.031 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   5.531 |    8.620 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.320 |   5.851 |    8.940 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.082 |   5.933 |    9.022 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.140 | 0.390 |   6.323 |    9.412 | 
     | U0_ALU/mult_28/FS_1/U20             | A0N v -> Y v | AOI2BB1X1M | 0.117 | 0.280 |   6.603 |    9.692 | 
     | U0_ALU/mult_28/FS_1/U19             | B v -> Y v   | CLKXOR2X2M | 0.082 | 0.227 |   6.830 |    9.919 | 
     | U0_ALU/U39                          | A0N v -> Y v | OAI2BB1X2M | 0.077 | 0.173 |   7.003 |   10.092 | 
     | U0_ALU/\ALU_OUT_reg[12]             | D v          | SDFFRQX2M  | 0.077 | 0.000 |   7.003 |   10.092 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.089 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -3.067 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -3.039 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -2.852 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -2.659 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -2.659 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -2.501 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -2.444 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -2.398 | 
     | U0_ALU/\ALU_OUT_reg[12]   | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.692 |   -2.397 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.251
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.241
- Arrival Time                  7.072
= Slack Time                    3.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                     |             |             |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.169 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M  | 0.023 | 0.022 |   0.022 |    3.191 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M   | 0.028 | 0.028 |   0.050 |    3.219 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M      | 0.102 | 0.188 |   0.238 |    3.407 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M  | 0.113 | 0.162 |   0.400 |    3.569 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M  | 0.065 | 0.075 |   0.475 |    3.644 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M  | 0.069 | 0.058 |   0.533 |    3.702 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M  | 0.064 | 0.075 |   0.608 |    3.777 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M  | 0.082 | 0.071 |   0.679 |    3.848 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M  | 0.184 | 0.381 |   1.060 |    4.229 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M     | 0.309 | 0.215 |   1.276 |    4.445 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M      | 0.094 | 0.105 |   1.381 |    4.550 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M     | 0.149 | 0.130 |   1.511 |    4.680 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M   | 0.134 | 0.124 |   1.635 |    4.805 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M      | 0.095 | 0.094 |   1.730 |    4.899 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M    | 0.170 | 0.114 |   1.844 |    5.013 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M    | 0.186 | 0.146 |   1.990 |    5.159 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M   | 0.214 | 0.174 |   2.164 |    5.333 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M    | 0.216 | 0.182 |   2.345 |    5.514 | 
     | U0_ALU/div_29/FE_RC_54_0            | B ^ -> Y v  | NAND2X3M    | 0.115 | 0.119 |   2.465 |    5.634 | 
     | U0_ALU/div_29/FE_RC_97_0            | A v -> Y ^  | INVX2M      | 0.067 | 0.073 |   2.537 |    5.706 | 
     | U0_ALU/div_29/FE_RC_110_0           | A ^ -> Y v  | INVX2M      | 0.034 | 0.041 |   2.578 |    5.747 | 
     | U0_ALU/div_29/FE_RC_109_0           | B v -> Y ^  | NAND2BX2M   | 0.130 | 0.089 |   2.667 |    5.836 | 
     | U0_ALU/div_29/FE_RC_104_0           | B ^ -> Y v  | NAND2X4M    | 0.127 | 0.110 |   2.777 |    5.946 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 v -> Y ^ | OAI2B2X8M   | 0.380 | 0.192 |   2.969 |    6.138 | 
     | U0_ALU/div_29/U38                   | S0 ^ -> Y v | MX2X1M      | 0.261 | 0.413 |   3.382 |    6.551 | 
     | U0_ALU/div_29/FE_RC_184_0           | A v -> Y ^  | NOR2X3M     | 0.146 | 0.150 |   3.532 |    6.701 | 
     | U0_ALU/div_29/FE_RC_181_0           | AN ^ -> Y ^ | NAND3BX4M   | 0.111 | 0.131 |   3.663 |    6.832 | 
     | U0_ALU/div_29/FE_RC_202_0           | A ^ -> Y v  | INVX2M      | 0.045 | 0.052 |   3.716 |    6.885 | 
     | U0_ALU/div_29/FE_RC_201_0           | A v -> Y ^  | NAND2X2M    | 0.210 | 0.130 |   3.846 |    7.015 | 
     | U0_ALU/div_29/FE_RC_212_0           | A ^ -> Y v  | NAND2X6M    | 0.190 | 0.159 |   4.004 |    7.173 | 
     | U0_ALU/div_29/U37                   | S0 v -> Y ^ | CLKMX2X2M   | 0.228 | 0.325 |   4.330 |    7.499 | 
     | U0_ALU/div_29/FE_RC_284_0           | A ^ -> Y v  | CLKINVX2M   | 0.102 | 0.112 |   4.441 |    7.610 | 
     | U0_ALU/div_29/FE_RC_283_0           | A v -> Y ^  | NAND2X3M    | 0.090 | 0.082 |   4.524 |    7.693 | 
     | U0_ALU/div_29/FE_RC_318_0           | AN ^ -> Y ^ | NOR2BX4M    | 0.150 | 0.158 |   4.682 |    7.851 | 
     | U0_ALU/div_29/FE_RC_317_0           | A ^ -> Y v  | NAND2X4M    | 0.132 | 0.113 |   4.794 |    7.963 | 
     | U0_ALU/div_29/FE_RC_353_0           | A v -> Y ^  | NAND2X2M    | 0.247 | 0.171 |   4.965 |    8.134 | 
     | U0_ALU/div_29/U49                   | S0 ^ -> Y v | CLKMX2X2M   | 0.247 | 0.356 |   5.321 |    8.490 | 
     | U0_ALU/div_29/FE_RC_383_0           | A v -> Y ^  | NAND2X4M    | 0.142 | 0.148 |   5.469 |    8.638 | 
     | U0_ALU/div_29/FE_RC_382_0           | A ^ -> Y v  | INVX2M      | 0.052 | 0.059 |   5.529 |    8.698 | 
     | U0_ALU/div_29/FE_RC_381_0           | B v -> Y ^  | NAND2X2M    | 0.084 | 0.071 |   5.599 |    8.768 | 
     | U0_ALU/div_29/FE_RC_406_0           | A ^ -> Y v  | INVX2M      | 0.046 | 0.052 |   5.651 |    8.820 | 
     | U0_ALU/div_29/FE_RC_405_0           | A v -> Y ^  | NOR2X3M     | 0.184 | 0.126 |   5.777 |    8.946 | 
     | U0_ALU/div_29/FE_RC_404_0           | A ^ -> Y v  | NAND2X4M    | 0.099 | 0.101 |   5.878 |    9.047 | 
     | U0_ALU/div_29/FE_RC_403_0           | A v -> Y ^  | NAND2X4M    | 0.076 | 0.071 |   5.949 |    9.118 | 
     | U0_ALU/div_29/FE_RC_402_0           | A ^ -> Y v  | NAND2X4M    | 0.067 | 0.064 |   6.013 |    9.182 | 
     | U0_ALU/div_29/FE_RC_471_0           | A v -> Y ^  | CLKNAND2X8M | 0.138 | 0.098 |   6.111 |    9.280 | 
     | U0_ALU/div_29/FE_RC_494_0           | A ^ -> Y v  | CLKINVX6M   | 0.135 | 0.117 |   6.228 |    9.397 | 
     | U0_ALU/U60                          | C0 v -> Y ^ | AOI222X1M   | 0.833 | 0.619 |   6.847 |   10.016 | 
     | U0_ALU/U57                          | A1 ^ -> Y v | AOI31X2M    | 0.232 | 0.226 |   7.072 |   10.241 | 
     | U0_ALU/\ALU_OUT_reg[2]              | D v         | SDFFRHQX1M  | 0.232 | 0.000 |   7.072 |   10.241 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.169 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -3.147 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -3.119 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -2.931 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -2.739 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -2.739 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -2.581 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -2.524 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -2.478 | 
     | U0_ALU/\ALU_OUT_reg[2]    | CK ^          | SDFFRHQX1M | 0.051 | 0.002 |   0.693 |   -2.477 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U1_clock_divider/o_div_clk_reg_reg/CK 
Endpoint:   U1_clock_divider/o_div_clk_reg_reg/D   (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.294
- Setup                         0.295
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.799
- Arrival Time                  6.425
= Slack Time                    3.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    3.374 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    3.400 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    3.495 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    3.607 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    3.722 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    3.837 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    3.951 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    4.067 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    4.101 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    4.287 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    4.449 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    4.524 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    4.582 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    4.657 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.061 |   1.344 |    4.718 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.253 | 0.588 |   1.932 |    5.306 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.154 | 0.240 |   2.173 |    5.546 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.158 | 0.237 |   2.410 |    5.783 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.393 |   2.803 |    6.176 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.191 |   2.994 |    6.367 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.260 |    6.634 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.527 |    6.901 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.262 |   3.789 |    7.163 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.082 |    7.456 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.239 |    7.613 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.385 |    7.759 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.780 |    8.154 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.148 |   4.928 |    8.302 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.271 |    8.645 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.124 |   5.396 |    8.769 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.532 |    8.906 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.100 |   5.632 |    9.006 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.106 | 0.207 |   5.839 |    9.213 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.940 |    9.314 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.162 |   6.102 |    9.476 | 
     | U1_clock_divider/U32                | A2 v -> Y ^ | OAI32X1M   | 0.429 | 0.323 |   6.425 |    9.799 | 
     | U1_clock_divider/o_div_clk_reg_reg  | D ^         | SDFFRQX2M  | 0.429 | 0.000 |   6.425 |    9.799 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -3.374 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -3.347 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -3.322 | 
     | U1_mux2X1/U1                       | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -3.081 | 
     | U1_clock_divider/o_div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.235 | 0.001 |   0.294 |   -3.079 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.401
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.092
- Arrival Time                  6.658
= Slack Time                    3.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.434 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.022 |   0.022 |    3.456 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    3.485 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.102 | 0.188 |   0.238 |    3.672 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    3.834 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.475 |    3.910 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.069 | 0.058 |   0.533 |    3.968 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   0.608 |    4.043 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.082 | 0.071 |   0.679 |    4.114 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    4.875 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.283 | 0.280 |   1.720 |    5.154 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.266 | 0.232 |   1.952 |    5.386 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.175 |   2.127 |    5.562 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.561 |   2.688 |    6.123 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.568 |   3.256 |    6.690 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.817 |    7.251 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.380 |    7.814 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.942 |    8.377 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   5.531 |    8.965 | 
     | U0_ALU/mult_28/U11                  | B v -> Y ^   | CLKXOR2X2M | 0.122 | 0.320 |   5.851 |    9.285 | 
     | U0_ALU/mult_28/FS_1/U3              | A ^ -> Y v   | NAND2X2M   | 0.080 | 0.082 |   5.933 |    9.367 | 
     | U0_ALU/mult_28/FS_1/U23             | A0 v -> Y v  | OA21X1M    | 0.140 | 0.390 |   6.323 |    9.757 | 
     | U0_ALU/mult_28/FS_1/U7              | A v -> Y v   | XNOR2X1M   | 0.112 | 0.153 |   6.475 |    9.910 | 
     | U0_ALU/U38                          | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.182 |   6.658 |   10.092 | 
     | U0_ALU/\ALU_OUT_reg[11]             | D v          | SDFFRQX2M  | 0.078 | 0.000 |   6.658 |   10.092 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.434 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -3.413 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -3.384 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -3.197 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -3.005 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.005 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -2.846 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -2.790 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -2.744 | 
     | U0_ALU/\ALU_OUT_reg[11]   | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.693 |   -2.742 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D             (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.693
- Setup                         0.402
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.091
- Arrival Time                  6.490
= Slack Time                    3.601
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.601 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.022 |   0.022 |    3.623 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    3.651 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.102 | 0.188 |   0.238 |    3.838 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    4.000 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.475 |    4.076 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.069 | 0.058 |   0.533 |    4.134 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   0.608 |    4.209 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.082 | 0.071 |   0.679 |    4.280 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    5.041 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.283 | 0.280 |   1.720 |    5.320 | 
     | U0_ALU/mult_28/U106                 | B v -> Y ^   | NOR2X1M    | 0.259 | 0.228 |   1.948 |    5.548 | 
     | U0_ALU/mult_28/U4                   | B ^ -> Y ^   | AND2X2M    | 0.084 | 0.174 |   2.122 |    5.722 | 
     | U0_ALU/mult_28/S2_2_3               | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.552 |   2.674 |    6.274 | 
     | U0_ALU/mult_28/S2_3_3               | B ^ -> CO ^  | ADDFX2M    | 0.125 | 0.566 |   3.240 |    6.841 | 
     | U0_ALU/mult_28/S2_4_3               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.565 |   3.805 |    7.405 | 
     | U0_ALU/mult_28/S2_5_3               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.368 |    7.968 | 
     | U0_ALU/mult_28/S2_6_3               | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   4.932 |    8.532 | 
     | U0_ALU/mult_28/S4_3                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   5.521 |    9.121 | 
     | U0_ALU/mult_28/U14                  | B v -> Y v   | CLKXOR2X2M | 0.122 | 0.272 |   5.793 |    9.394 | 
     | U0_ALU/mult_28/FS_1/U25             | B v -> Y ^   | NOR2X1M    | 0.175 | 0.150 |   5.943 |    9.544 | 
     | U0_ALU/mult_28/FS_1/U10             | AN ^ -> Y ^  | NAND2BX1M  | 0.117 | 0.162 |   6.105 |    9.705 | 
     | U0_ALU/mult_28/FS_1/U9              | A ^ -> Y v   | CLKXOR2X2M | 0.079 | 0.206 |   6.311 |    9.912 | 
     | U0_ALU/U37                          | A0N v -> Y v | OAI2BB1X2M | 0.086 | 0.179 |   6.490 |   10.091 | 
     | U0_ALU/\ALU_OUT_reg[10]             | D v          | SDFFRQX2M  | 0.086 | 0.000 |   6.490 |   10.091 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.601 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -3.579 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -3.551 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -3.363 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -3.171 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.171 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -3.012 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -2.956 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -2.910 | 
     | U0_ALU/\ALU_OUT_reg[10]   | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.693 |   -2.908 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.086
- Arrival Time                  6.153
= Slack Time                    3.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.933 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.022 |   0.022 |    3.955 | 
     | REF_CLK__L2_I0                      | A v -> Y ^   | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    3.984 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^   | MX2X8M     | 0.102 | 0.188 |   0.238 |    4.171 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    4.333 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   0.475 |    4.409 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.069 | 0.058 |   0.533 |    4.467 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   0.608 |    4.542 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^   | CLKINVX40M | 0.082 | 0.071 |   0.679 |    4.613 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    5.374 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v   | INVX2M     | 0.283 | 0.280 |   1.720 |    5.653 | 
     | U0_ALU/mult_28/U107                 | B v -> Y ^   | NOR2X1M    | 0.266 | 0.232 |   1.952 |    5.885 | 
     | U0_ALU/mult_28/U5                   | B ^ -> Y ^   | AND2X2M    | 0.086 | 0.175 |   2.127 |    6.061 | 
     | U0_ALU/mult_28/S2_2_2               | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.561 |   2.688 |    6.622 | 
     | U0_ALU/mult_28/S2_3_2               | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.568 |   3.256 |    7.189 | 
     | U0_ALU/mult_28/S2_4_2               | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.561 |   3.817 |    7.750 | 
     | U0_ALU/mult_28/S2_5_2               | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   4.380 |    8.313 | 
     | U0_ALU/mult_28/S2_6_2               | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.563 |   4.942 |    8.876 | 
     | U0_ALU/mult_28/S4_2                 | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   5.531 |    9.464 | 
     | U0_ALU/mult_28/U11                  | B v -> Y v   | CLKXOR2X2M | 0.136 | 0.285 |   5.815 |    9.749 | 
     | U0_ALU/mult_28/FS_1/U4              | A v -> Y v   | XNOR2X2M   | 0.102 | 0.138 |   5.953 |    9.887 | 
     | U0_ALU/U36                          | A0N v -> Y v | OAI2BB1X2M | 0.103 | 0.200 |   6.153 |   10.086 | 
     | U0_ALU/\ALU_OUT_reg[9]              | D v          | SDFFRQX2M  | 0.103 | 0.000 |   6.153 |   10.086 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.933 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -3.912 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -3.883 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -3.696 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -3.504 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.504 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -3.345 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -3.289 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -3.243 | 
     | U0_ALU/\ALU_OUT_reg[9]    | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.692 |   -3.242 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.079
- Arrival Time                  6.014
= Slack Time                    4.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.065 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.022 |   0.022 |    4.087 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    4.115 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.102 | 0.188 |   0.238 |    4.303 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    4.465 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.475 |    4.540 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   0.533 |    4.598 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   0.608 |    4.673 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.082 | 0.071 |   0.679 |    4.744 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    5.505 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M     | 0.283 | 0.280 |   1.720 |    5.785 | 
     | U0_ALU/mult_28/U108                 | B v -> Y ^  | NOR2X1M    | 0.242 | 0.217 |   1.937 |    6.002 | 
     | U0_ALU/mult_28/U6                   | B ^ -> Y ^  | AND2X2M    | 0.080 | 0.168 |   2.105 |    6.170 | 
     | U0_ALU/mult_28/S2_2_1               | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.548 |   2.653 |    6.718 | 
     | U0_ALU/mult_28/S2_3_1               | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   3.212 |    7.277 | 
     | U0_ALU/mult_28/S2_4_1               | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.566 |   3.778 |    7.843 | 
     | U0_ALU/mult_28/S2_5_1               | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.562 |   4.340 |    8.405 | 
     | U0_ALU/mult_28/S2_6_1               | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.559 |   4.899 |    8.964 | 
     | U0_ALU/mult_28/S4_1                 | B ^ -> S v  | ADDFX2M    | 0.157 | 0.593 |   5.492 |    9.557 | 
     | U0_ALU/mult_28/U24                  | A v -> Y ^  | INVX2M     | 0.076 | 0.083 |   5.575 |    9.640 | 
     | U0_ALU/mult_28/U30                  | B ^ -> Y v  | XNOR2X2M   | 0.109 | 0.097 |   5.672 |    9.737 | 
     | U0_ALU/U92                          | B0 v -> Y ^ | AOI2BB2XLM | 0.288 | 0.216 |   5.888 |    9.953 | 
     | U0_ALU/U90                          | A1 ^ -> Y v | AOI21X2M   | 0.135 | 0.127 |   6.014 |   10.079 | 
     | U0_ALU/\ALU_OUT_reg[8]              | D v         | SDFFRQX2M  | 0.135 | 0.000 |   6.014 |   10.079 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.065 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -4.043 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -4.015 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -3.827 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -3.635 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.635 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -3.477 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -3.420 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -3.374 | 
     | U0_ALU/\ALU_OUT_reg[8]    | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.691 |   -3.374 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_clock_divider/o_div_clk_reg_reg/CK 
Endpoint:   U0_clock_divider/o_div_clk_reg_reg/D   (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.294
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.713
- Arrival Time                  5.581
= Slack Time                    4.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.131 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    4.158 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    4.253 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    4.364 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    4.479 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    4.594 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    4.709 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    4.825 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    4.859 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    5.044 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    5.206 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    5.282 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    5.340 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    5.415 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.076 |   1.359 |    5.491 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.541 |   1.901 |    6.032 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.147 |   2.047 |    6.179 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.136 |   2.183 |    6.314 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.466 |    6.598 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    6.863 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   3.024 |    7.156 | 
     | U0_clock_divider/U56                | B v -> Y ^  | XNOR2X1M   | 0.495 | 0.281 |   3.305 |    7.437 | 
     | U0_clock_divider/add_18/U1_1_5      | A ^ -> S ^  | ADDHX1M    | 0.455 | 0.312 |   3.618 |    7.749 | 
     | U0_clock_divider/U25                | A ^ -> Y v  | INVX2M     | 0.104 | 0.091 |   3.708 |    7.840 | 
     | U0_clock_divider/U72                | A1 v -> Y ^ | AOI221XLM  | 0.746 | 0.524 |   4.232 |    8.364 | 
     | U0_clock_divider/U73                | C0 ^ -> Y v | AOI221XLM  | 0.303 | 0.201 |   4.433 |    8.564 | 
     | U0_clock_divider/U74                | B0 v -> Y ^ | AOI2BB1X1M | 0.206 | 0.196 |   4.629 |    8.761 | 
     | U0_clock_divider/U75                | B ^ -> Y v  | NOR2X1M    | 0.084 | 0.094 |   4.724 |    8.855 | 
     | U0_clock_divider/U35                | A0 v -> Y ^ | AOI22X1M   | 0.264 | 0.169 |   4.892 |    9.024 | 
     | U0_clock_divider/U34                | AN ^ -> Y ^ | NAND2BX2M  | 0.142 | 0.185 |   5.077 |    9.209 | 
     | U0_clock_divider/U30                | B0 ^ -> Y v | OAI2B11X2M | 0.178 | 0.148 |   5.225 |    9.357 | 
     | U0_clock_divider/U5                 | A v -> Y ^  | INVX2M     | 0.253 | 0.192 |   5.417 |    9.548 | 
     | U0_clock_divider/U31                | A2 ^ -> Y v | OAI32X1M   | 0.137 | 0.165 |   5.581 |    9.713 | 
     | U0_clock_divider/o_div_clk_reg_reg  | D v         | SDFFRQX2M  | 0.137 | 0.000 |   5.581 |    9.713 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.131 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -4.105 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.080 | 
     | U1_mux2X1/U1                       | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -3.838 | 
     | U0_clock_divider/o_div_clk_reg_reg | CK ^       | SDFFRQX2M  | 0.235 | 0.001 |   0.294 |   -3.838 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.074
- Arrival Time                  5.908
= Slack Time                    4.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.166 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.022 |   0.022 |    4.188 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    4.216 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.102 | 0.188 |   0.238 |    4.404 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    4.566 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.475 |    4.641 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   0.533 |    4.700 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   0.608 |    4.775 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.082 | 0.071 |   0.679 |    4.845 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    5.606 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M     | 0.283 | 0.280 |   1.720 |    5.886 | 
     | U0_ALU/mult_28/U109                 | B v -> Y ^  | NOR2X1M    | 0.287 | 0.243 |   1.963 |    6.129 | 
     | U0_ALU/mult_28/U8                   | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.175 |   2.138 |    6.305 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.549 |   2.687 |    6.853 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.247 |    7.414 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.810 |    7.976 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   4.371 |    8.537 | 
     | U0_ALU/mult_28/S1_6_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   4.933 |    9.099 | 
     | U0_ALU/mult_28/S4_0                 | B ^ -> S v  | ADDFX2M    | 0.157 | 0.594 |   5.527 |    9.693 | 
     | U0_ALU/U78                          | B0 v -> Y ^ | AOI22X1M   | 0.268 | 0.235 |   5.762 |    9.928 | 
     | U0_ALU/U77                          | A1 ^ -> Y v | AOI31X2M   | 0.164 | 0.146 |   5.908 |   10.074 | 
     | U0_ALU/\ALU_OUT_reg[7]              | D v         | SDFFRQX2M  | 0.164 | 0.000 |   5.908 |   10.074 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.166 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -4.144 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -4.116 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -3.929 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -3.737 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.737 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -3.578 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -3.522 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -3.476 | 
     | U0_ALU/\ALU_OUT_reg[7]    | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.692 |   -3.474 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.061
- Arrival Time                  5.834
= Slack Time                    4.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.227 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.022 |   0.022 |    4.249 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    4.277 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.102 | 0.188 |   0.238 |    4.465 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    4.627 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.475 |    4.702 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   0.533 |    4.761 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   0.608 |    4.836 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.082 | 0.071 |   0.679 |    4.906 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M | 0.184 | 0.381 |   1.060 |    5.288 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M    | 0.309 | 0.215 |   1.276 |    5.503 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M     | 0.094 | 0.105 |   1.381 |    5.608 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M    | 0.149 | 0.130 |   1.511 |    5.739 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M  | 0.134 | 0.124 |   1.635 |    5.863 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M     | 0.095 | 0.094 |   1.730 |    5.957 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M   | 0.170 | 0.114 |   1.844 |    6.071 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M   | 0.186 | 0.146 |   1.990 |    6.217 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M  | 0.214 | 0.174 |   2.164 |    6.391 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M   | 0.216 | 0.182 |   2.345 |    6.573 | 
     | U0_ALU/div_29/FE_RC_54_0            | B ^ -> Y v  | NAND2X3M   | 0.115 | 0.119 |   2.465 |    6.692 | 
     | U0_ALU/div_29/FE_RC_97_0            | A v -> Y ^  | INVX2M     | 0.067 | 0.073 |   2.537 |    6.765 | 
     | U0_ALU/div_29/FE_RC_110_0           | A ^ -> Y v  | INVX2M     | 0.034 | 0.041 |   2.578 |    6.805 | 
     | U0_ALU/div_29/FE_RC_109_0           | B v -> Y ^  | NAND2BX2M  | 0.130 | 0.089 |   2.667 |    6.894 | 
     | U0_ALU/div_29/FE_RC_104_0           | B ^ -> Y v  | NAND2X4M   | 0.127 | 0.110 |   2.777 |    7.004 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 v -> Y ^ | OAI2B2X8M  | 0.380 | 0.192 |   2.969 |    7.197 | 
     | U0_ALU/div_29/U38                   | S0 ^ -> Y v | MX2X1M     | 0.261 | 0.413 |   3.382 |    7.610 | 
     | U0_ALU/div_29/FE_RC_184_0           | A v -> Y ^  | NOR2X3M    | 0.146 | 0.150 |   3.532 |    7.760 | 
     | U0_ALU/div_29/FE_RC_181_0           | AN ^ -> Y ^ | NAND3BX4M  | 0.111 | 0.131 |   3.663 |    7.891 | 
     | U0_ALU/div_29/FE_RC_202_0           | A ^ -> Y v  | INVX2M     | 0.045 | 0.052 |   3.716 |    7.943 | 
     | U0_ALU/div_29/FE_RC_201_0           | A v -> Y ^  | NAND2X2M   | 0.210 | 0.130 |   3.846 |    8.073 | 
     | U0_ALU/div_29/FE_RC_212_0           | A ^ -> Y v  | NAND2X6M   | 0.190 | 0.159 |   4.004 |    8.232 | 
     | U0_ALU/div_29/FE_RC_241_0           | AN v -> Y v | NOR2BX8M   | 0.073 | 0.174 |   4.178 |    8.406 | 
     | U0_ALU/div_29/FE_RC_240_0           | A v -> Y ^  | NOR2X4M    | 0.156 | 0.115 |   4.293 |    8.520 | 
     | U0_ALU/div_29/FE_RC_239_0           | A ^ -> Y v  | NAND2X4M   | 0.067 | 0.071 |   4.364 |    8.591 | 
     | U0_ALU/div_29/FE_RC_282_0           | A v -> Y ^  | NAND2X4M   | 0.122 | 0.086 |   4.449 |    8.677 | 
     | U0_ALU/div_29/FE_RC_281_0           | A ^ -> Y v  | NAND2X4M   | 0.062 | 0.061 |   4.510 |    8.737 | 
     | U0_ALU/div_29/FE_RC_280_0           | A v -> Y ^  | NAND2X3M   | 0.096 | 0.074 |   4.584 |    8.812 | 
     | U0_ALU/div_29/FE_RC_279_0           | A ^ -> Y v  | NAND2X4M   | 0.104 | 0.078 |   4.663 |    8.890 | 
     | U0_ALU/div_29/FE_RC_317_0           | B v -> Y ^  | NAND2X4M   | 0.169 | 0.130 |   4.792 |    9.020 | 
     | U0_ALU/div_29/FE_RC_353_0           | A ^ -> Y v  | NAND2X2M   | 0.196 | 0.160 |   4.952 |    9.180 | 
     | U0_ALU/U64                          | C0 v -> Y ^ | AOI222X1M  | 0.898 | 0.665 |   5.618 |    9.845 | 
     | U0_ALU/U61                          | A1 ^ -> Y v | AOI31X2M   | 0.226 | 0.216 |   5.834 |   10.061 | 
     | U0_ALU/\ALU_OUT_reg[3]              | D v         | SDFFRQX2M  | 0.226 | 0.000 |   5.834 |   10.061 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.227 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -4.205 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -4.177 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -3.990 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -3.798 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -3.798 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -3.639 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -3.583 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -3.537 | 
     | U0_ALU/\ALU_OUT_reg[3]    | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.692 |   -3.536 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U1_clock_divider/\counter_reg[1] /CK 
Endpoint:   U1_clock_divider/\counter_reg[1] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.749
- Arrival Time                  6.295
= Slack Time                    4.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.454 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    4.481 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    4.576 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    4.687 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    4.802 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    4.917 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.031 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.148 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.181 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    5.367 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    5.529 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    5.604 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    5.662 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    5.737 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.061 |   1.344 |    5.798 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.253 | 0.588 |   1.932 |    6.386 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.154 | 0.240 |   2.173 |    6.627 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.158 | 0.237 |   2.410 |    6.864 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.393 |   2.803 |    7.257 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.191 |   2.994 |    7.448 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.260 |    7.714 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.527 |    7.981 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.262 |   3.789 |    8.243 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.082 |    8.536 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.239 |    8.693 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.385 |    8.839 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.780 |    9.234 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.148 |   4.928 |    9.382 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.271 |    9.725 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.124 |   5.396 |    9.850 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.532 |    9.986 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.100 |   5.632 |   10.086 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.106 | 0.207 |   5.839 |   10.293 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.940 |   10.394 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.162 |   6.102 |   10.556 | 
     | U1_clock_divider/U8                 | B v -> Y v  | AND2X2M    | 0.058 | 0.192 |   6.295 |   10.749 | 
     | U1_clock_divider/\counter_reg[1]    | D v         | SDFFRQX2M  | 0.058 | 0.000 |   6.295 |   10.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.454 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -4.427 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.402 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.161 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.034 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -3.923 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -3.808 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -3.756 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.647 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -3.535 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -3.420 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -3.306 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.168 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.112 | 
     | U1_clock_divider/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.109 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U1_clock_divider/\counter_reg[0] /CK 
Endpoint:   U1_clock_divider/\counter_reg[0] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.343
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.747
- Arrival Time                  6.293
= Slack Time                    4.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.454 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    4.481 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    4.576 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    4.687 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    4.802 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    4.917 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.032 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.148 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.182 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    5.367 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    5.529 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    5.605 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    5.663 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    5.738 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.061 |   1.344 |    5.798 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.253 | 0.588 |   1.932 |    6.387 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.154 | 0.240 |   2.173 |    6.627 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.158 | 0.237 |   2.410 |    6.864 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.393 |   2.803 |    7.257 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.191 |   2.994 |    7.448 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.260 |    7.714 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.527 |    7.981 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.262 |   3.789 |    8.243 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.082 |    8.536 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.239 |    8.693 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.385 |    8.839 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.780 |    9.234 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.148 |   4.928 |    9.382 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.271 |    9.726 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.124 |   5.396 |    9.850 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.532 |    9.986 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.100 |   5.632 |   10.086 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.106 | 0.207 |   5.839 |   10.293 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.940 |   10.394 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.162 |   6.102 |   10.557 | 
     | U1_clock_divider/U37                | B v -> Y v  | AND2X2M    | 0.057 | 0.191 |   6.293 |   10.747 | 
     | U1_clock_divider/\counter_reg[0]    | D v         | SDFFRQX2M  | 0.057 | 0.000 |   6.293 |   10.747 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.454 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -4.428 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.403 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.161 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.034 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -3.923 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -3.808 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -3.756 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.647 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -3.535 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.034 |   -3.421 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -3.306 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.168 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.112 | 
     | U1_clock_divider/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.052 | 0.001 |   1.343 |   -3.111 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_clock_divider/\counter_reg[2] /CK 
Endpoint:   U1_clock_divider/\counter_reg[2] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.749
- Arrival Time                  6.291
= Slack Time                    4.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.458 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    4.485 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    4.580 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    4.691 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    4.806 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    4.921 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.036 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.152 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.186 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    5.371 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    5.533 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    5.609 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    5.667 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    5.742 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.061 |   1.344 |    5.802 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.253 | 0.588 |   1.932 |    6.391 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.154 | 0.240 |   2.173 |    6.631 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.158 | 0.237 |   2.410 |    6.868 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.393 |   2.803 |    7.261 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.191 |   2.994 |    7.452 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.260 |    7.718 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.527 |    7.985 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.262 |   3.789 |    8.247 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.082 |    8.540 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.239 |    8.697 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.385 |    8.843 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.780 |    9.238 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.148 |   4.928 |    9.386 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.271 |    9.730 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.124 |   5.396 |    9.854 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.532 |    9.991 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.100 |   5.632 |   10.090 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.106 | 0.207 |   5.839 |   10.297 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.940 |   10.398 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.162 |   6.102 |   10.561 | 
     | U1_clock_divider/U9                 | B v -> Y v  | AND2X2M    | 0.055 | 0.189 |   6.291 |   10.749 | 
     | U1_clock_divider/\counter_reg[2]    | D v         | SDFFRQX2M  | 0.055 | 0.000 |   6.291 |   10.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.458 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -4.432 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.407 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.165 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.038 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -3.927 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -3.812 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -3.760 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.651 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -3.539 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -3.425 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -3.310 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.172 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.116 | 
     | U1_clock_divider/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.113 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_clock_divider/\counter_reg[6] /CK 
Endpoint:   U1_clock_divider/\counter_reg[6] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.344
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.749
- Arrival Time                  6.289
= Slack Time                    4.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.460 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    4.486 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    4.581 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    4.693 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    4.807 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    4.923 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.037 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.153 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.187 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    5.373 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    5.535 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    5.610 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    5.668 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    5.743 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.061 |   1.344 |    5.804 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.253 | 0.588 |   1.932 |    6.392 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.154 | 0.240 |   2.173 |    6.632 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.158 | 0.237 |   2.410 |    6.869 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.393 |   2.803 |    7.262 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.191 |   2.994 |    7.453 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.260 |    7.720 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.527 |    7.987 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.262 |   3.789 |    8.249 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.082 |    8.542 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.239 |    8.698 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.385 |    8.845 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.780 |    9.240 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.148 |   4.928 |    9.388 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.271 |    9.731 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.124 |   5.396 |    9.855 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.532 |    9.992 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.100 |   5.632 |   10.092 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.106 | 0.207 |   5.839 |   10.299 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.940 |   10.400 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.162 |   6.102 |   10.562 | 
     | U1_clock_divider/U36                | B v -> Y v  | AND2X2M    | 0.054 | 0.187 |   6.289 |   10.749 | 
     | U1_clock_divider/\counter_reg[6]    | D v         | SDFFRQX2M  | 0.054 | 0.000 |   6.289 |   10.749 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.460 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -4.433 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.408 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.167 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.039 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -3.929 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -3.814 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -3.762 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.653 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -3.540 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -3.426 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -3.311 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.173 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.118 | 
     | U1_clock_divider/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.344 |   -3.115 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U1_clock_divider/\counter_reg[4] /CK 
Endpoint:   U1_clock_divider/\counter_reg[4] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.750
- Arrival Time                  6.288
= Slack Time                    4.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.461 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    4.488 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    4.583 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    4.694 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    4.809 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    4.924 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.039 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.155 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.189 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    5.374 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    5.536 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    5.612 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    5.670 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    5.745 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.061 |   1.344 |    5.806 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.253 | 0.588 |   1.932 |    6.394 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.154 | 0.240 |   2.173 |    6.634 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.158 | 0.237 |   2.410 |    6.871 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.393 |   2.803 |    7.264 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.191 |   2.994 |    7.455 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.260 |    7.721 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.527 |    7.989 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.262 |   3.789 |    8.251 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.082 |    8.544 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.239 |    8.700 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.385 |    8.847 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.780 |    9.241 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.148 |   4.928 |    9.389 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.271 |    9.733 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.124 |   5.395 |    9.857 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.532 |    9.994 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.100 |   5.632 |   10.093 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.106 | 0.207 |   5.839 |   10.300 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.940 |   10.402 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.162 |   6.102 |   10.564 | 
     | U1_clock_divider/U18                | B v -> Y v  | AND2X2M    | 0.052 | 0.186 |   6.288 |   10.750 | 
     | U1_clock_divider/\counter_reg[4]    | D v         | SDFFRQX2M  | 0.052 | 0.000 |   6.288 |   10.750 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.461 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -4.435 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.410 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.168 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.041 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -3.931 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -3.816 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -3.764 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.654 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -3.542 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.034 |   -3.428 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -3.313 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.175 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.119 | 
     | U1_clock_divider/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.117 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U1_clock_divider/\counter_reg[3] /CK 
Endpoint:   U1_clock_divider/\counter_reg[3] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.750
- Arrival Time                  6.287
= Slack Time                    4.463
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.463 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    4.490 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    4.585 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    4.696 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    4.811 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    4.926 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.041 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.157 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.191 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    5.376 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    5.538 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    5.613 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    5.672 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    5.746 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.061 |   1.344 |    5.807 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.253 | 0.588 |   1.932 |    6.396 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.154 | 0.240 |   2.173 |    6.636 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.158 | 0.237 |   2.410 |    6.873 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.393 |   2.803 |    7.266 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.191 |   2.994 |    7.457 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.260 |    7.723 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.527 |    7.990 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.262 |   3.789 |    8.252 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.082 |    8.545 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.239 |    8.702 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.385 |    8.848 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.780 |    9.243 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.148 |   4.928 |    9.391 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.271 |    9.735 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.124 |   5.396 |    9.859 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.532 |    9.995 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.100 |   5.632 |   10.095 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.106 | 0.207 |   5.839 |   10.302 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.940 |   10.403 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.162 |   6.102 |   10.566 | 
     | U1_clock_divider/U17                | B v -> Y v  | AND2X2M    | 0.051 | 0.184 |   6.287 |   10.750 | 
     | U1_clock_divider/\counter_reg[3]    | D v         | SDFFRQX2M  | 0.051 | 0.000 |   6.287 |   10.750 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.463 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -4.437 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.412 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.170 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.043 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -3.932 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -3.817 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -3.765 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.656 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -3.544 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.034 |   -3.430 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -3.315 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.177 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.121 | 
     | U1_clock_divider/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.119 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U1_clock_divider/\counter_reg[5] /CK 
Endpoint:   U1_clock_divider/\counter_reg[5] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.750
- Arrival Time                  6.286
= Slack Time                    4.464
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.464 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    4.490 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    4.585 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    4.697 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    4.812 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    4.927 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.041 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.157 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.191 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    5.377 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    5.539 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    5.614 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    5.672 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    5.747 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.061 |   1.344 |    5.808 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.253 | 0.588 |   1.932 |    6.396 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.154 | 0.240 |   2.173 |    6.636 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.158 | 0.237 |   2.410 |    6.873 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.393 |   2.803 |    7.266 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.191 |   2.994 |    7.457 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.260 |    7.724 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.527 |    7.991 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.262 |   3.789 |    8.253 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.082 |    8.546 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.239 |    8.703 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.385 |    8.849 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.780 |    9.244 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.148 |   4.928 |    9.392 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.271 |    9.735 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.124 |   5.396 |    9.859 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.532 |    9.996 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.100 |   5.632 |   10.096 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.106 | 0.207 |   5.839 |   10.303 | 
     | U1_clock_divider/U6                 | B0 v -> Y ^ | OAI2B11X2M | 0.300 | 0.101 |   5.940 |   10.404 | 
     | U1_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.156 | 0.162 |   6.102 |   10.566 | 
     | U1_clock_divider/U19                | B v -> Y v  | AND2X2M    | 0.051 | 0.184 |   6.286 |   10.750 | 
     | U1_clock_divider/\counter_reg[5]    | D v         | SDFFRQX2M  | 0.051 | 0.000 |   6.286 |   10.750 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.464 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -4.437 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.412 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.171 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.043 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -3.933 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -3.818 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -3.766 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.657 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -3.544 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -3.430 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -3.315 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.177 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.122 | 
     | U1_clock_divider/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.345 |   -3.119 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.064
- Arrival Time                  5.460
= Slack Time                    4.604
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.604 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.022 |   0.022 |    4.626 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    4.654 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.102 | 0.188 |   0.238 |    4.842 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    5.004 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.475 |    5.079 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   0.533 |    5.137 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   0.608 |    5.212 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.082 | 0.071 |   0.679 |    5.283 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    6.044 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M     | 0.283 | 0.280 |   1.720 |    6.324 | 
     | U0_ALU/mult_28/U109                 | B v -> Y ^  | NOR2X1M    | 0.287 | 0.243 |   1.963 |    6.567 | 
     | U0_ALU/mult_28/U8                   | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.175 |   2.138 |    6.742 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.549 |   2.687 |    7.291 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.247 |    7.852 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.810 |    8.414 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   4.371 |    8.975 | 
     | U0_ALU/mult_28/S1_6_0               | B ^ -> S v  | ADDFX2M    | 0.150 | 0.582 |   4.953 |    9.557 | 
     | U0_ALU/U76                          | A0 v -> Y ^ | AOI222X1M  | 0.536 | 0.304 |   5.257 |    9.861 | 
     | U0_ALU/U73                          | A1 ^ -> Y v | AOI31X2M   | 0.211 | 0.203 |   5.460 |   10.064 | 
     | U0_ALU/\ALU_OUT_reg[6]              | D v         | SDFFRQX2M  | 0.211 | 0.000 |   5.460 |   10.064 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -4.604 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -4.582 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -4.554 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -4.367 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -4.175 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -4.175 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -4.016 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -3.960 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -3.914 | 
     | U0_ALU/\ALU_OUT_reg[6]    | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.692 |   -3.912 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U1_clock_divider/flag_reg/CK 
Endpoint:   U1_clock_divider/flag_reg/D            (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][5] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.344
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.747
- Arrival Time                  6.010
= Slack Time                    4.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    4.736 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    4.763 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    4.858 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    4.969 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.084 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.199 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.314 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.430 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.464 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    5.649 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    5.811 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    5.887 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    5.945 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.020 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.061 |   1.344 |    6.080 | 
     | U0_Register_File/\regfile_reg[2][5] | CK ^ -> Q v | SDFFRQX2M  | 0.253 | 0.588 |   1.932 |    6.669 | 
     | U0_MUX_prescale/U12                 | AN v -> Y v | NOR4BX1M   | 0.154 | 0.240 |   2.173 |    6.909 | 
     | U0_MUX_prescale/FE_OFC7_n6          | A v -> Y v  | BUFX2M     | 0.158 | 0.237 |   2.410 |    7.146 | 
     | U0_MUX_prescale/U6                  | C1 v -> Y ^ | AOI222X1M  | 0.405 | 0.393 |   2.803 |    7.539 | 
     | U0_MUX_prescale/U5                  | B0 ^ -> Y v | OAI2BB2X1M | 0.190 | 0.191 |   2.994 |    7.730 | 
     | U1_clock_divider/U48                | AN v -> Y v | NAND2BX1M  | 0.148 | 0.266 |   3.260 |    7.996 | 
     | U1_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.113 | 0.267 |   3.527 |    8.263 | 
     | U1_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.116 | 0.262 |   3.789 |    8.525 | 
     | U1_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   4.082 |    8.818 | 
     | U1_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.191 | 0.157 |   4.239 |    8.975 | 
     | U1_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.171 | 0.146 |   4.385 |    9.121 | 
     | U1_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.544 | 0.395 |   4.780 |    9.516 | 
     | U1_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.229 | 0.148 |   4.928 |    9.664 | 
     | U1_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.524 | 0.344 |   5.271 |   10.008 | 
     | U1_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.136 | 0.124 |   5.396 |   10.132 | 
     | U1_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.148 | 0.137 |   5.532 |   10.269 | 
     | U1_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.156 | 0.100 |   5.632 |   10.368 | 
     | U1_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.106 | 0.207 |   5.839 |   10.575 | 
     | U1_clock_divider/U21                | A v -> Y ^  | XNOR2X2M   | 0.258 | 0.112 |   5.951 |   10.687 | 
     | U1_clock_divider/U20                | A ^ -> Y v  | NOR2X2M    | 0.063 | 0.060 |   6.010 |   10.747 | 
     | U1_clock_divider/flag_reg           | D v         | SDFFRQX2M  | 0.063 | 0.000 |   6.010 |   10.747 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -4.736 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -4.710 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -4.685 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.443 | 
     | CLK_UART_M__L1_I0         | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.316 | 
     | CLK_UART_M__L2_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -4.205 | 
     | CLK_UART_M__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -4.090 | 
     | CLK_UART_M__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -4.038 | 
     | CLK_UART_M__L5_I1         | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -3.929 | 
     | CLK_UART_M__L6_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -3.817 | 
     | CLK_UART_M__L7_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.034 |   -3.703 | 
     | CLK_UART_M__L8_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -3.588 | 
     | CLK_UART_M__L9_I0         | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.450 | 
     | CLK_UART_M__L10_I0        | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.394 | 
     | U1_clock_divider/flag_reg | CK ^       | SDFFRQX2M  | 0.053 | 0.002 |   1.344 |   -3.392 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /D (v) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.292
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.687
- Arrival Time                  5.543
= Slack Time                    5.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^   |            | 0.000 |       |   0.000 |    5.143 | 
     | scan_clk__L1_I0                               | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.170 | 
     | scan_clk__L2_I1                               | A v -> Y v   | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.265 | 
     | scan_clk__L3_I0                               | A v -> Y v   | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.376 | 
     | scan_clk__L4_I0                               | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.491 | 
     | scan_clk__L5_I0                               | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.606 | 
     | scan_clk__L6_I0                               | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.721 | 
     | scan_clk__L7_I0                               | A v -> Y v   | CLKBUFX20M | 0.049 | 0.116 |   0.693 |    5.837 | 
     | scan_clk__L8_I0                               | A v -> Y ^   | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.871 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^   | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.056 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^   | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.218 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.294 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^   | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.352 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.427 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^   | CLKINVX40M | 0.085 | 0.075 |   1.358 |    6.502 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v  | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.122 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^   | INVX2M     | 0.141 | 0.156 |   2.134 |    7.278 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v   | NAND2BX1M  | 0.162 | 0.129 |   2.263 |    7.407 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v   | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.681 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v   | OR2X1M     | 0.120 | 0.266 |   2.803 |    7.946 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v   | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.214 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v  | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.532 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^   | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.669 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v   | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    8.870 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^   | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.531 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v   | INVX2M     | 0.242 | 0.193 |   4.580 |    9.724 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^   | NOR2X2M    | 0.702 | 0.449 |   5.029 |   10.173 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v   | INVX2M     | 0.239 | 0.236 |   5.265 |   10.408 | 
     | U0_RX_TOP/deserializer_RX1/U10                | A1N v -> Y v | OAI2BB2X1M | 0.112 | 0.278 |   5.543 |   10.687 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] | D v          | SDFFRQX2M  | 0.112 | 0.000 |   5.543 |   10.687 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.143 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.117 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.022 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -4.910 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -4.796 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.681 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.566 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.450 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.806 |   -4.337 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.300 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.113 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.041 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -3.915 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -3.854 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.292 |   -3.852 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[0][1] /Q (^) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  4.884
= Slack Time                    5.182
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.182 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.022 |   0.022 |    5.204 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    5.232 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.102 | 0.188 |   0.238 |    5.420 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    5.582 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.475 |    5.657 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   0.533 |    5.716 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   0.608 |    5.791 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.082 | 0.071 |   0.679 |    5.861 | 
     | U0_Register_File/\regfile_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.766 | 0.761 |   1.440 |    6.622 | 
     | U0_ALU/mult_28/U39                  | A ^ -> Y v  | INVX2M     | 0.283 | 0.280 |   1.720 |    6.902 | 
     | U0_ALU/mult_28/U109                 | B v -> Y ^  | NOR2X1M    | 0.287 | 0.243 |   1.963 |    7.145 | 
     | U0_ALU/mult_28/U8                   | B ^ -> Y ^  | AND2X2M    | 0.082 | 0.175 |   2.138 |    7.321 | 
     | U0_ALU/mult_28/S1_2_0               | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.549 |   2.687 |    7.869 | 
     | U0_ALU/mult_28/S1_3_0               | B ^ -> CO ^ | ADDFX2M    | 0.119 | 0.560 |   3.247 |    8.430 | 
     | U0_ALU/mult_28/S1_4_0               | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   3.810 |    8.992 | 
     | U0_ALU/mult_28/S1_5_0               | B ^ -> S v  | ADDFX2M    | 0.156 | 0.593 |   4.403 |    9.585 | 
     | U0_ALU/U72                          | A0 v -> Y ^ | AOI222X1M  | 0.516 | 0.294 |   4.696 |    9.879 | 
     | U0_ALU/U69                          | A1 ^ -> Y v | AOI31X2M   | 0.201 | 0.187 |   4.884 |   10.066 | 
     | U0_ALU/\ALU_OUT_reg[5]              | D v         | SDFFRQX2M  | 0.201 | 0.000 |   4.884 |   10.066 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -5.182 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -5.160 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -5.132 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -4.945 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -4.753 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -4.753 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -4.594 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -4.538 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -4.492 | 
     | U0_ALU/\ALU_OUT_reg[5]    | CK ^          | SDFFRQX2M  | 0.051 | 0.001 |   0.692 |   -4.490 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[2] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.292
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.684
- Arrival Time                  5.452
= Slack Time                    5.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.232 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.259 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.354 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.465 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.580 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.695 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.810 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.926 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.960 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.145 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.307 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.383 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.441 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.516 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.359 |    6.591 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.211 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.367 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.264 |    7.496 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.770 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.036 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.303 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.621 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.758 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    8.959 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.620 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.398 | 0.357 |   4.744 |    9.977 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.275 |   5.020 |   10.252 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U26                 | B1 v -> Y v | AO22X1M    | 0.124 | 0.432 |   5.452 |   10.684 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2 | D v         | SDFFRQX2M  | 0.124 | 0.000 |   5.452 |   10.684 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.232 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.206 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.111 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -4.999 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -4.885 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.770 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.655 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.539 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.807 |   -4.426 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.389 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.202 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.130 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.004 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -3.943 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2 | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.292 |   -3.941 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[4] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.292
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.685
- Arrival Time                  5.447
= Slack Time                    5.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.238 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.265 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.360 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.471 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.586 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.701 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.816 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.932 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.966 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.151 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.313 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.389 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.447 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.522 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.359 |    6.597 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.217 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.373 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.264 |    7.502 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.776 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.042 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.309 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.627 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.764 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    8.965 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.626 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.398 | 0.357 |   4.744 |    9.983 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.275 |   5.020 |   10.258 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U24                 | B1 v -> Y v | AO22X1M    | 0.120 | 0.427 |   5.447 |   10.685 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4 | D v         | SDFFRQX2M  | 0.120 | 0.000 |   5.447 |   10.685 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.238 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.212 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.117 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.005 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -4.891 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.776 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.661 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.545 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.807 |   -4.432 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.395 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.208 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.136 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.010 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -3.949 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4 | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.292 |   -3.947 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[3] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.292
- Setup                         0.405
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.687
- Arrival Time                  5.436
= Slack Time                    5.251
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.251 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.277 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.372 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.484 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.599 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.714 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.828 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.944 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.978 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.164 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.326 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.401 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.459 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.534 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.358 |    6.609 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.229 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.385 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.263 |    7.514 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.788 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.054 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.321 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.639 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.776 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    8.977 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.638 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.398 | 0.357 |   4.744 |    9.995 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.275 |   5.020 |   10.270 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U25                 | B1 v -> Y v | AO22X1M    | 0.111 | 0.417 |   5.436 |   10.687 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3 | D v         | SDFFRQX2M  | 0.111 | 0.000 |   5.436 |   10.687 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.251 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.224 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.129 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.018 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -4.903 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.788 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.673 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.557 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.807 |   -4.444 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.408 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.220 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.148 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.022 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -3.961 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3 | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.292 |   -3.959 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_clock_divider/\counter_reg[4] /CK 
Endpoint:   U0_clock_divider/\counter_reg[4] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.750
- Arrival Time                  5.498
= Slack Time                    5.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.252 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.278 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.373 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.485 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.599 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.714 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.829 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.945 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.979 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.165 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.327 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.402 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.460 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.535 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.076 |   1.359 |    6.611 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.541 |   1.901 |    7.152 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.147 |   2.047 |    7.299 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.136 |   2.183 |    7.435 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.466 |    7.718 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    7.983 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   3.024 |    8.276 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.192 |    8.444 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.605 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.381 |   3.735 |    8.987 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.193 |   3.928 |    9.180 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.375 |    9.627 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.149 |   4.524 |    9.775 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.686 |    9.938 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.805 |   10.057 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.128 | 0.221 |   5.026 |   10.278 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.143 |   10.394 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.309 |   10.561 | 
     | U0_clock_divider/U18                | B v -> Y v  | AND2X2M    | 0.054 | 0.189 |   5.498 |   10.750 | 
     | U0_clock_divider/\counter_reg[4]    | D v         | SDFFRQX2M  | 0.054 | 0.000 |   5.498 |   10.750 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.252 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.225 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.200 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.959 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.832 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -4.721 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -4.606 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -4.554 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -4.445 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -4.332 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -4.218 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -4.103 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.965 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.910 | 
     | U0_clock_divider/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.907 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_clock_divider/\counter_reg[3] /CK 
Endpoint:   U0_clock_divider/\counter_reg[3] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.750
- Arrival Time                  5.497
= Slack Time                    5.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.253 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.280 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.375 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.486 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.601 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.716 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.831 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.947 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.981 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.166 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.328 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.404 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.462 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.537 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.076 |   1.359 |    6.613 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.541 |   1.901 |    7.154 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.147 |   2.047 |    7.300 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.136 |   2.183 |    7.436 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.466 |    7.720 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    7.985 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   3.024 |    8.278 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.192 |    8.446 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.607 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.381 |   3.735 |    8.988 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.193 |   3.928 |    9.182 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.375 |    9.628 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.149 |   4.524 |    9.777 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.686 |    9.939 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.805 |   10.058 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.128 | 0.221 |   5.026 |   10.280 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.143 |   10.396 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.309 |   10.562 | 
     | U0_clock_divider/U17                | B v -> Y v  | AND2X2M    | 0.053 | 0.187 |   5.497 |   10.750 | 
     | U0_clock_divider/\counter_reg[3]    | D v         | SDFFRQX2M  | 0.053 | 0.000 |   5.497 |   10.750 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.253 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.227 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.202 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.960 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.833 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -4.723 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -4.607 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -4.556 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -4.446 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -4.334 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -4.220 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -4.105 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.967 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.911 | 
     | U0_clock_divider/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.908 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_clock_divider/\counter_reg[0] /CK 
Endpoint:   U0_clock_divider/\counter_reg[0] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.750
- Arrival Time                  5.496
= Slack Time                    5.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.254 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.280 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.375 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.487 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.601 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.716 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.831 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.947 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.981 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.167 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.329 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.404 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.462 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.537 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.076 |   1.359 |    6.613 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.541 |   1.901 |    7.154 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.147 |   2.047 |    7.301 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.136 |   2.183 |    7.436 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.466 |    7.720 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    7.985 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   3.024 |    8.278 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.192 |    8.446 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.607 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.381 |   3.735 |    8.988 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.193 |   3.928 |    9.182 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.375 |    9.629 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.149 |   4.524 |    9.777 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.686 |    9.940 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.805 |   10.059 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.128 | 0.221 |   5.026 |   10.280 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.143 |   10.396 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.309 |   10.563 | 
     | U0_clock_divider/U37                | B v -> Y v  | AND2X2M    | 0.053 | 0.187 |   5.496 |   10.750 | 
     | U0_clock_divider/\counter_reg[0]    | D v         | SDFFRQX2M  | 0.053 | 0.000 |   5.496 |   10.750 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.253 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.227 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.202 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.960 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.833 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -4.723 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -4.608 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -4.556 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -4.447 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -4.334 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -4.220 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -4.105 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.967 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.911 | 
     | U0_clock_divider/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.909 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[5] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.292
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.688
- Arrival Time                  5.433
= Slack Time                    5.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.254 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.281 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.376 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.487 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.602 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.717 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.832 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.948 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.982 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.167 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.329 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.405 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.463 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.537 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.358 |    6.613 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.233 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.388 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.263 |    7.518 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.791 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.057 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.324 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.642 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.780 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    8.981 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.641 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.398 | 0.357 |   4.744 |    9.998 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.275 |   5.020 |   10.274 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U30                 | B1 v -> Y v | AO22X1M    | 0.108 | 0.414 |   5.433 |   10.688 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5 | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.433 |   10.688 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.254 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.228 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.133 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.021 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -4.906 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.791 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.677 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.561 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.806 |   -4.448 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.411 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.224 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.152 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.026 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -3.964 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5 | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.292 |   -3.963 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_clock_divider/\counter_reg[6] /CK 
Endpoint:   U0_clock_divider/\counter_reg[6] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.750
- Arrival Time                  5.496
= Slack Time                    5.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.254 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.281 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.376 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.487 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.602 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.717 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.832 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.693 |    5.948 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.982 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.167 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.329 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.404 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.463 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.538 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.076 |   1.359 |    6.614 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.541 |   1.901 |    7.155 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.147 |   2.047 |    7.301 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.136 |   2.183 |    7.437 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.466 |    7.720 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    7.986 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   3.024 |    8.278 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.192 |    8.446 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.353 |    8.608 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.381 |   3.735 |    8.989 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.193 |   3.928 |    9.182 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.375 |    9.629 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.149 |   4.524 |    9.778 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.686 |    9.940 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.805 |   10.059 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.128 | 0.221 |   5.026 |   10.280 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.142 |   10.397 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.309 |   10.563 | 
     | U0_clock_divider/U36                | B v -> Y v  | AND2X2M    | 0.053 | 0.187 |   5.496 |   10.750 | 
     | U0_clock_divider/\counter_reg[6]    | D v         | SDFFRQX2M  | 0.053 | 0.000 |   5.496 |   10.750 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.254 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.228 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.203 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.961 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.834 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -4.723 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -4.608 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -4.556 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -4.447 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -4.335 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -4.221 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -4.106 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.968 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.912 | 
     | U0_clock_divider/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.909 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[1] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.291
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.687
- Arrival Time                  5.432
= Slack Time                    5.255
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.255 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.281 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.376 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.488 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.603 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.718 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.832 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.948 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.982 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.168 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.330 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.405 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.463 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.538 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.359 |    6.613 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.234 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.389 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.264 |    7.518 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.792 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.058 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.325 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.643 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.780 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    8.981 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.642 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.398 | 0.357 |   4.744 |    9.999 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.275 |   5.020 |   10.274 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U27                 | B1 v -> Y v | AO22X1M    | 0.108 | 0.413 |   5.432 |   10.687 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1 | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.432 |   10.687 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.255 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.228 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.133 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.022 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -4.907 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.792 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.677 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.561 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.806 |   -4.448 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.412 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.225 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.152 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.026 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -3.965 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1 | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.291 |   -3.963 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_clock_divider/\counter_reg[1] /CK 
Endpoint:   U0_clock_divider/\counter_reg[1] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.750
- Arrival Time                  5.493
= Slack Time                    5.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.257 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.284 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.379 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.490 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.605 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.720 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.835 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.693 |    5.951 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.985 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.170 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.332 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.408 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.466 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.541 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.076 |   1.359 |    6.617 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.541 |   1.901 |    7.158 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.147 |   2.047 |    7.304 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.136 |   2.183 |    7.440 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.466 |    7.724 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    7.989 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   3.024 |    8.282 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.192 |    8.450 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.611 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.381 |   3.735 |    8.992 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.193 |   3.928 |    9.186 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.375 |    9.632 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.149 |   4.524 |    9.781 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.686 |    9.944 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.805 |   10.062 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.128 | 0.221 |   5.026 |   10.284 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.142 |   10.400 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.309 |   10.566 | 
     | U0_clock_divider/U8                 | B v -> Y v  | AND2X2M    | 0.050 | 0.184 |   5.493 |   10.750 | 
     | U0_clock_divider/\counter_reg[1]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   5.493 |   10.750 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.257 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.231 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.206 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.964 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.837 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -4.727 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -4.611 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -4.560 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -4.450 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -4.338 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -4.224 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -4.109 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.971 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.915 | 
     | U0_clock_divider/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.913 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_clock_divider/\counter_reg[5] /CK 
Endpoint:   U0_clock_divider/\counter_reg[5] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.751
- Arrival Time                  5.493
= Slack Time                    5.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.257 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.284 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.379 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.490 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.605 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.720 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.835 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.693 |    5.951 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.985 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.170 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.332 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.408 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.466 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.541 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.076 |   1.359 |    6.617 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.541 |   1.901 |    7.158 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.147 |   2.047 |    7.304 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.136 |   2.183 |    7.440 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.466 |    7.724 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    7.989 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   3.024 |    8.282 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.192 |    8.450 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.353 |    8.611 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.381 |   3.735 |    8.992 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.193 |   3.928 |    9.186 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.375 |    9.632 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.149 |   4.524 |    9.781 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.686 |    9.944 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.805 |   10.062 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.128 | 0.221 |   5.026 |   10.284 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.142 |   10.400 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.309 |   10.567 | 
     | U0_clock_divider/U19                | B v -> Y v  | AND2X2M    | 0.050 | 0.184 |   5.493 |   10.751 | 
     | U0_clock_divider/\counter_reg[5]    | D v         | SDFFRQX2M  | 0.050 | 0.000 |   5.493 |   10.751 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.257 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.231 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.206 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.964 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.837 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -4.727 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -4.612 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -4.560 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -4.450 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -4.338 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -4.224 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -4.109 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.971 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.915 | 
     | U0_clock_divider/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.912 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_clock_divider/\counter_reg[2] /CK 
Endpoint:   U0_clock_divider/\counter_reg[2] /D    (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.751
- Arrival Time                  5.492
= Slack Time                    5.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.258 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.285 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.380 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.491 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.606 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.721 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.836 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.952 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.986 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.171 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.333 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.408 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.467 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.542 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.076 |   1.359 |    6.618 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.541 |   1.901 |    7.159 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.147 |   2.047 |    7.305 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.136 |   2.183 |    7.441 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.466 |    7.725 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    7.990 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   3.024 |    8.282 | 
     | U0_clock_divider/U55                | B0 v -> Y ^ | OAI2BB1X1M | 0.212 | 0.168 |   3.192 |    8.451 | 
     | U0_clock_divider/add_18/U1_1_4      | A ^ -> S v  | ADDHX1M    | 0.190 | 0.161 |   3.354 |    8.612 | 
     | U0_clock_divider/U71                | A0 v -> Y ^ | AOI221XLM  | 0.513 | 0.381 |   3.735 |    8.993 | 
     | U0_clock_divider/U72                | C0 ^ -> Y v | AOI221XLM  | 0.307 | 0.193 |   3.928 |    9.187 | 
     | U0_clock_divider/U73                | C0 v -> Y ^ | AOI221XLM  | 0.673 | 0.447 |   4.375 |    9.633 | 
     | U0_clock_divider/U74                | B0 ^ -> Y v | AOI2BB1X1M | 0.170 | 0.149 |   4.524 |    9.782 | 
     | U0_clock_divider/U75                | B v -> Y ^  | NOR2X1M    | 0.181 | 0.162 |   4.686 |    9.944 | 
     | U0_clock_divider/U35                | A0 ^ -> Y v | AOI22X1M   | 0.172 | 0.119 |   4.805 |   10.063 | 
     | U0_clock_divider/U34                | AN v -> Y v | NAND2BX2M  | 0.128 | 0.221 |   5.026 |   10.284 | 
     | U0_clock_divider/U30                | B0 v -> Y ^ | OAI2B11X2M | 0.331 | 0.116 |   5.143 |   10.401 | 
     | U0_clock_divider/U5                 | A ^ -> Y v  | INVX2M     | 0.158 | 0.167 |   5.309 |   10.567 | 
     | U0_clock_divider/U9                 | B v -> Y v  | AND2X2M    | 0.049 | 0.183 |   5.492 |   10.751 | 
     | U0_clock_divider/\counter_reg[2]    | D v         | SDFFRQX2M  | 0.049 | 0.000 |   5.492 |   10.751 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.258 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.232 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.207 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -4.965 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -4.838 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -4.727 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -4.612 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -4.560 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -4.451 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -4.339 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -4.225 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -4.110 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -3.972 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -3.916 | 
     | U0_clock_divider/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -3.913 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_
reg[0] /CK 
Endpoint:   U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /D (v) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q                 (v) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.291
- Setup                         0.403
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.688
- Arrival Time                  5.428
= Slack Time                    5.260
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    5.260 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.286 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.381 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.493 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.608 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.723 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.837 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    5.953 | 
     | scan_clk__L8_I0                                    | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    5.987 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.173 | 
     | CLK_R_M__L1_I0                                     | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.335 | 
     | CLK_R_M__L2_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.410 | 
     | CLK_R_M__L3_I1                                     | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.468 | 
     | CLK_R_M__L4_I2                                     | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.543 | 
     | CLK_R_M__L5_I4                                     | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.359 |    6.618 | 
     | U0_Register_File/\regfile_reg[2][2]                | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.239 | 
     | U0_RX_TOP/FSM_RX1/U34                              | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.394 | 
     | U0_RX_TOP/FSM_RX1/U43                              | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.264 |    7.523 | 
     | U0_RX_TOP/FSM_RX1/U45                              | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.797 | 
     | U0_RX_TOP/FSM_RX1/U47                              | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.063 | 
     | U0_RX_TOP/FSM_RX1/U49                              | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.330 | 
     | U0_RX_TOP/FSM_RX1/U52                              | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.648 | 
     | U0_RX_TOP/FSM_RX1/U55                              | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.785 | 
     | U0_RX_TOP/FSM_RX1/U58                              | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    8.986 | 
     | U0_RX_TOP/FSM_RX1/U62                              | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.647 | 
     | U0_RX_TOP/FSM_RX1/U18                              | A0 ^ -> Y v | OAI22X1M   | 0.398 | 0.357 |   4.744 |   10.004 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U17                 | AN v -> Y v | NOR2BX2M   | 0.115 | 0.275 |   5.020 |   10.280 | 
     | U0_RX_TOP/edge_bit_counter_RX1/U28                 | B1 v -> Y v | AO22X1M    | 0.104 | 0.408 |   5.428 |   10.688 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0 | D v         | SDFFRQX2M  | 0.104 | 0.000 |   5.428 |   10.688 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.260 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.233 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.138 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.027 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -4.912 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.797 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.682 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.566 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.807 |   -4.453 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.417 | 
     | U4_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.230 | 
     | RX_CLK_M__L1_I0                                    | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.157 | 
     | RX_CLK_M__L2_I0                                    | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.031 | 
     | RX_CLK_M__L3_I0                                    | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -3.970 | 
     | U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0 | CK ^       | SDFFRQX2M  | 0.066 | 0.001 |   1.291 |   -3.969 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RX_TOP/parity_check_RX1/par_err_reg/CK 
Endpoint:   U0_RX_TOP/parity_check_RX1/par_err_reg/D (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q   (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.290
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.681
- Arrival Time                  5.341
= Slack Time                    5.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^   |            | 0.000 |       |   0.000 |    5.340 | 
     | scan_clk__L1_I0                        | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.367 | 
     | scan_clk__L2_I1                        | A v -> Y v   | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.462 | 
     | scan_clk__L3_I0                        | A v -> Y v   | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.573 | 
     | scan_clk__L4_I0                        | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.688 | 
     | scan_clk__L5_I0                        | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.803 | 
     | scan_clk__L6_I0                        | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.918 | 
     | scan_clk__L7_I0                        | A v -> Y v   | CLKBUFX20M | 0.049 | 0.116 |   0.693 |    6.034 | 
     | scan_clk__L8_I0                        | A v -> Y ^   | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    6.068 | 
     | U0_mux2X1/U1                           | B ^ -> Y ^   | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.253 | 
     | CLK_R_M__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.415 | 
     | CLK_R_M__L2_I0                         | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.490 | 
     | CLK_R_M__L3_I1                         | A v -> Y ^   | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.549 | 
     | CLK_R_M__L4_I2                         | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.623 | 
     | CLK_R_M__L5_I4                         | A v -> Y ^   | CLKINVX40M | 0.085 | 0.075 |   1.358 |    6.699 | 
     | U0_Register_File/\regfile_reg[2][2]    | CK ^ -> Q v  | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.319 | 
     | U0_RX_TOP/FSM_RX1/U34                  | A v -> Y ^   | INVX2M     | 0.141 | 0.156 |   2.134 |    7.474 | 
     | U0_RX_TOP/FSM_RX1/U43                  | B ^ -> Y v   | NAND2BX1M  | 0.162 | 0.129 |   2.263 |    7.604 | 
     | U0_RX_TOP/FSM_RX1/U45                  | A v -> Y v   | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.877 | 
     | U0_RX_TOP/FSM_RX1/U47                  | A v -> Y v   | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.143 | 
     | U0_RX_TOP/FSM_RX1/U49                  | A v -> Y v   | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.410 | 
     | U0_RX_TOP/FSM_RX1/U52                  | A0 v -> Y v  | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.728 | 
     | U0_RX_TOP/FSM_RX1/U55                  | A v -> Y ^   | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.866 | 
     | U0_RX_TOP/FSM_RX1/U58                  | C ^ -> Y v   | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    9.067 | 
     | U0_RX_TOP/FSM_RX1/U62                  | A v -> Y ^   | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.727 | 
     | U0_RX_TOP/FSM_RX1/U9                   | A ^ -> Y v   | INVX2M     | 0.242 | 0.193 |   4.580 |    9.920 | 
     | U0_RX_TOP/FSM_RX1/U16                  | A v -> Y ^   | NOR2X2M    | 0.273 | 0.223 |   4.803 |   10.143 | 
     | U0_RX_TOP/FSM_RX1/U10                  | AN ^ -> Y ^  | NOR2BX2M   | 0.228 | 0.232 |   5.035 |   10.375 | 
     | U0_RX_TOP/parity_check_RX1/U4          | A ^ -> Y v   | INVX2M     | 0.070 | 0.072 |   5.107 |   10.448 | 
     | U0_RX_TOP/parity_check_RX1/U2          | A1N v -> Y v | OAI2BB2X1M | 0.121 | 0.233 |   5.341 |   10.681 | 
     | U0_RX_TOP/parity_check_RX1/par_err_reg | D v          | SDFFRQX4M  | 0.121 | 0.000 |   5.341 |   10.681 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.340 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.314 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.219 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.107 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -4.992 | 
     | scan_clk__L5_I0                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.877 | 
     | scan_clk__L6_I0                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.763 | 
     | scan_clk__L7_I0                        | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.647 | 
     | scan_clk__L8_I1                        | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.806 |   -4.534 | 
     | scan_clk__L9_I0                        | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.497 | 
     | U4_mux2X1/U1                           | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.310 | 
     | RX_CLK_M__L1_I0                        | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.238 | 
     | RX_CLK_M__L2_I0                        | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.112 | 
     | RX_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -4.050 | 
     | U0_RX_TOP/parity_check_RX1/par_err_reg | CK ^       | SDFFRQX4M  | 0.066 | 0.000 |   1.290 |   -4.050 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.292
- Setup                         0.306
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.786
- Arrival Time                  5.441
= Slack Time                    5.344
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.344 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.371 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.466 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.577 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.692 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.807 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.922 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.693 |    6.038 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    6.072 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.257 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.419 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.495 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.553 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.628 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.358 |    6.703 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.323 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.479 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.263 |    7.608 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.882 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.147 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.414 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.733 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.870 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    9.071 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.731 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.242 | 0.193 |   4.580 |    9.924 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.702 | 0.449 |   5.029 |   10.373 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.239 | 0.236 |   5.265 |   10.609 | 
     | U0_RX_TOP/deserializer_RX1/U5                 | A0 v -> Y ^ | OAI22X1M   | 0.304 | 0.176 |   5.441 |   10.786 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] | D ^         | SDFFRQX2M  | 0.304 | 0.000 |   5.441 |   10.786 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.344 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.318 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.223 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.111 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -4.997 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.882 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.767 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.651 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.806 |   -4.538 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.501 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.314 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.242 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.116 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -4.055 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.292 |   -4.053 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.291
- Setup                         0.305
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.786
- Arrival Time                  5.439
= Slack Time                    5.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.347 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.374 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.469 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.580 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.695 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.810 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.924 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.693 |    6.041 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    6.074 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.260 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.422 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.497 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.555 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.630 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.358 |    6.705 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.326 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.481 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.263 |    7.610 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.884 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.150 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.417 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.735 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.873 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    9.073 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.734 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.242 | 0.193 |   4.580 |    9.927 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.702 | 0.449 |   5.029 |   10.376 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.239 | 0.236 |   5.265 |   10.612 | 
     | U0_RX_TOP/deserializer_RX1/U9                 | A0 v -> Y ^ | OAI22X1M   | 0.298 | 0.174 |   5.439 |   10.786 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] | D ^         | SDFFRQX2M  | 0.298 | 0.000 |   5.439 |   10.786 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.347 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.320 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.225 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.114 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -4.999 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.884 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.770 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.654 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.806 |   -4.541 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.504 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.317 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.245 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.118 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -4.057 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] | CK ^       | SDFFRQX2M  | 0.066 | 0.001 |   1.291 |   -4.056 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D              (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/\regfile_reg[1][2] /Q (v) triggered by  leading 
edge of 'REF_CLK1'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.692
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.065
- Arrival Time                  4.706
= Slack Time                    5.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.359 | 
     | REF_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.022 |   0.022 |    5.381 | 
     | REF_CLK__L2_I0                      | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.028 |   0.050 |    5.409 | 
     | U0_mux2X1/U1                        | A ^ -> Y ^  | MX2X8M     | 0.102 | 0.188 |   0.238 |    5.597 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   0.400 |    5.759 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   0.475 |    5.834 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   0.533 |    5.892 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   0.608 |    5.967 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^  | CLKINVX40M | 0.082 | 0.071 |   0.679 |    6.038 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^ -> Q v | SDFFRHQX4M | 0.184 | 0.381 |   1.060 |    6.419 | 
     | U0_ALU/div_29/U29                   | A v -> Y ^  | INVX12M    | 0.309 | 0.215 |   1.276 |    6.635 | 
     | U0_ALU/div_29/FE_RC_11_0            | A ^ -> Y v  | INVX2M     | 0.094 | 0.105 |   1.381 |    6.740 | 
     | U0_ALU/div_29/FE_RC_18_0            | B v -> Y ^  | NOR2X4M    | 0.149 | 0.130 |   1.511 |    6.870 | 
     | U0_ALU/div_29/FE_RC_17_0            | B ^ -> Y v  | NAND3BX4M  | 0.134 | 0.124 |   1.635 |    6.994 | 
     | U0_ALU/div_29/FE_RC_16_0            | A v -> Y ^  | INVX2M     | 0.095 | 0.094 |   1.730 |    7.089 | 
     | U0_ALU/div_29/FE_RC_15_0            | A ^ -> Y v  | NAND3X4M   | 0.170 | 0.114 |   1.844 |    7.203 | 
     | U0_ALU/div_29/FE_RC_25_0            | A v -> Y ^  | NAND3X6M   | 0.186 | 0.146 |   1.990 |    7.349 | 
     | U0_ALU/div_29/FE_RC_47_0            | B ^ -> Y v  | NAND3BX4M  | 0.214 | 0.174 |   2.164 |    7.523 | 
     | U0_ALU/div_29/FE_RC_46_0            | A v -> Y ^  | NAND2X4M   | 0.216 | 0.182 |   2.345 |    7.704 | 
     | U0_ALU/div_29/FE_RC_54_0            | B ^ -> Y v  | NAND2X3M   | 0.115 | 0.119 |   2.465 |    7.824 | 
     | U0_ALU/div_29/FE_RC_97_0            | A v -> Y ^  | INVX2M     | 0.067 | 0.073 |   2.537 |    7.896 | 
     | U0_ALU/div_29/FE_RC_110_0           | A ^ -> Y v  | INVX2M     | 0.034 | 0.041 |   2.578 |    7.937 | 
     | U0_ALU/div_29/FE_RC_109_0           | B v -> Y ^  | NAND2BX2M  | 0.130 | 0.089 |   2.667 |    8.026 | 
     | U0_ALU/div_29/FE_RC_104_0           | B ^ -> Y v  | NAND2X4M   | 0.127 | 0.110 |   2.777 |    8.136 | 
     | U0_ALU/div_29/FE_RC_117_0           | A0 v -> Y ^ | OAI2B2X8M  | 0.380 | 0.192 |   2.969 |    8.328 | 
     | U0_ALU/div_29/U38                   | S0 ^ -> Y v | MX2X1M     | 0.261 | 0.413 |   3.382 |    8.741 | 
     | U0_ALU/div_29/FE_RC_184_0           | A v -> Y ^  | NOR2X3M    | 0.146 | 0.150 |   3.532 |    8.891 | 
     | U0_ALU/div_29/FE_RC_181_0           | AN ^ -> Y ^ | NAND3BX4M  | 0.111 | 0.131 |   3.663 |    9.022 | 
     | U0_ALU/div_29/FE_RC_202_0           | A ^ -> Y v  | INVX2M     | 0.045 | 0.052 |   3.716 |    9.075 | 
     | U0_ALU/div_29/FE_RC_201_0           | A v -> Y ^  | NAND2X2M   | 0.210 | 0.130 |   3.846 |    9.205 | 
     | U0_ALU/div_29/FE_RC_212_0           | A ^ -> Y v  | NAND2X6M   | 0.190 | 0.159 |   4.004 |    9.363 | 
     | U0_ALU/U68                          | C0 v -> Y ^ | AOI222X1M  | 0.609 | 0.506 |   4.510 |    9.869 | 
     | U0_ALU/U65                          | A1 ^ -> Y v | AOI31X2M   | 0.208 | 0.196 |   4.706 |   10.065 | 
     | U0_ALU/\ALU_OUT_reg[4]              | D v         | SDFFRQX2M  | 0.208 | 0.000 |   4.706 |   10.065 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |               |            |       |       |  Time   |   Time   | 
     |---------------------------+---------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^     |            | 0.000 |       |   0.000 |   -5.359 | 
     | REF_CLK__L1_I0            | A ^ -> Y v    | CLKINVX40M | 0.023 | 0.022 |   0.022 |   -5.337 | 
     | REF_CLK__L2_I0            | A v -> Y ^    | CLKINVX8M  | 0.028 | 0.028 |   0.050 |   -5.309 | 
     | U0_mux2X1/U1              | A ^ -> Y ^    | MX2X8M     | 0.102 | 0.188 |   0.238 |   -5.121 | 
     | U0_CLK_gating/U_LATNCAX2M | CK ^ -> ECK ^ | TLATNCAX2M | 0.164 | 0.192 |   0.430 |   -4.929 | 
     | U0_CLK_gating             | Gated_CLK ^   | CLK_gating |       |       |   0.430 |   -4.929 | 
     | ALU_CLK__L1_I0            | A ^ -> Y ^    | CLKBUFX12M | 0.081 | 0.159 |   0.589 |   -4.770 | 
     | ALU_CLK__L2_I0            | A ^ -> Y v    | CLKINVX24M | 0.049 | 0.056 |   0.645 |   -4.714 | 
     | ALU_CLK__L3_I0            | A v -> Y ^    | CLKINVX32M | 0.050 | 0.046 |   0.691 |   -4.668 | 
     | U0_ALU/\ALU_OUT_reg[4]    | CK ^          | SDFFRQX2M  | 0.051 | 0.002 |   0.692 |   -4.667 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.291
- Setup                         0.302
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.789
- Arrival Time                  5.430
= Slack Time                    5.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.359 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.386 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.481 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.592 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.707 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.822 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.937 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    6.053 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    6.087 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.272 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.434 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.509 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.568 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.642 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.358 |    6.718 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.338 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.493 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.263 |    7.623 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.896 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.162 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.429 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.747 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.885 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    9.086 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.746 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.242 | 0.193 |   4.580 |    9.939 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.702 | 0.449 |   5.029 |   10.388 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.239 | 0.236 |   5.265 |   10.624 | 
     | U0_RX_TOP/deserializer_RX1/U8                 | A0 v -> Y ^ | OAI22X1M   | 0.282 | 0.165 |   5.430 |   10.789 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] | D ^         | SDFFRQX2M  | 0.282 | 0.000 |   5.430 |   10.789 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.359 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.333 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.238 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.126 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.011 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.896 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.782 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.666 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.807 |   -4.553 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.516 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.329 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.257 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.131 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -4.069 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.291 |   -4.068 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.292
- Setup                         0.301
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.791
- Arrival Time                  5.424
= Slack Time                    5.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.367 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.394 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.489 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.600 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.715 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.830 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.944 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    6.061 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    6.094 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.280 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.442 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.517 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.575 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.650 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.359 |    6.726 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.346 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.501 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.264 |    7.631 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.904 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.170 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.437 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.755 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.893 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    9.093 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.754 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.242 | 0.193 |   4.580 |    9.947 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.702 | 0.449 |   5.029 |   10.396 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.239 | 0.236 |   5.265 |   10.632 | 
     | U0_RX_TOP/deserializer_RX1/U6                 | A0 v -> Y ^ | OAI22X1M   | 0.272 | 0.159 |   5.424 |   10.791 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] | D ^         | SDFFRQX2M  | 0.272 | 0.000 |   5.424 |   10.791 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.367 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.340 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.245 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.134 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.019 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.904 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.790 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.673 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.806 |   -4.560 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.524 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.337 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.265 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.138 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -4.077 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.292 |   -4.075 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.292
- Setup                         0.300
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.791
- Arrival Time                  5.423
= Slack Time                    5.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.368 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.395 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.490 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.601 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.716 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.831 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.945 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    6.061 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    6.095 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.281 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.443 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.518 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.576 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.651 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.358 |    6.726 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.347 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.502 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.263 |    7.631 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.905 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.171 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.438 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.756 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.894 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    9.094 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.755 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.242 | 0.193 |   4.580 |    9.948 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.702 | 0.449 |   5.029 |   10.397 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.239 | 0.236 |   5.265 |   10.633 | 
     | U0_RX_TOP/deserializer_RX1/U4                 | A0 v -> Y ^ | OAI22X1M   | 0.271 | 0.158 |   5.423 |   10.791 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] | D ^         | SDFFRQX2M  | 0.271 | 0.000 |   5.423 |   10.791 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.368 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.341 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.246 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.135 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.020 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.905 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.791 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.674 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.806 |   -4.561 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.525 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.338 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.266 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.139 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -4.078 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.292 |   -4.076 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RX_TOP/FSM_RX1/\cs_reg[0] /CK 
Endpoint:   U0_RX_TOP/FSM_RX1/\cs_reg[0] /D        (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.292
- Setup                         0.404
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.688
- Arrival Time                  5.318
= Slack Time                    5.369
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.369 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.396 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.491 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.602 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.717 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.832 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.946 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    6.063 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    6.096 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.282 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.444 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.519 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.577 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.652 | 
     | CLK_R_M__L5_I4                      | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.359 |    6.728 | 
     | U0_Register_File/\regfile_reg[2][2] | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.348 | 
     | U0_RX_TOP/FSM_RX1/U34               | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.503 | 
     | U0_RX_TOP/FSM_RX1/U43               | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.264 |    7.633 | 
     | U0_RX_TOP/FSM_RX1/U45               | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.906 | 
     | U0_RX_TOP/FSM_RX1/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.172 | 
     | U0_RX_TOP/FSM_RX1/U49               | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.439 | 
     | U0_RX_TOP/FSM_RX1/U52               | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.757 | 
     | U0_RX_TOP/FSM_RX1/U55               | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.895 | 
     | U0_RX_TOP/FSM_RX1/U58               | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    9.095 | 
     | U0_RX_TOP/FSM_RX1/U62               | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.756 | 
     | U0_RX_TOP/FSM_RX1/U20               | B ^ -> Y v  | NAND4BXLM  | 0.591 | 0.467 |   4.854 |   10.223 | 
     | U0_RX_TOP/FSM_RX1/U31               | B1 v -> Y ^ | AOI32X1M   | 0.340 | 0.348 |   5.202 |   10.571 | 
     | U0_RX_TOP/FSM_RX1/U30               | B0 ^ -> Y v | OAI2B1X2M  | 0.109 | 0.116 |   5.318 |   10.688 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[0]        | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.318 |   10.688 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.369 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.342 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.247 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.136 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.021 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.906 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.792 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.676 | 
     | scan_clk__L8_I1              | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.806 |   -4.563 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.526 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.339 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.267 | 
     | RX_CLK_M__L2_I0              | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.140 | 
     | RX_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -4.079 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[0] | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.292 |   -4.077 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] 
/CK 
Endpoint:   U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /D (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q           (v) triggered by  
leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.292
- Setup                         0.300
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.792
- Arrival Time                  5.420
= Slack Time                    5.372
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    5.372 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.398 | 
     | scan_clk__L2_I1                               | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.493 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.605 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.719 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.834 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    5.949 | 
     | scan_clk__L7_I0                               | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    6.065 | 
     | scan_clk__L8_I0                               | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    6.099 | 
     | U0_mux2X1/U1                                  | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.285 | 
     | CLK_R_M__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.447 | 
     | CLK_R_M__L2_I0                                | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.522 | 
     | CLK_R_M__L3_I1                                | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.580 | 
     | CLK_R_M__L4_I2                                | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.655 | 
     | CLK_R_M__L5_I4                                | A v -> Y ^  | CLKINVX40M | 0.085 | 0.075 |   1.358 |    6.730 | 
     | U0_Register_File/\regfile_reg[2][2]           | CK ^ -> Q v | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.350 | 
     | U0_RX_TOP/FSM_RX1/U34                         | A v -> Y ^  | INVX2M     | 0.141 | 0.156 |   2.134 |    7.506 | 
     | U0_RX_TOP/FSM_RX1/U43                         | B ^ -> Y v  | NAND2BX1M  | 0.162 | 0.129 |   2.263 |    7.635 | 
     | U0_RX_TOP/FSM_RX1/U45                         | A v -> Y v  | OR2X1M     | 0.116 | 0.274 |   2.537 |    7.909 | 
     | U0_RX_TOP/FSM_RX1/U47                         | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.175 | 
     | U0_RX_TOP/FSM_RX1/U49                         | A v -> Y v  | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.442 | 
     | U0_RX_TOP/FSM_RX1/U52                         | A0 v -> Y v | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.760 | 
     | U0_RX_TOP/FSM_RX1/U55                         | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.897 | 
     | U0_RX_TOP/FSM_RX1/U58                         | C ^ -> Y v  | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    9.098 | 
     | U0_RX_TOP/FSM_RX1/U62                         | A v -> Y ^  | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.759 | 
     | U0_RX_TOP/FSM_RX1/U9                          | A ^ -> Y v  | INVX2M     | 0.242 | 0.193 |   4.580 |    9.952 | 
     | U0_RX_TOP/FSM_RX1/U11                         | A v -> Y ^  | NOR2X2M    | 0.702 | 0.449 |   5.029 |   10.401 | 
     | U0_RX_TOP/deserializer_RX1/U2                 | A ^ -> Y v  | INVX2M     | 0.239 | 0.236 |   5.265 |   10.636 | 
     | U0_RX_TOP/deserializer_RX1/U7                 | A0 v -> Y ^ | OAI22X1M   | 0.265 | 0.155 |   5.420 |   10.792 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] | D ^         | SDFFRQX2M  | 0.265 | 0.000 |   5.420 |   10.792 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.371 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.345 | 
     | scan_clk__L2_I1                               | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.250 | 
     | scan_clk__L3_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.138 | 
     | scan_clk__L4_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.024 | 
     | scan_clk__L5_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -4.909 | 
     | scan_clk__L6_I0                               | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.794 | 
     | scan_clk__L7_I0                               | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.694 |   -4.678 | 
     | scan_clk__L8_I1                               | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.807 |   -4.565 | 
     | scan_clk__L9_I0                               | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.528 | 
     | U4_mux2X1/U1                                  | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.341 | 
     | RX_CLK_M__L1_I0                               | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.269 | 
     | RX_CLK_M__L2_I0                               | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.143 | 
     | RX_CLK_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -4.082 | 
     | U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] | CK ^       | SDFFRQX2M  | 0.066 | 0.002 |   1.292 |   -4.080 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RX_TOP/FSM_RX1/\cs_reg[2] /CK 
Endpoint:   U0_RX_TOP/FSM_RX1/\cs_reg[2] /D        (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[2][2] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.291
- Setup                         0.323
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.768
- Arrival Time                  5.296
= Slack Time                    5.472
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.000 |       |   0.000 |    5.472 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.499 | 
     | scan_clk__L2_I1                     | A v -> Y v   | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.594 | 
     | scan_clk__L3_I0                     | A v -> Y v   | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.705 | 
     | scan_clk__L4_I0                     | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.820 | 
     | scan_clk__L5_I0                     | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.935 | 
     | scan_clk__L6_I0                     | A v -> Y v   | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    6.050 | 
     | scan_clk__L7_I0                     | A v -> Y v   | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    6.166 | 
     | scan_clk__L8_I0                     | A v -> Y ^   | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    6.200 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^   | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.385 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^   | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.547 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v   | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.622 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^   | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.681 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v   | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.755 | 
     | CLK_R_M__L5_I4                      | A v -> Y ^   | CLKINVX40M | 0.085 | 0.075 |   1.359 |    6.831 | 
     | U0_Register_File/\regfile_reg[2][2] | CK ^ -> Q v  | SDFFRQX2M  | 0.306 | 0.620 |   1.979 |    7.451 | 
     | U0_RX_TOP/FSM_RX1/U34               | A v -> Y ^   | INVX2M     | 0.141 | 0.156 |   2.134 |    7.606 | 
     | U0_RX_TOP/FSM_RX1/U43               | B ^ -> Y v   | NAND2BX1M  | 0.162 | 0.129 |   2.264 |    7.736 | 
     | U0_RX_TOP/FSM_RX1/U45               | A v -> Y v   | OR2X1M     | 0.116 | 0.274 |   2.537 |    8.009 | 
     | U0_RX_TOP/FSM_RX1/U47               | A v -> Y v   | OR2X1M     | 0.120 | 0.266 |   2.803 |    8.275 | 
     | U0_RX_TOP/FSM_RX1/U49               | A v -> Y v   | OR2X1M     | 0.120 | 0.267 |   3.070 |    8.542 | 
     | U0_RX_TOP/FSM_RX1/U52               | A0 v -> Y v  | AO21XLM    | 0.132 | 0.318 |   3.388 |    8.860 | 
     | U0_RX_TOP/FSM_RX1/U55               | A v -> Y ^   | XNOR2X1M   | 0.279 | 0.137 |   3.526 |    8.998 | 
     | U0_RX_TOP/FSM_RX1/U58               | C ^ -> Y v   | NAND4BX1M  | 0.225 | 0.201 |   3.726 |    9.199 | 
     | U0_RX_TOP/FSM_RX1/U62               | A v -> Y ^   | NOR4X1M    | 1.134 | 0.661 |   4.387 |    9.859 | 
     | U0_RX_TOP/FSM_RX1/U20               | B ^ -> Y v   | NAND4BXLM  | 0.591 | 0.467 |   4.854 |   10.326 | 
     | U0_RX_TOP/FSM_RX1/U23               | A1N v -> Y v | AOI2B1X1M  | 0.110 | 0.349 |   5.203 |   10.675 | 
     | U0_RX_TOP/FSM_RX1/U22               | B0 v -> Y ^  | OAI31XLM   | 0.414 | 0.093 |   5.296 |   10.768 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[2]        | D ^          | SDFFRQX2M  | 0.414 | 0.000 |   5.296 |   10.768 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.472 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.446 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX18M    | 0.036 | 0.095 |   0.122 |   -5.351 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.111 |   0.233 |   -5.239 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.348 |   -5.124 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.463 |   -5.009 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   0.577 |   -4.895 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.693 |   -4.779 | 
     | scan_clk__L8_I1              | A v -> Y v | CLKBUFX20M | 0.044 | 0.113 |   0.806 |   -4.666 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX6M  | 0.036 | 0.037 |   0.843 |   -4.629 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.132 | 0.187 |   1.030 |   -4.442 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y v | CLKINVX6M  | 0.062 | 0.072 |   1.102 |   -4.370 | 
     | RX_CLK_M__L2_I0              | A v -> Y v | BUFX14M    | 0.061 | 0.126 |   1.229 |   -4.244 | 
     | RX_CLK_M__L3_I0              | A v -> Y ^ | CLKINVX40M | 0.066 | 0.061 |   1.290 |   -4.182 | 
     | U0_RX_TOP/FSM_RX1/\cs_reg[2] | CK ^       | SDFFRQX2M  | 0.066 | 0.001 |   1.291 |   -4.181 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_clock_divider/flag_reg/CK 
Endpoint:   U0_clock_divider/flag_reg/D            (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U0_Register_File/\regfile_reg[3][1] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.345
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.747
- Arrival Time                  5.268
= Slack Time                    5.479
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.000 |       |   0.000 |    5.479 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.027 |   0.027 |    5.506 | 
     | scan_clk__L2_I1                     | A v -> Y v  | BUFX18M    | 0.036 | 0.095 |   0.122 |    5.601 | 
     | scan_clk__L3_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.111 |   0.233 |    5.712 | 
     | scan_clk__L4_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.348 |    5.827 | 
     | scan_clk__L5_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.463 |    5.942 | 
     | scan_clk__L6_I0                     | A v -> Y v  | CLKBUFX20M | 0.047 | 0.115 |   0.577 |    6.057 | 
     | scan_clk__L7_I0                     | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.694 |    6.173 | 
     | scan_clk__L8_I0                     | A v -> Y ^  | CLKINVX6M  | 0.030 | 0.034 |   0.727 |    6.207 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^  | MX2X8M     | 0.102 | 0.186 |   0.913 |    6.392 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M | 0.113 | 0.162 |   1.075 |    6.554 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v  | CLKINVX40M | 0.065 | 0.075 |   1.150 |    6.630 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^  | CLKINVX40M | 0.069 | 0.058 |   1.208 |    6.688 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v  | CLKINVX40M | 0.064 | 0.075 |   1.283 |    6.763 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^  | CLKINVX40M | 0.088 | 0.076 |   1.359 |    6.839 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.541 |   1.901 |    7.380 | 
     | U0_clock_divider/U33                | A v -> Y ^  | INVX2M     | 0.159 | 0.147 |   2.047 |    7.526 | 
     | U0_clock_divider/U48                | B ^ -> Y v  | NAND2BX1M  | 0.166 | 0.136 |   2.183 |    7.662 | 
     | U0_clock_divider/U50                | A v -> Y v  | OR2X1M     | 0.125 | 0.283 |   2.466 |    7.946 | 
     | U0_clock_divider/U52                | A v -> Y v  | OR2X1M     | 0.117 | 0.265 |   2.732 |    8.211 | 
     | U0_clock_divider/U54                | A v -> Y v  | OR2X1M     | 0.151 | 0.293 |   3.024 |    8.504 | 
     | U0_clock_divider/U56                | B v -> Y ^  | XNOR2X1M   | 0.495 | 0.281 |   3.305 |    8.785 | 
     | U0_clock_divider/add_18/U1_1_5      | A ^ -> S ^  | ADDHX1M    | 0.455 | 0.312 |   3.617 |    9.097 | 
     | U0_clock_divider/U25                | A ^ -> Y v  | INVX2M     | 0.104 | 0.091 |   3.708 |    9.187 | 
     | U0_clock_divider/U72                | A1 v -> Y ^ | AOI221XLM  | 0.746 | 0.524 |   4.232 |    9.712 | 
     | U0_clock_divider/U73                | C0 ^ -> Y v | AOI221XLM  | 0.303 | 0.201 |   4.433 |    9.912 | 
     | U0_clock_divider/U74                | B0 v -> Y ^ | AOI2BB1X1M | 0.206 | 0.196 |   4.629 |   10.109 | 
     | U0_clock_divider/U75                | B ^ -> Y v  | NOR2X1M    | 0.084 | 0.094 |   4.724 |   10.203 | 
     | U0_clock_divider/U35                | A0 v -> Y ^ | AOI22X1M   | 0.264 | 0.169 |   4.892 |   10.372 | 
     | U0_clock_divider/U34                | AN ^ -> Y ^ | NAND2BX2M  | 0.142 | 0.185 |   5.077 |   10.557 | 
     | U0_clock_divider/U7                 | A ^ -> Y ^  | XNOR2X2M   | 0.239 | 0.121 |   5.199 |   10.678 | 
     | U0_clock_divider/U6                 | A ^ -> Y v  | NOR2X2M    | 0.068 | 0.069 |   5.268 |   10.747 | 
     | U0_clock_divider/flag_reg           | D v         | SDFFRQX2M  | 0.068 | 0.000 |   5.268 |   10.747 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |   -5.479 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.023 | 0.027 |   0.027 |   -5.453 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX6M  | 0.024 | 0.025 |   0.052 |   -5.428 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.235 | 0.241 |   0.293 |   -5.186 | 
     | CLK_UART_M__L1_I0         | A ^ -> Y ^ | BUFX8M     | 0.058 | 0.127 |   0.420 |   -5.059 | 
     | CLK_UART_M__L2_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.054 | 0.111 |   0.531 |   -4.949 | 
     | CLK_UART_M__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.062 | 0.115 |   0.646 |   -4.833 | 
     | CLK_UART_M__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.044 | 0.052 |   0.698 |   -4.782 | 
     | CLK_UART_M__L5_I1         | A v -> Y v | BUFX16M    | 0.040 | 0.109 |   0.807 |   -4.672 | 
     | CLK_UART_M__L6_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.112 |   0.919 |   -4.560 | 
     | CLK_UART_M__L7_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.114 |   1.033 |   -4.446 | 
     | CLK_UART_M__L8_I0         | A v -> Y v | CLKBUFX20M | 0.047 | 0.115 |   1.148 |   -4.331 | 
     | CLK_UART_M__L9_I0         | A v -> Y v | CLKBUFX20M | 0.079 | 0.138 |   1.286 |   -4.193 | 
     | CLK_UART_M__L10_I0        | A v -> Y ^ | CLKINVX40M | 0.052 | 0.056 |   1.342 |   -4.137 | 
     | U0_clock_divider/flag_reg | CK ^       | SDFFRQX2M  | 0.053 | 0.003 |   1.345 |   -4.134 | 
     +------------------------------------------------------------------------------------------+ 

