INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/Downloads/Floating_point_final/Floating_point_final/Floating_point_final.srcs/sources_1/new/Addition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addition
INFO: [VRFC 10-2458] undeclared symbol exp_a, assumed default net type wire [C:/Users/jovit/Downloads/Floating_point_final/Floating_point_final/Floating_point_final.srcs/sources_1/new/Addition.v:48]
INFO: [VRFC 10-2458] undeclared symbol exp_b, assumed default net type wire [C:/Users/jovit/Downloads/Floating_point_final/Floating_point_final/Floating_point_final.srcs/sources_1/new/Addition.v:49]
INFO: [VRFC 10-2458] undeclared symbol perform, assumed default net type wire [C:/Users/jovit/Downloads/Floating_point_final/Floating_point_final/Floating_point_final.srcs/sources_1/new/Addition.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_left_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_left_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/DSR_right_N_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DSR_right_N_S
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LOD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOD_N
INFO: [VRFC 10-311] analyzing module LOD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/LZD_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LZD_N
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/Downloads/Floating_point_final/Floating_point_final/Floating_point_final.srcs/sources_1/new/Multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/add_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_N
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/add_mantovf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_mantovf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/data_extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extract
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/posit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/posit_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posit_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/sender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/sub_N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_N
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jovit/project_posit_ds_f/project_posit_ds_f.srcs/sim_1/new/testbench_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
