Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  2 10:10:49 2020
| Host         : DESKTOP-DVPQBLI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_TOP_timing_summary_routed.rpt -pb OV7670_VGA_TOP_timing_summary_routed.pb -rpx OV7670_VGA_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.779        0.000                      0                 2058        0.124        0.000                      0                 2058        3.000        0.000                       0                   445  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
CLK100M                     {0.000 5.000}      10.000          100.000         
  clk_out1_CLK_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clkfbout_CLK_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100M                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_CLK_clk_wiz_0_0       27.779        0.000                      0                 2058        0.124        0.000                      0                 2058       19.500        0.000                       0                   441  
  clkfbout_CLK_clk_wiz_0_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100M
  To Clock:  CLK100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100M }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CLK_clk_wiz_0_0
  To Clock:  clk_out1_CLK_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       27.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.779ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.711ns  (logic 0.580ns (4.953%)  route 11.131ns (95.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 38.188 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.621    -2.426    I_VGA/clk_out1
    SLICE_X67Y69         FDRE                                         r  I_VGA/pixel_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.970 f  I_VGA/pixel_addr_reg[12]/Q
                         net (fo=106, routed)        10.445     8.475    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.599 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.686     9.285    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/enb_array[50]
    RAMB36_X0Y2          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.726    38.188    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    37.686    
                         clock uncertainty           -0.180    37.507    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.064    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.064    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                 27.779    

Slack (MET) :             27.928ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.552ns  (logic 0.580ns (5.021%)  route 10.972ns (94.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 38.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.621    -2.426    I_VGA/clk_out1
    SLICE_X67Y69         FDRE                                         r  I_VGA/pixel_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.970 r  I_VGA/pixel_addr_reg[12]/Q
                         net (fo=106, routed)        10.482     8.512    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124     8.636 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__68/O
                         net (fo=1, routed)           0.490     9.126    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[49]
    RAMB36_X0Y4          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.717    38.179    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    37.677    
                         clock uncertainty           -0.180    37.498    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.055    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                 27.928    

Slack (MET) :             27.972ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.513ns  (logic 0.580ns (5.038%)  route 10.933ns (94.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 38.184 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.621    -2.426    I_VGA/clk_out1
    SLICE_X67Y69         FDRE                                         r  I_VGA/pixel_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.970 f  I_VGA/pixel_addr_reg[12]/Q
                         net (fo=106, routed)        10.449     8.479    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.124     8.603 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__65/O
                         net (fo=1, routed)           0.484     9.087    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/enb_array[62]
    RAMB36_X0Y3          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.722    38.184    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    37.682    
                         clock uncertainty           -0.180    37.503    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.060    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.060    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 27.972    

Slack (MET) :             28.289ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 0.580ns (5.185%)  route 10.605ns (94.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 38.173 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.621    -2.426    I_VGA/clk_out1
    SLICE_X67Y69         FDRE                                         r  I_VGA/pixel_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.970 f  I_VGA/pixel_addr_reg[12]/Q
                         net (fo=106, routed)        10.264     8.294    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X9Y27          LUT5 (Prop_lut5_I4_O)        0.124     8.418 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__61/O
                         net (fo=1, routed)           0.341     8.760    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.711    38.173    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    37.671    
                         clock uncertainty           -0.180    37.492    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.049    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.049    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                 28.289    

Slack (MET) :             28.519ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 0.456ns (4.209%)  route 10.378ns (95.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 38.102 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.621    -2.426    I_VGA/clk_out1
    SLICE_X67Y69         FDRE                                         r  I_VGA/pixel_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.970 r  I_VGA/pixel_addr_reg[13]/Q
                         net (fo=106, routed)        10.378     8.408    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y10         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.641    38.102    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.430    37.673    
                         clock uncertainty           -0.180    37.493    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.927    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.927    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                 28.519    

Slack (MET) :             28.856ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.496ns  (logic 0.456ns (4.345%)  route 10.040ns (95.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 38.101 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.621    -2.426    I_VGA/clk_out1
    SLICE_X67Y69         FDRE                                         r  I_VGA/pixel_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.970 r  I_VGA/pixel_addr_reg[13]/Q
                         net (fo=106, routed)        10.040     8.070    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y11         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.640    38.101    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.430    37.672    
                         clock uncertainty           -0.180    37.492    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.926    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.926    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                 28.856    

Slack (MET) :             28.976ns  (required time - arrival time)
  Source:                 VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.596ns  (logic 0.580ns (5.474%)  route 10.016ns (94.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 38.188 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.621    -2.426    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y69         FDRE                                         r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.970 f  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         8.955     6.986    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X8Y27          LUT5 (Prop_lut5_I2_O)        0.124     7.110 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_189_LOPT_REMAP/O
                         net (fo=1, routed)           1.061     8.170    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_147
    RAMB36_X0Y2          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.726    38.188    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    37.686    
                         clock uncertainty           -0.180    37.507    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    37.147    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                 28.976    

Slack (MET) :             29.034ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.446ns  (logic 0.580ns (5.552%)  route 9.866ns (94.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 38.179 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.621    -2.426    I_VGA/clk_out1
    SLICE_X67Y69         FDRE                                         r  I_VGA/pixel_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.970 r  I_VGA/pixel_addr_reg[12]/Q
                         net (fo=106, routed)         9.525     7.555    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.679 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__74/O
                         net (fo=1, routed)           0.341     8.020    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/enb_array[55]
    RAMB36_X0Y6          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.717    38.179    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    37.677    
                         clock uncertainty           -0.180    37.498    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.055    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                 29.034    

Slack (MET) :             29.192ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.158ns  (logic 0.456ns (4.489%)  route 9.702ns (95.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 38.099 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.621    -2.426    I_VGA/clk_out1
    SLICE_X67Y69         FDRE                                         r  I_VGA/pixel_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.970 r  I_VGA/pixel_addr_reg[13]/Q
                         net (fo=106, routed)         9.702     7.732    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X3Y12         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.638    38.099    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.430    37.670    
                         clock uncertainty           -0.180    37.490    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.924    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.924    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                 29.192    

Slack (MET) :             29.194ns  (required time - arrival time)
  Source:                 I_VGA/pixel_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@40.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.293ns  (logic 0.580ns (5.635%)  route 9.713ns (94.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 38.185 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.426ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.621    -2.426    I_VGA/clk_out1
    SLICE_X67Y69         FDRE                                         r  I_VGA/pixel_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456    -1.970 r  I_VGA/pixel_addr_reg[12]/Q
                         net (fo=106, routed)         9.372     7.402    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.124     7.526 r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.341     7.867    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/enb_array[61]
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    40.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         1.723    38.185    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.502    37.683    
                         clock uncertainty           -0.180    37.504    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.061    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.061    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 29.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 I_VGA/pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.562    -0.550    I_VGA/clk_out1
    SLICE_X67Y67         FDRE                                         r  I_VGA/pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  I_VGA/pixel_addr_reg[5]/Q
                         net (fo=105, routed)         0.244    -0.165    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y13         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.874    -0.278    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.194    -0.472    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.289    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 I_VGA/pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.409%)  route 0.257ns (64.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.562    -0.550    I_VGA/clk_out1
    SLICE_X67Y67         FDRE                                         r  I_VGA/pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  I_VGA/pixel_addr_reg[7]/Q
                         net (fo=105, routed)         0.257    -0.152    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y13         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.874    -0.278    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.194    -0.472    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.289    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 I_VGA/pixel_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.475%)  route 0.256ns (64.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.563    -0.549    I_VGA/clk_out1
    SLICE_X67Y66         FDRE                                         r  I_VGA/pixel_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  I_VGA/pixel_addr_reg[3]/Q
                         net (fo=105, routed)         0.256    -0.152    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y13         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.874    -0.278    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.194    -0.472    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.289    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 I_VGA/pixel_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.337%)  route 0.258ns (64.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.563    -0.549    I_VGA/clk_out1
    SLICE_X67Y66         FDRE                                         r  I_VGA/pixel_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  I_VGA/pixel_addr_reg[1]/Q
                         net (fo=105, routed)         0.258    -0.150    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y13         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.874    -0.278    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.194    -0.472    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.289    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/dout_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/dr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.569    -0.543    I_CFG_OV7670/I_CFG_REG/clk_out1
    SLICE_X13Y105        FDSE                                         r  I_CFG_OV7670/I_CFG_REG/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  I_CFG_OV7670/I_CFG_REG/dout_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.315    I_CFG_OV7670/I_SCCB_sender/dout[14]
    SLICE_X12Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  I_CFG_OV7670/I_SCCB_sender/dr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    I_CFG_OV7670/I_SCCB_sender/dr[19]_i_1_n_0
    SLICE_X12Y105        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.840    -0.312    I_CFG_OV7670/I_SCCB_sender/clk_out1
    SLICE_X12Y105        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[19]/C
                         clock pessimism             -0.218    -0.530    
    SLICE_X12Y105        FDRE (Hold_fdre_C_D)         0.120    -0.410    I_CFG_OV7670/I_SCCB_sender/dr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_SCCB_sender/dr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/dr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.569    -0.543    I_CFG_OV7670/I_SCCB_sender/clk_out1
    SLICE_X15Y106        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  I_CFG_OV7670/I_SCCB_sender/dr_reg[12]/Q
                         net (fo=1, routed)           0.091    -0.311    I_CFG_OV7670/I_SCCB_sender/dr_reg_n_0_[12]
    SLICE_X14Y106        LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  I_CFG_OV7670/I_SCCB_sender/dr[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    I_CFG_OV7670/I_SCCB_sender/dr[13]_i_1_n_0
    SLICE_X14Y106        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.840    -0.312    I_CFG_OV7670/I_SCCB_sender/clk_out1
    SLICE_X14Y106        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[13]/C
                         clock pessimism             -0.218    -0.530    
    SLICE_X14Y106        FDRE (Hold_fdre_C_D)         0.121    -0.409    I_CFG_OV7670/I_SCCB_sender/dr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/dout_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/dr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.569    -0.543    I_CFG_OV7670/I_CFG_REG/clk_out1
    SLICE_X13Y106        FDSE                                         r  I_CFG_OV7670/I_CFG_REG/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  I_CFG_OV7670/I_CFG_REG/dout_reg[10]/Q
                         net (fo=1, routed)           0.098    -0.304    I_CFG_OV7670/I_SCCB_sender/dout[10]
    SLICE_X14Y106        LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  I_CFG_OV7670/I_SCCB_sender/dr[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    I_CFG_OV7670/I_SCCB_sender/dr[15]_i_1_n_0
    SLICE_X14Y106        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.840    -0.312    I_CFG_OV7670/I_SCCB_sender/clk_out1
    SLICE_X14Y106        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[15]/C
                         clock pessimism             -0.215    -0.527    
    SLICE_X14Y106        FDRE (Hold_fdre_C_D)         0.121    -0.406    I_CFG_OV7670/I_SCCB_sender/dr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/dout_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/dr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.569    -0.543    I_CFG_OV7670/I_CFG_REG/clk_out1
    SLICE_X13Y104        FDSE                                         r  I_CFG_OV7670/I_CFG_REG/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  I_CFG_OV7670/I_CFG_REG/dout_reg[12]/Q
                         net (fo=1, routed)           0.098    -0.304    I_CFG_OV7670/I_SCCB_sender/dout[12]
    SLICE_X14Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  I_CFG_OV7670/I_SCCB_sender/dr[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    I_CFG_OV7670/I_SCCB_sender/dr[17]_i_1_n_0
    SLICE_X14Y105        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.840    -0.312    I_CFG_OV7670/I_SCCB_sender/clk_out1
    SLICE_X14Y105        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[17]/C
                         clock pessimism             -0.215    -0.527    
    SLICE_X14Y105        FDRE (Hold_fdre_C_D)         0.121    -0.406    I_CFG_OV7670/I_SCCB_sender/dr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 I_VGA/pixel_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.157%)  route 0.272ns (65.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.562    -0.550    I_VGA/clk_out1
    SLICE_X67Y67         FDRE                                         r  I_VGA/pixel_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  I_VGA/pixel_addr_reg[6]/Q
                         net (fo=105, routed)         0.272    -0.137    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y13         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.874    -0.278    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.194    -0.472    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.289    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 I_CFG_OV7670/I_CFG_REG/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            I_CFG_OV7670/I_SCCB_sender/dr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CLK_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_CLK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CLK_clk_wiz_0_0 rise@0.000ns - clk_out1_CLK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.569    -0.543    I_CFG_OV7670/I_CFG_REG/clk_out1
    SLICE_X10Y105        FDRE                                         r  I_CFG_OV7670/I_CFG_REG/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  I_CFG_OV7670/I_CFG_REG/dout_reg[4]/Q
                         net (fo=1, routed)           0.050    -0.329    I_CFG_OV7670/I_SCCB_sender/dout[4]
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  I_CFG_OV7670/I_SCCB_sender/dr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    I_CFG_OV7670/I_SCCB_sender/dr[8]_i_1_n_0
    SLICE_X11Y105        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CLK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_in1_CLK_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clk_out1_CLK_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=440, routed)         0.840    -0.312    I_CFG_OV7670/I_SCCB_sender/clk_out1
    SLICE_X11Y105        FDRE                                         r  I_CFG_OV7670/I_SCCB_sender/dr_reg[8]/C
                         clock pessimism             -0.218    -0.530    
    SLICE_X11Y105        FDRE (Hold_fdre_C_D)         0.092    -0.438    I_CFG_OV7670/I_SCCB_sender/dr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CLK_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y10    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y10    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y11    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y11    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y61    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_326_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y61    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_326_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y107   I_CFG_OV7670/I_CFG_REG/dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y107   I_CFG_OV7670/I_CFG_REG/dout_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X14Y107   I_CFG_OV7670/I_CFG_REG/dout_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y109   I_CFG_OV7670/I_SCCB_sender/SIOD_EN_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X72Y60    VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/VGA_BUFFER/DPRAM/DPRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_312_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y107   I_CFG_OV7670/I_SCCB_sender/cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y109   I_CFG_OV7670/I_SCCB_sender/cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y109   I_CFG_OV7670/I_SCCB_sender/cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y103   I_CFG_OV7670/I_CFG_REG/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y103   I_CFG_OV7670/I_CFG_REG/cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y103   I_CFG_OV7670/I_CFG_REG/cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y103   I_CFG_OV7670/I_CFG_REG/cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y103   I_CFG_OV7670/I_CFG_REG/cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y103   I_CFG_OV7670/I_CFG_REG/cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y103   I_CFG_OV7670/I_CFG_REG/cntr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y103   I_CFG_OV7670/I_CFG_REG/cntr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y103   I_CFG_OV7670/I_CFG_REG/cntr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y103   I_CFG_OV7670/I_CFG_REG/cntr_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_clk_wiz_0_0
  To Clock:  clkfbout_CLK_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  CLK/CLK_CVT/CLK_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



