<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_C8F0D554-BD51-4F46-B8E9-570F46FE9A87"><title>Tline Spec (Single Ended)</title><body><section id="SECTION_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Single_Ended_"><table id="TABLE_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Single_Ended__1" scale="60"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended)</title><tgroup cols="13"><thead><row valign="top"><entry outputclass="rotate90">Trace</entry><entry outputclass="rotate90">Tline Type</entry><entry outputclass="rotate90">Routing Layers</entry><entry outputclass="rotate90">I/O</entry><entry outputclass="rotate90">Trace Width (um)</entry><entry outputclass="rotate90">Data - Any (um)</entry><entry outputclass="rotate90">Clock - Any (um)</entry><entry outputclass="rotate90">Z (Default) (ohm)</entry><entry outputclass="rotate90">Z (Min) (ohm)</entry><entry outputclass="rotate90">Z (Max) (ohm)</entry><entry outputclass="rotate90">A (dB/inch @ 1GHz)</entry><entry outputclass="rotate90">K, Data - Any (%)</entry><entry outputclass="rotate90">K, Clock - Any (%)</entry></row></thead><tbody><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</p></entry><entry><p>67</p></entry><entry><p>75</p></entry><entry><p>175</p></entry><entry><p>44</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.27</p></entry><entry><p>3.878</p></entry><entry><p>0.422</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>Processor Sideband</p></entry><entry><p>67</p></entry><entry><p>75</p></entry><entry><p>75</p></entry><entry><p>44</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.27</p></entry><entry><p>3.878</p></entry><entry><p>3.878</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>Imaging Clock, SUSCLK, UFS Reference Clock</p></entry><entry><p>67</p></entry><entry><p>175</p></entry><entry><p>175</p></entry><entry><p>44</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.27</p></entry><entry><p>0.422</p></entry><entry><p>0.422</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>67</p></entry><entry><p>200</p></entry><entry><p>1270</p></entry><entry><p>44</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.27</p></entry><entry><p>0.243</p></entry><entry><p>0.006</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CLINK, CNVi BRI and RGI, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</p></entry><entry><p>75</p></entry><entry><p>75</p></entry><entry><p>175</p></entry><entry><p>44</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.25</p></entry><entry><p>5.343</p></entry><entry><p>0.846</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>Processor Sideband</p></entry><entry><p>75</p></entry><entry><p>75</p></entry><entry><p>75</p></entry><entry><p>44</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.25</p></entry><entry><p>5.343</p></entry><entry><p>5.343</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>Imaging Clock, SUSCLK, UFS Reference Clock</p></entry><entry><p>75</p></entry><entry><p>175</p></entry><entry><p>175</p></entry><entry><p>44</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.24</p></entry><entry><p>0.846</p></entry><entry><p>0.846</p></entry></row><row><entry><p>B*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>75</p></entry><entry><p>200</p></entry><entry><p>1270</p></entry><entry><p>44</p></entry><entry><p /></entry><entry><p /></entry><entry><p>-0.24</p></entry><entry><p>0.535</p></entry><entry><p>0.005</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>375</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.24</p></entry><entry><p>-2.493</p></entry><entry><p>-1.559</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>CNVi BRI and RGI</p></entry><entry><p>125</p></entry><entry><p>250</p></entry><entry><p>250</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.23</p></entry><entry><p>-2.227</p></entry><entry><p>-2.227</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>Processor Sideband</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.24</p></entry><entry><p>-2.493</p></entry><entry><p>-2.493</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>Imaging Clock, SUSCLK, UFS Reference Clock</p></entry><entry><p>125</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.23</p></entry><entry><p>-1.559</p></entry><entry><p>-1.559</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>CLINK, I3C, SPI0 Flash</p></entry><entry><p>125</p></entry><entry><p>250</p></entry><entry><p>375</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.23</p></entry><entry><p>-2.227</p></entry><entry><p>-1.559</p></entry></row><row><entry><p>M*</p></entry><entry><p>MS</p></entry><entry><p>1, 10</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>125</p></entry><entry><p>200</p></entry><entry><p>1775</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.23</p></entry><entry><p>-2.468</p></entry><entry><p>-0.066</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</p></entry><entry><p>67</p></entry><entry><p>125</p></entry><entry><p>375</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.27</p></entry><entry><p>1.273</p></entry><entry><p>0.011</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CNVi BRI and RGI</p></entry><entry><p>67</p></entry><entry><p>250</p></entry><entry><p>250</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.27</p></entry><entry><p>0.083</p></entry><entry><p>0.083</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>Processor Sideband</p></entry><entry><p>67</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.27</p></entry><entry><p>1.273</p></entry><entry><p>1.273</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>Imaging Clock, SUSCLK, UFS Reference Clock</p></entry><entry><p>67</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.27</p></entry><entry><p>0.011</p></entry><entry><p>0.011</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>CLINK, I3C, SPI0 Flash</p></entry><entry><p>67</p></entry><entry><p>250</p></entry><entry><p>375</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.27</p></entry><entry><p>0.083</p></entry><entry><p>0.011</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>3, 8</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>67</p></entry><entry><p>200</p></entry><entry><p>1775</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.27</p></entry><entry><p>0.243</p></entry><entry><p>0.006</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, Processor GPIO, SMLink, SoundWire, SVID, THC-SPI, UART</p></entry><entry><p>75</p></entry><entry><p>125</p></entry><entry><p>375</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.24</p></entry><entry><p>2.119</p></entry><entry><p>0.026</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CNVi BRI and RGI</p></entry><entry><p>75</p></entry><entry><p>250</p></entry><entry><p>250</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.24</p></entry><entry><p>0.213</p></entry><entry><p>0.213</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>Processor Sideband</p></entry><entry><p>75</p></entry><entry><p>125</p></entry><entry><p>125</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.24</p></entry><entry><p>2.119</p></entry><entry><p>2.119</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>Imaging Clock, SUSCLK, UFS Reference Clock</p></entry><entry><p>75</p></entry><entry><p>375</p></entry><entry><p>375</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.24</p></entry><entry><p>0.026</p></entry><entry><p>0.026</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CLINK, I3C, SPI0 Flash</p></entry><entry><p>75</p></entry><entry><p>250</p></entry><entry><p>375</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.24</p></entry><entry><p>0.213</p></entry><entry><p>0.026</p></entry></row><row><entry><p>M*</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>XTAL, RTC</p></entry><entry><p>75</p></entry><entry><p>200</p></entry><entry><p>1775</p></entry><entry><p>44</p></entry><entry><p>39.6</p></entry><entry><p>48.4</p></entry><entry><p>-0.24</p></entry><entry><p>0.535</p></entry><entry><p>0.005</p></entry></row></tbody></tgroup></table><table id="TABLE_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Single_Ended__2"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended) Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>1) Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for: 	</p><p>     a) CLK to DATA signals on similar signaling group.	</p><p>     b) CLK to DATA signals from other signaling group.</p><p>     c) CLK to CLK signals from other signaling group. </p><p /><p>2) For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement. </p><p /><p>     Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.</p><p /><p>3) Processor Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</p></entry></row></tbody></tgroup></table></section></body></topic>