// Seed: 2084483391
module module_0 ();
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd41,
    parameter id_5 = 32'd12
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  input wire _id_1;
  assign id_2[id_1<id_5] = 1;
endmodule
