A preliminary architecture for a basic data-flow processor