[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26287       tick       4279893       1852889       1797727       4279893 
      2  26287       tick       5805369       2620442       2596890       5805369 
      3  26287       tick       5819230       2626129       2605827       5819230 
      4  26287       tick       5797572       2620338       2596186       5797572 
      5  26287       tick       5823224       2628634       2612603       5823224 
      6  26287       tick       5822426       2628386       2612558       5822426 
      7  26287       tick       5795670       2618889       2589450       5795670 
      8  26287       tick       5809714       2625539       2608597       5809714 
      9  26287       tick       5804806       2621577       2602001       5804806 
     10  26287       tick       5812951       2623526       2602544       5812951 
     11  26287       tick       5813462       2626866       2606831       5813462 
     12  26287       tick       5798344       2619147       2595901       5798344 
     13  26287       tick       5814685       2626961       2604572       5814685 
     14  26287       tick       5825539       2629135       2613245       5825539 
     15  26287       tick       5805235       2622476       2601314       5805235 
     16  26287       tick       5821551       2627554       2610910       5821551 
     17  26287       tick       5799952       2620312       2595402       5799952 
     18  26287       tick       5813407       2626856       2610445       5813407 
     19  26287       tick       5639918       2546116       2526726       5639918 
     20  26287       exit       5567762       2514143       2488908       5567762 
