
Bitvis_Kontra_Logisk.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000050  00800100  00000ae0  00000b74  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ae0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000006  00800150  00800150  00000bc4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000bc4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000c20  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000088  00000000  00000000  00000c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000009d1  00000000  00000000  00000ce4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000799  00000000  00000000  000016b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000668  00000000  00000000  00001e4e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000013c  00000000  00000000  000024b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000455  00000000  00000000  000025f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000023d  00000000  00000000  00002a49  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000058  00000000  00000000  00002c86  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d4 e0       	ldi	r29, 0x04	; 4
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 ee       	ldi	r30, 0xE0	; 224
  7c:	fa e0       	ldi	r31, 0x0A	; 10
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 35       	cpi	r26, 0x50	; 80
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a0 e5       	ldi	r26, 0x50	; 80
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a6 35       	cpi	r26, 0x56	; 86
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 2b 01 	call	0x256	; 0x256 <main>
  9e:	0c 94 6e 05 	jmp	0xadc	; 0xadc <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <setBit>:
#include "bitwise_operations.h"

uint8_t setBit(uint8_t value, uint8_t position) {
  a6:	cf 93       	push	r28
  a8:	df 93       	push	r29
  aa:	00 d0       	rcall	.+0      	; 0xac <setBit+0x6>
  ac:	cd b7       	in	r28, 0x3d	; 61
  ae:	de b7       	in	r29, 0x3e	; 62
  b0:	89 83       	std	Y+1, r24	; 0x01
  b2:	6a 83       	std	Y+2, r22	; 0x02
	return value | (1 << position);
  b4:	8a 81       	ldd	r24, Y+2	; 0x02
  b6:	28 2f       	mov	r18, r24
  b8:	30 e0       	ldi	r19, 0x00	; 0
  ba:	81 e0       	ldi	r24, 0x01	; 1
  bc:	90 e0       	ldi	r25, 0x00	; 0
  be:	02 c0       	rjmp	.+4      	; 0xc4 <setBit+0x1e>
  c0:	88 0f       	add	r24, r24
  c2:	99 1f       	adc	r25, r25
  c4:	2a 95       	dec	r18
  c6:	e2 f7       	brpl	.-8      	; 0xc0 <setBit+0x1a>
  c8:	98 2f       	mov	r25, r24
  ca:	89 81       	ldd	r24, Y+1	; 0x01
  cc:	89 2b       	or	r24, r25
}
  ce:	0f 90       	pop	r0
  d0:	0f 90       	pop	r0
  d2:	df 91       	pop	r29
  d4:	cf 91       	pop	r28
  d6:	08 95       	ret

000000d8 <simulateBitSetting>:

void simulateBitSetting(uint8_t initialValue) {
  d8:	cf 93       	push	r28
  da:	df 93       	push	r29
  dc:	cd b7       	in	r28, 0x3d	; 61
  de:	de b7       	in	r29, 0x3e	; 62
  e0:	27 97       	sbiw	r28, 0x07	; 7
  e2:	0f b6       	in	r0, 0x3f	; 63
  e4:	f8 94       	cli
  e6:	de bf       	out	0x3e, r29	; 62
  e8:	0f be       	out	0x3f, r0	; 63
  ea:	cd bf       	out	0x3d, r28	; 61
  ec:	8f 83       	std	Y+7, r24	; 0x07
	printf("Initial Value: 0x%02X (binary: ", initialValue);
  ee:	8f 81       	ldd	r24, Y+7	; 0x07
  f0:	88 2f       	mov	r24, r24
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	29 2f       	mov	r18, r25
  f6:	2f 93       	push	r18
  f8:	8f 93       	push	r24
  fa:	80 e0       	ldi	r24, 0x00	; 0
  fc:	91 e0       	ldi	r25, 0x01	; 1
  fe:	89 2f       	mov	r24, r25
 100:	8f 93       	push	r24
 102:	80 e0       	ldi	r24, 0x00	; 0
 104:	91 e0       	ldi	r25, 0x01	; 1
 106:	8f 93       	push	r24
 108:	0e 94 60 02 	call	0x4c0	; 0x4c0 <printf>
 10c:	0f 90       	pop	r0
 10e:	0f 90       	pop	r0
 110:	0f 90       	pop	r0
 112:	0f 90       	pop	r0
	
	// Print binary representation
	for (int i = 7; i >= 0; i--) {
 114:	87 e0       	ldi	r24, 0x07	; 7
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	9a 83       	std	Y+2, r25	; 0x02
 11a:	89 83       	std	Y+1, r24	; 0x01
 11c:	20 c0       	rjmp	.+64     	; 0x15e <simulateBitSetting+0x86>
		printf("%d", (initialValue >> i) & 1);
 11e:	8f 81       	ldd	r24, Y+7	; 0x07
 120:	88 2f       	mov	r24, r24
 122:	90 e0       	ldi	r25, 0x00	; 0
 124:	09 80       	ldd	r0, Y+1	; 0x01
 126:	02 c0       	rjmp	.+4      	; 0x12c <simulateBitSetting+0x54>
 128:	95 95       	asr	r25
 12a:	87 95       	ror	r24
 12c:	0a 94       	dec	r0
 12e:	e2 f7       	brpl	.-8      	; 0x128 <simulateBitSetting+0x50>
 130:	81 70       	andi	r24, 0x01	; 1
 132:	99 27       	eor	r25, r25
 134:	29 2f       	mov	r18, r25
 136:	2f 93       	push	r18
 138:	8f 93       	push	r24
 13a:	80 e2       	ldi	r24, 0x20	; 32
 13c:	91 e0       	ldi	r25, 0x01	; 1
 13e:	89 2f       	mov	r24, r25
 140:	8f 93       	push	r24
 142:	80 e2       	ldi	r24, 0x20	; 32
 144:	91 e0       	ldi	r25, 0x01	; 1
 146:	8f 93       	push	r24
 148:	0e 94 60 02 	call	0x4c0	; 0x4c0 <printf>
 14c:	0f 90       	pop	r0
 14e:	0f 90       	pop	r0
 150:	0f 90       	pop	r0
 152:	0f 90       	pop	r0

void simulateBitSetting(uint8_t initialValue) {
	printf("Initial Value: 0x%02X (binary: ", initialValue);
	
	// Print binary representation
	for (int i = 7; i >= 0; i--) {
 154:	89 81       	ldd	r24, Y+1	; 0x01
 156:	9a 81       	ldd	r25, Y+2	; 0x02
 158:	01 97       	sbiw	r24, 0x01	; 1
 15a:	9a 83       	std	Y+2, r25	; 0x02
 15c:	89 83       	std	Y+1, r24	; 0x01
 15e:	89 81       	ldd	r24, Y+1	; 0x01
 160:	9a 81       	ldd	r25, Y+2	; 0x02
 162:	99 23       	and	r25, r25
 164:	e4 f6       	brge	.-72     	; 0x11e <simulateBitSetting+0x46>
		printf("%d", (initialValue >> i) & 1);
	}
	printf(")\n");
 166:	83 e2       	ldi	r24, 0x23	; 35
 168:	91 e0       	ldi	r25, 0x01	; 1
 16a:	0e 94 76 02 	call	0x4ec	; 0x4ec <puts>

	// Loop through each bit position to set it
	for (uint8_t i = 0; i < 8; i++) {
 16e:	1b 82       	std	Y+3, r1	; 0x03
 170:	50 c0       	rjmp	.+160    	; 0x212 <simulateBitSetting+0x13a>
		uint8_t updatedValue = setBit(initialValue, i);
 172:	6b 81       	ldd	r22, Y+3	; 0x03
 174:	8f 81       	ldd	r24, Y+7	; 0x07
 176:	0e 94 53 00 	call	0xa6	; 0xa6 <setBit>
 17a:	8e 83       	std	Y+6, r24	; 0x06
		printf("Setting bit position %d: 0x%02X (binary: ", i, updatedValue);
 17c:	8e 81       	ldd	r24, Y+6	; 0x06
 17e:	28 2f       	mov	r18, r24
 180:	30 e0       	ldi	r19, 0x00	; 0
 182:	8b 81       	ldd	r24, Y+3	; 0x03
 184:	88 2f       	mov	r24, r24
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	43 2f       	mov	r20, r19
 18a:	4f 93       	push	r20
 18c:	2f 93       	push	r18
 18e:	29 2f       	mov	r18, r25
 190:	2f 93       	push	r18
 192:	8f 93       	push	r24
 194:	85 e2       	ldi	r24, 0x25	; 37
 196:	91 e0       	ldi	r25, 0x01	; 1
 198:	89 2f       	mov	r24, r25
 19a:	8f 93       	push	r24
 19c:	85 e2       	ldi	r24, 0x25	; 37
 19e:	91 e0       	ldi	r25, 0x01	; 1
 1a0:	8f 93       	push	r24
 1a2:	0e 94 60 02 	call	0x4c0	; 0x4c0 <printf>
 1a6:	0f 90       	pop	r0
 1a8:	0f 90       	pop	r0
 1aa:	0f 90       	pop	r0
 1ac:	0f 90       	pop	r0
 1ae:	0f 90       	pop	r0
 1b0:	0f 90       	pop	r0
		
		// Print updated binary representation
		for (int j = 7; j >= 0; j--) {
 1b2:	87 e0       	ldi	r24, 0x07	; 7
 1b4:	90 e0       	ldi	r25, 0x00	; 0
 1b6:	9d 83       	std	Y+5, r25	; 0x05
 1b8:	8c 83       	std	Y+4, r24	; 0x04
 1ba:	20 c0       	rjmp	.+64     	; 0x1fc <simulateBitSetting+0x124>
			printf("%d", (updatedValue >> j) & 1);
 1bc:	8e 81       	ldd	r24, Y+6	; 0x06
 1be:	88 2f       	mov	r24, r24
 1c0:	90 e0       	ldi	r25, 0x00	; 0
 1c2:	0c 80       	ldd	r0, Y+4	; 0x04
 1c4:	02 c0       	rjmp	.+4      	; 0x1ca <simulateBitSetting+0xf2>
 1c6:	95 95       	asr	r25
 1c8:	87 95       	ror	r24
 1ca:	0a 94       	dec	r0
 1cc:	e2 f7       	brpl	.-8      	; 0x1c6 <simulateBitSetting+0xee>
 1ce:	81 70       	andi	r24, 0x01	; 1
 1d0:	99 27       	eor	r25, r25
 1d2:	29 2f       	mov	r18, r25
 1d4:	2f 93       	push	r18
 1d6:	8f 93       	push	r24
 1d8:	80 e2       	ldi	r24, 0x20	; 32
 1da:	91 e0       	ldi	r25, 0x01	; 1
 1dc:	89 2f       	mov	r24, r25
 1de:	8f 93       	push	r24
 1e0:	80 e2       	ldi	r24, 0x20	; 32
 1e2:	91 e0       	ldi	r25, 0x01	; 1
 1e4:	8f 93       	push	r24
 1e6:	0e 94 60 02 	call	0x4c0	; 0x4c0 <printf>
 1ea:	0f 90       	pop	r0
 1ec:	0f 90       	pop	r0
 1ee:	0f 90       	pop	r0
 1f0:	0f 90       	pop	r0
	for (uint8_t i = 0; i < 8; i++) {
		uint8_t updatedValue = setBit(initialValue, i);
		printf("Setting bit position %d: 0x%02X (binary: ", i, updatedValue);
		
		// Print updated binary representation
		for (int j = 7; j >= 0; j--) {
 1f2:	8c 81       	ldd	r24, Y+4	; 0x04
 1f4:	9d 81       	ldd	r25, Y+5	; 0x05
 1f6:	01 97       	sbiw	r24, 0x01	; 1
 1f8:	9d 83       	std	Y+5, r25	; 0x05
 1fa:	8c 83       	std	Y+4, r24	; 0x04
 1fc:	8c 81       	ldd	r24, Y+4	; 0x04
 1fe:	9d 81       	ldd	r25, Y+5	; 0x05
 200:	99 23       	and	r25, r25
 202:	e4 f6       	brge	.-72     	; 0x1bc <simulateBitSetting+0xe4>
			printf("%d", (updatedValue >> j) & 1);
		}
		printf(")\n");
 204:	83 e2       	ldi	r24, 0x23	; 35
 206:	91 e0       	ldi	r25, 0x01	; 1
 208:	0e 94 76 02 	call	0x4ec	; 0x4ec <puts>
		printf("%d", (initialValue >> i) & 1);
	}
	printf(")\n");

	// Loop through each bit position to set it
	for (uint8_t i = 0; i < 8; i++) {
 20c:	8b 81       	ldd	r24, Y+3	; 0x03
 20e:	8f 5f       	subi	r24, 0xFF	; 255
 210:	8b 83       	std	Y+3, r24	; 0x03
 212:	8b 81       	ldd	r24, Y+3	; 0x03
 214:	88 30       	cpi	r24, 0x08	; 8
 216:	08 f4       	brcc	.+2      	; 0x21a <simulateBitSetting+0x142>
 218:	ac cf       	rjmp	.-168    	; 0x172 <simulateBitSetting+0x9a>
		for (int j = 7; j >= 0; j--) {
			printf("%d", (updatedValue >> j) & 1);
		}
		printf(")\n");
	}
}
 21a:	00 00       	nop
 21c:	27 96       	adiw	r28, 0x07	; 7
 21e:	0f b6       	in	r0, 0x3f	; 63
 220:	f8 94       	cli
 222:	de bf       	out	0x3e, r29	; 62
 224:	0f be       	out	0x3f, r0	; 63
 226:	cd bf       	out	0x3d, r28	; 61
 228:	df 91       	pop	r29
 22a:	cf 91       	pop	r28
 22c:	08 95       	ret

0000022e <Add8BitNumbers>:
#include <avr/io.h>
#include "bitwise_operations.h"
#include "UART.h"

uint16_t Add8BitNumbers(uint8_t Number1, uint8_t Number2)
{
 22e:	cf 93       	push	r28
 230:	df 93       	push	r29
 232:	00 d0       	rcall	.+0      	; 0x234 <Add8BitNumbers+0x6>
 234:	cd b7       	in	r28, 0x3d	; 61
 236:	de b7       	in	r29, 0x3e	; 62
 238:	89 83       	std	Y+1, r24	; 0x01
 23a:	6a 83       	std	Y+2, r22	; 0x02
	return (Number1 + Number2);
 23c:	89 81       	ldd	r24, Y+1	; 0x01
 23e:	28 2f       	mov	r18, r24
 240:	30 e0       	ldi	r19, 0x00	; 0
 242:	8a 81       	ldd	r24, Y+2	; 0x02
 244:	88 2f       	mov	r24, r24
 246:	90 e0       	ldi	r25, 0x00	; 0
 248:	82 0f       	add	r24, r18
 24a:	93 1f       	adc	r25, r19
}
 24c:	0f 90       	pop	r0
 24e:	0f 90       	pop	r0
 250:	df 91       	pop	r29
 252:	cf 91       	pop	r28
 254:	08 95       	ret

00000256 <main>:

int main(void)
{
 256:	cf 93       	push	r28
 258:	df 93       	push	r29
 25a:	cd b7       	in	r28, 0x3d	; 61
 25c:	de b7       	in	r29, 0x3e	; 62
 25e:	2a 97       	sbiw	r28, 0x0a	; 10
 260:	0f b6       	in	r0, 0x3f	; 63
 262:	f8 94       	cli
 264:	de bf       	out	0x3e, r29	; 62
 266:	0f be       	out	0x3f, r0	; 63
 268:	cd bf       	out	0x3d, r28	; 61
	
	uint8_t Var1 = 0xF8;
 26a:	88 ef       	ldi	r24, 0xF8	; 248
 26c:	89 83       	std	Y+1, r24	; 0x01
	uint8_t Var2 = 0x01;
 26e:	81 e0       	ldi	r24, 0x01	; 1
 270:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t Var5;
	uint8_t Var6;

	uint16_t AddResult;
	
	UART_Init(9600);
 272:	80 e8       	ldi	r24, 0x80	; 128
 274:	95 e2       	ldi	r25, 0x25	; 37
 276:	0e 94 1a 02 	call	0x434	; 0x434 <UART_Init>
	uint16_t initialValue = Var1;
 27a:	89 81       	ldd	r24, Y+1	; 0x01
 27c:	88 2f       	mov	r24, r24
 27e:	90 e0       	ldi	r25, 0x00	; 0
 280:	9c 83       	std	Y+4, r25	; 0x04
 282:	8b 83       	std	Y+3, r24	; 0x03
	simulateBitSetting(initialValue);
 284:	8b 81       	ldd	r24, Y+3	; 0x03
 286:	0e 94 6c 00 	call	0xd8	; 0xd8 <simulateBitSetting>
	// 0     0     0
	// 0     1     0
	// 1     0     0
	// 1     1     1

	Var3 = Var1 || Var2;
 28a:	89 81       	ldd	r24, Y+1	; 0x01
 28c:	88 23       	and	r24, r24
 28e:	19 f4       	brne	.+6      	; 0x296 <main+0x40>
 290:	8a 81       	ldd	r24, Y+2	; 0x02
 292:	88 23       	and	r24, r24
 294:	19 f0       	breq	.+6      	; 0x29c <main+0x46>
 296:	81 e0       	ldi	r24, 0x01	; 1
 298:	90 e0       	ldi	r25, 0x00	; 0
 29a:	02 c0       	rjmp	.+4      	; 0x2a0 <main+0x4a>
 29c:	80 e0       	ldi	r24, 0x00	; 0
 29e:	90 e0       	ldi	r25, 0x00	; 0
 2a0:	8d 83       	std	Y+5, r24	; 0x05
	// Var3 blive lig med 0. Var3 kan således kun få værdien 0 eller 1 !!! 

	// For måske at gøre ovennævnte lidt mere klart, kan man også skrive 
	// det på måden vist herunder. Paranteserne i udtrykket er kun 
	// medtaget for overskuelighedens skyld og er ikke nødvendige. 
	Var3 = (Var1 != 0) || (Var2 != 0);	
 2a2:	89 81       	ldd	r24, Y+1	; 0x01
 2a4:	88 23       	and	r24, r24
 2a6:	19 f4       	brne	.+6      	; 0x2ae <main+0x58>
 2a8:	8a 81       	ldd	r24, Y+2	; 0x02
 2aa:	88 23       	and	r24, r24
 2ac:	19 f0       	breq	.+6      	; 0x2b4 <main+0x5e>
 2ae:	81 e0       	ldi	r24, 0x01	; 1
 2b0:	90 e0       	ldi	r25, 0x00	; 0
 2b2:	02 c0       	rjmp	.+4      	; 0x2b8 <main+0x62>
 2b4:	80 e0       	ldi	r24, 0x00	; 0
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	8d 83       	std	Y+5, r24	; 0x05

	Var4 = Var1 |  Var2;
 2ba:	99 81       	ldd	r25, Y+1	; 0x01
 2bc:	8a 81       	ldd	r24, Y+2	; 0x02
 2be:	89 2b       	or	r24, r25
 2c0:	8e 83       	std	Y+6, r24	; 0x06
	// Bitvis OR. Hver bit position i Var1 udfører en OR operation på den 
	// samme bit position i Var2. Var4 vil således kunne få alle værdier mellem 
	// 0 og 255 (0x00 - 0xFF).
	
	Var5 = Var1 && Var2;
 2c2:	89 81       	ldd	r24, Y+1	; 0x01
 2c4:	88 23       	and	r24, r24
 2c6:	31 f0       	breq	.+12     	; 0x2d4 <main+0x7e>
 2c8:	8a 81       	ldd	r24, Y+2	; 0x02
 2ca:	88 23       	and	r24, r24
 2cc:	19 f0       	breq	.+6      	; 0x2d4 <main+0x7e>
 2ce:	81 e0       	ldi	r24, 0x01	; 1
 2d0:	90 e0       	ldi	r25, 0x00	; 0
 2d2:	02 c0       	rjmp	.+4      	; 0x2d8 <main+0x82>
 2d4:	80 e0       	ldi	r24, 0x00	; 0
 2d6:	90 e0       	ldi	r25, 0x00	; 0
 2d8:	8f 83       	std	Y+7, r24	; 0x07
	// Logisk AND. Hvis både Var1 og Var2 er forskellig fra 0, vil
	// Var5 blive lig med 1. Hvis enten Var1 eller Var2 er lig med 0, vil
	// Var5 blive lig med 0. Var5 kan således kun få værdien 0 eller 1 !!!

	Var6 = Var1 & Var2;
 2da:	99 81       	ldd	r25, Y+1	; 0x01
 2dc:	8a 81       	ldd	r24, Y+2	; 0x02
 2de:	89 23       	and	r24, r25
 2e0:	88 87       	std	Y+8, r24	; 0x08
	// Bitvis AND. Hver bit position i Var1 udfører en AND operation på den
	// samme bit position i Var2. Var6 vil således kunne få alle værdier mellem
	// 0 og 255 (0x00 - 0xFF)

	AddResult = Add8BitNumbers(0xaa, 0xbb);
 2e2:	6b eb       	ldi	r22, 0xBB	; 187
 2e4:	8a ea       	ldi	r24, 0xAA	; 170
 2e6:	0e 94 17 01 	call	0x22e	; 0x22e <Add8BitNumbers>
 2ea:	9a 87       	std	Y+10, r25	; 0x0a
 2ec:	89 87       	std	Y+9, r24	; 0x09

	DDRB = 0xFF;
 2ee:	84 e2       	ldi	r24, 0x24	; 36
 2f0:	90 e0       	ldi	r25, 0x00	; 0
 2f2:	2f ef       	ldi	r18, 0xFF	; 255
 2f4:	fc 01       	movw	r30, r24
 2f6:	20 83       	st	Z, r18

	PORTB = (1 << PB4) || (1 << PB2);
 2f8:	85 e2       	ldi	r24, 0x25	; 37
 2fa:	90 e0       	ldi	r25, 0x00	; 0
 2fc:	21 e0       	ldi	r18, 0x01	; 1
 2fe:	fc 01       	movw	r30, r24
 300:	20 83       	st	Z, r18
	// Forkert måde at sætte PORT B op på. Port B vil altid få værdien 1. Det vil sige Port B
	// bit position 0 vil blive sat. Og det var ikke vores mening !!!

	PORTB = (1 << PB4) | (1 << PB2);
 302:	85 e2       	ldi	r24, 0x25	; 37
 304:	90 e0       	ldi	r25, 0x00	; 0
 306:	24 e1       	ldi	r18, 0x14	; 20
 308:	fc 01       	movw	r30, r24
 30a:	20 83       	st	Z, r18
	// Rigtig måde at sætte PORT B op på. Port B vil nu få værdien 0x14. Og det var det, vi gerne 
	// ville. Sætte bit 2 og bit 4 i Port B og resette alle andre bit i Port B.

	PORTB |= (1 << PB0);
 30c:	85 e2       	ldi	r24, 0x25	; 37
 30e:	90 e0       	ldi	r25, 0x00	; 0
 310:	25 e2       	ldi	r18, 0x25	; 37
 312:	30 e0       	ldi	r19, 0x00	; 0
 314:	f9 01       	movw	r30, r18
 316:	20 81       	ld	r18, Z
 318:	21 60       	ori	r18, 0x01	; 1
 31a:	fc 01       	movw	r30, r24
 31c:	20 83       	st	Z, r18
	// Efter den initielle opsætning af Port B ønsker vi nu at sætte bit 0 i Port B uden at røre 
	// ved nogen af de andre bit i PORT B.

	PORTB = PORTB | (1 << PB0);
 31e:	85 e2       	ldi	r24, 0x25	; 37
 320:	90 e0       	ldi	r25, 0x00	; 0
 322:	25 e2       	ldi	r18, 0x25	; 37
 324:	30 e0       	ldi	r19, 0x00	; 0
 326:	f9 01       	movw	r30, r18
 328:	20 81       	ld	r18, Z
 32a:	21 60       	ori	r18, 0x01	; 1
 32c:	fc 01       	movw	r30, r24
 32e:	20 83       	st	Z, r18
	// Sætningen i linje 76 kunne også være skrevet som vist i linje 80 
	
	PORTB |= ( (1 << PB7) | (1 << PB6) );
 330:	85 e2       	ldi	r24, 0x25	; 37
 332:	90 e0       	ldi	r25, 0x00	; 0
 334:	25 e2       	ldi	r18, 0x25	; 37
 336:	30 e0       	ldi	r19, 0x00	; 0
 338:	f9 01       	movw	r30, r18
 33a:	20 81       	ld	r18, Z
 33c:	20 6c       	ori	r18, 0xC0	; 192
 33e:	fc 01       	movw	r30, r24
 340:	20 83       	st	Z, r18
	// Efter den initielle opsætning af Port B ønsker vi nu at sætte bit 7 og bit 6 i Port B uden at 
	// røre ved nogen af de andre bit i PORT B.

	PORTB &= ~(1 << PB2);
 342:	85 e2       	ldi	r24, 0x25	; 37
 344:	90 e0       	ldi	r25, 0x00	; 0
 346:	25 e2       	ldi	r18, 0x25	; 37
 348:	30 e0       	ldi	r19, 0x00	; 0
 34a:	f9 01       	movw	r30, r18
 34c:	20 81       	ld	r18, Z
 34e:	2b 7f       	andi	r18, 0xFB	; 251
 350:	fc 01       	movw	r30, r24
 352:	20 83       	st	Z, r18
	// Efter den initielle opsætning af Port B ønsker vi nu at resette bit 2 i Port B uden at røre
	// ved nogen af de andre bit i PORT B.

	PORTB &= ~( (1 << PB7) | (1 << PB6) );
 354:	85 e2       	ldi	r24, 0x25	; 37
 356:	90 e0       	ldi	r25, 0x00	; 0
 358:	25 e2       	ldi	r18, 0x25	; 37
 35a:	30 e0       	ldi	r19, 0x00	; 0
 35c:	f9 01       	movw	r30, r18
 35e:	20 81       	ld	r18, Z
 360:	2f 73       	andi	r18, 0x3F	; 63
 362:	fc 01       	movw	r30, r24
 364:	20 83       	st	Z, r18
	// Efter den initielle opsætning af Port B ønsker vi nu at resette bit 7 og bit 6 i Port B uden 
	// at røre ved nogen af de andre bit i PORT B.
	
	Var4 = (Var1 != 0) |  (Var2 != 0);
 366:	91 e0       	ldi	r25, 0x01	; 1
 368:	89 81       	ldd	r24, Y+1	; 0x01
 36a:	88 23       	and	r24, r24
 36c:	09 f4       	brne	.+2      	; 0x370 <main+0x11a>
 36e:	90 e0       	ldi	r25, 0x00	; 0
 370:	81 e0       	ldi	r24, 0x01	; 1
 372:	2a 81       	ldd	r18, Y+2	; 0x02
 374:	22 23       	and	r18, r18
 376:	09 f4       	brne	.+2      	; 0x37a <main+0x124>
 378:	80 e0       	ldi	r24, 0x00	; 0
 37a:	89 2b       	or	r24, r25
 37c:	8e 83       	std	Y+6, r24	; 0x06
	// Kodelinjen herover er lidt fræk. Her blander vi faktisk en bitvis or operator
	// med 2 logiske operatorer != 0. Derfor vil vores vores output (afhængig af værdierne
	// af Var1 og Var2 kun kunne få værdien 0 eller 1.
	
	Var4 = (Var1 != 0) ||  (Var2 != 0);
 37e:	89 81       	ldd	r24, Y+1	; 0x01
 380:	88 23       	and	r24, r24
 382:	19 f4       	brne	.+6      	; 0x38a <main+0x134>
 384:	8a 81       	ldd	r24, Y+2	; 0x02
 386:	88 23       	and	r24, r24
 388:	19 f0       	breq	.+6      	; 0x390 <main+0x13a>
 38a:	81 e0       	ldi	r24, 0x01	; 1
 38c:	90 e0       	ldi	r25, 0x00	; 0
 38e:	02 c0       	rjmp	.+4      	; 0x394 <main+0x13e>
 390:	80 e0       	ldi	r24, 0x00	; 0
 392:	90 e0       	ldi	r25, 0x00	; 0
 394:	8e 83       	std	Y+6, r24	; 0x06
	// Kodelinjen herover indeholder "kun" logiske operatorer. Derfor vil vores vores output (afhængig af værdierne
	// af Var1 og Var2 kun kunne få værdien 0 eller 1.
	
	Var4 = (Var2 != 0) |  Var1;
 396:	81 e0       	ldi	r24, 0x01	; 1
 398:	9a 81       	ldd	r25, Y+2	; 0x02
 39a:	99 23       	and	r25, r25
 39c:	09 f4       	brne	.+2      	; 0x3a0 <main+0x14a>
 39e:	80 e0       	ldi	r24, 0x00	; 0
 3a0:	98 2f       	mov	r25, r24
 3a2:	89 81       	ldd	r24, Y+1	; 0x01
 3a4:	89 2b       	or	r24, r25
 3a6:	8e 83       	std	Y+6, r24	; 0x06
	// Igen er vi lidt frække og blander bitvise og logiske operatorer. Her vil vores output (afhængig
	// af værdierne af Var1 og Var2) kunne antage alle værdier mellem 0 og 255.
	
	Var4 = (Var1 != 0) | (Var2 != 0) | Var1;
 3a8:	91 e0       	ldi	r25, 0x01	; 1
 3aa:	89 81       	ldd	r24, Y+1	; 0x01
 3ac:	88 23       	and	r24, r24
 3ae:	09 f4       	brne	.+2      	; 0x3b2 <main+0x15c>
 3b0:	90 e0       	ldi	r25, 0x00	; 0
 3b2:	81 e0       	ldi	r24, 0x01	; 1
 3b4:	2a 81       	ldd	r18, Y+2	; 0x02
 3b6:	22 23       	and	r18, r18
 3b8:	09 f4       	brne	.+2      	; 0x3bc <main+0x166>
 3ba:	80 e0       	ldi	r24, 0x00	; 0
 3bc:	89 2b       	or	r24, r25
 3be:	98 2f       	mov	r25, r24
 3c0:	89 81       	ldd	r24, Y+1	; 0x01
 3c2:	89 2b       	or	r24, r25
 3c4:	8e 83       	std	Y+6, r24	; 0x06
	// Igen er vi lidt frække og blander bitvise og logiske operatorer. Her vil vores output (afhængig
	// af værdierne af Var1 og Var2) kunne antage alle værdier mellem 0 og 255.
	
	Var4 = (Var1 != 0 || Var2 != 0) | Var1;
 3c6:	89 81       	ldd	r24, Y+1	; 0x01
 3c8:	88 23       	and	r24, r24
 3ca:	19 f4       	brne	.+6      	; 0x3d2 <main+0x17c>
 3cc:	8a 81       	ldd	r24, Y+2	; 0x02
 3ce:	88 23       	and	r24, r24
 3d0:	19 f0       	breq	.+6      	; 0x3d8 <main+0x182>
 3d2:	81 e0       	ldi	r24, 0x01	; 1
 3d4:	90 e0       	ldi	r25, 0x00	; 0
 3d6:	02 c0       	rjmp	.+4      	; 0x3dc <main+0x186>
 3d8:	80 e0       	ldi	r24, 0x00	; 0
 3da:	90 e0       	ldi	r25, 0x00	; 0
 3dc:	98 2f       	mov	r25, r24
 3de:	89 81       	ldd	r24, Y+1	; 0x01
 3e0:	89 2b       	or	r24, r25
 3e2:	8e 83       	std	Y+6, r24	; 0x06
	// Igen er vi lidt frække og blander bitvise og logiske operatorer. Her vil vores output (afhængig
	// af værdierne af Var1 og Var2) kunne antage alle værdier mellem 0 og 255.
	
	Var4 = (Var1 != 0) |  (Var2 != 0 | Var1);
 3e4:	81 e0       	ldi	r24, 0x01	; 1
 3e6:	99 81       	ldd	r25, Y+1	; 0x01
 3e8:	99 23       	and	r25, r25
 3ea:	09 f4       	brne	.+2      	; 0x3ee <main+0x198>
 3ec:	80 e0       	ldi	r24, 0x00	; 0
 3ee:	28 2f       	mov	r18, r24
 3f0:	81 e0       	ldi	r24, 0x01	; 1
 3f2:	9a 81       	ldd	r25, Y+2	; 0x02
 3f4:	99 23       	and	r25, r25
 3f6:	09 f4       	brne	.+2      	; 0x3fa <main+0x1a4>
 3f8:	80 e0       	ldi	r24, 0x00	; 0
 3fa:	98 2f       	mov	r25, r24
 3fc:	89 81       	ldd	r24, Y+1	; 0x01
 3fe:	89 2b       	or	r24, r25
 400:	82 2b       	or	r24, r18
 402:	8e 83       	std	Y+6, r24	; 0x06
	// Igen er vi lidt frække og blander bitvise og logiske operatorer. Her vil vores output (afhængig
	// af værdierne af Var1 og Var2) kunne antage alle værdier mellem 0 og 255.
	
	Var4 = (Var1 != 0) ||  (Var2 != 0 | Var1);
 404:	89 81       	ldd	r24, Y+1	; 0x01
 406:	88 23       	and	r24, r24
 408:	71 f4       	brne	.+28     	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
 40a:	81 e0       	ldi	r24, 0x01	; 1
 40c:	9a 81       	ldd	r25, Y+2	; 0x02
 40e:	99 23       	and	r25, r25
 410:	09 f4       	brne	.+2      	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
 412:	80 e0       	ldi	r24, 0x00	; 0
 414:	28 2f       	mov	r18, r24
 416:	30 e0       	ldi	r19, 0x00	; 0
 418:	89 81       	ldd	r24, Y+1	; 0x01
 41a:	88 2f       	mov	r24, r24
 41c:	90 e0       	ldi	r25, 0x00	; 0
 41e:	82 2b       	or	r24, r18
 420:	93 2b       	or	r25, r19
 422:	89 2b       	or	r24, r25
 424:	19 f0       	breq	.+6      	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
 426:	81 e0       	ldi	r24, 0x01	; 1
 428:	90 e0       	ldi	r25, 0x00	; 0
 42a:	02 c0       	rjmp	.+4      	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
 42c:	80 e0       	ldi	r24, 0x00	; 0
 42e:	90 e0       	ldi	r25, 0x00	; 0
 430:	8e 83       	std	Y+6, r24	; 0x06
	// af værdierne af Var1 og Var2) kunne antage alle værdier mellem 0 og 255. 

    /* Replace with your application code */
    while (1) 
    {
    }
 432:	ff cf       	rjmp	.-2      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>

00000434 <UART_Init>:
#include "uart.h"
#include <avr/io.h>
#include <util/delay.h>

void UART_Init(uint16_t baud) {
 434:	cf 93       	push	r28
 436:	df 93       	push	r29
 438:	00 d0       	rcall	.+0      	; 0x43a <UART_Init+0x6>
 43a:	00 d0       	rcall	.+0      	; 0x43c <UART_Init+0x8>
 43c:	cd b7       	in	r28, 0x3d	; 61
 43e:	de b7       	in	r29, 0x3e	; 62
 440:	9c 83       	std	Y+4, r25	; 0x04
 442:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t ubrr = F_CPU/16/baud-1;
 444:	84 e2       	ldi	r24, 0x24	; 36
 446:	94 ef       	ldi	r25, 0xF4	; 244
 448:	2b 81       	ldd	r18, Y+3	; 0x03
 44a:	3c 81       	ldd	r19, Y+4	; 0x04
 44c:	b9 01       	movw	r22, r18
 44e:	0e 94 4c 02 	call	0x498	; 0x498 <__udivmodhi4>
 452:	cb 01       	movw	r24, r22
 454:	01 97       	sbiw	r24, 0x01	; 1
 456:	9a 83       	std	Y+2, r25	; 0x02
 458:	89 83       	std	Y+1, r24	; 0x01
	UBRR0H = (unsigned char)(ubrr >> 8);
 45a:	85 ec       	ldi	r24, 0xC5	; 197
 45c:	90 e0       	ldi	r25, 0x00	; 0
 45e:	29 81       	ldd	r18, Y+1	; 0x01
 460:	3a 81       	ldd	r19, Y+2	; 0x02
 462:	23 2f       	mov	r18, r19
 464:	33 27       	eor	r19, r19
 466:	fc 01       	movw	r30, r24
 468:	20 83       	st	Z, r18
	UBRR0L = (unsigned char)(ubrr);
 46a:	84 ec       	ldi	r24, 0xC4	; 196
 46c:	90 e0       	ldi	r25, 0x00	; 0
 46e:	29 81       	ldd	r18, Y+1	; 0x01
 470:	fc 01       	movw	r30, r24
 472:	20 83       	st	Z, r18
	UCSR0B = (1 << RXEN0) | (1 << TXEN0);
 474:	81 ec       	ldi	r24, 0xC1	; 193
 476:	90 e0       	ldi	r25, 0x00	; 0
 478:	28 e1       	ldi	r18, 0x18	; 24
 47a:	fc 01       	movw	r30, r24
 47c:	20 83       	st	Z, r18
	UCSR0C = (1 << UCSZ01) | (1 << UCSZ00);
 47e:	82 ec       	ldi	r24, 0xC2	; 194
 480:	90 e0       	ldi	r25, 0x00	; 0
 482:	26 e0       	ldi	r18, 0x06	; 6
 484:	fc 01       	movw	r30, r24
 486:	20 83       	st	Z, r18
}
 488:	00 00       	nop
 48a:	0f 90       	pop	r0
 48c:	0f 90       	pop	r0
 48e:	0f 90       	pop	r0
 490:	0f 90       	pop	r0
 492:	df 91       	pop	r29
 494:	cf 91       	pop	r28
 496:	08 95       	ret

00000498 <__udivmodhi4>:
 498:	aa 1b       	sub	r26, r26
 49a:	bb 1b       	sub	r27, r27
 49c:	51 e1       	ldi	r21, 0x11	; 17
 49e:	07 c0       	rjmp	.+14     	; 0x4ae <__udivmodhi4_ep>

000004a0 <__udivmodhi4_loop>:
 4a0:	aa 1f       	adc	r26, r26
 4a2:	bb 1f       	adc	r27, r27
 4a4:	a6 17       	cp	r26, r22
 4a6:	b7 07       	cpc	r27, r23
 4a8:	10 f0       	brcs	.+4      	; 0x4ae <__udivmodhi4_ep>
 4aa:	a6 1b       	sub	r26, r22
 4ac:	b7 0b       	sbc	r27, r23

000004ae <__udivmodhi4_ep>:
 4ae:	88 1f       	adc	r24, r24
 4b0:	99 1f       	adc	r25, r25
 4b2:	5a 95       	dec	r21
 4b4:	a9 f7       	brne	.-22     	; 0x4a0 <__udivmodhi4_loop>
 4b6:	80 95       	com	r24
 4b8:	90 95       	com	r25
 4ba:	bc 01       	movw	r22, r24
 4bc:	cd 01       	movw	r24, r26
 4be:	08 95       	ret

000004c0 <printf>:
 4c0:	a0 e0       	ldi	r26, 0x00	; 0
 4c2:	b0 e0       	ldi	r27, 0x00	; 0
 4c4:	e6 e6       	ldi	r30, 0x66	; 102
 4c6:	f2 e0       	ldi	r31, 0x02	; 2
 4c8:	0c 94 47 05 	jmp	0xa8e	; 0xa8e <__prologue_saves__+0x20>
 4cc:	ae 01       	movw	r20, r28
 4ce:	4b 5f       	subi	r20, 0xFB	; 251
 4d0:	5f 4f       	sbci	r21, 0xFF	; 255
 4d2:	fa 01       	movw	r30, r20
 4d4:	61 91       	ld	r22, Z+
 4d6:	71 91       	ld	r23, Z+
 4d8:	af 01       	movw	r20, r30
 4da:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <__data_end+0x2>
 4de:	90 91 53 01 	lds	r25, 0x0153	; 0x800153 <__data_end+0x3>
 4e2:	0e 94 a6 02 	call	0x54c	; 0x54c <vfprintf>
 4e6:	e2 e0       	ldi	r30, 0x02	; 2
 4e8:	0c 94 63 05 	jmp	0xac6	; 0xac6 <__epilogue_restores__+0x20>

000004ec <puts>:
 4ec:	0f 93       	push	r16
 4ee:	1f 93       	push	r17
 4f0:	cf 93       	push	r28
 4f2:	df 93       	push	r29
 4f4:	e0 91 52 01 	lds	r30, 0x0152	; 0x800152 <__data_end+0x2>
 4f8:	f0 91 53 01 	lds	r31, 0x0153	; 0x800153 <__data_end+0x3>
 4fc:	23 81       	ldd	r18, Z+3	; 0x03
 4fe:	21 ff       	sbrs	r18, 1
 500:	1b c0       	rjmp	.+54     	; 0x538 <__stack+0x39>
 502:	8c 01       	movw	r16, r24
 504:	d0 e0       	ldi	r29, 0x00	; 0
 506:	c0 e0       	ldi	r28, 0x00	; 0
 508:	f8 01       	movw	r30, r16
 50a:	81 91       	ld	r24, Z+
 50c:	8f 01       	movw	r16, r30
 50e:	60 91 52 01 	lds	r22, 0x0152	; 0x800152 <__data_end+0x2>
 512:	70 91 53 01 	lds	r23, 0x0153	; 0x800153 <__data_end+0x3>
 516:	db 01       	movw	r26, r22
 518:	18 96       	adiw	r26, 0x08	; 8
 51a:	ed 91       	ld	r30, X+
 51c:	fc 91       	ld	r31, X
 51e:	19 97       	sbiw	r26, 0x09	; 9
 520:	88 23       	and	r24, r24
 522:	31 f0       	breq	.+12     	; 0x530 <__stack+0x31>
 524:	09 95       	icall
 526:	89 2b       	or	r24, r25
 528:	79 f3       	breq	.-34     	; 0x508 <__stack+0x9>
 52a:	df ef       	ldi	r29, 0xFF	; 255
 52c:	cf ef       	ldi	r28, 0xFF	; 255
 52e:	ec cf       	rjmp	.-40     	; 0x508 <__stack+0x9>
 530:	8a e0       	ldi	r24, 0x0A	; 10
 532:	09 95       	icall
 534:	89 2b       	or	r24, r25
 536:	19 f0       	breq	.+6      	; 0x53e <__stack+0x3f>
 538:	8f ef       	ldi	r24, 0xFF	; 255
 53a:	9f ef       	ldi	r25, 0xFF	; 255
 53c:	02 c0       	rjmp	.+4      	; 0x542 <__stack+0x43>
 53e:	8d 2f       	mov	r24, r29
 540:	9c 2f       	mov	r25, r28
 542:	df 91       	pop	r29
 544:	cf 91       	pop	r28
 546:	1f 91       	pop	r17
 548:	0f 91       	pop	r16
 54a:	08 95       	ret

0000054c <vfprintf>:
 54c:	ab e0       	ldi	r26, 0x0B	; 11
 54e:	b0 e0       	ldi	r27, 0x00	; 0
 550:	ec ea       	ldi	r30, 0xAC	; 172
 552:	f2 e0       	ldi	r31, 0x02	; 2
 554:	0c 94 37 05 	jmp	0xa6e	; 0xa6e <__prologue_saves__>
 558:	6c 01       	movw	r12, r24
 55a:	7b 01       	movw	r14, r22
 55c:	8a 01       	movw	r16, r20
 55e:	fc 01       	movw	r30, r24
 560:	17 82       	std	Z+7, r1	; 0x07
 562:	16 82       	std	Z+6, r1	; 0x06
 564:	83 81       	ldd	r24, Z+3	; 0x03
 566:	81 ff       	sbrs	r24, 1
 568:	cc c1       	rjmp	.+920    	; 0x902 <vfprintf+0x3b6>
 56a:	ce 01       	movw	r24, r28
 56c:	01 96       	adiw	r24, 0x01	; 1
 56e:	3c 01       	movw	r6, r24
 570:	f6 01       	movw	r30, r12
 572:	93 81       	ldd	r25, Z+3	; 0x03
 574:	f7 01       	movw	r30, r14
 576:	93 fd       	sbrc	r25, 3
 578:	85 91       	lpm	r24, Z+
 57a:	93 ff       	sbrs	r25, 3
 57c:	81 91       	ld	r24, Z+
 57e:	7f 01       	movw	r14, r30
 580:	88 23       	and	r24, r24
 582:	09 f4       	brne	.+2      	; 0x586 <vfprintf+0x3a>
 584:	ba c1       	rjmp	.+884    	; 0x8fa <vfprintf+0x3ae>
 586:	85 32       	cpi	r24, 0x25	; 37
 588:	39 f4       	brne	.+14     	; 0x598 <vfprintf+0x4c>
 58a:	93 fd       	sbrc	r25, 3
 58c:	85 91       	lpm	r24, Z+
 58e:	93 ff       	sbrs	r25, 3
 590:	81 91       	ld	r24, Z+
 592:	7f 01       	movw	r14, r30
 594:	85 32       	cpi	r24, 0x25	; 37
 596:	29 f4       	brne	.+10     	; 0x5a2 <vfprintf+0x56>
 598:	b6 01       	movw	r22, r12
 59a:	90 e0       	ldi	r25, 0x00	; 0
 59c:	0e 94 9d 04 	call	0x93a	; 0x93a <fputc>
 5a0:	e7 cf       	rjmp	.-50     	; 0x570 <vfprintf+0x24>
 5a2:	91 2c       	mov	r9, r1
 5a4:	21 2c       	mov	r2, r1
 5a6:	31 2c       	mov	r3, r1
 5a8:	ff e1       	ldi	r31, 0x1F	; 31
 5aa:	f3 15       	cp	r31, r3
 5ac:	d8 f0       	brcs	.+54     	; 0x5e4 <vfprintf+0x98>
 5ae:	8b 32       	cpi	r24, 0x2B	; 43
 5b0:	79 f0       	breq	.+30     	; 0x5d0 <vfprintf+0x84>
 5b2:	38 f4       	brcc	.+14     	; 0x5c2 <vfprintf+0x76>
 5b4:	80 32       	cpi	r24, 0x20	; 32
 5b6:	79 f0       	breq	.+30     	; 0x5d6 <vfprintf+0x8a>
 5b8:	83 32       	cpi	r24, 0x23	; 35
 5ba:	a1 f4       	brne	.+40     	; 0x5e4 <vfprintf+0x98>
 5bc:	23 2d       	mov	r18, r3
 5be:	20 61       	ori	r18, 0x10	; 16
 5c0:	1d c0       	rjmp	.+58     	; 0x5fc <vfprintf+0xb0>
 5c2:	8d 32       	cpi	r24, 0x2D	; 45
 5c4:	61 f0       	breq	.+24     	; 0x5de <vfprintf+0x92>
 5c6:	80 33       	cpi	r24, 0x30	; 48
 5c8:	69 f4       	brne	.+26     	; 0x5e4 <vfprintf+0x98>
 5ca:	23 2d       	mov	r18, r3
 5cc:	21 60       	ori	r18, 0x01	; 1
 5ce:	16 c0       	rjmp	.+44     	; 0x5fc <vfprintf+0xb0>
 5d0:	83 2d       	mov	r24, r3
 5d2:	82 60       	ori	r24, 0x02	; 2
 5d4:	38 2e       	mov	r3, r24
 5d6:	e3 2d       	mov	r30, r3
 5d8:	e4 60       	ori	r30, 0x04	; 4
 5da:	3e 2e       	mov	r3, r30
 5dc:	2a c0       	rjmp	.+84     	; 0x632 <vfprintf+0xe6>
 5de:	f3 2d       	mov	r31, r3
 5e0:	f8 60       	ori	r31, 0x08	; 8
 5e2:	1d c0       	rjmp	.+58     	; 0x61e <vfprintf+0xd2>
 5e4:	37 fc       	sbrc	r3, 7
 5e6:	2d c0       	rjmp	.+90     	; 0x642 <vfprintf+0xf6>
 5e8:	20 ed       	ldi	r18, 0xD0	; 208
 5ea:	28 0f       	add	r18, r24
 5ec:	2a 30       	cpi	r18, 0x0A	; 10
 5ee:	40 f0       	brcs	.+16     	; 0x600 <vfprintf+0xb4>
 5f0:	8e 32       	cpi	r24, 0x2E	; 46
 5f2:	b9 f4       	brne	.+46     	; 0x622 <vfprintf+0xd6>
 5f4:	36 fc       	sbrc	r3, 6
 5f6:	81 c1       	rjmp	.+770    	; 0x8fa <vfprintf+0x3ae>
 5f8:	23 2d       	mov	r18, r3
 5fa:	20 64       	ori	r18, 0x40	; 64
 5fc:	32 2e       	mov	r3, r18
 5fe:	19 c0       	rjmp	.+50     	; 0x632 <vfprintf+0xe6>
 600:	36 fe       	sbrs	r3, 6
 602:	06 c0       	rjmp	.+12     	; 0x610 <vfprintf+0xc4>
 604:	8a e0       	ldi	r24, 0x0A	; 10
 606:	98 9e       	mul	r9, r24
 608:	20 0d       	add	r18, r0
 60a:	11 24       	eor	r1, r1
 60c:	92 2e       	mov	r9, r18
 60e:	11 c0       	rjmp	.+34     	; 0x632 <vfprintf+0xe6>
 610:	ea e0       	ldi	r30, 0x0A	; 10
 612:	2e 9e       	mul	r2, r30
 614:	20 0d       	add	r18, r0
 616:	11 24       	eor	r1, r1
 618:	22 2e       	mov	r2, r18
 61a:	f3 2d       	mov	r31, r3
 61c:	f0 62       	ori	r31, 0x20	; 32
 61e:	3f 2e       	mov	r3, r31
 620:	08 c0       	rjmp	.+16     	; 0x632 <vfprintf+0xe6>
 622:	8c 36       	cpi	r24, 0x6C	; 108
 624:	21 f4       	brne	.+8      	; 0x62e <vfprintf+0xe2>
 626:	83 2d       	mov	r24, r3
 628:	80 68       	ori	r24, 0x80	; 128
 62a:	38 2e       	mov	r3, r24
 62c:	02 c0       	rjmp	.+4      	; 0x632 <vfprintf+0xe6>
 62e:	88 36       	cpi	r24, 0x68	; 104
 630:	41 f4       	brne	.+16     	; 0x642 <vfprintf+0xf6>
 632:	f7 01       	movw	r30, r14
 634:	93 fd       	sbrc	r25, 3
 636:	85 91       	lpm	r24, Z+
 638:	93 ff       	sbrs	r25, 3
 63a:	81 91       	ld	r24, Z+
 63c:	7f 01       	movw	r14, r30
 63e:	81 11       	cpse	r24, r1
 640:	b3 cf       	rjmp	.-154    	; 0x5a8 <vfprintf+0x5c>
 642:	98 2f       	mov	r25, r24
 644:	9f 7d       	andi	r25, 0xDF	; 223
 646:	95 54       	subi	r25, 0x45	; 69
 648:	93 30       	cpi	r25, 0x03	; 3
 64a:	28 f4       	brcc	.+10     	; 0x656 <vfprintf+0x10a>
 64c:	0c 5f       	subi	r16, 0xFC	; 252
 64e:	1f 4f       	sbci	r17, 0xFF	; 255
 650:	9f e3       	ldi	r25, 0x3F	; 63
 652:	99 83       	std	Y+1, r25	; 0x01
 654:	0d c0       	rjmp	.+26     	; 0x670 <vfprintf+0x124>
 656:	83 36       	cpi	r24, 0x63	; 99
 658:	31 f0       	breq	.+12     	; 0x666 <vfprintf+0x11a>
 65a:	83 37       	cpi	r24, 0x73	; 115
 65c:	71 f0       	breq	.+28     	; 0x67a <vfprintf+0x12e>
 65e:	83 35       	cpi	r24, 0x53	; 83
 660:	09 f0       	breq	.+2      	; 0x664 <vfprintf+0x118>
 662:	59 c0       	rjmp	.+178    	; 0x716 <vfprintf+0x1ca>
 664:	21 c0       	rjmp	.+66     	; 0x6a8 <vfprintf+0x15c>
 666:	f8 01       	movw	r30, r16
 668:	80 81       	ld	r24, Z
 66a:	89 83       	std	Y+1, r24	; 0x01
 66c:	0e 5f       	subi	r16, 0xFE	; 254
 66e:	1f 4f       	sbci	r17, 0xFF	; 255
 670:	88 24       	eor	r8, r8
 672:	83 94       	inc	r8
 674:	91 2c       	mov	r9, r1
 676:	53 01       	movw	r10, r6
 678:	13 c0       	rjmp	.+38     	; 0x6a0 <vfprintf+0x154>
 67a:	28 01       	movw	r4, r16
 67c:	f2 e0       	ldi	r31, 0x02	; 2
 67e:	4f 0e       	add	r4, r31
 680:	51 1c       	adc	r5, r1
 682:	f8 01       	movw	r30, r16
 684:	a0 80       	ld	r10, Z
 686:	b1 80       	ldd	r11, Z+1	; 0x01
 688:	36 fe       	sbrs	r3, 6
 68a:	03 c0       	rjmp	.+6      	; 0x692 <vfprintf+0x146>
 68c:	69 2d       	mov	r22, r9
 68e:	70 e0       	ldi	r23, 0x00	; 0
 690:	02 c0       	rjmp	.+4      	; 0x696 <vfprintf+0x14a>
 692:	6f ef       	ldi	r22, 0xFF	; 255
 694:	7f ef       	ldi	r23, 0xFF	; 255
 696:	c5 01       	movw	r24, r10
 698:	0e 94 92 04 	call	0x924	; 0x924 <strnlen>
 69c:	4c 01       	movw	r8, r24
 69e:	82 01       	movw	r16, r4
 6a0:	f3 2d       	mov	r31, r3
 6a2:	ff 77       	andi	r31, 0x7F	; 127
 6a4:	3f 2e       	mov	r3, r31
 6a6:	16 c0       	rjmp	.+44     	; 0x6d4 <vfprintf+0x188>
 6a8:	28 01       	movw	r4, r16
 6aa:	22 e0       	ldi	r18, 0x02	; 2
 6ac:	42 0e       	add	r4, r18
 6ae:	51 1c       	adc	r5, r1
 6b0:	f8 01       	movw	r30, r16
 6b2:	a0 80       	ld	r10, Z
 6b4:	b1 80       	ldd	r11, Z+1	; 0x01
 6b6:	36 fe       	sbrs	r3, 6
 6b8:	03 c0       	rjmp	.+6      	; 0x6c0 <vfprintf+0x174>
 6ba:	69 2d       	mov	r22, r9
 6bc:	70 e0       	ldi	r23, 0x00	; 0
 6be:	02 c0       	rjmp	.+4      	; 0x6c4 <vfprintf+0x178>
 6c0:	6f ef       	ldi	r22, 0xFF	; 255
 6c2:	7f ef       	ldi	r23, 0xFF	; 255
 6c4:	c5 01       	movw	r24, r10
 6c6:	0e 94 87 04 	call	0x90e	; 0x90e <strnlen_P>
 6ca:	4c 01       	movw	r8, r24
 6cc:	f3 2d       	mov	r31, r3
 6ce:	f0 68       	ori	r31, 0x80	; 128
 6d0:	3f 2e       	mov	r3, r31
 6d2:	82 01       	movw	r16, r4
 6d4:	33 fc       	sbrc	r3, 3
 6d6:	1b c0       	rjmp	.+54     	; 0x70e <vfprintf+0x1c2>
 6d8:	82 2d       	mov	r24, r2
 6da:	90 e0       	ldi	r25, 0x00	; 0
 6dc:	88 16       	cp	r8, r24
 6de:	99 06       	cpc	r9, r25
 6e0:	b0 f4       	brcc	.+44     	; 0x70e <vfprintf+0x1c2>
 6e2:	b6 01       	movw	r22, r12
 6e4:	80 e2       	ldi	r24, 0x20	; 32
 6e6:	90 e0       	ldi	r25, 0x00	; 0
 6e8:	0e 94 9d 04 	call	0x93a	; 0x93a <fputc>
 6ec:	2a 94       	dec	r2
 6ee:	f4 cf       	rjmp	.-24     	; 0x6d8 <vfprintf+0x18c>
 6f0:	f5 01       	movw	r30, r10
 6f2:	37 fc       	sbrc	r3, 7
 6f4:	85 91       	lpm	r24, Z+
 6f6:	37 fe       	sbrs	r3, 7
 6f8:	81 91       	ld	r24, Z+
 6fa:	5f 01       	movw	r10, r30
 6fc:	b6 01       	movw	r22, r12
 6fe:	90 e0       	ldi	r25, 0x00	; 0
 700:	0e 94 9d 04 	call	0x93a	; 0x93a <fputc>
 704:	21 10       	cpse	r2, r1
 706:	2a 94       	dec	r2
 708:	21 e0       	ldi	r18, 0x01	; 1
 70a:	82 1a       	sub	r8, r18
 70c:	91 08       	sbc	r9, r1
 70e:	81 14       	cp	r8, r1
 710:	91 04       	cpc	r9, r1
 712:	71 f7       	brne	.-36     	; 0x6f0 <vfprintf+0x1a4>
 714:	e8 c0       	rjmp	.+464    	; 0x8e6 <vfprintf+0x39a>
 716:	84 36       	cpi	r24, 0x64	; 100
 718:	11 f0       	breq	.+4      	; 0x71e <vfprintf+0x1d2>
 71a:	89 36       	cpi	r24, 0x69	; 105
 71c:	41 f5       	brne	.+80     	; 0x76e <vfprintf+0x222>
 71e:	f8 01       	movw	r30, r16
 720:	37 fe       	sbrs	r3, 7
 722:	07 c0       	rjmp	.+14     	; 0x732 <vfprintf+0x1e6>
 724:	60 81       	ld	r22, Z
 726:	71 81       	ldd	r23, Z+1	; 0x01
 728:	82 81       	ldd	r24, Z+2	; 0x02
 72a:	93 81       	ldd	r25, Z+3	; 0x03
 72c:	0c 5f       	subi	r16, 0xFC	; 252
 72e:	1f 4f       	sbci	r17, 0xFF	; 255
 730:	08 c0       	rjmp	.+16     	; 0x742 <vfprintf+0x1f6>
 732:	60 81       	ld	r22, Z
 734:	71 81       	ldd	r23, Z+1	; 0x01
 736:	07 2e       	mov	r0, r23
 738:	00 0c       	add	r0, r0
 73a:	88 0b       	sbc	r24, r24
 73c:	99 0b       	sbc	r25, r25
 73e:	0e 5f       	subi	r16, 0xFE	; 254
 740:	1f 4f       	sbci	r17, 0xFF	; 255
 742:	f3 2d       	mov	r31, r3
 744:	ff 76       	andi	r31, 0x6F	; 111
 746:	3f 2e       	mov	r3, r31
 748:	97 ff       	sbrs	r25, 7
 74a:	09 c0       	rjmp	.+18     	; 0x75e <vfprintf+0x212>
 74c:	90 95       	com	r25
 74e:	80 95       	com	r24
 750:	70 95       	com	r23
 752:	61 95       	neg	r22
 754:	7f 4f       	sbci	r23, 0xFF	; 255
 756:	8f 4f       	sbci	r24, 0xFF	; 255
 758:	9f 4f       	sbci	r25, 0xFF	; 255
 75a:	f0 68       	ori	r31, 0x80	; 128
 75c:	3f 2e       	mov	r3, r31
 75e:	2a e0       	ldi	r18, 0x0A	; 10
 760:	30 e0       	ldi	r19, 0x00	; 0
 762:	a3 01       	movw	r20, r6
 764:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <__ultoa_invert>
 768:	88 2e       	mov	r8, r24
 76a:	86 18       	sub	r8, r6
 76c:	45 c0       	rjmp	.+138    	; 0x7f8 <vfprintf+0x2ac>
 76e:	85 37       	cpi	r24, 0x75	; 117
 770:	31 f4       	brne	.+12     	; 0x77e <vfprintf+0x232>
 772:	23 2d       	mov	r18, r3
 774:	2f 7e       	andi	r18, 0xEF	; 239
 776:	b2 2e       	mov	r11, r18
 778:	2a e0       	ldi	r18, 0x0A	; 10
 77a:	30 e0       	ldi	r19, 0x00	; 0
 77c:	25 c0       	rjmp	.+74     	; 0x7c8 <vfprintf+0x27c>
 77e:	93 2d       	mov	r25, r3
 780:	99 7f       	andi	r25, 0xF9	; 249
 782:	b9 2e       	mov	r11, r25
 784:	8f 36       	cpi	r24, 0x6F	; 111
 786:	c1 f0       	breq	.+48     	; 0x7b8 <vfprintf+0x26c>
 788:	18 f4       	brcc	.+6      	; 0x790 <vfprintf+0x244>
 78a:	88 35       	cpi	r24, 0x58	; 88
 78c:	79 f0       	breq	.+30     	; 0x7ac <vfprintf+0x260>
 78e:	b5 c0       	rjmp	.+362    	; 0x8fa <vfprintf+0x3ae>
 790:	80 37       	cpi	r24, 0x70	; 112
 792:	19 f0       	breq	.+6      	; 0x79a <vfprintf+0x24e>
 794:	88 37       	cpi	r24, 0x78	; 120
 796:	21 f0       	breq	.+8      	; 0x7a0 <vfprintf+0x254>
 798:	b0 c0       	rjmp	.+352    	; 0x8fa <vfprintf+0x3ae>
 79a:	e9 2f       	mov	r30, r25
 79c:	e0 61       	ori	r30, 0x10	; 16
 79e:	be 2e       	mov	r11, r30
 7a0:	b4 fe       	sbrs	r11, 4
 7a2:	0d c0       	rjmp	.+26     	; 0x7be <vfprintf+0x272>
 7a4:	fb 2d       	mov	r31, r11
 7a6:	f4 60       	ori	r31, 0x04	; 4
 7a8:	bf 2e       	mov	r11, r31
 7aa:	09 c0       	rjmp	.+18     	; 0x7be <vfprintf+0x272>
 7ac:	34 fe       	sbrs	r3, 4
 7ae:	0a c0       	rjmp	.+20     	; 0x7c4 <vfprintf+0x278>
 7b0:	29 2f       	mov	r18, r25
 7b2:	26 60       	ori	r18, 0x06	; 6
 7b4:	b2 2e       	mov	r11, r18
 7b6:	06 c0       	rjmp	.+12     	; 0x7c4 <vfprintf+0x278>
 7b8:	28 e0       	ldi	r18, 0x08	; 8
 7ba:	30 e0       	ldi	r19, 0x00	; 0
 7bc:	05 c0       	rjmp	.+10     	; 0x7c8 <vfprintf+0x27c>
 7be:	20 e1       	ldi	r18, 0x10	; 16
 7c0:	30 e0       	ldi	r19, 0x00	; 0
 7c2:	02 c0       	rjmp	.+4      	; 0x7c8 <vfprintf+0x27c>
 7c4:	20 e1       	ldi	r18, 0x10	; 16
 7c6:	32 e0       	ldi	r19, 0x02	; 2
 7c8:	f8 01       	movw	r30, r16
 7ca:	b7 fe       	sbrs	r11, 7
 7cc:	07 c0       	rjmp	.+14     	; 0x7dc <vfprintf+0x290>
 7ce:	60 81       	ld	r22, Z
 7d0:	71 81       	ldd	r23, Z+1	; 0x01
 7d2:	82 81       	ldd	r24, Z+2	; 0x02
 7d4:	93 81       	ldd	r25, Z+3	; 0x03
 7d6:	0c 5f       	subi	r16, 0xFC	; 252
 7d8:	1f 4f       	sbci	r17, 0xFF	; 255
 7da:	06 c0       	rjmp	.+12     	; 0x7e8 <vfprintf+0x29c>
 7dc:	60 81       	ld	r22, Z
 7de:	71 81       	ldd	r23, Z+1	; 0x01
 7e0:	80 e0       	ldi	r24, 0x00	; 0
 7e2:	90 e0       	ldi	r25, 0x00	; 0
 7e4:	0e 5f       	subi	r16, 0xFE	; 254
 7e6:	1f 4f       	sbci	r17, 0xFF	; 255
 7e8:	a3 01       	movw	r20, r6
 7ea:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <__ultoa_invert>
 7ee:	88 2e       	mov	r8, r24
 7f0:	86 18       	sub	r8, r6
 7f2:	fb 2d       	mov	r31, r11
 7f4:	ff 77       	andi	r31, 0x7F	; 127
 7f6:	3f 2e       	mov	r3, r31
 7f8:	36 fe       	sbrs	r3, 6
 7fa:	0d c0       	rjmp	.+26     	; 0x816 <vfprintf+0x2ca>
 7fc:	23 2d       	mov	r18, r3
 7fe:	2e 7f       	andi	r18, 0xFE	; 254
 800:	a2 2e       	mov	r10, r18
 802:	89 14       	cp	r8, r9
 804:	58 f4       	brcc	.+22     	; 0x81c <vfprintf+0x2d0>
 806:	34 fe       	sbrs	r3, 4
 808:	0b c0       	rjmp	.+22     	; 0x820 <vfprintf+0x2d4>
 80a:	32 fc       	sbrc	r3, 2
 80c:	09 c0       	rjmp	.+18     	; 0x820 <vfprintf+0x2d4>
 80e:	83 2d       	mov	r24, r3
 810:	8e 7e       	andi	r24, 0xEE	; 238
 812:	a8 2e       	mov	r10, r24
 814:	05 c0       	rjmp	.+10     	; 0x820 <vfprintf+0x2d4>
 816:	b8 2c       	mov	r11, r8
 818:	a3 2c       	mov	r10, r3
 81a:	03 c0       	rjmp	.+6      	; 0x822 <vfprintf+0x2d6>
 81c:	b8 2c       	mov	r11, r8
 81e:	01 c0       	rjmp	.+2      	; 0x822 <vfprintf+0x2d6>
 820:	b9 2c       	mov	r11, r9
 822:	a4 fe       	sbrs	r10, 4
 824:	0f c0       	rjmp	.+30     	; 0x844 <vfprintf+0x2f8>
 826:	fe 01       	movw	r30, r28
 828:	e8 0d       	add	r30, r8
 82a:	f1 1d       	adc	r31, r1
 82c:	80 81       	ld	r24, Z
 82e:	80 33       	cpi	r24, 0x30	; 48
 830:	21 f4       	brne	.+8      	; 0x83a <vfprintf+0x2ee>
 832:	9a 2d       	mov	r25, r10
 834:	99 7e       	andi	r25, 0xE9	; 233
 836:	a9 2e       	mov	r10, r25
 838:	09 c0       	rjmp	.+18     	; 0x84c <vfprintf+0x300>
 83a:	a2 fe       	sbrs	r10, 2
 83c:	06 c0       	rjmp	.+12     	; 0x84a <vfprintf+0x2fe>
 83e:	b3 94       	inc	r11
 840:	b3 94       	inc	r11
 842:	04 c0       	rjmp	.+8      	; 0x84c <vfprintf+0x300>
 844:	8a 2d       	mov	r24, r10
 846:	86 78       	andi	r24, 0x86	; 134
 848:	09 f0       	breq	.+2      	; 0x84c <vfprintf+0x300>
 84a:	b3 94       	inc	r11
 84c:	a3 fc       	sbrc	r10, 3
 84e:	11 c0       	rjmp	.+34     	; 0x872 <vfprintf+0x326>
 850:	a0 fe       	sbrs	r10, 0
 852:	06 c0       	rjmp	.+12     	; 0x860 <vfprintf+0x314>
 854:	b2 14       	cp	r11, r2
 856:	88 f4       	brcc	.+34     	; 0x87a <vfprintf+0x32e>
 858:	28 0c       	add	r2, r8
 85a:	92 2c       	mov	r9, r2
 85c:	9b 18       	sub	r9, r11
 85e:	0e c0       	rjmp	.+28     	; 0x87c <vfprintf+0x330>
 860:	b2 14       	cp	r11, r2
 862:	60 f4       	brcc	.+24     	; 0x87c <vfprintf+0x330>
 864:	b6 01       	movw	r22, r12
 866:	80 e2       	ldi	r24, 0x20	; 32
 868:	90 e0       	ldi	r25, 0x00	; 0
 86a:	0e 94 9d 04 	call	0x93a	; 0x93a <fputc>
 86e:	b3 94       	inc	r11
 870:	f7 cf       	rjmp	.-18     	; 0x860 <vfprintf+0x314>
 872:	b2 14       	cp	r11, r2
 874:	18 f4       	brcc	.+6      	; 0x87c <vfprintf+0x330>
 876:	2b 18       	sub	r2, r11
 878:	02 c0       	rjmp	.+4      	; 0x87e <vfprintf+0x332>
 87a:	98 2c       	mov	r9, r8
 87c:	21 2c       	mov	r2, r1
 87e:	a4 fe       	sbrs	r10, 4
 880:	10 c0       	rjmp	.+32     	; 0x8a2 <vfprintf+0x356>
 882:	b6 01       	movw	r22, r12
 884:	80 e3       	ldi	r24, 0x30	; 48
 886:	90 e0       	ldi	r25, 0x00	; 0
 888:	0e 94 9d 04 	call	0x93a	; 0x93a <fputc>
 88c:	a2 fe       	sbrs	r10, 2
 88e:	17 c0       	rjmp	.+46     	; 0x8be <vfprintf+0x372>
 890:	a1 fc       	sbrc	r10, 1
 892:	03 c0       	rjmp	.+6      	; 0x89a <vfprintf+0x34e>
 894:	88 e7       	ldi	r24, 0x78	; 120
 896:	90 e0       	ldi	r25, 0x00	; 0
 898:	02 c0       	rjmp	.+4      	; 0x89e <vfprintf+0x352>
 89a:	88 e5       	ldi	r24, 0x58	; 88
 89c:	90 e0       	ldi	r25, 0x00	; 0
 89e:	b6 01       	movw	r22, r12
 8a0:	0c c0       	rjmp	.+24     	; 0x8ba <vfprintf+0x36e>
 8a2:	8a 2d       	mov	r24, r10
 8a4:	86 78       	andi	r24, 0x86	; 134
 8a6:	59 f0       	breq	.+22     	; 0x8be <vfprintf+0x372>
 8a8:	a1 fe       	sbrs	r10, 1
 8aa:	02 c0       	rjmp	.+4      	; 0x8b0 <vfprintf+0x364>
 8ac:	8b e2       	ldi	r24, 0x2B	; 43
 8ae:	01 c0       	rjmp	.+2      	; 0x8b2 <vfprintf+0x366>
 8b0:	80 e2       	ldi	r24, 0x20	; 32
 8b2:	a7 fc       	sbrc	r10, 7
 8b4:	8d e2       	ldi	r24, 0x2D	; 45
 8b6:	b6 01       	movw	r22, r12
 8b8:	90 e0       	ldi	r25, 0x00	; 0
 8ba:	0e 94 9d 04 	call	0x93a	; 0x93a <fputc>
 8be:	89 14       	cp	r8, r9
 8c0:	38 f4       	brcc	.+14     	; 0x8d0 <vfprintf+0x384>
 8c2:	b6 01       	movw	r22, r12
 8c4:	80 e3       	ldi	r24, 0x30	; 48
 8c6:	90 e0       	ldi	r25, 0x00	; 0
 8c8:	0e 94 9d 04 	call	0x93a	; 0x93a <fputc>
 8cc:	9a 94       	dec	r9
 8ce:	f7 cf       	rjmp	.-18     	; 0x8be <vfprintf+0x372>
 8d0:	8a 94       	dec	r8
 8d2:	f3 01       	movw	r30, r6
 8d4:	e8 0d       	add	r30, r8
 8d6:	f1 1d       	adc	r31, r1
 8d8:	80 81       	ld	r24, Z
 8da:	b6 01       	movw	r22, r12
 8dc:	90 e0       	ldi	r25, 0x00	; 0
 8de:	0e 94 9d 04 	call	0x93a	; 0x93a <fputc>
 8e2:	81 10       	cpse	r8, r1
 8e4:	f5 cf       	rjmp	.-22     	; 0x8d0 <vfprintf+0x384>
 8e6:	22 20       	and	r2, r2
 8e8:	09 f4       	brne	.+2      	; 0x8ec <vfprintf+0x3a0>
 8ea:	42 ce       	rjmp	.-892    	; 0x570 <vfprintf+0x24>
 8ec:	b6 01       	movw	r22, r12
 8ee:	80 e2       	ldi	r24, 0x20	; 32
 8f0:	90 e0       	ldi	r25, 0x00	; 0
 8f2:	0e 94 9d 04 	call	0x93a	; 0x93a <fputc>
 8f6:	2a 94       	dec	r2
 8f8:	f6 cf       	rjmp	.-20     	; 0x8e6 <vfprintf+0x39a>
 8fa:	f6 01       	movw	r30, r12
 8fc:	86 81       	ldd	r24, Z+6	; 0x06
 8fe:	97 81       	ldd	r25, Z+7	; 0x07
 900:	02 c0       	rjmp	.+4      	; 0x906 <vfprintf+0x3ba>
 902:	8f ef       	ldi	r24, 0xFF	; 255
 904:	9f ef       	ldi	r25, 0xFF	; 255
 906:	2b 96       	adiw	r28, 0x0b	; 11
 908:	e2 e1       	ldi	r30, 0x12	; 18
 90a:	0c 94 53 05 	jmp	0xaa6	; 0xaa6 <__epilogue_restores__>

0000090e <strnlen_P>:
 90e:	fc 01       	movw	r30, r24
 910:	05 90       	lpm	r0, Z+
 912:	61 50       	subi	r22, 0x01	; 1
 914:	70 40       	sbci	r23, 0x00	; 0
 916:	01 10       	cpse	r0, r1
 918:	d8 f7       	brcc	.-10     	; 0x910 <strnlen_P+0x2>
 91a:	80 95       	com	r24
 91c:	90 95       	com	r25
 91e:	8e 0f       	add	r24, r30
 920:	9f 1f       	adc	r25, r31
 922:	08 95       	ret

00000924 <strnlen>:
 924:	fc 01       	movw	r30, r24
 926:	61 50       	subi	r22, 0x01	; 1
 928:	70 40       	sbci	r23, 0x00	; 0
 92a:	01 90       	ld	r0, Z+
 92c:	01 10       	cpse	r0, r1
 92e:	d8 f7       	brcc	.-10     	; 0x926 <strnlen+0x2>
 930:	80 95       	com	r24
 932:	90 95       	com	r25
 934:	8e 0f       	add	r24, r30
 936:	9f 1f       	adc	r25, r31
 938:	08 95       	ret

0000093a <fputc>:
 93a:	0f 93       	push	r16
 93c:	1f 93       	push	r17
 93e:	cf 93       	push	r28
 940:	df 93       	push	r29
 942:	fb 01       	movw	r30, r22
 944:	23 81       	ldd	r18, Z+3	; 0x03
 946:	21 fd       	sbrc	r18, 1
 948:	03 c0       	rjmp	.+6      	; 0x950 <fputc+0x16>
 94a:	8f ef       	ldi	r24, 0xFF	; 255
 94c:	9f ef       	ldi	r25, 0xFF	; 255
 94e:	2c c0       	rjmp	.+88     	; 0x9a8 <fputc+0x6e>
 950:	22 ff       	sbrs	r18, 2
 952:	16 c0       	rjmp	.+44     	; 0x980 <fputc+0x46>
 954:	46 81       	ldd	r20, Z+6	; 0x06
 956:	57 81       	ldd	r21, Z+7	; 0x07
 958:	24 81       	ldd	r18, Z+4	; 0x04
 95a:	35 81       	ldd	r19, Z+5	; 0x05
 95c:	42 17       	cp	r20, r18
 95e:	53 07       	cpc	r21, r19
 960:	44 f4       	brge	.+16     	; 0x972 <fputc+0x38>
 962:	a0 81       	ld	r26, Z
 964:	b1 81       	ldd	r27, Z+1	; 0x01
 966:	9d 01       	movw	r18, r26
 968:	2f 5f       	subi	r18, 0xFF	; 255
 96a:	3f 4f       	sbci	r19, 0xFF	; 255
 96c:	31 83       	std	Z+1, r19	; 0x01
 96e:	20 83       	st	Z, r18
 970:	8c 93       	st	X, r24
 972:	26 81       	ldd	r18, Z+6	; 0x06
 974:	37 81       	ldd	r19, Z+7	; 0x07
 976:	2f 5f       	subi	r18, 0xFF	; 255
 978:	3f 4f       	sbci	r19, 0xFF	; 255
 97a:	37 83       	std	Z+7, r19	; 0x07
 97c:	26 83       	std	Z+6, r18	; 0x06
 97e:	14 c0       	rjmp	.+40     	; 0x9a8 <fputc+0x6e>
 980:	8b 01       	movw	r16, r22
 982:	ec 01       	movw	r28, r24
 984:	fb 01       	movw	r30, r22
 986:	00 84       	ldd	r0, Z+8	; 0x08
 988:	f1 85       	ldd	r31, Z+9	; 0x09
 98a:	e0 2d       	mov	r30, r0
 98c:	09 95       	icall
 98e:	89 2b       	or	r24, r25
 990:	e1 f6       	brne	.-72     	; 0x94a <fputc+0x10>
 992:	d8 01       	movw	r26, r16
 994:	16 96       	adiw	r26, 0x06	; 6
 996:	8d 91       	ld	r24, X+
 998:	9c 91       	ld	r25, X
 99a:	17 97       	sbiw	r26, 0x07	; 7
 99c:	01 96       	adiw	r24, 0x01	; 1
 99e:	17 96       	adiw	r26, 0x07	; 7
 9a0:	9c 93       	st	X, r25
 9a2:	8e 93       	st	-X, r24
 9a4:	16 97       	sbiw	r26, 0x06	; 6
 9a6:	ce 01       	movw	r24, r28
 9a8:	df 91       	pop	r29
 9aa:	cf 91       	pop	r28
 9ac:	1f 91       	pop	r17
 9ae:	0f 91       	pop	r16
 9b0:	08 95       	ret

000009b2 <__ultoa_invert>:
 9b2:	fa 01       	movw	r30, r20
 9b4:	aa 27       	eor	r26, r26
 9b6:	28 30       	cpi	r18, 0x08	; 8
 9b8:	51 f1       	breq	.+84     	; 0xa0e <__ultoa_invert+0x5c>
 9ba:	20 31       	cpi	r18, 0x10	; 16
 9bc:	81 f1       	breq	.+96     	; 0xa1e <__ultoa_invert+0x6c>
 9be:	e8 94       	clt
 9c0:	6f 93       	push	r22
 9c2:	6e 7f       	andi	r22, 0xFE	; 254
 9c4:	6e 5f       	subi	r22, 0xFE	; 254
 9c6:	7f 4f       	sbci	r23, 0xFF	; 255
 9c8:	8f 4f       	sbci	r24, 0xFF	; 255
 9ca:	9f 4f       	sbci	r25, 0xFF	; 255
 9cc:	af 4f       	sbci	r26, 0xFF	; 255
 9ce:	b1 e0       	ldi	r27, 0x01	; 1
 9d0:	3e d0       	rcall	.+124    	; 0xa4e <__ultoa_invert+0x9c>
 9d2:	b4 e0       	ldi	r27, 0x04	; 4
 9d4:	3c d0       	rcall	.+120    	; 0xa4e <__ultoa_invert+0x9c>
 9d6:	67 0f       	add	r22, r23
 9d8:	78 1f       	adc	r23, r24
 9da:	89 1f       	adc	r24, r25
 9dc:	9a 1f       	adc	r25, r26
 9de:	a1 1d       	adc	r26, r1
 9e0:	68 0f       	add	r22, r24
 9e2:	79 1f       	adc	r23, r25
 9e4:	8a 1f       	adc	r24, r26
 9e6:	91 1d       	adc	r25, r1
 9e8:	a1 1d       	adc	r26, r1
 9ea:	6a 0f       	add	r22, r26
 9ec:	71 1d       	adc	r23, r1
 9ee:	81 1d       	adc	r24, r1
 9f0:	91 1d       	adc	r25, r1
 9f2:	a1 1d       	adc	r26, r1
 9f4:	20 d0       	rcall	.+64     	; 0xa36 <__ultoa_invert+0x84>
 9f6:	09 f4       	brne	.+2      	; 0x9fa <__ultoa_invert+0x48>
 9f8:	68 94       	set
 9fa:	3f 91       	pop	r19
 9fc:	2a e0       	ldi	r18, 0x0A	; 10
 9fe:	26 9f       	mul	r18, r22
 a00:	11 24       	eor	r1, r1
 a02:	30 19       	sub	r19, r0
 a04:	30 5d       	subi	r19, 0xD0	; 208
 a06:	31 93       	st	Z+, r19
 a08:	de f6       	brtc	.-74     	; 0x9c0 <__ultoa_invert+0xe>
 a0a:	cf 01       	movw	r24, r30
 a0c:	08 95       	ret
 a0e:	46 2f       	mov	r20, r22
 a10:	47 70       	andi	r20, 0x07	; 7
 a12:	40 5d       	subi	r20, 0xD0	; 208
 a14:	41 93       	st	Z+, r20
 a16:	b3 e0       	ldi	r27, 0x03	; 3
 a18:	0f d0       	rcall	.+30     	; 0xa38 <__ultoa_invert+0x86>
 a1a:	c9 f7       	brne	.-14     	; 0xa0e <__ultoa_invert+0x5c>
 a1c:	f6 cf       	rjmp	.-20     	; 0xa0a <__ultoa_invert+0x58>
 a1e:	46 2f       	mov	r20, r22
 a20:	4f 70       	andi	r20, 0x0F	; 15
 a22:	40 5d       	subi	r20, 0xD0	; 208
 a24:	4a 33       	cpi	r20, 0x3A	; 58
 a26:	18 f0       	brcs	.+6      	; 0xa2e <__ultoa_invert+0x7c>
 a28:	49 5d       	subi	r20, 0xD9	; 217
 a2a:	31 fd       	sbrc	r19, 1
 a2c:	40 52       	subi	r20, 0x20	; 32
 a2e:	41 93       	st	Z+, r20
 a30:	02 d0       	rcall	.+4      	; 0xa36 <__ultoa_invert+0x84>
 a32:	a9 f7       	brne	.-22     	; 0xa1e <__ultoa_invert+0x6c>
 a34:	ea cf       	rjmp	.-44     	; 0xa0a <__ultoa_invert+0x58>
 a36:	b4 e0       	ldi	r27, 0x04	; 4
 a38:	a6 95       	lsr	r26
 a3a:	97 95       	ror	r25
 a3c:	87 95       	ror	r24
 a3e:	77 95       	ror	r23
 a40:	67 95       	ror	r22
 a42:	ba 95       	dec	r27
 a44:	c9 f7       	brne	.-14     	; 0xa38 <__ultoa_invert+0x86>
 a46:	00 97       	sbiw	r24, 0x00	; 0
 a48:	61 05       	cpc	r22, r1
 a4a:	71 05       	cpc	r23, r1
 a4c:	08 95       	ret
 a4e:	9b 01       	movw	r18, r22
 a50:	ac 01       	movw	r20, r24
 a52:	0a 2e       	mov	r0, r26
 a54:	06 94       	lsr	r0
 a56:	57 95       	ror	r21
 a58:	47 95       	ror	r20
 a5a:	37 95       	ror	r19
 a5c:	27 95       	ror	r18
 a5e:	ba 95       	dec	r27
 a60:	c9 f7       	brne	.-14     	; 0xa54 <__ultoa_invert+0xa2>
 a62:	62 0f       	add	r22, r18
 a64:	73 1f       	adc	r23, r19
 a66:	84 1f       	adc	r24, r20
 a68:	95 1f       	adc	r25, r21
 a6a:	a0 1d       	adc	r26, r0
 a6c:	08 95       	ret

00000a6e <__prologue_saves__>:
 a6e:	2f 92       	push	r2
 a70:	3f 92       	push	r3
 a72:	4f 92       	push	r4
 a74:	5f 92       	push	r5
 a76:	6f 92       	push	r6
 a78:	7f 92       	push	r7
 a7a:	8f 92       	push	r8
 a7c:	9f 92       	push	r9
 a7e:	af 92       	push	r10
 a80:	bf 92       	push	r11
 a82:	cf 92       	push	r12
 a84:	df 92       	push	r13
 a86:	ef 92       	push	r14
 a88:	ff 92       	push	r15
 a8a:	0f 93       	push	r16
 a8c:	1f 93       	push	r17
 a8e:	cf 93       	push	r28
 a90:	df 93       	push	r29
 a92:	cd b7       	in	r28, 0x3d	; 61
 a94:	de b7       	in	r29, 0x3e	; 62
 a96:	ca 1b       	sub	r28, r26
 a98:	db 0b       	sbc	r29, r27
 a9a:	0f b6       	in	r0, 0x3f	; 63
 a9c:	f8 94       	cli
 a9e:	de bf       	out	0x3e, r29	; 62
 aa0:	0f be       	out	0x3f, r0	; 63
 aa2:	cd bf       	out	0x3d, r28	; 61
 aa4:	09 94       	ijmp

00000aa6 <__epilogue_restores__>:
 aa6:	2a 88       	ldd	r2, Y+18	; 0x12
 aa8:	39 88       	ldd	r3, Y+17	; 0x11
 aaa:	48 88       	ldd	r4, Y+16	; 0x10
 aac:	5f 84       	ldd	r5, Y+15	; 0x0f
 aae:	6e 84       	ldd	r6, Y+14	; 0x0e
 ab0:	7d 84       	ldd	r7, Y+13	; 0x0d
 ab2:	8c 84       	ldd	r8, Y+12	; 0x0c
 ab4:	9b 84       	ldd	r9, Y+11	; 0x0b
 ab6:	aa 84       	ldd	r10, Y+10	; 0x0a
 ab8:	b9 84       	ldd	r11, Y+9	; 0x09
 aba:	c8 84       	ldd	r12, Y+8	; 0x08
 abc:	df 80       	ldd	r13, Y+7	; 0x07
 abe:	ee 80       	ldd	r14, Y+6	; 0x06
 ac0:	fd 80       	ldd	r15, Y+5	; 0x05
 ac2:	0c 81       	ldd	r16, Y+4	; 0x04
 ac4:	1b 81       	ldd	r17, Y+3	; 0x03
 ac6:	aa 81       	ldd	r26, Y+2	; 0x02
 ac8:	b9 81       	ldd	r27, Y+1	; 0x01
 aca:	ce 0f       	add	r28, r30
 acc:	d1 1d       	adc	r29, r1
 ace:	0f b6       	in	r0, 0x3f	; 63
 ad0:	f8 94       	cli
 ad2:	de bf       	out	0x3e, r29	; 62
 ad4:	0f be       	out	0x3f, r0	; 63
 ad6:	cd bf       	out	0x3d, r28	; 61
 ad8:	ed 01       	movw	r28, r26
 ada:	08 95       	ret

00000adc <_exit>:
 adc:	f8 94       	cli

00000ade <__stop_program>:
 ade:	ff cf       	rjmp	.-2      	; 0xade <__stop_program>
