// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-3-Clause)
/*
 * Copyright (C) 2024, STMicroelectronics - All Rights Reserved
 * Author: STM32CubeMX code generation for STMicroelectronics.
 */

/* For more information on Device Tree configuration, please refer to
 * https://wiki.st.com/stm32mpu/wiki/Category:Device_tree_configuration
 */

/ {
	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* USER CODE BEGIN reserved-memory */

		tfa_bl31:tfa-bl31@a000000{
			reg = <0x0 0xa000000 0x0 0x20000>;
			no-map;
		};

		hpdma1_lli:hpdma1-lli@a020000{
			reg = <0x0 0xa020000 0x0 0xf0f0>;
			no-map;
		};

		hpdma2_lli:hpdma2-lli@a02f0f0{
			reg = <0x0 0xa02f0f0 0x0 0xf0f0>;
			no-map;
		};

		hpdma3_lli:hpdma3-lli@a03e1e0{
			reg = <0x0 0xa03e1e0 0x0 0x1e20>;
			no-map;
		};

		bsec_mirror:bsec-mirror@a040000{
			reg = <0x0 0xa040000 0x0 0x1000>;
			no-map;
		};

		cm33_sram1:cm33-sram1@a041000{
			reg = <0x0 0xa041000 0x0 0x1f000>;
			no-map;
		};

		cm33_sram2:cm33-sram2@a060000{
			reg = <0x0 0xa060000 0x0 0x20000>;
			no-map;
		};

		cm33_retram:cm33-retram@a080000{
			reg = <0x0 0xa080000 0x0 0x1f000>;
			no-map;
		};

		ddr_param:ddr-param@a09f000{
			reg = <0x0 0xa09f000 0x0 0x1000>;
			no-map;
		};

		bl31_lowpower:bl31-lowpower@42000000{
			reg = <0x0 0x42000000 0x0 0x1000>;
			no-map;
		};

		tfm_its:tfm-its@42001000{
			reg = <0x0 0x42001000 0x0 0x1000>;
			no-map;
		};

		mm_ospi2:mm-ospi@60000000{
			reg = <0x0 0x60000000 0x0 0x10000000>;
			no-map;
		};

		tfm_code:tfm-code@80000000{
			reg = <0x0 0x80000000 0x0 0x100000>;
			no-map;
		};

		cm33_cube_fw:cm33-cube-fw@80100000{
			reg = <0x0 0x80100000 0x0 0x800000>;
			no-map;
		};

		tfm_data:tfm-data@80900000{
			reg = <0x0 0x80900000 0x0 0x100000>;
			no-map;
		};

		cm33_cube_data:cm33-cube-data@80a00000{
			reg = <0x0 0x80a00000 0x0 0x800000>;
			no-map;
		};

		ipc_shmem_1:ipc-shmem-1@81200000{
			compatible = "shared-dma-pool";
			reg = <0x0 0x81200000 0x0 0xf8000>;
			no-map;
		};

		vdev0vring0:vdev0vring0@812f8000{
			compatible = "shared-dma-pool";
			reg = <0x0 0x812f8000 0x0 0x1000>;
			no-map;
		};

		vdev0vring1:vdev0vring1@812f9000{
			compatible = "shared-dma-pool";
			reg = <0x0 0x812f9000 0x0 0x1000>;
			no-map;
		};

		vdev0buffer:vdev0buffer@812fa000{
			compatible = "shared-dma-pool";
			reg = <0x0 0x812fa000 0x0 0x6000>;
			no-map;
		};

		spare1:spare1@81300000{
			reg = <0x0 0x81300000 0x0 0xcc0000>;
			no-map;
		};

		bl31_context:bl31-context@81fc0000{
			reg = <0x0 0x81fc0000 0x0 0x40000>;
			no-map;
		};

		op_tee:op-tee@82000000{
			reg = <0x0 0x82000000 0x0 0x2000000>;
			no-map;
		};

		gpu_reserved:gpu-reserved@fa800000{
			reg = <0x0 0xfa800000 0x0 0x4000000>;
			no-map;
		};

		ltdc_sec_layer:ltdc-sec-layer@fe800000{
			reg = <0x0 0xfe800000 0x0 0x800000>;
			no-map;
		};

		ltdc_sec_rotation:ltdc-sec-rotation@ff000000{
			reg = <0x0 0xff000000 0x0 0x1000000>;
			no-map;
		};

		linux,cma{
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0 0x80000000 0 0x80000000>;
			size = <0x0 0x8000000>;
			alignment = <0x0 0x2000>;
			linux,cma-default;
		};
		/* USER CODE END reserved-memory */
	};
};
