{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537472946723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537472946730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 20 16:49:06 2018 " "Processing started: Thu Sep 20 16:49:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537472946730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472946730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472946731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537472947331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537472947331 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator relogio.vhd(79) " "VHDL syntax error at relogio.vhd(79) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965508 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator relogio.vhd(80) " "VHDL syntax error at relogio.vhd(80) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965508 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator relogio.vhd(81) " "VHDL syntax error at relogio.vhd(81) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 81 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965508 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator relogio.vhd(84) " "VHDL syntax error at relogio.vhd(84) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965508 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \"then\" relogio.vhd(88) " "VHDL syntax error at relogio.vhd(88) near text \":\";  expecting \"then\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965508 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" relogio.vhd(94) " "VHDL syntax error at relogio.vhd(94) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965508 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" relogio.vhd(94) " "VHDL syntax error at relogio.vhd(94) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965508 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" relogio.vhd(95) " "VHDL syntax error at relogio.vhd(95) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965508 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" relogio.vhd(95) " "VHDL syntax error at relogio.vhd(95) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965509 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" relogio.vhd(96) " "VHDL syntax error at relogio.vhd(96) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 96 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965509 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" relogio.vhd(96) " "VHDL syntax error at relogio.vhd(96) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/relogio.vhd" 96 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 0 0 " "Found 0 design units, including 0 entities, in source file relogio.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/romMif.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537472965513 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/romMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537472965513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965513 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement alu.vhd(17) " "VHDL syntax error at alu.vhd(17) near text \"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/alu.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement alu.vhd(20) " "VHDL syntax error at alu.vhd(20) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/alu.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\" alu.vhd(22) " "VHDL syntax error at alu.vhd(22) near text \"case\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\"" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/alu.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement alu.vhd(25) " "VHDL syntax error at alu.vhd(25) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/alu.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" alu.vhd(27) " "VHDL syntax error at alu.vhd(27) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/alu.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement mux.vhd(20) " "VHDL syntax error at mux.vhd(20) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/mux.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement mux.vhd(22) " "VHDL syntax error at mux.vhd(22) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/mux.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement mux.vhd(24) " "VHDL syntax error at mux.vhd(24) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/mux.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement mux.vhd(26) " "VHDL syntax error at mux.vhd(26) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/mux.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement mux.vhd(28) " "VHDL syntax error at mux.vhd(28) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/mux.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement mux.vhd(30) " "VHDL syntax error at mux.vhd(30) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/mux.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" mux.vhd(32) " "VHDL syntax error at mux.vhd(32) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/designdecomp/relogio/mux.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965518 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 23 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 23 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537472965653 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 20 16:49:25 2018 " "Processing ended: Thu Sep 20 16:49:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537472965653 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537472965653 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537472965653 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537472965653 ""}
