INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/V Abhiram/Desktop/candy_vending_machine/candy_vending_machine.srcs/sources_1/new/Q.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'bal' is not allowed [C:/Users/V Abhiram/Desktop/candy_vending_machine/candy_vending_machine.srcs/sources_1/new/Q.v:35]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'num' is not allowed [C:/Users/V Abhiram/Desktop/candy_vending_machine/candy_vending_machine.srcs/sources_1/new/Q.v:36]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'change' is not allowed [C:/Users/V Abhiram/Desktop/candy_vending_machine/candy_vending_machine.srcs/sources_1/new/Q.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/V Abhiram/Desktop/candy_vending_machine/candy_vending_machine.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/V Abhiram/Desktop/candy_vending_machine/candy_vending_machine.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
