m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Code/FPGADesign/MatrixMul
vConvolution
Z0 !s110 1733191468
!i10b 1
!s100 X<WgNmZUV8BMWV2T>W3h`1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IV:l_83L?iO5IGeYiigSF82
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Code/FPGADesign/Convolution
w1733191461
8D:/Code/FPGADesign/Convolution/modules/Convolution.v
FD:/Code/FPGADesign/Convolution/modules/Convolution.v
!i122 17
L0 1 102
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1733191468.000000
!s107 D:/Code/FPGADesign/Convolution/modules/Convolution.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Convolution/modules/Convolution.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@convolution
vConvolution_tb
R0
!i10b 1
!s100 XzFfe9CNi<YSMYi:KY66A0
R1
InU_WGd^cNcX2g1JC6n4W:2
R2
R3
w1733191435
8D:/Code/FPGADesign/Convolution/test_benches/Convolution_tb.v
FD:/Code/FPGADesign/Convolution/test_benches/Convolution_tb.v
!i122 18
L0 3 58
R4
r1
!s85 0
31
R5
!s107 D:/Code/FPGADesign/Convolution/test_benches/Convolution_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Convolution/test_benches/Convolution_tb.v|
!i113 1
R6
R7
n@convolution_tb
vPE
R0
!i10b 1
!s100 7?VkI[:>S@hdiA>MKVGS23
R1
IM9BMi`H?8MKh<Ce2@H]9f2
R2
R3
w1733190029
8D:/Code/FPGADesign/Convolution/modules/PE.v
FD:/Code/FPGADesign/Convolution/modules/PE.v
!i122 16
L0 1 21
R4
r1
!s85 0
31
R5
!s107 D:/Code/FPGADesign/Convolution/modules/PE.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Convolution/modules/PE.v|
!i113 1
R6
R7
n@p@e
