// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgG_dout,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_empty_n,
        imgG_read,
        imgRB_din,
        imgRB_num_data_valid,
        imgRB_fifo_cap,
        imgRB_full_n,
        imgRB_write,
        p_0_2_0_0_09101515_lcssa1552_i,
        p_0_1_0_0_09091513_lcssa1550_i,
        p_0_0_0_0_09081511_lcssa1548_i,
        p_0_0_0948_114981510_lcssa1546_i,
        p_0_0_0949_114961508_lcssa1544_i,
        p_0_0_0950_114941506_lcssa1542_i,
        p_0_2_0_0_09161503_lcssa1540_i,
        p_0_1_0_0_09151501_lcssa1538_i,
        p_0_0_0_0_09141499_lcssa1536_i,
        p_0_0_0948_21438_lcssa1470_i,
        p_0_0_0949_21435_lcssa1468_i,
        p_0_0_0950_21432_lcssa1466_i,
        p_0_0_09481408_lcssa1458_i,
        p_0_0_09491405_lcssa1456_i,
        p_0_0_09501402_lcssa1454_i,
        loopWidth_i,
        cmp203_i,
        empty_51,
        xor_i,
        empty,
        cmp59_i,
        red_i,
        p_0_2_0_0_09101516_i_out,
        p_0_2_0_0_09101516_i_out_ap_vld,
        p_0_1_0_0_09091514_i_out,
        p_0_1_0_0_09091514_i_out_ap_vld,
        p_0_0_0_0_09081512_i_out,
        p_0_0_0_0_09081512_i_out_ap_vld,
        p_0_0_0948_114981509_i_out,
        p_0_0_0948_114981509_i_out_ap_vld,
        p_0_0_0949_114961507_i_out,
        p_0_0_0949_114961507_i_out_ap_vld,
        p_0_0_0950_114941505_i_out,
        p_0_0_0950_114941505_i_out_ap_vld,
        p_0_2_0_0_09161504_i_out,
        p_0_2_0_0_09161504_i_out_ap_vld,
        p_0_1_0_0_09151502_i_out,
        p_0_1_0_0_09151502_i_out_ap_vld,
        p_0_0_0_0_09141500_i_out,
        p_0_0_0_0_09141500_i_out_ap_vld,
        p_0_0_0948_21437_i_out,
        p_0_0_0948_21437_i_out_ap_vld,
        p_0_0_0949_21434_i_out,
        p_0_0_0949_21434_i_out_ap_vld,
        p_0_0_0950_21431_i_out,
        p_0_0_0950_21431_i_out_ap_vld,
        p_0_0_09481407_i_out,
        p_0_0_09481407_i_out_ap_vld,
        p_0_0_09491404_i_out,
        p_0_0_09491404_i_out_ap_vld,
        p_0_0_09501401_i_out,
        p_0_0_09501401_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [29:0] imgG_dout;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_empty_n;
output   imgG_read;
output  [29:0] imgRB_din;
input  [2:0] imgRB_num_data_valid;
input  [2:0] imgRB_fifo_cap;
input   imgRB_full_n;
output   imgRB_write;
input  [9:0] p_0_2_0_0_09101515_lcssa1552_i;
input  [9:0] p_0_1_0_0_09091513_lcssa1550_i;
input  [9:0] p_0_0_0_0_09081511_lcssa1548_i;
input  [9:0] p_0_0_0948_114981510_lcssa1546_i;
input  [9:0] p_0_0_0949_114961508_lcssa1544_i;
input  [9:0] p_0_0_0950_114941506_lcssa1542_i;
input  [9:0] p_0_2_0_0_09161503_lcssa1540_i;
input  [9:0] p_0_1_0_0_09151501_lcssa1538_i;
input  [9:0] p_0_0_0_0_09141499_lcssa1536_i;
input  [9:0] p_0_0_0948_21438_lcssa1470_i;
input  [9:0] p_0_0_0949_21435_lcssa1468_i;
input  [9:0] p_0_0_0950_21432_lcssa1466_i;
input  [9:0] p_0_0_09481408_lcssa1458_i;
input  [9:0] p_0_0_09491405_lcssa1456_i;
input  [9:0] p_0_0_09501402_lcssa1454_i;
input  [10:0] loopWidth_i;
input  [0:0] cmp203_i;
input  [0:0] empty_51;
input  [14:0] xor_i;
input  [10:0] empty;
input  [0:0] cmp59_i;
input  [0:0] red_i;
output  [9:0] p_0_2_0_0_09101516_i_out;
output   p_0_2_0_0_09101516_i_out_ap_vld;
output  [9:0] p_0_1_0_0_09091514_i_out;
output   p_0_1_0_0_09091514_i_out_ap_vld;
output  [9:0] p_0_0_0_0_09081512_i_out;
output   p_0_0_0_0_09081512_i_out_ap_vld;
output  [9:0] p_0_0_0948_114981509_i_out;
output   p_0_0_0948_114981509_i_out_ap_vld;
output  [9:0] p_0_0_0949_114961507_i_out;
output   p_0_0_0949_114961507_i_out_ap_vld;
output  [9:0] p_0_0_0950_114941505_i_out;
output   p_0_0_0950_114941505_i_out_ap_vld;
output  [9:0] p_0_2_0_0_09161504_i_out;
output   p_0_2_0_0_09161504_i_out_ap_vld;
output  [9:0] p_0_1_0_0_09151502_i_out;
output   p_0_1_0_0_09151502_i_out_ap_vld;
output  [9:0] p_0_0_0_0_09141500_i_out;
output   p_0_0_0_0_09141500_i_out_ap_vld;
output  [9:0] p_0_0_0948_21437_i_out;
output   p_0_0_0948_21437_i_out_ap_vld;
output  [9:0] p_0_0_0949_21434_i_out;
output   p_0_0_0949_21434_i_out_ap_vld;
output  [9:0] p_0_0_0950_21431_i_out;
output   p_0_0_0950_21431_i_out_ap_vld;
output  [9:0] p_0_0_09481407_i_out;
output   p_0_0_09481407_i_out_ap_vld;
output  [9:0] p_0_0_09491404_i_out;
output   p_0_0_09491404_i_out_ap_vld;
output  [9:0] p_0_0_09501401_i_out;
output   p_0_0_09501401_i_out_ap_vld;

reg ap_idle;
reg p_0_2_0_0_09101516_i_out_ap_vld;
reg p_0_1_0_0_09091514_i_out_ap_vld;
reg p_0_0_0_0_09081512_i_out_ap_vld;
reg p_0_0_0948_114981509_i_out_ap_vld;
reg p_0_0_0949_114961507_i_out_ap_vld;
reg p_0_0_0950_114941505_i_out_ap_vld;
reg p_0_2_0_0_09161504_i_out_ap_vld;
reg p_0_1_0_0_09151502_i_out_ap_vld;
reg p_0_0_0_0_09141500_i_out_ap_vld;
reg p_0_0_0948_21437_i_out_ap_vld;
reg p_0_0_0949_21434_i_out_ap_vld;
reg p_0_0_0950_21431_i_out_ap_vld;
reg p_0_0_09481407_i_out_ap_vld;
reg p_0_0_09491404_i_out_ap_vld;
reg p_0_0_09501401_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln633_reg_2118;
reg   [0:0] icmp_ln643_reg_2122;
wire   [0:0] cmp59_i_read_reg_2107;
reg    ap_predicate_op100_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] and_ln833_reg_2161;
reg   [0:0] and_ln833_reg_2161_pp0_iter5_reg;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln633_fu_843_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgG_blk_n;
wire    ap_block_pp0_stage0;
reg    imgRB_blk_n;
reg   [9:0] p_0_0_0949_21484_ph_i_reg_472;
reg   [9:0] pix_3_reg_536;
reg   [9:0] pix_3_reg_536_pp0_iter3_reg;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] pix_3_reg_536_pp0_iter4_reg;
reg   [9:0] pix_3_reg_536_pp0_iter5_reg;
reg   [9:0] pix_4_reg_600;
reg   [9:0] pix_4_reg_600_pp0_iter4_reg;
reg   [9:0] pix_reg_610;
reg   [9:0] pix_reg_610_pp0_iter4_reg;
reg   [0:0] icmp_ln633_reg_2118_pp0_iter1_reg;
reg   [0:0] icmp_ln633_reg_2118_pp0_iter2_reg;
reg   [0:0] icmp_ln633_reg_2118_pp0_iter3_reg;
reg   [0:0] icmp_ln633_reg_2118_pp0_iter4_reg;
reg   [0:0] icmp_ln633_reg_2118_pp0_iter5_reg;
wire   [0:0] icmp_ln643_fu_865_p2;
reg   [0:0] icmp_ln643_reg_2122_pp0_iter1_reg;
reg   [10:0] lineBuffer_addr_reg_2126;
reg   [10:0] lineBuffer_1_addr_reg_2132;
reg   [10:0] lineBuffer_1_addr_reg_2132_pp0_iter1_reg;
wire   [0:0] cmp161_i_fu_871_p2;
reg   [0:0] cmp161_i_reg_2138;
reg   [0:0] cmp161_i_reg_2138_pp0_iter1_reg;
wire   [0:0] icmp_ln772_fu_893_p2;
reg   [0:0] icmp_ln772_reg_2157;
reg   [0:0] icmp_ln772_reg_2157_pp0_iter1_reg;
reg   [0:0] icmp_ln772_reg_2157_pp0_iter2_reg;
reg   [0:0] icmp_ln772_reg_2157_pp0_iter3_reg;
reg   [0:0] icmp_ln772_reg_2157_pp0_iter4_reg;
reg   [0:0] icmp_ln772_reg_2157_pp0_iter5_reg;
wire   [0:0] and_ln833_fu_905_p2;
reg   [0:0] and_ln833_reg_2161_pp0_iter1_reg;
reg   [0:0] and_ln833_reg_2161_pp0_iter2_reg;
reg   [0:0] and_ln833_reg_2161_pp0_iter3_reg;
reg   [0:0] and_ln833_reg_2161_pp0_iter4_reg;
reg   [9:0] p_0_1_0_0_09151502_i_load_reg_2165;
reg   [9:0] p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter2_reg;
reg   [9:0] p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter3_reg;
reg   [9:0] p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg;
reg   [9:0] p_0_1_0_0_09091514_i_load_reg_2172;
reg   [9:0] p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter2_reg;
reg   [9:0] p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter3_reg;
reg   [9:0] p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg;
wire   [9:0] trunc_ln654_fu_922_p1;
reg   [9:0] trunc_ln654_reg_2179;
reg   [9:0] tmp_6_i1_reg_2187;
reg   [9:0] tmp_7_i2_reg_2194;
wire   [9:0] trunc_ln654_1_fu_947_p1;
reg   [9:0] trunc_ln654_1_reg_2202;
reg   [9:0] tmp_9_i3_reg_2209;
reg   [9:0] tmp_i4_reg_2215;
wire   [9:0] trunc_ln666_fu_971_p1;
reg   [9:0] p_0_0_0_0_09141500_i_load_reg_2232;
reg   [9:0] p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg;
reg   [9:0] p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg;
reg   [9:0] p_0_2_0_0_09161504_i_load_reg_2237;
reg   [9:0] p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg;
reg   [9:0] p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg;
reg   [9:0] p_0_0_0950_114941505_i_load_reg_2242;
reg   [9:0] p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg;
reg   [9:0] p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg;
reg   [9:0] p_0_0_0949_114961507_i_load_reg_2248;
reg   [9:0] p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg;
reg   [9:0] p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg;
reg   [9:0] p_0_0_0948_114981509_i_load_reg_2253;
reg   [9:0] p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg;
reg   [9:0] p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg;
reg   [9:0] p_0_0_0_0_09081512_i_load_reg_2259;
reg   [9:0] p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg;
reg   [9:0] p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg;
reg   [9:0] p_0_2_0_0_09101516_i_load_reg_2264;
reg   [9:0] p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg;
reg   [9:0] p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg;
reg   [9:0] p_0_0_09501401_i_load_reg_2269;
reg   [9:0] p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg;
reg   [9:0] p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg;
reg   [9:0] p_0_0_09491404_i_load_reg_2275;
reg   [9:0] p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg;
reg   [9:0] p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg;
reg   [9:0] p_0_0_09481407_i_load_reg_2280;
reg   [9:0] p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg;
reg   [9:0] p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg;
reg   [9:0] p_0_0_0950_21431_i_load_reg_2286;
reg   [9:0] p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg;
reg   [9:0] p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg;
reg   [9:0] p_0_0_0949_21434_i_load_reg_2292;
reg   [9:0] p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg;
reg   [9:0] p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg;
reg   [9:0] p_0_0_0948_21437_i_load_reg_2297;
reg   [9:0] p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg;
reg   [9:0] p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg;
wire   [9:0] select_ln710_fu_1052_p3;
wire   [9:0] select_ln710_2_fu_1065_p3;
wire   [9:0] select_ln710_3_fu_1071_p3;
wire   [9:0] select_ln710_5_fu_1084_p3;
wire   [9:0] select_ln710_9_fu_1110_p3;
wire   [9:0] select_ln710_11_fu_1125_p3;
wire   [10:0] zext_ln790_1_fu_1224_p1;
reg   [10:0] zext_ln790_1_reg_2333;
wire   [9:0] agdiff_fu_1252_p3;
reg   [9:0] agdiff_reg_2338;
wire   [10:0] zext_ln791_fu_1260_p1;
reg   [10:0] zext_ln791_reg_2345;
wire   [9:0] agdiff_1_fu_1288_p3;
reg   [9:0] agdiff_1_reg_2350;
wire   [10:0] zext_ln792_fu_1296_p1;
reg   [10:0] zext_ln792_reg_2357;
wire   [9:0] agdiff_2_fu_1324_p3;
reg   [9:0] agdiff_2_reg_2362;
wire   [10:0] zext_ln793_fu_1332_p1;
reg   [10:0] zext_ln793_reg_2369;
wire   [9:0] agdiff_3_fu_1360_p3;
reg   [9:0] agdiff_3_reg_2374;
wire   [5:0] enable_7_fu_1514_p3;
reg   [5:0] enable_7_reg_2381;
wire   [10:0] sub_ln817_fu_1545_p2;
reg   [10:0] sub_ln817_reg_2385;
wire   [10:0] sub_ln818_fu_1561_p2;
reg   [10:0] sub_ln818_reg_2390;
wire   [10:0] sub_ln819_fu_1577_p2;
reg   [10:0] sub_ln819_reg_2395;
wire   [10:0] sub_ln820_fu_1593_p2;
reg   [10:0] sub_ln820_reg_2400;
wire   [12:0] add_ln820_1_fu_1686_p2;
reg   [12:0] add_ln820_1_reg_2405;
wire   [11:0] zext_ln763_fu_1692_p1;
wire   [11:0] zext_ln765_fu_1696_p1;
wire   [11:0] r_fu_1766_p3;
reg   [11:0] r_reg_2422;
wire   [11:0] b_fu_1773_p3;
reg   [11:0] b_reg_2427;
reg    ap_condition_exit_pp0_iter2_stage0;
wire   [10:0] lineBuffer_1_address0;
wire   [10:0] lineBuffer_1_address1;
wire   [29:0] lineBuffer_1_q1;
wire   [10:0] lineBuffer_address0;
wire   [10:0] lineBuffer_address1;
wire   [29:0] lineBuffer_q1;
reg   [9:0] ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4;
wire   [9:0] ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472;
wire   [9:0] ap_phi_reg_pp0_iter0_p_0_0_0948_21486_ph_i_reg_482;
reg   [9:0] ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_482;
reg   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482;
wire   [9:0] ap_phi_reg_pp0_iter0_p_0_0_0950_21482_ph_i_reg_491;
reg   [9:0] ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_491;
reg   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491;
reg   [9:0] ap_phi_mux_downleft_1_phi_fu_503_p4;
wire   [9:0] select_ln710_10_fu_1117_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_downleft_1_reg_500;
reg   [9:0] ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4;
wire   [9:0] select_ln710_12_fu_1132_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0948_21438_i_reg_509;
reg   [9:0] ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4;
wire   [9:0] select_ln710_13_fu_1140_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0949_21435_i_reg_518;
reg   [9:0] ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4;
wire   [9:0] select_ln710_14_fu_1147_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_0950_21432_i_reg_527;
reg   [9:0] ap_phi_mux_pix_3_phi_fu_539_p4;
wire   [9:0] select_ln710_1_fu_1058_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_pix_3_reg_536;
reg   [9:0] ap_phi_mux_upleft_1_phi_fu_549_p4;
wire   [9:0] select_ln710_4_fu_1077_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_upleft_1_reg_546;
reg   [9:0] ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4;
wire   [9:0] select_ln710_6_fu_1090_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_09481408_i_reg_555;
reg   [9:0] ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4;
wire   [9:0] select_ln710_7_fu_1097_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_09491405_i_reg_564;
reg   [9:0] ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4;
wire   [9:0] select_ln710_8_fu_1103_p3;
wire   [9:0] ap_phi_reg_pp0_iter2_p_0_0_09501402_i_reg_573;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_2_reg_582;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_2_reg_582;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_2_reg_582;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_2_reg_582;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_reg_591;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_reg_591;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_reg_591;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_reg_591;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_4_reg_600;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_4_reg_600;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_4_reg_600;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_4_reg_600;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_reg_610;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_reg_610;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_reg_610;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_reg_610;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_2_reg_620;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_2_reg_620;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_2_reg_620;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_2_reg_620;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_reg_629;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_reg_629;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_reg_629;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_reg_629;
reg   [0:0] ap_phi_mux_en_rgd_3_phi_fu_641_p14;
wire   [0:0] ap_phi_reg_pp0_iter4_en_rgd_3_reg_638;
reg   [0:0] ap_phi_mux_en_rgd_2_phi_fu_667_p14;
wire   [0:0] ap_phi_reg_pp0_iter4_en_rgd_2_reg_664;
reg   [0:0] ap_phi_mux_en_rgd_1_phi_fu_693_p14;
wire   [0:0] ap_phi_reg_pp0_iter4_en_rgd_1_reg_690;
reg   [0:0] ap_phi_mux_en_rgd_phi_fu_719_p14;
wire   [0:0] ap_phi_reg_pp0_iter4_en_rgd_reg_716;
reg   [11:0] ap_phi_mux_r_1_phi_fu_745_p4;
reg   [11:0] ap_phi_reg_pp0_iter6_r_1_reg_742;
wire   [11:0] ap_phi_reg_pp0_iter0_r_1_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter1_r_1_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter2_r_1_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter3_r_1_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter4_r_1_reg_742;
reg   [11:0] ap_phi_reg_pp0_iter5_r_1_reg_742;
reg   [11:0] ap_phi_mux_b_1_phi_fu_754_p4;
reg   [11:0] ap_phi_reg_pp0_iter6_b_1_reg_751;
wire   [11:0] ap_phi_reg_pp0_iter0_b_1_reg_751;
reg   [11:0] ap_phi_reg_pp0_iter1_b_1_reg_751;
reg   [11:0] ap_phi_reg_pp0_iter2_b_1_reg_751;
reg   [11:0] ap_phi_reg_pp0_iter3_b_1_reg_751;
reg   [11:0] ap_phi_reg_pp0_iter4_b_1_reg_751;
reg   [11:0] ap_phi_reg_pp0_iter5_b_1_reg_751;
wire   [63:0] zext_ln633_fu_859_p1;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [10:0] x_fu_220;
wire   [10:0] x_5_fu_849_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_z;
reg   [9:0] p_0_0_0_0_09141500_i_fu_224;
reg   [9:0] p_0_1_0_0_09151502_i_fu_228;
reg   [9:0] p_0_2_0_0_09161504_i_fu_232;
reg   [9:0] p_0_0_0950_114941505_i_fu_236;
reg   [9:0] p_0_0_0949_114961507_i_fu_240;
reg   [9:0] p_0_0_0948_114981509_i_fu_244;
reg   [9:0] p_0_0_0_0_09081512_i_fu_248;
reg   [9:0] p_0_1_0_0_09091514_i_fu_252;
reg   [9:0] p_0_2_0_0_09101516_i_fu_256;
reg   [9:0] p_0_0_09501401_i_fu_260;
reg   [9:0] p_0_0_09491404_i_fu_264;
reg   [9:0] p_0_0_09481407_i_fu_268;
reg   [9:0] p_0_0_0950_21431_i_fu_272;
reg   [9:0] p_0_0_0949_21434_i_fu_276;
reg   [9:0] p_0_0_0948_21437_i_fu_280;
reg    imgG_read_local;
wire   [29:0] or_ln835_3_i_fu_1892_p4;
reg    ap_block_pp0_stage0_01001;
reg    imgRB_write_local;
reg    lineBuffer_ce1_local;
reg    lineBuffer_we0_local;
reg    lineBuffer_ce0_local;
reg    lineBuffer_1_ce1_local;
reg    lineBuffer_1_we0_local;
wire   [29:0] LineBufVal_2_fu_1173_p4;
reg    lineBuffer_1_ce0_local;
wire   [0:0] trunc_ln633_fu_855_p1;
wire   [0:0] xor_ln772_fu_877_p2;
wire   [0:0] xor_ln772_1_fu_883_p2;
wire   [14:0] zext_ln772_fu_889_p1;
wire   [0:0] icmp_ln833_fu_899_p2;
wire   [9:0] PixBufVal_2_fu_1155_p3;
wire   [9:0] PixBufVal_1_fu_1161_p3;
wire   [9:0] PixBufVal_fu_1167_p3;
wire   [10:0] zext_ln790_fu_1220_p1;
wire   [10:0] sub_ln790_fu_1228_p2;
wire   [9:0] trunc_ln61_fu_1234_p1;
wire   [0:0] tmp_2_fu_1244_p3;
wire   [9:0] sub_ln61_fu_1238_p2;
wire   [10:0] sub_ln791_fu_1264_p2;
wire   [9:0] trunc_ln61_1_fu_1270_p1;
wire   [0:0] tmp_3_fu_1280_p3;
wire   [9:0] sub_ln61_1_fu_1274_p2;
wire   [10:0] sub_ln792_fu_1300_p2;
wire   [9:0] trunc_ln61_2_fu_1306_p1;
wire   [0:0] tmp_4_fu_1316_p3;
wire   [9:0] sub_ln61_2_fu_1310_p2;
wire   [10:0] sub_ln793_fu_1336_p2;
wire   [9:0] trunc_ln61_3_fu_1342_p1;
wire   [0:0] tmp_5_fu_1352_p3;
wire   [9:0] sub_ln61_3_fu_1346_p2;
wire   [0:0] enable_fu_1398_p2;
wire   [0:0] icmp_ln796_fu_1406_p2;
wire   [1:0] or_ln_i_fu_1410_p3;
wire   [1:0] zext_ln769_fu_1402_p1;
wire   [1:0] enable_1_fu_1418_p3;
wire   [0:0] icmp_ln797_fu_1430_p2;
wire   [2:0] enable_2_fu_1434_p3;
wire   [2:0] zext_ln769_1_fu_1426_p1;
wire   [2:0] enable_3_fu_1442_p3;
wire   [0:0] icmp_ln798_fu_1454_p2;
wire   [3:0] or_ln1_i_fu_1458_p3;
wire   [3:0] zext_ln769_2_fu_1450_p1;
wire   [3:0] enable_4_fu_1466_p3;
wire   [0:0] icmp_ln799_fu_1478_p2;
wire   [4:0] enable_5_fu_1482_p3;
wire   [4:0] zext_ln769_3_fu_1474_p1;
wire   [4:0] enable_6_fu_1490_p3;
wire   [0:0] icmp_ln800_fu_1502_p2;
wire   [5:0] or_ln2_i_fu_1506_p3;
wire   [5:0] zext_ln769_4_fu_1498_p1;
wire   [9:0] select_ln817_fu_1534_p3;
wire   [10:0] zext_ln817_fu_1541_p1;
wire   [9:0] select_ln818_fu_1550_p3;
wire   [10:0] zext_ln818_fu_1557_p1;
wire   [9:0] select_ln819_fu_1566_p3;
wire   [10:0] zext_ln819_fu_1573_p1;
wire   [9:0] select_ln820_fu_1582_p3;
wire   [10:0] zext_ln820_fu_1589_p1;
wire   [10:0] select_ln817_1_fu_1598_p3;
wire   [10:0] and_ln817_fu_1606_p2;
wire   [10:0] select_ln818_1_fu_1615_p3;
wire   [10:0] and_ln818_fu_1623_p2;
wire  signed [11:0] sext_ln817_fu_1628_p1;
wire  signed [11:0] sext_ln818_fu_1611_p1;
wire   [10:0] select_ln819_1_fu_1638_p3;
wire   [11:0] add_ln817_fu_1632_p2;
wire   [10:0] and_ln819_fu_1646_p2;
wire   [10:0] select_ln820_1_fu_1659_p3;
wire   [10:0] and_ln820_fu_1667_p2;
wire  signed [11:0] sext_ln820_fu_1655_p1;
wire  signed [11:0] sext_ln820_1_fu_1672_p1;
wire   [11:0] add_ln820_fu_1676_p2;
wire  signed [12:0] sext_ln820_2_fu_1682_p1;
wire  signed [12:0] sext_ln818_1_fu_1651_p1;
wire   [9:0] CH_fu_1700_p3;
wire   [12:0] sub_ln820_1_fu_1718_p2;
wire   [11:0] trunc_ln820_1_i_fu_1723_p4;
wire   [0:0] tmp_6_fu_1711_p3;
wire   [11:0] sub_ln820_2_fu_1733_p2;
wire   [11:0] trunc_ln820_2_i_fu_1739_p4;
wire   [11:0] zext_ln817_1_fu_1756_p1;
wire   [11:0] select_ln820_2_fu_1748_p3;
wire   [11:0] zext_ln788_fu_1707_p1;
wire   [11:0] CV_fu_1760_p2;
wire   [1:0] tmp_8_fu_1788_p4;
wire   [0:0] tmp_7_fu_1780_p3;
wire   [0:0] xor_ln827_fu_1808_p2;
wire   [0:0] icmp_ln827_fu_1798_p2;
wire   [0:0] or_ln827_fu_1822_p2;
wire   [9:0] select_ln827_fu_1814_p3;
wire   [9:0] trunc_ln827_fu_1804_p1;
wire   [1:0] tmp_10_fu_1844_p4;
wire   [0:0] tmp_9_fu_1836_p3;
wire   [0:0] xor_ln829_fu_1864_p2;
wire   [0:0] icmp_ln829_fu_1854_p2;
wire   [0:0] or_ln829_fu_1878_p2;
wire   [9:0] select_ln829_fu_1870_p3;
wire   [9:0] trunc_ln829_fu_1860_p1;
wire   [9:0] select_ln829_1_fu_1884_p3;
wire   [9:0] select_ln827_1_fu_1828_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op77_load_state1;
reg    ap_enable_operation_77;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op91_load_state2;
reg    ap_enable_operation_91;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op104_store_state2;
reg    ap_enable_operation_104;
reg    ap_predicate_op79_load_state1;
reg    ap_enable_operation_79;
reg    ap_predicate_op95_load_state2;
reg    ap_enable_operation_95;
reg    ap_predicate_op147_store_state3;
reg    ap_enable_operation_147;
reg    ap_enable_state3_pp0_iter2_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_60;
reg    ap_condition_507;
reg    ap_condition_326;
reg    ap_condition_1610;
reg    ap_condition_1613;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 x_fu_220 = 11'd0;
#0 p_0_0_0_0_09141500_i_fu_224 = 10'd0;
#0 p_0_1_0_0_09151502_i_fu_228 = 10'd0;
#0 p_0_2_0_0_09161504_i_fu_232 = 10'd0;
#0 p_0_0_0950_114941505_i_fu_236 = 10'd0;
#0 p_0_0_0949_114961507_i_fu_240 = 10'd0;
#0 p_0_0_0948_114981509_i_fu_244 = 10'd0;
#0 p_0_0_0_0_09081512_i_fu_248 = 10'd0;
#0 p_0_1_0_0_09091514_i_fu_252 = 10'd0;
#0 p_0_2_0_0_09101516_i_fu_256 = 10'd0;
#0 p_0_0_09501401_i_fu_260 = 10'd0;
#0 p_0_0_09491404_i_fu_264 = 10'd0;
#0 p_0_0_09481407_i_fu_268 = 10'd0;
#0 p_0_0_0950_21431_i_fu_272 = 10'd0;
#0 p_0_0_0949_21434_i_fu_276 = 10'd0;
#0 p_0_0_0948_21437_i_fu_280 = 10'd0;
#0 ap_done_reg = 1'b0;
end

design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 30 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
lineBuffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lineBuffer_1_address0),
    .ce0(lineBuffer_1_ce0_local),
    .we0(lineBuffer_1_we0_local),
    .d0(LineBufVal_2_fu_1173_p4),
    .address1(lineBuffer_1_address1),
    .ce1(lineBuffer_1_ce1_local),
    .q1(lineBuffer_1_q1)
);

design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 30 ),
    .AddressRange( 1921 ),
    .AddressWidth( 11 ))
lineBuffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lineBuffer_address0),
    .ce0(lineBuffer_ce0_local),
    .we0(lineBuffer_we0_local),
    .d0(imgG_dout),
    .address1(lineBuffer_address1),
    .ce1(lineBuffer_ce1_local),
    .q1(lineBuffer_q1)
);

design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_326)) begin
        if ((1'b1 == ap_condition_507)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 <= {{lineBuffer_q1[29:20]}};
        end else if ((1'b1 == ap_condition_60)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 <= {{imgG_dout[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 <= ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_482;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_326)) begin
        if ((1'b1 == ap_condition_507)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 <= trunc_ln654_fu_922_p1;
        end else if ((1'b1 == ap_condition_60)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 <= trunc_ln666_fu_971_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 <= ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_491;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_2_reg_582 <= p_0_0_0948_21437_i_fu_280;
        end else if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_2_reg_582 <= select_ln710_9_fu_1110_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_2_reg_582 <= ap_phi_reg_pp0_iter2_downleft_2_reg_582;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_reg_591 <= p_0_0_0950_21431_i_fu_272;
        end else if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_reg_591 <= select_ln710_11_fu_1125_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_reg_591 <= ap_phi_reg_pp0_iter2_downleft_reg_591;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_4_reg_600 <= p_0_0_0948_114981509_i_fu_244;
        end else if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_4_reg_600 <= select_ln710_2_fu_1065_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pix_4_reg_600 <= ap_phi_reg_pp0_iter2_pix_4_reg_600;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_reg_610 <= p_0_0_0950_114941505_i_fu_236;
        end else if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_reg_610 <= select_ln710_fu_1052_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pix_reg_610 <= ap_phi_reg_pp0_iter2_pix_reg_610;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_2_reg_620 <= p_0_0_09481407_i_fu_268;
        end else if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_2_reg_620 <= select_ln710_3_fu_1071_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_2_reg_620 <= ap_phi_reg_pp0_iter2_upleft_2_reg_620;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_reg_629 <= p_0_0_09501401_i_fu_260;
        end else if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_reg_629 <= select_ln710_5_fu_1084_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_reg_629 <= ap_phi_reg_pp0_iter2_upleft_reg_629;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((icmp_ln772_reg_2157_pp0_iter4_reg == 1'd0) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_b_1_reg_751 <= zext_ln765_fu_1696_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_b_1_reg_751 <= ap_phi_reg_pp0_iter5_b_1_reg_751;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((icmp_ln772_reg_2157_pp0_iter4_reg == 1'd0) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_r_1_reg_742 <= zext_ln763_fu_1692_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_r_1_reg_742 <= ap_phi_reg_pp0_iter5_r_1_reg_742;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_09481407_i_fu_268 <= p_0_0_09481408_lcssa1458_i;
        end else if (((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_09481407_i_fu_268 <= ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0948_114981509_i_fu_244 <= p_0_0_0948_114981510_lcssa1546_i;
        end else if ((1'b1 == ap_condition_1610)) begin
            p_0_0_0948_114981509_i_fu_244 <= tmp_7_i2_reg_2194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0948_21437_i_fu_280 <= p_0_0_0948_21438_lcssa1470_i;
        end else if (((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0948_21437_i_fu_280 <= ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_09491404_i_fu_264 <= p_0_0_09491405_lcssa1456_i;
        end else if (((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_09491404_i_fu_264 <= ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0949_114961507_i_fu_240 <= p_0_0_0949_114961508_lcssa1544_i;
        end else if ((1'b1 == ap_condition_1610)) begin
            p_0_0_0949_114961507_i_fu_240 <= tmp_6_i1_reg_2187;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0949_21434_i_fu_276 <= p_0_0_0949_21435_lcssa1468_i;
        end else if (((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0949_21434_i_fu_276 <= ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_326)) begin
        if ((1'b1 == ap_condition_507)) begin
            p_0_0_0949_21484_ph_i_reg_472 <= {{lineBuffer_q1[19:10]}};
        end else if ((1'b1 == ap_condition_60)) begin
            p_0_0_0949_21484_ph_i_reg_472 <= {{imgG_dout[19:10]}};
        end else if (~(icmp_ln633_reg_2118 == 1'd1)) begin
            p_0_0_0949_21484_ph_i_reg_472 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_09501401_i_fu_260 <= p_0_0_09501402_lcssa1454_i;
        end else if (((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_09501401_i_fu_260 <= ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0950_114941505_i_fu_236 <= p_0_0_0950_114941506_lcssa1542_i;
        end else if ((1'b1 == ap_condition_1610)) begin
            p_0_0_0950_114941505_i_fu_236 <= trunc_ln654_reg_2179;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0950_21431_i_fu_272 <= p_0_0_0950_21432_lcssa1466_i;
        end else if (((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0950_21431_i_fu_272 <= ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0_0_09081512_i_fu_248 <= p_0_0_0_0_09081511_lcssa1548_i;
        end else if ((1'b1 == ap_condition_1610)) begin
            p_0_0_0_0_09081512_i_fu_248 <= ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0_0_09141500_i_fu_224 <= p_0_0_0_0_09141499_lcssa1536_i;
        end else if ((1'b1 == ap_condition_1610)) begin
            p_0_0_0_0_09141500_i_fu_224 <= trunc_ln654_1_reg_2202;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_1_0_0_09091514_i_fu_252 <= p_0_1_0_0_09091513_lcssa1550_i;
        end else if ((1'b1 == ap_condition_1613)) begin
            p_0_1_0_0_09091514_i_fu_252 <= ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_1_0_0_09151502_i_fu_228 <= p_0_1_0_0_09151501_lcssa1538_i;
        end else if ((1'b1 == ap_condition_1613)) begin
            p_0_1_0_0_09151502_i_fu_228 <= {{lineBuffer_1_q1[19:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_2_0_0_09101516_i_fu_256 <= p_0_2_0_0_09101515_lcssa1552_i;
        end else if ((1'b1 == ap_condition_1610)) begin
            p_0_2_0_0_09101516_i_fu_256 <= ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_2_0_0_09161504_i_fu_232 <= p_0_2_0_0_09161503_lcssa1540_i;
        end else if ((1'b1 == ap_condition_1610)) begin
            p_0_2_0_0_09161504_i_fu_232 <= tmp_i4_reg_2215;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            pix_3_reg_536 <= p_0_0_0949_114961507_i_fu_240;
        end else if (((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0))) begin
            pix_3_reg_536 <= select_ln710_1_fu_1058_p3;
        end else if (~(icmp_ln633_reg_2118_pp0_iter1_reg == 1'd1)) begin
            pix_3_reg_536 <= ap_phi_reg_pp0_iter2_pix_3_reg_536;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln633_fu_843_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            x_fu_220 <= x_5_fu_849_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_220 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln820_1_reg_2405 <= add_ln820_1_fu_1686_p2;
        agdiff_1_reg_2350 <= agdiff_1_fu_1288_p3;
        agdiff_2_reg_2362 <= agdiff_2_fu_1324_p3;
        agdiff_3_reg_2374 <= agdiff_3_fu_1360_p3;
        agdiff_reg_2338 <= agdiff_fu_1252_p3;
        and_ln833_reg_2161_pp0_iter2_reg <= and_ln833_reg_2161_pp0_iter1_reg;
        and_ln833_reg_2161_pp0_iter3_reg <= and_ln833_reg_2161_pp0_iter2_reg;
        and_ln833_reg_2161_pp0_iter4_reg <= and_ln833_reg_2161_pp0_iter3_reg;
        and_ln833_reg_2161_pp0_iter5_reg <= and_ln833_reg_2161_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        b_reg_2427 <= b_fu_1773_p3;
        enable_7_reg_2381 <= enable_7_fu_1514_p3;
        icmp_ln633_reg_2118_pp0_iter2_reg <= icmp_ln633_reg_2118_pp0_iter1_reg;
        icmp_ln633_reg_2118_pp0_iter3_reg <= icmp_ln633_reg_2118_pp0_iter2_reg;
        icmp_ln633_reg_2118_pp0_iter4_reg <= icmp_ln633_reg_2118_pp0_iter3_reg;
        icmp_ln633_reg_2118_pp0_iter5_reg <= icmp_ln633_reg_2118_pp0_iter4_reg;
        icmp_ln772_reg_2157_pp0_iter2_reg <= icmp_ln772_reg_2157_pp0_iter1_reg;
        icmp_ln772_reg_2157_pp0_iter3_reg <= icmp_ln772_reg_2157_pp0_iter2_reg;
        icmp_ln772_reg_2157_pp0_iter4_reg <= icmp_ln772_reg_2157_pp0_iter3_reg;
        icmp_ln772_reg_2157_pp0_iter5_reg <= icmp_ln772_reg_2157_pp0_iter4_reg;
        p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg <= p_0_0_09481407_i_load_reg_2280;
        p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg <= p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg;
        p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg <= p_0_0_0948_114981509_i_load_reg_2253;
        p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg <= p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg;
        p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg <= p_0_0_0948_21437_i_load_reg_2297;
        p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg <= p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg;
        p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg <= p_0_0_09491404_i_load_reg_2275;
        p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg <= p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg;
        p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg <= p_0_0_0949_114961507_i_load_reg_2248;
        p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg <= p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg;
        p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg <= p_0_0_0949_21434_i_load_reg_2292;
        p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg <= p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg;
        p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg <= p_0_0_09501401_i_load_reg_2269;
        p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg <= p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg;
        p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg <= p_0_0_0950_114941505_i_load_reg_2242;
        p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg <= p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg;
        p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg <= p_0_0_0950_21431_i_load_reg_2286;
        p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg <= p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg;
        p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg <= p_0_0_0_0_09081512_i_load_reg_2259;
        p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg <= p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg;
        p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg <= p_0_0_0_0_09141500_i_load_reg_2232;
        p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg <= p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg;
        p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter2_reg <= p_0_1_0_0_09091514_i_load_reg_2172;
        p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter3_reg <= p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter2_reg;
        p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg <= p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter3_reg;
        p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter2_reg <= p_0_1_0_0_09151502_i_load_reg_2165;
        p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter3_reg <= p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter2_reg;
        p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg <= p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter3_reg;
        p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg <= p_0_2_0_0_09101516_i_load_reg_2264;
        p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg <= p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg;
        p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg <= p_0_2_0_0_09161504_i_load_reg_2237;
        p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg <= p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg;
        pix_3_reg_536_pp0_iter3_reg <= pix_3_reg_536;
        pix_3_reg_536_pp0_iter4_reg <= pix_3_reg_536_pp0_iter3_reg;
        pix_3_reg_536_pp0_iter5_reg <= pix_3_reg_536_pp0_iter4_reg;
        pix_4_reg_600_pp0_iter4_reg <= pix_4_reg_600;
        pix_reg_610_pp0_iter4_reg <= pix_reg_610;
        r_reg_2422 <= r_fu_1766_p3;
        sub_ln817_reg_2385 <= sub_ln817_fu_1545_p2;
        sub_ln818_reg_2390 <= sub_ln818_fu_1561_p2;
        sub_ln819_reg_2395 <= sub_ln819_fu_1577_p2;
        sub_ln820_reg_2400 <= sub_ln820_fu_1593_p2;
        zext_ln790_1_reg_2333[9 : 0] <= zext_ln790_1_fu_1224_p1[9 : 0];
        zext_ln791_reg_2345[9 : 0] <= zext_ln791_fu_1260_p1[9 : 0];
        zext_ln792_reg_2357[9 : 0] <= zext_ln792_fu_1296_p1[9 : 0];
        zext_ln793_reg_2369[9 : 0] <= zext_ln793_fu_1332_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln833_reg_2161 <= and_ln833_fu_905_p2;
        and_ln833_reg_2161_pp0_iter1_reg <= and_ln833_reg_2161;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp161_i_reg_2138 <= cmp161_i_fu_871_p2;
        cmp161_i_reg_2138_pp0_iter1_reg <= cmp161_i_reg_2138;
        icmp_ln633_reg_2118 <= icmp_ln633_fu_843_p2;
        icmp_ln633_reg_2118_pp0_iter1_reg <= icmp_ln633_reg_2118;
        icmp_ln643_reg_2122 <= icmp_ln643_fu_865_p2;
        icmp_ln643_reg_2122_pp0_iter1_reg <= icmp_ln643_reg_2122;
        icmp_ln772_reg_2157 <= icmp_ln772_fu_893_p2;
        icmp_ln772_reg_2157_pp0_iter1_reg <= icmp_ln772_reg_2157;
        lineBuffer_1_addr_reg_2132 <= zext_ln633_fu_859_p1;
        lineBuffer_1_addr_reg_2132_pp0_iter1_reg <= lineBuffer_1_addr_reg_2132;
        lineBuffer_addr_reg_2126 <= zext_ln633_fu_859_p1;
        tmp_6_i1_reg_2187 <= {{lineBuffer_q1[19:10]}};
        tmp_7_i2_reg_2194 <= {{lineBuffer_q1[29:20]}};
        tmp_9_i3_reg_2209 <= {{lineBuffer_1_q1[19:10]}};
        tmp_i4_reg_2215 <= {{lineBuffer_1_q1[29:20]}};
        trunc_ln654_1_reg_2202 <= trunc_ln654_1_fu_947_p1;
        trunc_ln654_reg_2179 <= trunc_ln654_fu_922_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_b_1_reg_751 <= ap_phi_reg_pp0_iter0_b_1_reg_751;
        ap_phi_reg_pp0_iter1_downleft_2_reg_582 <= ap_phi_reg_pp0_iter0_downleft_2_reg_582;
        ap_phi_reg_pp0_iter1_downleft_reg_591 <= ap_phi_reg_pp0_iter0_downleft_reg_591;
        ap_phi_reg_pp0_iter1_p_0_0_0948_21486_ph_i_reg_482 <= ap_phi_reg_pp0_iter0_p_0_0_0948_21486_ph_i_reg_482;
        ap_phi_reg_pp0_iter1_p_0_0_0950_21482_ph_i_reg_491 <= ap_phi_reg_pp0_iter0_p_0_0_0950_21482_ph_i_reg_491;
        ap_phi_reg_pp0_iter1_pix_4_reg_600 <= ap_phi_reg_pp0_iter0_pix_4_reg_600;
        ap_phi_reg_pp0_iter1_pix_reg_610 <= ap_phi_reg_pp0_iter0_pix_reg_610;
        ap_phi_reg_pp0_iter1_r_1_reg_742 <= ap_phi_reg_pp0_iter0_r_1_reg_742;
        ap_phi_reg_pp0_iter1_upleft_2_reg_620 <= ap_phi_reg_pp0_iter0_upleft_2_reg_620;
        ap_phi_reg_pp0_iter1_upleft_reg_629 <= ap_phi_reg_pp0_iter0_upleft_reg_629;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_b_1_reg_751 <= ap_phi_reg_pp0_iter1_b_1_reg_751;
        ap_phi_reg_pp0_iter2_downleft_2_reg_582 <= ap_phi_reg_pp0_iter1_downleft_2_reg_582;
        ap_phi_reg_pp0_iter2_downleft_reg_591 <= ap_phi_reg_pp0_iter1_downleft_reg_591;
        ap_phi_reg_pp0_iter2_pix_4_reg_600 <= ap_phi_reg_pp0_iter1_pix_4_reg_600;
        ap_phi_reg_pp0_iter2_pix_reg_610 <= ap_phi_reg_pp0_iter1_pix_reg_610;
        ap_phi_reg_pp0_iter2_r_1_reg_742 <= ap_phi_reg_pp0_iter1_r_1_reg_742;
        ap_phi_reg_pp0_iter2_upleft_2_reg_620 <= ap_phi_reg_pp0_iter1_upleft_2_reg_620;
        ap_phi_reg_pp0_iter2_upleft_reg_629 <= ap_phi_reg_pp0_iter1_upleft_reg_629;
        p_0_1_0_0_09091514_i_load_reg_2172 <= p_0_1_0_0_09091514_i_fu_252;
        p_0_1_0_0_09151502_i_load_reg_2165 <= p_0_1_0_0_09151502_i_fu_228;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_b_1_reg_751 <= ap_phi_reg_pp0_iter2_b_1_reg_751;
        ap_phi_reg_pp0_iter3_r_1_reg_742 <= ap_phi_reg_pp0_iter2_r_1_reg_742;
        p_0_0_09481407_i_load_reg_2280 <= p_0_0_09481407_i_fu_268;
        p_0_0_0948_114981509_i_load_reg_2253 <= p_0_0_0948_114981509_i_fu_244;
        p_0_0_0948_21437_i_load_reg_2297 <= p_0_0_0948_21437_i_fu_280;
        p_0_0_09491404_i_load_reg_2275 <= p_0_0_09491404_i_fu_264;
        p_0_0_0949_114961507_i_load_reg_2248 <= p_0_0_0949_114961507_i_fu_240;
        p_0_0_0949_21434_i_load_reg_2292 <= p_0_0_0949_21434_i_fu_276;
        p_0_0_09501401_i_load_reg_2269 <= p_0_0_09501401_i_fu_260;
        p_0_0_0950_114941505_i_load_reg_2242 <= p_0_0_0950_114941505_i_fu_236;
        p_0_0_0950_21431_i_load_reg_2286 <= p_0_0_0950_21431_i_fu_272;
        p_0_0_0_0_09081512_i_load_reg_2259 <= p_0_0_0_0_09081512_i_fu_248;
        p_0_0_0_0_09141500_i_load_reg_2232 <= p_0_0_0_0_09141500_i_fu_224;
        p_0_2_0_0_09101516_i_load_reg_2264 <= p_0_2_0_0_09101516_i_fu_256;
        p_0_2_0_0_09161504_i_load_reg_2237 <= p_0_2_0_0_09161504_i_fu_232;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_b_1_reg_751 <= ap_phi_reg_pp0_iter3_b_1_reg_751;
        ap_phi_reg_pp0_iter4_r_1_reg_742 <= ap_phi_reg_pp0_iter3_r_1_reg_742;
        pix_4_reg_600 <= ap_phi_reg_pp0_iter3_pix_4_reg_600;
        pix_reg_610 <= ap_phi_reg_pp0_iter3_pix_reg_610;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_b_1_reg_751 <= ap_phi_reg_pp0_iter4_b_1_reg_751;
        ap_phi_reg_pp0_iter5_r_1_reg_742 <= ap_phi_reg_pp0_iter4_r_1_reg_742;
    end
end

always @ (*) begin
    if (((icmp_ln633_fu_843_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln772_reg_2157_pp0_iter5_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter5_reg == 1'd0))) begin
        ap_phi_mux_b_1_phi_fu_754_p4 = b_reg_2427;
    end else begin
        ap_phi_mux_b_1_phi_fu_754_p4 = ap_phi_reg_pp0_iter6_b_1_reg_751;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downleft_1_phi_fu_503_p4 = p_0_0_0949_21434_i_fu_276;
        end else if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downleft_1_phi_fu_503_p4 = select_ln710_10_fu_1117_p3;
        end else begin
            ap_phi_mux_downleft_1_phi_fu_503_p4 = ap_phi_reg_pp0_iter2_downleft_1_reg_500;
        end
    end else begin
        ap_phi_mux_downleft_1_phi_fu_503_p4 = ap_phi_reg_pp0_iter2_downleft_1_reg_500;
    end
end

always @ (*) begin
    if ((((enable_7_reg_2381 == 6'd26) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd24) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd10) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd8) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd60) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd56) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd52) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd48) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd63) 
    & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd62) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd31) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd30) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_1_phi_fu_693_p14 = 1'd1;
    end else if (((~(enable_7_reg_2381 == 6'd33) & ~(enable_7_reg_2381 == 6'd32) & ~(enable_7_reg_2381 == 6'd1) & ~(enable_7_reg_2381 == 6'd0) & ~(enable_7_reg_2381 == 6'd26) & ~(enable_7_reg_2381 == 6'd24) & ~(enable_7_reg_2381 == 6'd10) & ~(enable_7_reg_2381 == 6'd8) & ~(enable_7_reg_2381 == 6'd60) & ~(enable_7_reg_2381 == 6'd56) & ~(enable_7_reg_2381 == 6'd52) & ~(enable_7_reg_2381 == 6'd48) & ~(enable_7_reg_2381 == 6'd15) & ~(enable_7_reg_2381 == 6'd11) & ~(enable_7_reg_2381 == 6'd7) & ~(enable_7_reg_2381 == 6'd3) & ~(enable_7_reg_2381 == 6'd55) & ~(enable_7_reg_2381 == 6'd53) & ~(enable_7_reg_2381 == 6'd39) & ~(enable_7_reg_2381 == 6'd37) & ~(enable_7_reg_2381 == 6'd63) & ~(enable_7_reg_2381 == 6'd62) & ~(enable_7_reg_2381 == 6'd31) & ~(enable_7_reg_2381 == 6'd30) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd33) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd32) & (icmp_ln772_reg_2157_pp0_iter3_reg 
    == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd1) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd0) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd15) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd11) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd7) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd3) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd55) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd53) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg 
    == 1'd0)) | ((enable_7_reg_2381 == 6'd39) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd37) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_1_phi_fu_693_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_1_phi_fu_693_p14 = ap_phi_reg_pp0_iter4_en_rgd_1_reg_690;
    end
end

always @ (*) begin
    if ((((enable_7_reg_2381 == 6'd33) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd32) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd1) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd0) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd60) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd56) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd52) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd48) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd55) 
    & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd53) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd39) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd37) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_2_phi_fu_667_p14 = 1'd1;
    end else if (((~(enable_7_reg_2381 == 6'd33) & ~(enable_7_reg_2381 == 6'd32) & ~(enable_7_reg_2381 == 6'd1) & ~(enable_7_reg_2381 == 6'd0) & ~(enable_7_reg_2381 == 6'd26) & ~(enable_7_reg_2381 == 6'd24) & ~(enable_7_reg_2381 == 6'd10) & ~(enable_7_reg_2381 == 6'd8) & ~(enable_7_reg_2381 == 6'd60) & ~(enable_7_reg_2381 == 6'd56) & ~(enable_7_reg_2381 == 6'd52) & ~(enable_7_reg_2381 == 6'd48) & ~(enable_7_reg_2381 == 6'd15) & ~(enable_7_reg_2381 == 6'd11) & ~(enable_7_reg_2381 == 6'd7) & ~(enable_7_reg_2381 == 6'd3) & ~(enable_7_reg_2381 == 6'd55) & ~(enable_7_reg_2381 == 6'd53) & ~(enable_7_reg_2381 == 6'd39) & ~(enable_7_reg_2381 == 6'd37) & ~(enable_7_reg_2381 == 6'd63) & ~(enable_7_reg_2381 == 6'd62) & ~(enable_7_reg_2381 == 6'd31) & ~(enable_7_reg_2381 == 6'd30) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd26) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd24) & (icmp_ln772_reg_2157_pp0_iter3_reg 
    == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd10) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd8) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd15) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd11) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd7) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd3) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd63) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd62) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg 
    == 1'd0)) | ((enable_7_reg_2381 == 6'd31) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd30) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_2_phi_fu_667_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_2_phi_fu_667_p14 = ap_phi_reg_pp0_iter4_en_rgd_2_reg_664;
    end
end

always @ (*) begin
    if ((((enable_7_reg_2381 == 6'd33) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd32) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd1) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd0) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd26) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd24) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd10) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd8) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd15) 
    & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd11) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd7) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd3) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_3_phi_fu_641_p14 = 1'd1;
    end else if (((~(enable_7_reg_2381 == 6'd33) & ~(enable_7_reg_2381 == 6'd32) & ~(enable_7_reg_2381 == 6'd1) & ~(enable_7_reg_2381 == 6'd0) & ~(enable_7_reg_2381 == 6'd26) & ~(enable_7_reg_2381 == 6'd24) & ~(enable_7_reg_2381 == 6'd10) & ~(enable_7_reg_2381 == 6'd8) & ~(enable_7_reg_2381 == 6'd60) & ~(enable_7_reg_2381 == 6'd56) & ~(enable_7_reg_2381 == 6'd52) & ~(enable_7_reg_2381 == 6'd48) & ~(enable_7_reg_2381 == 6'd15) & ~(enable_7_reg_2381 == 6'd11) & ~(enable_7_reg_2381 == 6'd7) & ~(enable_7_reg_2381 == 6'd3) & ~(enable_7_reg_2381 == 6'd55) & ~(enable_7_reg_2381 == 6'd53) & ~(enable_7_reg_2381 == 6'd39) & ~(enable_7_reg_2381 == 6'd37) & ~(enable_7_reg_2381 == 6'd63) & ~(enable_7_reg_2381 == 6'd62) & ~(enable_7_reg_2381 == 6'd31) & ~(enable_7_reg_2381 == 6'd30) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd60) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd56) & (icmp_ln772_reg_2157_pp0_iter3_reg 
    == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd52) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd48) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd55) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd53) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd39) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd37) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd63) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd62) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg 
    == 1'd0)) | ((enable_7_reg_2381 == 6'd31) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd30) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_3_phi_fu_641_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_3_phi_fu_641_p14 = ap_phi_reg_pp0_iter4_en_rgd_3_reg_638;
    end
end

always @ (*) begin
    if ((((enable_7_reg_2381 == 6'd15) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd11) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd7) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd3) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd55) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd53) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd39) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd37) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd63) 
    & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd62) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd31) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd30) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_phi_fu_719_p14 = 1'd1;
    end else if (((~(enable_7_reg_2381 == 6'd33) & ~(enable_7_reg_2381 == 6'd32) & ~(enable_7_reg_2381 == 6'd1) & ~(enable_7_reg_2381 == 6'd0) & ~(enable_7_reg_2381 == 6'd26) & ~(enable_7_reg_2381 == 6'd24) & ~(enable_7_reg_2381 == 6'd10) & ~(enable_7_reg_2381 == 6'd8) & ~(enable_7_reg_2381 == 6'd60) & ~(enable_7_reg_2381 == 6'd56) & ~(enable_7_reg_2381 == 6'd52) & ~(enable_7_reg_2381 == 6'd48) & ~(enable_7_reg_2381 == 6'd15) & ~(enable_7_reg_2381 == 6'd11) & ~(enable_7_reg_2381 == 6'd7) & ~(enable_7_reg_2381 == 6'd3) & ~(enable_7_reg_2381 == 6'd55) & ~(enable_7_reg_2381 == 6'd53) & ~(enable_7_reg_2381 == 6'd39) & ~(enable_7_reg_2381 == 6'd37) & ~(enable_7_reg_2381 == 6'd63) & ~(enable_7_reg_2381 == 6'd62) & ~(enable_7_reg_2381 == 6'd31) & ~(enable_7_reg_2381 == 6'd30) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd33) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd32) & (icmp_ln772_reg_2157_pp0_iter3_reg 
    == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd1) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd0) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd26) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd24) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd10) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd8) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd60) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd56) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg 
    == 1'd0)) | ((enable_7_reg_2381 == 6'd52) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)) | ((enable_7_reg_2381 == 6'd48) & (icmp_ln772_reg_2157_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_en_rgd_phi_fu_719_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_phi_fu_719_p14 = ap_phi_reg_pp0_iter4_en_rgd_reg_716;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4 = p_0_2_0_0_09161504_i_fu_232;
        end else if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4 = select_ln710_6_fu_1090_p3;
        end else begin
            ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4 = ap_phi_reg_pp0_iter2_p_0_0_09481408_i_reg_555;
        end
    end else begin
        ap_phi_mux_p_0_0_09481408_i_phi_fu_558_p4 = ap_phi_reg_pp0_iter2_p_0_0_09481408_i_reg_555;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4 = p_0_2_0_0_09101516_i_fu_256;
        end else if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4 = select_ln710_12_fu_1132_p3;
        end else begin
            ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4 = ap_phi_reg_pp0_iter2_p_0_0_0948_21438_i_reg_509;
        end
    end else begin
        ap_phi_mux_p_0_0_0948_21438_i_phi_fu_512_p4 = ap_phi_reg_pp0_iter2_p_0_0_0948_21438_i_reg_509;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4 = p_0_1_0_0_09151502_i_load_reg_2165;
        end else if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4 = select_ln710_7_fu_1097_p3;
        end else begin
            ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4 = ap_phi_reg_pp0_iter2_p_0_0_09491405_i_reg_564;
        end
    end else begin
        ap_phi_mux_p_0_0_09491405_i_phi_fu_567_p4 = ap_phi_reg_pp0_iter2_p_0_0_09491405_i_reg_564;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4 = p_0_1_0_0_09091514_i_load_reg_2172;
        end else if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4 = select_ln710_13_fu_1140_p3;
        end else begin
            ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4 = ap_phi_reg_pp0_iter2_p_0_0_0949_21435_i_reg_518;
        end
    end else begin
        ap_phi_mux_p_0_0_0949_21435_i_phi_fu_521_p4 = ap_phi_reg_pp0_iter2_p_0_0_0949_21435_i_reg_518;
    end
end

always @ (*) begin
    if (((icmp_ln643_reg_2122 == 1'd1) & (icmp_ln633_reg_2118 == 1'd0))) begin
        if ((cmp59_i_read_reg_2107 == 1'd0)) begin
            ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4 = {{lineBuffer_q1[19:10]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4 = {{imgG_dout[19:10]}};
        end else begin
            ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4 = ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472;
        end
    end else begin
        ap_phi_mux_p_0_0_0949_21484_ph_i_phi_fu_475_p4 = ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4 = p_0_0_0_0_09141500_i_fu_224;
        end else if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4 = select_ln710_8_fu_1103_p3;
        end else begin
            ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4 = ap_phi_reg_pp0_iter2_p_0_0_09501402_i_reg_573;
        end
    end else begin
        ap_phi_mux_p_0_0_09501402_i_phi_fu_576_p4 = ap_phi_reg_pp0_iter2_p_0_0_09501402_i_reg_573;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4 = p_0_0_0_0_09081512_i_fu_248;
        end else if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4 = select_ln710_14_fu_1147_p3;
        end else begin
            ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4 = ap_phi_reg_pp0_iter2_p_0_0_0950_21432_i_reg_527;
        end
    end else begin
        ap_phi_mux_p_0_0_0950_21432_i_phi_fu_530_p4 = ap_phi_reg_pp0_iter2_p_0_0_0950_21432_i_reg_527;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pix_3_phi_fu_539_p4 = p_0_0_0949_114961507_i_fu_240;
        end else if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pix_3_phi_fu_539_p4 = select_ln710_1_fu_1058_p3;
        end else begin
            ap_phi_mux_pix_3_phi_fu_539_p4 = ap_phi_reg_pp0_iter2_pix_3_reg_536;
        end
    end else begin
        ap_phi_mux_pix_3_phi_fu_539_p4 = ap_phi_reg_pp0_iter2_pix_3_reg_536;
    end
end

always @ (*) begin
    if (((icmp_ln772_reg_2157_pp0_iter5_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter5_reg == 1'd0))) begin
        ap_phi_mux_r_1_phi_fu_745_p4 = r_reg_2422;
    end else begin
        ap_phi_mux_r_1_phi_fu_745_p4 = ap_phi_reg_pp0_iter6_r_1_reg_742;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upleft_1_phi_fu_549_p4 = p_0_0_09491404_i_fu_264;
        end else if ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upleft_1_phi_fu_549_p4 = select_ln710_4_fu_1077_p3;
        end else begin
            ap_phi_mux_upleft_1_phi_fu_549_p4 = ap_phi_reg_pp0_iter2_upleft_1_reg_546;
        end
    end else begin
        ap_phi_mux_upleft_1_phi_fu_549_p4 = ap_phi_reg_pp0_iter2_upleft_1_reg_546;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_z = 11'd0;
    end else begin
        ap_sig_allocacmp_z = x_fu_220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op100_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_blk_n = imgG_empty_n;
    end else begin
        imgG_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op100_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_read_local = 1'b1;
    end else begin
        imgG_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln833_reg_2161_pp0_iter5_reg) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        imgRB_blk_n = imgRB_full_n;
    end else begin
        imgRB_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln833_reg_2161_pp0_iter5_reg) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        imgRB_write_local = 1'b1;
    end else begin
        imgRB_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_1_ce0_local = 1'b1;
    end else begin
        lineBuffer_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_1_ce1_local = 1'b1;
    end else begin
        lineBuffer_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_1_we0_local = 1'b1;
    end else begin
        lineBuffer_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_ce0_local = 1'b1;
    end else begin
        lineBuffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_ce1_local = 1'b1;
    end else begin
        lineBuffer_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i == 1'd1) & (icmp_ln643_reg_2122 == 1'd1) & (icmp_ln633_reg_2118 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_we0_local = 1'b1;
    end else begin
        lineBuffer_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_09481407_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_09481407_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0948_114981509_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0948_114981509_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0948_21437_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0948_21437_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_09491404_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_09491404_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0949_114961507_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0949_114961507_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0949_21434_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0949_21434_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_09501401_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_09501401_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0950_114941505_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0950_114941505_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0950_21431_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0950_21431_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0_0_09081512_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_09081512_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_0_0_0_09141500_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_09141500_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_1_0_0_09091514_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_09091514_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_1_0_0_09151502_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_09151502_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_2_0_0_09101516_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_09101516_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2118_pp0_iter4_reg == 1'd1))) begin
        p_0_2_0_0_09161504_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_09161504_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CH_fu_1700_p3 = ((red_i[0:0] == 1'b1) ? pix_reg_610_pp0_iter4_reg : pix_4_reg_600_pp0_iter4_reg);

assign CV_fu_1760_p2 = (zext_ln817_1_fu_1756_p1 - select_ln820_2_fu_1748_p3);

assign LineBufVal_2_fu_1173_p4 = {{{PixBufVal_2_fu_1155_p3}, {PixBufVal_1_fu_1161_p3}}, {PixBufVal_fu_1167_p3}};

assign PixBufVal_1_fu_1161_p3 = ((cmp203_i[0:0] == 1'b1) ? tmp_6_i1_reg_2187 : p_0_0_0949_21484_ph_i_reg_472);

assign PixBufVal_2_fu_1155_p3 = ((cmp203_i[0:0] == 1'b1) ? tmp_7_i2_reg_2194 : ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482);

assign PixBufVal_fu_1167_p3 = ((cmp203_i[0:0] == 1'b1) ? trunc_ln654_reg_2179 : ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491);

assign add_ln817_fu_1632_p2 = ($signed(sext_ln817_fu_1628_p1) + $signed(sext_ln818_fu_1611_p1));

assign add_ln820_1_fu_1686_p2 = ($signed(sext_ln820_2_fu_1682_p1) + $signed(sext_ln818_1_fu_1651_p1));

assign add_ln820_fu_1676_p2 = ($signed(sext_ln820_fu_1655_p1) + $signed(sext_ln820_1_fu_1672_p1));

assign agdiff_1_fu_1288_p3 = ((tmp_3_fu_1280_p3[0:0] == 1'b1) ? sub_ln61_1_fu_1274_p2 : trunc_ln61_1_fu_1270_p1);

assign agdiff_2_fu_1324_p3 = ((tmp_4_fu_1316_p3[0:0] == 1'b1) ? sub_ln61_2_fu_1310_p2 : trunc_ln61_2_fu_1306_p1);

assign agdiff_3_fu_1360_p3 = ((tmp_5_fu_1352_p3[0:0] == 1'b1) ? sub_ln61_3_fu_1346_p2 : trunc_ln61_3_fu_1342_p1);

assign agdiff_fu_1252_p3 = ((tmp_2_fu_1244_p3[0:0] == 1'b1) ? sub_ln61_fu_1238_p2 : trunc_ln61_fu_1234_p1);

assign and_ln817_fu_1606_p2 = (sub_ln817_reg_2385 & select_ln817_1_fu_1598_p3);

assign and_ln818_fu_1623_p2 = (sub_ln818_reg_2390 & select_ln818_1_fu_1615_p3);

assign and_ln819_fu_1646_p2 = (sub_ln819_reg_2395 & select_ln819_1_fu_1638_p3);

assign and_ln820_fu_1667_p2 = (sub_ln820_reg_2400 & select_ln820_1_fu_1659_p3);

assign and_ln833_fu_905_p2 = (icmp_ln833_fu_899_p2 & cmp203_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op100_read_state2 == 1'b1) & (imgG_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = ((imgRB_full_n == 1'b0) & (1'd1 == and_ln833_reg_2161_pp0_iter5_reg));
end

always @ (*) begin
    ap_condition_1610 = ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1613 = ((icmp_ln643_reg_2122 == 1'd1) & (icmp_ln633_reg_2118 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_326 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_507 = ((cmp59_i_read_reg_2107 == 1'd0) & (icmp_ln643_reg_2122 == 1'd1) & (icmp_ln633_reg_2118 == 1'd0));
end

always @ (*) begin
    ap_condition_60 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_2122 == 1'd1) & (icmp_ln633_reg_2118 == 1'd0));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_104 = (ap_predicate_op104_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_147 = (ap_predicate_op147_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_77 = (ap_predicate_op77_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_79 = (ap_predicate_op79_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_91 = (ap_predicate_op91_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_95 = (ap_predicate_op95_load_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_b_1_reg_751 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_2_reg_582 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_reg_591 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0948_21486_ph_i_reg_482 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0950_21482_ph_i_reg_491 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_4_reg_600 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_reg_610 = 'bx;

assign ap_phi_reg_pp0_iter0_r_1_reg_742 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_2_reg_620 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_reg_629 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0_0_0949_21484_ph_i_reg_472 = 'bx;

assign ap_phi_reg_pp0_iter2_downleft_1_reg_500 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_09481408_i_reg_555 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0948_21438_i_reg_509 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_09491405_i_reg_564 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0949_21435_i_reg_518 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_09501402_i_reg_573 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0950_21432_i_reg_527 = 'bx;

assign ap_phi_reg_pp0_iter2_pix_3_reg_536 = 'bx;

assign ap_phi_reg_pp0_iter2_upleft_1_reg_546 = 'bx;

assign ap_phi_reg_pp0_iter4_en_rgd_1_reg_690 = 'bx;

assign ap_phi_reg_pp0_iter4_en_rgd_2_reg_664 = 'bx;

assign ap_phi_reg_pp0_iter4_en_rgd_3_reg_638 = 'bx;

assign ap_phi_reg_pp0_iter4_en_rgd_reg_716 = 'bx;

always @ (*) begin
    ap_predicate_op100_read_state2 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_2122 == 1'd1) & (icmp_ln633_reg_2118 == 1'd0));
end

always @ (*) begin
    ap_predicate_op104_store_state2 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_2122 == 1'd1) & (icmp_ln633_reg_2118 == 1'd0));
end

always @ (*) begin
    ap_predicate_op147_store_state3 = ((icmp_ln643_reg_2122_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2118_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op77_load_state1 = ((icmp_ln633_fu_843_p2 == 1'd0) & (icmp_ln643_fu_865_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op79_load_state1 = ((icmp_ln633_fu_843_p2 == 1'd0) & (icmp_ln643_fu_865_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op91_load_state2 = ((icmp_ln643_reg_2122 == 1'd1) & (icmp_ln633_reg_2118 == 1'd0));
end

always @ (*) begin
    ap_predicate_op95_load_state2 = ((icmp_ln643_reg_2122 == 1'd1) & (icmp_ln633_reg_2118 == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign b_fu_1773_p3 = ((red_i[0:0] == 1'b1) ? CV_fu_1760_p2 : zext_ln788_fu_1707_p1);

assign cmp161_i_fu_871_p2 = ((ap_sig_allocacmp_z == 11'd0) ? 1'b1 : 1'b0);

assign cmp59_i_read_reg_2107 = cmp59_i;

assign enable_1_fu_1418_p3 = ((icmp_ln796_fu_1406_p2[0:0] == 1'b1) ? or_ln_i_fu_1410_p3 : zext_ln769_fu_1402_p1);

assign enable_2_fu_1434_p3 = {{1'd1}, {enable_1_fu_1418_p3}};

assign enable_3_fu_1442_p3 = ((icmp_ln797_fu_1430_p2[0:0] == 1'b1) ? enable_2_fu_1434_p3 : zext_ln769_1_fu_1426_p1);

assign enable_4_fu_1466_p3 = ((icmp_ln798_fu_1454_p2[0:0] == 1'b1) ? or_ln1_i_fu_1458_p3 : zext_ln769_2_fu_1450_p1);

assign enable_5_fu_1482_p3 = {{1'd1}, {enable_4_fu_1466_p3}};

assign enable_6_fu_1490_p3 = ((icmp_ln799_fu_1478_p2[0:0] == 1'b1) ? enable_5_fu_1482_p3 : zext_ln769_3_fu_1474_p1);

assign enable_7_fu_1514_p3 = ((icmp_ln800_fu_1502_p2[0:0] == 1'b1) ? or_ln2_i_fu_1506_p3 : zext_ln769_4_fu_1498_p1);

assign enable_fu_1398_p2 = ((agdiff_reg_2338 < agdiff_1_reg_2350) ? 1'b1 : 1'b0);

assign icmp_ln633_fu_843_p2 = ((ap_sig_allocacmp_z == loopWidth_i) ? 1'b1 : 1'b0);

assign icmp_ln643_fu_865_p2 = ((ap_sig_allocacmp_z < empty) ? 1'b1 : 1'b0);

assign icmp_ln772_fu_893_p2 = ((xor_i == zext_ln772_fu_889_p1) ? 1'b1 : 1'b0);

assign icmp_ln796_fu_1406_p2 = ((agdiff_reg_2338 < agdiff_2_reg_2362) ? 1'b1 : 1'b0);

assign icmp_ln797_fu_1430_p2 = ((agdiff_reg_2338 < agdiff_3_reg_2374) ? 1'b1 : 1'b0);

assign icmp_ln798_fu_1454_p2 = ((agdiff_1_reg_2350 < agdiff_2_reg_2362) ? 1'b1 : 1'b0);

assign icmp_ln799_fu_1478_p2 = ((agdiff_1_reg_2350 < agdiff_3_reg_2374) ? 1'b1 : 1'b0);

assign icmp_ln800_fu_1502_p2 = ((agdiff_2_reg_2362 < agdiff_3_reg_2374) ? 1'b1 : 1'b0);

assign icmp_ln827_fu_1798_p2 = ((tmp_8_fu_1788_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln829_fu_1854_p2 = ((tmp_10_fu_1844_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_899_p2 = ((ap_sig_allocacmp_z != 11'd0) ? 1'b1 : 1'b0);

assign imgG_read = imgG_read_local;

assign imgRB_din = or_ln835_3_i_fu_1892_p4;

assign imgRB_write = imgRB_write_local;

assign lineBuffer_1_address0 = lineBuffer_1_addr_reg_2132_pp0_iter1_reg;

assign lineBuffer_1_address1 = zext_ln633_fu_859_p1;

assign lineBuffer_address0 = lineBuffer_addr_reg_2126;

assign lineBuffer_address1 = zext_ln633_fu_859_p1;

assign or_ln1_i_fu_1458_p3 = {{1'd1}, {enable_3_fu_1442_p3}};

assign or_ln2_i_fu_1506_p3 = {{1'd1}, {enable_6_fu_1490_p3}};

assign or_ln827_fu_1822_p2 = (tmp_7_fu_1780_p3 | icmp_ln827_fu_1798_p2);

assign or_ln829_fu_1878_p2 = (tmp_9_fu_1836_p3 | icmp_ln829_fu_1854_p2);

assign or_ln835_3_i_fu_1892_p4 = {{{select_ln829_1_fu_1884_p3}, {pix_3_reg_536_pp0_iter5_reg}}, {select_ln827_1_fu_1828_p3}};

assign or_ln_i_fu_1410_p3 = {{1'd1}, {enable_fu_1398_p2}};

assign p_0_0_09481407_i_out = p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg;

assign p_0_0_0948_114981509_i_out = p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg;

assign p_0_0_0948_21437_i_out = p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg;

assign p_0_0_09491404_i_out = p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg;

assign p_0_0_0949_114961507_i_out = p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg;

assign p_0_0_0949_21434_i_out = p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg;

assign p_0_0_09501401_i_out = p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg;

assign p_0_0_0950_114941505_i_out = p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg;

assign p_0_0_0950_21431_i_out = p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg;

assign p_0_0_0_0_09081512_i_out = p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg;

assign p_0_0_0_0_09141500_i_out = p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg;

assign p_0_1_0_0_09091514_i_out = p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg;

assign p_0_1_0_0_09151502_i_out = p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg;

assign p_0_2_0_0_09101516_i_out = p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg;

assign p_0_2_0_0_09161504_i_out = p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg;

assign r_fu_1766_p3 = ((red_i[0:0] == 1'b1) ? zext_ln788_fu_1707_p1 : CV_fu_1760_p2);

assign select_ln710_10_fu_1117_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? p_0_0_0949_21484_ph_i_reg_472 : p_0_0_0949_21434_i_fu_276);

assign select_ln710_11_fu_1125_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 : p_0_0_0950_21431_i_fu_272);

assign select_ln710_12_fu_1132_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 : p_0_2_0_0_09101516_i_fu_256);

assign select_ln710_13_fu_1140_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? p_0_0_0949_21484_ph_i_reg_472 : p_0_1_0_0_09091514_i_load_reg_2172);

assign select_ln710_14_fu_1147_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491 : p_0_0_0_0_09081512_i_fu_248);

assign select_ln710_1_fu_1058_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? tmp_6_i1_reg_2187 : p_0_0_0949_114961507_i_fu_240);

assign select_ln710_2_fu_1065_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? tmp_7_i2_reg_2194 : p_0_0_0948_114981509_i_fu_244);

assign select_ln710_3_fu_1071_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? tmp_i4_reg_2215 : p_0_0_09481407_i_fu_268);

assign select_ln710_4_fu_1077_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? tmp_9_i3_reg_2209 : p_0_0_09491404_i_fu_264);

assign select_ln710_5_fu_1084_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln654_1_reg_2202 : p_0_0_09501401_i_fu_260);

assign select_ln710_6_fu_1090_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? tmp_i4_reg_2215 : p_0_2_0_0_09161504_i_fu_232);

assign select_ln710_7_fu_1097_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? tmp_9_i3_reg_2209 : p_0_1_0_0_09151502_i_load_reg_2165);

assign select_ln710_8_fu_1103_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln654_1_reg_2202 : p_0_0_0_0_09141500_i_fu_224);

assign select_ln710_9_fu_1110_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482 : p_0_0_0948_21437_i_fu_280);

assign select_ln710_fu_1052_p3 = ((cmp161_i_reg_2138_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln654_reg_2179 : p_0_0_0950_114941505_i_fu_236);

assign select_ln817_1_fu_1598_p3 = ((ap_phi_mux_en_rgd_phi_fu_719_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln817_fu_1534_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_upleft_2_reg_620 : ap_phi_reg_pp0_iter3_upleft_reg_629);

assign select_ln818_1_fu_1615_p3 = ((ap_phi_mux_en_rgd_1_phi_fu_693_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln818_fu_1550_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_downleft_2_reg_582 : ap_phi_reg_pp0_iter3_downleft_reg_591);

assign select_ln819_1_fu_1638_p3 = ((ap_phi_mux_en_rgd_2_phi_fu_667_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln819_fu_1566_p3 = ((red_i[0:0] == 1'b1) ? p_0_2_0_0_09161504_i_fu_232 : p_0_0_0_0_09141500_i_fu_224);

assign select_ln820_1_fu_1659_p3 = ((ap_phi_mux_en_rgd_3_phi_fu_641_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln820_2_fu_1748_p3 = ((tmp_6_fu_1711_p3[0:0] == 1'b1) ? sub_ln820_2_fu_1733_p2 : trunc_ln820_2_i_fu_1739_p4);

assign select_ln820_fu_1582_p3 = ((red_i[0:0] == 1'b1) ? p_0_2_0_0_09101516_i_fu_256 : p_0_0_0_0_09081512_i_fu_248);

assign select_ln827_1_fu_1828_p3 = ((or_ln827_fu_1822_p2[0:0] == 1'b1) ? select_ln827_fu_1814_p3 : trunc_ln827_fu_1804_p1);

assign select_ln827_fu_1814_p3 = ((xor_ln827_fu_1808_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln829_1_fu_1884_p3 = ((or_ln829_fu_1878_p2[0:0] == 1'b1) ? select_ln829_fu_1870_p3 : trunc_ln829_fu_1860_p1);

assign select_ln829_fu_1870_p3 = ((xor_ln829_fu_1864_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign sext_ln817_fu_1628_p1 = $signed(and_ln818_fu_1623_p2);

assign sext_ln818_1_fu_1651_p1 = $signed(add_ln817_fu_1632_p2);

assign sext_ln818_fu_1611_p1 = $signed(and_ln817_fu_1606_p2);

assign sext_ln820_1_fu_1672_p1 = $signed(and_ln820_fu_1667_p2);

assign sext_ln820_2_fu_1682_p1 = $signed(add_ln820_fu_1676_p2);

assign sext_ln820_fu_1655_p1 = $signed(and_ln819_fu_1646_p2);

assign sub_ln61_1_fu_1274_p2 = (10'd0 - trunc_ln61_1_fu_1270_p1);

assign sub_ln61_2_fu_1310_p2 = (10'd0 - trunc_ln61_2_fu_1306_p1);

assign sub_ln61_3_fu_1346_p2 = (10'd0 - trunc_ln61_3_fu_1342_p1);

assign sub_ln61_fu_1238_p2 = (10'd0 - trunc_ln61_fu_1234_p1);

assign sub_ln790_fu_1228_p2 = (zext_ln790_fu_1220_p1 - zext_ln790_1_fu_1224_p1);

assign sub_ln791_fu_1264_p2 = (zext_ln790_fu_1220_p1 - zext_ln791_fu_1260_p1);

assign sub_ln792_fu_1300_p2 = (zext_ln790_fu_1220_p1 - zext_ln792_fu_1296_p1);

assign sub_ln793_fu_1336_p2 = (zext_ln790_fu_1220_p1 - zext_ln793_fu_1332_p1);

assign sub_ln817_fu_1545_p2 = (zext_ln790_1_reg_2333 - zext_ln817_fu_1541_p1);

assign sub_ln818_fu_1561_p2 = (zext_ln791_reg_2345 - zext_ln818_fu_1557_p1);

assign sub_ln819_fu_1577_p2 = (zext_ln792_reg_2357 - zext_ln819_fu_1573_p1);

assign sub_ln820_1_fu_1718_p2 = (13'd0 - add_ln820_1_reg_2405);

assign sub_ln820_2_fu_1733_p2 = (12'd0 - trunc_ln820_1_i_fu_1723_p4);

assign sub_ln820_fu_1593_p2 = (zext_ln793_reg_2369 - zext_ln820_fu_1589_p1);

assign tmp_10_fu_1844_p4 = {{ap_phi_mux_b_1_phi_fu_754_p4[11:10]}};

assign tmp_2_fu_1244_p3 = sub_ln790_fu_1228_p2[32'd10];

assign tmp_3_fu_1280_p3 = sub_ln791_fu_1264_p2[32'd10];

assign tmp_4_fu_1316_p3 = sub_ln792_fu_1300_p2[32'd10];

assign tmp_5_fu_1352_p3 = sub_ln793_fu_1336_p2[32'd10];

assign tmp_6_fu_1711_p3 = add_ln820_1_reg_2405[32'd12];

assign tmp_7_fu_1780_p3 = ap_phi_mux_r_1_phi_fu_745_p4[32'd11];

assign tmp_8_fu_1788_p4 = {{ap_phi_mux_r_1_phi_fu_745_p4[11:10]}};

assign tmp_9_fu_1836_p3 = ap_phi_mux_b_1_phi_fu_754_p4[32'd11];

assign trunc_ln61_1_fu_1270_p1 = sub_ln791_fu_1264_p2[9:0];

assign trunc_ln61_2_fu_1306_p1 = sub_ln792_fu_1300_p2[9:0];

assign trunc_ln61_3_fu_1342_p1 = sub_ln793_fu_1336_p2[9:0];

assign trunc_ln61_fu_1234_p1 = sub_ln790_fu_1228_p2[9:0];

assign trunc_ln633_fu_855_p1 = ap_sig_allocacmp_z[0:0];

assign trunc_ln654_1_fu_947_p1 = lineBuffer_1_q1[9:0];

assign trunc_ln654_fu_922_p1 = lineBuffer_q1[9:0];

assign trunc_ln666_fu_971_p1 = imgG_dout[9:0];

assign trunc_ln820_1_i_fu_1723_p4 = {{sub_ln820_1_fu_1718_p2[12:1]}};

assign trunc_ln820_2_i_fu_1739_p4 = {{add_ln820_1_reg_2405[12:1]}};

assign trunc_ln827_fu_1804_p1 = ap_phi_mux_r_1_phi_fu_745_p4[9:0];

assign trunc_ln829_fu_1860_p1 = ap_phi_mux_b_1_phi_fu_754_p4[9:0];

assign x_5_fu_849_p2 = (ap_sig_allocacmp_z + 11'd1);

assign xor_ln772_1_fu_883_p2 = (xor_ln772_fu_877_p2 ^ 1'd1);

assign xor_ln772_fu_877_p2 = (trunc_ln633_fu_855_p1 ^ empty_51);

assign xor_ln827_fu_1808_p2 = (tmp_7_fu_1780_p3 ^ 1'd1);

assign xor_ln829_fu_1864_p2 = (tmp_9_fu_1836_p3 ^ 1'd1);

assign zext_ln633_fu_859_p1 = x_5_fu_849_p2;

assign zext_ln763_fu_1692_p1 = pix_reg_610_pp0_iter4_reg;

assign zext_ln765_fu_1696_p1 = pix_4_reg_600_pp0_iter4_reg;

assign zext_ln769_1_fu_1426_p1 = enable_1_fu_1418_p3;

assign zext_ln769_2_fu_1450_p1 = enable_3_fu_1442_p3;

assign zext_ln769_3_fu_1474_p1 = enable_4_fu_1466_p3;

assign zext_ln769_4_fu_1498_p1 = enable_6_fu_1490_p3;

assign zext_ln769_fu_1402_p1 = enable_fu_1398_p2;

assign zext_ln772_fu_889_p1 = xor_ln772_1_fu_883_p2;

assign zext_ln788_fu_1707_p1 = CH_fu_1700_p3;

assign zext_ln790_1_fu_1224_p1 = ap_phi_mux_upleft_1_phi_fu_549_p4;

assign zext_ln790_fu_1220_p1 = ap_phi_mux_pix_3_phi_fu_539_p4;

assign zext_ln791_fu_1260_p1 = ap_phi_mux_downleft_1_phi_fu_503_p4;

assign zext_ln792_fu_1296_p1 = p_0_1_0_0_09151502_i_fu_228;

assign zext_ln793_fu_1332_p1 = p_0_1_0_0_09091514_i_fu_252;

assign zext_ln817_1_fu_1756_p1 = pix_3_reg_536_pp0_iter4_reg;

assign zext_ln817_fu_1541_p1 = select_ln817_fu_1534_p3;

assign zext_ln818_fu_1557_p1 = select_ln818_fu_1550_p3;

assign zext_ln819_fu_1573_p1 = select_ln819_fu_1566_p3;

assign zext_ln820_fu_1589_p1 = select_ln820_fu_1582_p3;

always @ (posedge ap_clk) begin
    zext_ln790_1_reg_2333[10] <= 1'b0;
    zext_ln791_reg_2345[10] <= 1'b0;
    zext_ln792_reg_2357[10] <= 1'b0;
    zext_ln793_reg_2369[10] <= 1'b0;
end

endmodule //design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
