# 1 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dts" 2
# 14 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dts"
/dts-v1/;


# 1 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996.dtsi"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 14 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8996.h" 1
# 15 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,mmcc-msm8996.h" 1
# 16 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8996";

 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 memory {
  device_type = "memory";

  reg = <0 0 0 0>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  mba_region: mba@91500000 {
   reg = <0x0 0x91500000 0x0 0x200000>;
   no-map;
  };

  slpi_region: slpi@90b00000 {
   reg = <0x0 0x90b00000 0x0 0xa00000>;
   no-map;
  };

  venus_region: venus@90400000 {
   reg = <0x0 0x90400000 0x0 0x700000>;
   no-map;
  };

  adsp_region: adsp@8ea00000 {
   reg = <0x0 0x8ea00000 0x0 0x1a00000>;
   no-map;
  };

  mpss_region: mpss@88800000 {
   reg = <0x0 0x88800000 0x0 0x6200000>;
   no-map;
  };

  smem_mem: smem-mem@86000000 {
   reg = <0x0 0x86000000 0x0 0x200000>;
   no-map;
  };

  memory@85800000 {
   reg = <0x0 0x85800000 0x0 0x800000>;
   no-map;
  };

  memory@86200000 {
   reg = <0x0 0x86200000 0x0 0x2600000>;
   no-map;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
         compatible = "cache";
         cache-level = <2>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&L2_0>;
  };

  CPU2: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x100>;
   enable-method = "psci";
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
         compatible = "cache";
         cache-level = <2>;
   };
  };

  CPU3: cpu@101 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x101>;
   enable-method = "psci";
   next-level-cache = <&L2_1>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU2>;
    };

    core1 {
     cpu = <&CPU3>;
    };
   };
  };
 };

 thermal-zones {
  cpu-thermal0 {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu_alert0: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit0: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu-thermal1 {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cpu_alert1: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit1: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu-thermal2 {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu_alert2: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit2: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu-thermal3 {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 10>;

   trips {
    cpu_alert3: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit3: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 clocks {
  xo_board: xo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
   clock-output-names = "sleep_clk";
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 firmware {
  scm {
   compatible = "qcom,scm-msm8996";
  };
 };

 tcsr_mutex: hwlock {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_regs 0 0x1000>;
  #hwlock-cells = <1>;
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";

  interrupts = <0 168 1>;

  qcom,rpm-msg-ram = <&rpm_msg_ram>;

  mboxes = <&apcs_glb 0>;

  rpm_requests {
   compatible = "qcom,rpm-msm8996";
   qcom,glink-channels = "rpm_requests";

   pm8994-regulators {
    compatible = "qcom,rpm-pm8994-regulators";

    pm8994_s1: s1 {};
    pm8994_s2: s2 {};
    pm8994_s3: s3 {};
    pm8994_s4: s4 {};
    pm8994_s5: s5 {};
    pm8994_s6: s6 {};
    pm8994_s7: s7 {};
    pm8994_s8: s8 {};
    pm8994_s9: s9 {};
    pm8994_s10: s10 {};
    pm8994_s11: s11 {};
    pm8994_s12: s12 {};

    pm8994_l1: l1 {};
    pm8994_l2: l2 {};
    pm8994_l3: l3 {};
    pm8994_l4: l4 {};
    pm8994_l5: l5 {};
    pm8994_l6: l6 {};
    pm8994_l7: l7 {};
    pm8994_l8: l8 {};
    pm8994_l9: l9 {};
    pm8994_l10: l10 {};
    pm8994_l11: l11 {};
    pm8994_l12: l12 {};
    pm8994_l13: l13 {};
    pm8994_l14: l14 {};
    pm8994_l15: l15 {};
    pm8994_l16: l16 {};
    pm8994_l17: l17 {};
    pm8994_l18: l18 {};
    pm8994_l19: l19 {};
    pm8994_l20: l20 {};
    pm8994_l21: l21 {};
    pm8994_l22: l22 {};
    pm8994_l23: l23 {};
    pm8994_l24: l24 {};
    pm8994_l25: l25 {};
    pm8994_l26: l26 {};
    pm8994_l27: l27 {};
    pm8994_l28: l28 {};
    pm8994_l29: l29 {};
    pm8994_l30: l30 {};
    pm8994_l31: l31 {};
    pm8994_l32: l32 {};
   };

  };
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  rpm_msg_ram: memory@68000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x68000 0x6000>;
  };

  tcsr_mutex_regs: syscon@740000 {
   compatible = "syscon";
   reg = <0x740000 0x20000>;
  };

  intc: interrupt-controller@9bc0000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x40000>;
   reg = <0x09bc0000 0x10000>,
         <0x09c00000 0x100000>;
   interrupts = <1 9 4>;
  };

  apcs: syscon@9820000 {
   compatible = "syscon";
   reg = <0x9820000 0x1000>;
  };

  apcs_glb: mailbox@9820000 {
   compatible = "qcom,msm8996-apcs-hmss-global";
   reg = <0x9820000 0x1000>;

   #mbox-cells = <1>;
  };

  gcc: clock-controller@300000 {
   compatible = "qcom,gcc-msm8996";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x300000 0x90000>;
  };

  kryocc: clock-controller@6400000 {
   compatible = "qcom,apcc-msm8996";
   reg = <0x6400000 0x90000>;
   #clock-cells = <1>;
  };

  blsp1_spi0: spi@07575000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x07575000 0x600>;
   interrupts = <0 95 4>;
   clocks = <&gcc 111>,
     <&gcc 109>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_spi0_default>;
   pinctrl-1 = <&blsp1_spi0_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_i2c0: i2c@075b5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x075b5000 0x1000>;
   interrupts = <0 101 0>;
   clocks = <&gcc 129>,
    <&gcc 132>;
   clock-names = "iface", "core";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c0_default>;
   pinctrl-1 = <&blsp2_i2c0_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  tsens0: thermal-sensor@4a8000 {
   compatible = "qcom,msm8996-tsens";
   reg = <0x4a8000 0x2000>;
   #thermal-sensor-cells = <1>;
  };

  blsp2_uart1: serial@75b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x75b0000 0x1000>;
   interrupts = <0 114 4>;
   clocks = <&gcc 136>,
     <&gcc 129>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp2_i2c1: i2c@075b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x075b6000 0x1000>;
   interrupts = <0 102 0>;
   clocks = <&gcc 129>,
    <&gcc 135>;
   clock-names = "iface", "core";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_i2c1_default>;
   pinctrl-1 = <&blsp2_i2c1_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_uart2: serial@75b1000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x075b1000 0x1000>;
   interrupts = <0 115 4>;
   clocks = <&gcc 139>,
     <&gcc 129>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_i2c2: i2c@07577000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x07577000 0x1000>;
   interrupts = <0 97 0>;
   clocks = <&gcc 109>,
    <&gcc 118>;
   clock-names = "iface", "core";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_i2c2_default>;
   pinctrl-1 = <&blsp1_i2c2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_spi5: spi@075ba000{
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x075ba000 0x600>;
   interrupts = <0 106 4>;
   clocks = <&gcc 146>,
     <&gcc 129>;
   clock-names = "core", "iface";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_spi5_default>;
   pinctrl-1 = <&blsp2_spi5_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  sdhc2: sdhci@74a4900 {
    status = "disabled";
    compatible = "qcom,sdhci-msm-v4";
    reg = <0x74a4900 0x314>, <0x74a4000 0x800>;
    reg-names = "hc_mem", "core_mem";

    interrupts = <0 125 0>, <0 221 0>;
    interrupt-names = "hc_irq", "pwr_irq";

    clock-names = "iface", "core", "xo";
    clocks = <&gcc 104>,
    <&gcc 103>,
    <&xo_board>;
    bus-width = <4>;
   };

  msmgpio: pinctrl@1010000 {
   compatible = "qcom,msm8996-pinctrl";
   reg = <0x01010000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  timer@09840000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0x09840000 0x1000>;
   clock-frequency = <19200000>;

   frame@9850000 {
    frame-number = <0>;
    interrupts = <0 31 4>,
          <0 30 4>;
    reg = <0x09850000 0x1000>,
          <0x09860000 0x1000>;
   };

   frame@9870000 {
    frame-number = <1>;
    interrupts = <0 32 4>;
    reg = <0x09870000 0x1000>;
    status = "disabled";
   };

   frame@9880000 {
    frame-number = <2>;
    interrupts = <0 33 4>;
    reg = <0x09880000 0x1000>;
    status = "disabled";
   };

   frame@9890000 {
    frame-number = <3>;
    interrupts = <0 34 4>;
    reg = <0x09890000 0x1000>;
    status = "disabled";
   };

   frame@98a0000 {
    frame-number = <4>;
    interrupts = <0 35 4>;
    reg = <0x098a0000 0x1000>;
    status = "disabled";
   };

   frame@98b0000 {
    frame-number = <5>;
    interrupts = <0 36 4>;
    reg = <0x098b0000 0x1000>;
    status = "disabled";
   };

   frame@98c0000 {
    frame-number = <6>;
    interrupts = <0 37 4>;
    reg = <0x098c0000 0x1000>;
    status = "disabled";
   };
  };

  spmi_bus: qcom,spmi@400f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x400f000 0x1000>,
         <0x4400000 0x800000>,
         <0x4c00000 0x800000>,
         <0x5800000 0x200000>,
         <0x400a000 0x002100>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 326 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  mmcc: clock-controller@8c0000 {
   compatible = "qcom,mmcc-msm8996";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x8c0000 0x40000>;
   assigned-clocks = <&mmcc 15>,
       <&mmcc 3>,
       <&mmcc 7>,
       <&mmcc 9>,
       <&mmcc 11>;
   assigned-clock-rates = <624000000>,
            <810000000>,
            <980000000>,
            <960000000>,
            <825000000>;
  };

  qfprom@74000 {
   compatible = "qcom,qfprom";
   reg = <0x74000 0x8ff>;
   #address-cells = <1>;
   #size-cells = <1>;

   qusb2p_hstx_trim: hstx_trim@24e {
    reg = <0x24e 0x2>;
    bits = <5 4>;
   };

   qusb2s_hstx_trim: hstx_trim@24f {
    reg = <0x24f 0x1>;
    bits = <1 4>;
   };
  };

  phy@34000 {
   compatible = "qcom,msm8996-qmp-pcie-phy";
   reg = <0x34000 0x488>;
   #clock-cells = <1>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 192>,
    <&gcc 191>,
    <&gcc 216>;
   clock-names = "aux", "cfg_ahb", "ref";

   vdda-phy-supply = <&pm8994_l28>;
   vdda-pll-supply = <&pm8994_l12>;

   resets = <&gcc 85>,
    <&gcc 101>,
    <&gcc 102>;
   reset-names = "phy", "common", "cfg";
   status = "disabled";

   pciephy_0: lane@35000 {
    reg = <0x035000 0x130>,
     <0x035200 0x200>,
     <0x035400 0x1dc>;
    #phy-cells = <0>;

    clock-output-names = "pcie_0_pipe_clk_src";
    clocks = <&gcc 180>;
    clock-names = "pipe0";
    resets = <&gcc 80>;
    reset-names = "lane0";
   };

   pciephy_1: lane@36000 {
    reg = <0x036000 0x130>,
     <0x036200 0x200>,
     <0x036400 0x1dc>;
    #phy-cells = <0>;

    clock-output-names = "pcie_1_pipe_clk_src";
    clocks = <&gcc 185>;
    clock-names = "pipe1";
    resets = <&gcc 82>;
    reset-names = "lane1";
   };

   pciephy_2: lane@37000 {
    reg = <0x037000 0x130>,
     <0x037200 0x200>,
     <0x037400 0x1dc>;
    #phy-cells = <0>;

    clock-output-names = "pcie_2_pipe_clk_src";
    clocks = <&gcc 190>;
    clock-names = "pipe2";
    resets = <&gcc 84>;
    reset-names = "lane2";
   };
  };

  phy@7410000 {
   compatible = "qcom,msm8996-qmp-usb3-phy";
   reg = <0x7410000 0x1c4>;
   #clock-cells = <1>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 94>,
    <&gcc 99>,
    <&gcc 213>;
   clock-names = "aux", "cfg_ahb", "ref";

   vdda-phy-supply = <&pm8994_l28>;
   vdda-pll-supply = <&pm8994_l12>;

   resets = <&gcc 103>,
    <&gcc 104>;
   reset-names = "phy", "common";
   status = "disabled";

   ssusb_phy_0: lane@7410200 {
    reg = <0x7410200 0x200>,
     <0x7410400 0x130>,
     <0x7410600 0x1a8>;
    #phy-cells = <0>;

    clock-output-names = "usb3_phy_pipe_clk_src";
    clocks = <&gcc 95>;
    clock-names = "pipe0";
   };
  };

  hsusb_phy1: phy@7411000 {
   compatible = "qcom,msm8996-qusb2-phy";
   reg = <0x7411000 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 99>,
    <&gcc 218>;
   clock-names = "cfg_ahb", "ref";

   vdda-pll-supply = <&pm8994_l12>;
   vdda-phy-dpdm-supply = <&pm8994_l24>;

   resets = <&gcc 9>;
   nvmem-cells = <&qusb2p_hstx_trim>;
   status = "disabled";
  };

  hsusb_phy2: phy@7412000 {
   compatible = "qcom,msm8996-qusb2-phy";
   reg = <0x7412000 0x180>;
   #phy-cells = <0>;

   clocks = <&gcc 99>,
    <&gcc 217>;
   clock-names = "cfg_ahb", "ref";

   vdda-pll-supply = <&pm8994_l12>;
   vdda-phy-dpdm-supply = <&pm8994_l24>;

   resets = <&gcc 10>;
   nvmem-cells = <&qusb2s_hstx_trim>;
   status = "disabled";
  };

  usb2: usb@7600000 {
   compatible = "qcom,dwc3";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 85>,
    <&gcc 96>,
    <&gcc 98>,
    <&gcc 97>,
    <&gcc 99>;

   assigned-clocks = <&gcc 98>,
       <&gcc 96>;
   assigned-clock-rates = <19200000>, <60000000>;

   power-domains = <&gcc 4>;
   status = "disabled";

   dwc3@7600000 {
    compatible = "snps,dwc3";
    reg = <0x7600000 0xcc00>;
    interrupts = <0 138 0>;
    phys = <&hsusb_phy2>;
    phy-names = "usb2-phy";
   };
  };

  usb3: usb@6a00000 {
   compatible = "qcom,dwc3";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   clocks = <&gcc 81>,
    <&gcc 91>,
    <&gcc 210>,
    <&gcc 93>,
    <&gcc 92>,
    <&gcc 99>;

   assigned-clocks = <&gcc 93>,
       <&gcc 91>;
   assigned-clock-rates = <19200000>, <120000000>;

   power-domains = <&gcc 4>;
   status = "disabled";

   dwc3@6a00000 {
    compatible = "snps,dwc3";
    reg = <0x6a00000 0xcc00>;
    interrupts = <0 131 0>;
    phys = <&hsusb_phy1>, <&ssusb_phy_0>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };
 };

 adsp-pil {
  compatible = "qcom,msm8996-adsp-pil";

  interrupts-extended = <&intc 0 162 1>,
          <&adsp_smp2p_in 0 1>,
          <&adsp_smp2p_in 1 1>,
          <&adsp_smp2p_in 2 1>,
          <&adsp_smp2p_in 3 1>;
  interrupt-names = "wdog", "fatal", "ready",
      "handover", "stop-ack";

  clocks = <&xo_board>;
  clock-names = "xo";

  memory-region = <&adsp_region>;

  qcom,smem-states = <&adsp_smp2p_out 0>;
  qcom,smem-state-names = "stop";

  smd-edge {
   interrupts = <0 156 1>;

   label = "lpass";
   qcom,ipc = <&apcs 16 8>;
   qcom,smd-edge = <1>;
   qcom,remote-pid = <2>;
  };
 };

 adsp-smp2p {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupts = <0 158 1>;

  qcom,ipc = <&apcs 16 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 modem-smp2p {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts = <0 451 1>;

  qcom,ipc = <&apcs 16 14>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-slpi {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;

  interrupts = <0 178 1>;

  qcom,ipc = <&apcs 16 26>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  slpi_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  slpi_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };
 };

};

# 1 "../arch/arm64/boot/dts/qcom/msm8996-pins.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8996-pins.dtsi"
&msmgpio {

 blsp1_spi0_default: blsp1_spi0_default {
  pinmux {
   function = "blsp_spi1";
   pins = "gpio0", "gpio1", "gpio3";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio2";
  };
  pinconf {
   pins = "gpio0", "gpio1", "gpio3";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio2";
   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 blsp1_spi0_sleep: blsp1_spi0_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio0", "gpio1", "gpio2", "gpio3";
  };
  pinconf {
   pins = "gpio0", "gpio1", "gpio2", "gpio3";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 blsp1_i2c2_default: blsp1_i2c2_default {
  pinmux {
   function = "blsp_i2c3";
   pins = "gpio47", "gpio48";
  };
  pinconf {
   pins = "gpio47", "gpio48";
   drive-strength = <16>;
   bias-disable = <0>;
  };
 };

 blsp1_i2c2_sleep: blsp1_i2c2_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio47", "gpio48";
  };
  pinconf {
   pins = "gpio47", "gpio48";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };

 blsp2_i2c0_default: blsp2_i2c0 {
  pinmux {
   function = "blsp_i2c7";
   pins = "gpio55", "gpio56";
  };
  pinconf {
   pins = "gpio55", "gpio56";
   drive-strength = <16>;
   bias-disable;
  };
 };

 blsp2_i2c0_sleep: blsp2_i2c0_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio55", "gpio56";
  };
  pinconf {
   pins = "gpio55", "gpio56";
   drive-strength = <2>;
   bias-disable;
  };
 };

 blsp2_uart1_2pins_default: blsp2_uart1_2pins {
  pinmux {
   function = "blsp_uart8";
   pins = "gpio4", "gpio5";
  };
  pinconf {
   pins = "gpio4", "gpio5";
   drive-strength = <16>;
   bias-disable;
  };
 };

 blsp2_uart1_2pins_sleep: blsp2_uart1_2pins_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio4", "gpio5";
  };
  pinconf {
   pins = "gpio4", "gpio5";
   drive-strength = <2>;
   bias-disable;
  };
 };

 blsp2_uart1_4pins_default: blsp2_uart1_4pins {
  pinmux {
   function = "blsp_uart8";
   pins = "gpio4", "gpio5", "gpio6", "gpio7";
  };

  pinconf {
   pins = "gpio4", "gpio5", "gpio6", "gpio7";
   drive-strength = <16>;
   bias-disable;
  };
 };

 blsp2_uart1_4pins_sleep: blsp2_uart1_4pins_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio4", "gpio5", "gpio6", "gpio7";
  };

  pinconf {
   pins = "gpio4", "gpiio5", "gpio6", "gpio7";
   drive-strength = <2>;
   bias-disable;
  };
 };

 blsp2_i2c1_default: blsp2_i2c1 {
  pinmux {
   function = "blsp_i2c8";
   pins = "gpio6", "gpio7";
  };
  pinconf {
   pins = "gpio6", "gpio7";
   drive-strength = <16>;
   bias-disable;
  };
 };

 blsp2_i2c1_sleep: blsp2_i2c1_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio6", "gpio7";
  };
  pinconf {
   pins = "gpio6", "gpio7";
   drive-strength = <2>;
   bias-disable;
  };
 };

 blsp2_uart2_2pins_default: blsp2_uart2_2pins {
  pinmux {
   function = "blsp_uart9";
   pins = "gpio49", "gpio50";
  };
  pinconf {
   pins = "gpio49", "gpio50";
   drive-strength = <16>;
   bias-disable;
  };
 };

 blsp2_uart2_2pins_sleep: blsp2_uart2_2pins_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio49", "gpio50";
  };
  pinconf {
   pins = "gpio49", "gpio50";
   drive-strength = <2>;
   bias-disable;
  };
 };

 blsp2_uart2_4pins_default: blsp2_uart2_4pins {
  pinmux {
   function = "blsp_uart9";
   pins = "gpio49", "gpio50", "gpio51", "gpio52";
  };

  pinconf {
   pins = "gpio49", "gpio50", "gpio51", "gpio52";
   drive-strength = <16>;
   bias-disable;
  };
 };

 blsp2_uart2_4pins_sleep: blsp2_uart2_4pins_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio49", "gpio50", "gpio51", "gpio52";
  };

  pinconf {
   pins = "gpio49", "gpio50", "gpio51", "gpio52";
   drive-strength = <2>;
   bias-disable;
  };
 };

 blsp2_spi5_default: blsp2_spi5_default {
  pinmux {
   function = "blsp_spi12";
   pins = "gpio85", "gpio86", "gpio88";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio87";
  };
  pinconf {
   pins = "gpio85", "gpio86", "gpio88";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio87";
   drive-strength = <16>;
   bias-disable;
   output-high;
  };
 };

 blsp2_spi5_sleep: blsp2_spi5_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio85", "gpio86", "gpio87", "gpio88";
  };
  pinconf {
   pins = "gpio85", "gpio86", "gpio87", "gpio88";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 sdc2_clk_on: sdc2_clk_on {
  config {
   pins = "sdc2_clk";
   bias-disable;
   drive-strength = <16>;
  };
 };

 sdc2_clk_off: sdc2_clk_off {
  config {
   pins = "sdc2_clk";
   bias-disable;
   drive-strength = <2>;
  };
 };

 sdc2_cmd_on: sdc2_cmd_on {
  config {
   pins = "sdc2_cmd";
   bias-pull-up;
   drive-strength = <10>;
  };
 };

 sdc2_cmd_off: sdc2_cmd_off {
  config {
   pins = "sdc2_cmd";
   bias-pull-up;
   drive-strength = <2>;
  };
 };

 sdc2_data_on: sdc2_data_on {
  config {
   pins = "sdc2_data";
   bias-pull-up;
   drive-strength = <10>;
  };
 };

 sdc2_data_off: sdc2_data_off {
  config {
   pins = "sdc2_data";
   bias-pull-up;
   drive-strength = <2>;
  };
 };
};
# 926 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 15 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/pm8994.dtsi" 1


# 1 "../scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 4 "../arch/arm64/boot/dts/qcom/pm8994.dtsi" 2

&spmi_bus {

 pmic@0 {
  compatible = "qcom,pm8994", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pm8994_gpios: gpios@c000 {
   compatible = "qcom,pm8994-gpio";
   reg = <0xc000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 0xc0 0 0>,
         <0 0xc1 0 0>,
         <0 0xc2 0 0>,
         <0 0xc3 0 0>,
         <0 0xc4 0 0>,
         <0 0xc5 0 0>,
         <0 0xc6 0 0>,
         <0 0xc7 0 0>,
         <0 0xc8 0 0>,
         <0 0xc9 0 0>,
         <0 0xca 0 0>,
         <0 0xcb 0 0>,
         <0 0xcc 0 0>,
         <0 0xcd 0 0>,
         <0 0xce 0 0>,
         <0 0xcf 0 0>,
         <0 0xd0 0 0>,
         <0 0xd1 0 0>,
         <0 0xd2 0 0>,
         <0 0xd3 0 0>,
         <0 0xd4 0 0>,
         <0 0xd5 0 0>;
  };

  pm8994_mpps: mpps@a000 {
   compatible = "qcom,pm8994-mpp";
   reg = <0xa000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 0xa0 0 0>,
         <0 0xa1 0 0>,
         <0 0xa2 0 0>,
         <0 0xa3 0 0>,
         <0 0xa4 0 0>,
         <0 0xa5 0 0>,
         <0 0xa6 0 0>,
         <0 0xa7 0 0>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8994", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 16 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/pmi8994.dtsi" 1




&spmi_bus {

 pmic@2 {
  compatible = "qcom,pmi8994", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmi8994_gpios: gpios@c000 {
   compatible = "qcom,pmi8994-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <2 0xc0 0 0>,
         <2 0xc1 0 0>,
         <2 0xc2 0 0>,
         <2 0xc3 0 0>,
         <2 0xc4 0 0>,
         <2 0xc5 0 0>,
         <2 0xc6 0 0>,
         <2 0xc7 0 0>,
         <2 0xc8 0 0>,
         <2 0xc9 0 0>;
  };
 };

 pmic@3 {
  compatible = "qcom,pmi8994", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 17 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/apq8096-db820c-pins.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/apq8096-db820c-pins.dtsi"
&msmgpio {
 sdc2_cd_on: sdc2_cd_on {
  mux {
   pins = "gpio38";
   function = "gpio";
  };

  config {
   pins = "gpio38";
   bias-pull-up;
   drive-strength = <16>;
  };
 };

 sdc2_cd_off: sdc2_cd_off {
  mux {
   pins = "gpio38";
   function = "gpio";
  };

  config {
   pins = "gpio38";
   bias-pull-up;
   drive-strength = <2>;
  };
 };
};
# 18 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/apq8096-db820c-pmic-pins.dtsi" 1


# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 4 "../arch/arm64/boot/dts/qcom/apq8096-db820c-pmic-pins.dtsi" 2
&pm8994_gpios {

 pinctrl-names = "default";
 pinctrl-0 = <&ls_exp_gpio_f>;

 ls_exp_gpio_f: pm8994_gpio5 {
  pinconf {
   pins = "gpio5";
   output-low;
   power-source = <2>;
  };
 };

 volume_up_gpio: pm8996_gpio2 {
  pinconf {
   pins = "gpio2";
   function = "normal";
   input-enable;
   drive-push-pull;
   bias-pull-up;
   qcom,drive-strength = <0>;
   power-source = <2>;
  };
 };

 usb3_vbus_det_gpio: pm8996_gpio22 {
  pinconf {
   pins = "gpio22";
   function = "normal";
   input-enable;
   bias-pull-down;
   qcom,drive-strength = <0>;
   power-source = <2>;
  };
 };
};

&pmi8994_gpios {
 usb2_vbus_det_gpio: pmi8996_gpio6 {
  pinconf {
   pins = "gpio6";
   function = "normal";
   input-enable;
   bias-pull-down;
   qcom,drive-strength = <0>;
   power-source = <2>;
  };
 };
};
# 19 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 20 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 21 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi" 2

/ {
 aliases {
  serial0 = &blsp2_uart1;
  serial1 = &blsp2_uart2;
  i2c0 = &blsp1_i2c2;
  i2c1 = &blsp2_i2c1;
  i2c2 = &blsp2_i2c0;
  spi0 = &blsp1_spi0;
  spi1 = &blsp2_spi5;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 soc {
  serial@75b0000 {
   label = "LS-UART1";
   status = "okay";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_uart1_2pins_default>;
   pinctrl-1 = <&blsp2_uart1_2pins_sleep>;
  };

  serial@75b1000 {
   label = "LS-UART0";
   status = "okay";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_uart2_4pins_default>;
   pinctrl-1 = <&blsp2_uart2_4pins_sleep>;
  };

  i2c@07577000 {

   label = "LS-I2C0";
   status = "okay";
  };

  i2c@075b6000 {

   label = "LS-I2C1";
   status = "okay";
  };

  spi@07575000 {

   label = "LS-SPI0";
   status = "okay";
  };

  i2c@075b5000 {

   label = "HS-I2C2";
   status = "okay";
  };

  spi@075ba000{

   label = "HS-SPI1";
   status = "okay";
  };

  sdhci@74a4900 {

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
   pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;
   cd-gpios = <&msmgpio 38 0x1>;
   status = "okay";
  };

  phy@34000 {
   status = "okay";
  };

  phy@7410000 {
   status = "okay";
  };

  phy@7411000 {
   status = "okay";
  };

  phy@7412000 {
   status = "okay";
  };

  usb@6a00000 {
   status = "okay";

   dwc3@6a00000 {
    extcon = <&usb3_id>;
    dr_mode = "otg";
   };
  };

  usb3_id: usb3-id {
   compatible = "linux,extcon-usb-gpio";
   id-gpio = <&pm8994_gpios 22 0>;
   pinctrl-names = "default";
   pinctrl-0 = <&usb3_vbus_det_gpio>;
  };

  usb@7600000 {
   status = "okay";

   dwc3@7600000 {
    extcon = <&usb2_id>;
    dr_mode = "otg";
    maximum-speed = "high-speed";
   };
  };

  usb2_id: usb2-id {
   compatible = "linux,extcon-usb-gpio";
   id-gpio = <&pmi8994_gpios 6 0>;
   pinctrl-names = "default";
   pinctrl-0 = <&usb2_vbus_det_gpio>;
  };
 };


 gpio_keys {
  compatible = "gpio-keys";
  #address-cells = <1>;
  #size-cells = <0>;
  autorepeat;

  pinctrl-names = "default";
  pinctrl-0 = <&volume_up_gpio>;

  button@0 {
   label = "Volume Up";
   linux,code = <115>;
   gpios = <&pm8994_gpios 2 1>;
  };
 };

 rpm-glink {
  rpm_requests {
   pm8994-regulators {
    vdd_l1-supply = <&pm8994_s3>;
    vdd_l2_l26_l28-supply = <&pm8994_s3>;
    vdd_l3_l11-supply = <&pm8994_s3>;
    vdd_l4_l27_l31-supply = <&pm8994_s3>;
    vdd_l5_l7-supply = <&pm8994_s5>;
    vdd_l14_l15-supply = <&pm8994_s5>;
    vdd_l20_l21-supply = <&pm8994_s5>;
    vdd_l25-supply = <&pm8994_s3>;

    s3 {
     regulator-min-microvolt = <1300000>;
     regulator-max-microvolt = <1300000>;
    };
    s4 {
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
    s5 {
     regulator-min-microvolt = <2150000>;
     regulator-max-microvolt = <2150000>;
    };
    s7 {
     regulator-min-microvolt = <800000>;
     regulator-max-microvolt = <800000>;
    };

    l1 {
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1000000>;
    };
    l2 {
     regulator-min-microvolt = <1250000>;
     regulator-max-microvolt = <1250000>;
    };
    l3 {
     regulator-min-microvolt = <850000>;
     regulator-max-microvolt = <850000>;
    };
    l4 {
     regulator-min-microvolt = <1225000>;
     regulator-max-microvolt = <1225000>;
    };
    l6 {
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
    };
    l8 {
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
    l9 {
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
    l10 {
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
    l11 {
     regulator-min-microvolt = <1150000>;
     regulator-max-microvolt = <1150000>;
    };
    l12 {
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
    l13 {
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <2950000>;
    };
    l14 {
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
    l15 {
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
    l16 {
     regulator-min-microvolt = <2700000>;
     regulator-max-microvolt = <2700000>;
    };
    l17 {
     regulator-min-microvolt = <2500000>;
     regulator-max-microvolt = <2500000>;
    };
    l18 {
     regulator-min-microvolt = <2700000>;
     regulator-max-microvolt = <2900000>;
    };
    l19 {
     regulator-min-microvolt = <3000000>;
     regulator-max-microvolt = <3000000>;
    };
    l20 {
     regulator-min-microvolt = <2950000>;
     regulator-max-microvolt = <2950000>;
     regulator-allow-set-load;
    };
    l21 {
     regulator-min-microvolt = <2950000>;
     regulator-max-microvolt = <2950000>;
    };
    l22 {
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
    };
    l23 {
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };
    l24 {
     regulator-min-microvolt = <3075000>;
     regulator-max-microvolt = <3075000>;
    };
    l25 {
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
     regulator-allow-set-load;
    };
    l27 {
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1000000>;
    };
    l28 {
     regulator-min-microvolt = <925000>;
     regulator-max-microvolt = <925000>;
     regulator-allow-set-load;
    };
    l29 {
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };
    l30 {
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
    l32 {
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
   };
  };
 };
};
# 17 "../arch/arm64/boot/dts/qcom/apq8096-db820c.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. DB820c";
 compatible = "arrow,apq8096-db820c", "qcom,apq8096-sbc";
};
