
node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000036  00800200  00000dd4  00000e68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000dd4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000f  00800236  00800236  00000e9e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000e9e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000268  00000000  00000000  00000ece  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ac9  00000000  00000000  00001136  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e31  00000000  00000000  00002bff  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001165  00000000  00000000  00003a30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004fc  00000000  00000000  00004b98  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005f8  00000000  00000000  00005094  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000acc  00000000  00000000  0000568c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001b8  00000000  00000000  00006158  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	a0 c3       	rjmp	.+1856   	; 0x7de <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	0a 04       	cpc	r0, r10
  e6:	5c 04       	cpc	r5, r12
  e8:	5c 04       	cpc	r5, r12
  ea:	5c 04       	cpc	r5, r12
  ec:	5c 04       	cpc	r5, r12
  ee:	5c 04       	cpc	r5, r12
  f0:	5c 04       	cpc	r5, r12
  f2:	5c 04       	cpc	r5, r12
  f4:	0a 04       	cpc	r0, r10
  f6:	5c 04       	cpc	r5, r12
  f8:	5c 04       	cpc	r5, r12
  fa:	5c 04       	cpc	r5, r12
  fc:	5c 04       	cpc	r5, r12
  fe:	5c 04       	cpc	r5, r12
 100:	5c 04       	cpc	r5, r12
 102:	5c 04       	cpc	r5, r12
 104:	0c 04       	cpc	r0, r12
 106:	5c 04       	cpc	r5, r12
 108:	5c 04       	cpc	r5, r12
 10a:	5c 04       	cpc	r5, r12
 10c:	5c 04       	cpc	r5, r12
 10e:	5c 04       	cpc	r5, r12
 110:	5c 04       	cpc	r5, r12
 112:	5c 04       	cpc	r5, r12
 114:	5c 04       	cpc	r5, r12
 116:	5c 04       	cpc	r5, r12
 118:	5c 04       	cpc	r5, r12
 11a:	5c 04       	cpc	r5, r12
 11c:	5c 04       	cpc	r5, r12
 11e:	5c 04       	cpc	r5, r12
 120:	5c 04       	cpc	r5, r12
 122:	5c 04       	cpc	r5, r12
 124:	0c 04       	cpc	r0, r12
 126:	5c 04       	cpc	r5, r12
 128:	5c 04       	cpc	r5, r12
 12a:	5c 04       	cpc	r5, r12
 12c:	5c 04       	cpc	r5, r12
 12e:	5c 04       	cpc	r5, r12
 130:	5c 04       	cpc	r5, r12
 132:	5c 04       	cpc	r5, r12
 134:	5c 04       	cpc	r5, r12
 136:	5c 04       	cpc	r5, r12
 138:	5c 04       	cpc	r5, r12
 13a:	5c 04       	cpc	r5, r12
 13c:	5c 04       	cpc	r5, r12
 13e:	5c 04       	cpc	r5, r12
 140:	5c 04       	cpc	r5, r12
 142:	5c 04       	cpc	r5, r12
 144:	58 04       	cpc	r5, r8
 146:	5c 04       	cpc	r5, r12
 148:	5c 04       	cpc	r5, r12
 14a:	5c 04       	cpc	r5, r12
 14c:	5c 04       	cpc	r5, r12
 14e:	5c 04       	cpc	r5, r12
 150:	5c 04       	cpc	r5, r12
 152:	5c 04       	cpc	r5, r12
 154:	35 04       	cpc	r3, r5
 156:	5c 04       	cpc	r5, r12
 158:	5c 04       	cpc	r5, r12
 15a:	5c 04       	cpc	r5, r12
 15c:	5c 04       	cpc	r5, r12
 15e:	5c 04       	cpc	r5, r12
 160:	5c 04       	cpc	r5, r12
 162:	5c 04       	cpc	r5, r12
 164:	5c 04       	cpc	r5, r12
 166:	5c 04       	cpc	r5, r12
 168:	5c 04       	cpc	r5, r12
 16a:	5c 04       	cpc	r5, r12
 16c:	5c 04       	cpc	r5, r12
 16e:	5c 04       	cpc	r5, r12
 170:	5c 04       	cpc	r5, r12
 172:	5c 04       	cpc	r5, r12
 174:	29 04       	cpc	r2, r9
 176:	5c 04       	cpc	r5, r12
 178:	5c 04       	cpc	r5, r12
 17a:	5c 04       	cpc	r5, r12
 17c:	5c 04       	cpc	r5, r12
 17e:	5c 04       	cpc	r5, r12
 180:	5c 04       	cpc	r5, r12
 182:	5c 04       	cpc	r5, r12
 184:	47 04       	cpc	r4, r7

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e4 ed       	ldi	r30, 0xD4	; 212
 19e:	fd e0       	ldi	r31, 0x0D	; 13
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a6 33       	cpi	r26, 0x36	; 54
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a6 e3       	ldi	r26, 0x36	; 54
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a5 34       	cpi	r26, 0x45	; 69
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	48 d2       	rcall	.+1168   	; 0x652 <main>
 1c2:	06 c6       	rjmp	.+3084   	; 0xdd0 <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <can_set_mode>:
	mcp2515_bit_modify(MCP_RXB0CTRL, 0b01100100, 0xFF);
	mcp2515_bit_modify(MCP_CANINTE, 0x01, 1);
	return EXIT_SUCCESS;
}

int can_set_mode(char mode) {
 1c6:	cf 93       	push	r28
 1c8:	c8 2f       	mov	r28, r24
	mcp2515_bit_modify(MCP_CANCTRL,MODE_MASK,mode);
 1ca:	48 2f       	mov	r20, r24
 1cc:	60 ee       	ldi	r22, 0xE0	; 224
 1ce:	8f e0       	ldi	r24, 0x0F	; 15
 1d0:	cf d1       	rcall	.+926    	; 0x570 <mcp2515_bit_modify>
	char new_mode = mcp2515_read(MCP_CANSTAT);
 1d2:	8e e0       	ldi	r24, 0x0E	; 14
 1d4:	a9 d1       	rcall	.+850    	; 0x528 <mcp2515_read>
	new_mode = new_mode & MODE_MASK;
 1d6:	80 7e       	andi	r24, 0xE0	; 224
	if(new_mode != mode) {
 1d8:	21 e0       	ldi	r18, 0x01	; 1
 1da:	30 e0       	ldi	r19, 0x00	; 0
 1dc:	c8 13       	cpse	r28, r24
 1de:	02 c0       	rjmp	.+4      	; 0x1e4 <can_set_mode+0x1e>
 1e0:	20 e0       	ldi	r18, 0x00	; 0
 1e2:	30 e0       	ldi	r19, 0x00	; 0
		return EXIT_FAILURE;
	} else{
		return EXIT_SUCCESS;
	}
}
 1e4:	c9 01       	movw	r24, r18
 1e6:	cf 91       	pop	r28
 1e8:	08 95       	ret

000001ea <can_init>:
#include "can.h"

int can_init(void) {
 1ea:	cf 93       	push	r28
 1ec:	df 93       	push	r29
	clear_bit(DDRD,PD2);    //Enable new message interrupt pin
 1ee:	52 98       	cbi	0x0a, 2	; 10
	
	mcp2515_init();
 1f0:	98 d1       	rcall	.+816    	; 0x522 <mcp2515_init>
	if (can_set_mode(MODE_CONFIG) != 0) {
 1f2:	80 e8       	ldi	r24, 0x80	; 128
 1f4:	e8 df       	rcall	.-48     	; 0x1c6 <can_set_mode>
 1f6:	ec 01       	movw	r28, r24
 1f8:	00 97       	sbiw	r24, 0x00	; 0
 1fa:	31 f0       	breq	.+12     	; 0x208 <can_init+0x1e>
		printf("MCP2515 reset failed! \n");
 1fc:	8f e0       	ldi	r24, 0x0F	; 15
 1fe:	92 e0       	ldi	r25, 0x02	; 2
 200:	ba d5       	rcall	.+2932   	; 0xd76 <puts>
		return EXIT_FAILURE;
 202:	c1 e0       	ldi	r28, 0x01	; 1
 204:	d0 e0       	ldi	r29, 0x00	; 0
 206:	0a c0       	rjmp	.+20     	; 0x21c <can_init+0x32>
	}
	can_set_mode(MODE_NORMAL);
 208:	80 e0       	ldi	r24, 0x00	; 0
 20a:	dd df       	rcall	.-70     	; 0x1c6 <can_set_mode>
	
	mcp2515_bit_modify(MCP_RXB0CTRL, 0b01100100, 0xFF);
 20c:	4f ef       	ldi	r20, 0xFF	; 255
 20e:	64 e6       	ldi	r22, 0x64	; 100
 210:	80 e6       	ldi	r24, 0x60	; 96
 212:	ae d1       	rcall	.+860    	; 0x570 <mcp2515_bit_modify>
	mcp2515_bit_modify(MCP_CANINTE, 0x01, 1);
 214:	41 e0       	ldi	r20, 0x01	; 1
 216:	61 e0       	ldi	r22, 0x01	; 1
 218:	8b e2       	ldi	r24, 0x2B	; 43
 21a:	aa d1       	rcall	.+852    	; 0x570 <mcp2515_bit_modify>
	return EXIT_SUCCESS;
}
 21c:	ce 01       	movw	r24, r28
 21e:	df 91       	pop	r29
 220:	cf 91       	pop	r28
 222:	08 95       	ret

00000224 <can_send>:
	} else{
		return EXIT_SUCCESS;
	}
}

void can_send(can_message message) {
 224:	cf 92       	push	r12
 226:	df 92       	push	r13
 228:	ef 92       	push	r14
 22a:	ff 92       	push	r15
 22c:	0f 93       	push	r16
 22e:	1f 93       	push	r17
 230:	cf 93       	push	r28
 232:	df 93       	push	r29
 234:	cd b7       	in	r28, 0x3d	; 61
 236:	de b7       	in	r29, 0x3e	; 62
 238:	2a 97       	sbiw	r28, 0x0a	; 10
 23a:	0f b6       	in	r0, 0x3f	; 63
 23c:	f8 94       	cli
 23e:	de bf       	out	0x3e, r29	; 62
 240:	0f be       	out	0x3f, r0	; 63
 242:	cd bf       	out	0x3d, r28	; 61
 244:	09 83       	std	Y+1, r16	; 0x01
 246:	c1 2e       	mov	r12, r17
 248:	1a 83       	std	Y+2, r17	; 0x02
 24a:	2b 83       	std	Y+3, r18	; 0x03
 24c:	3c 83       	std	Y+4, r19	; 0x04
 24e:	4d 83       	std	Y+5, r20	; 0x05
 250:	5e 83       	std	Y+6, r21	; 0x06
 252:	6f 83       	std	Y+7, r22	; 0x07
 254:	78 87       	std	Y+8, r23	; 0x08
 256:	89 87       	std	Y+9, r24	; 0x09
 258:	9a 87       	std	Y+10, r25	; 0x0a
	wait_until_bit_is_clear(mcp2515_read(MCP_TXB0CTRL),3);
 25a:	80 e3       	ldi	r24, 0x30	; 48
 25c:	65 d1       	rcall	.+714    	; 0x528 <mcp2515_read>
 25e:	83 fd       	sbrc	r24, 3
 260:	fc cf       	rjmp	.-8      	; 0x25a <can_send+0x36>
	
	mcp2515_write(MCP_TXB0SIDH,(uint8_t) (message.id >> 3));
 262:	60 2f       	mov	r22, r16
 264:	66 95       	lsr	r22
 266:	66 95       	lsr	r22
 268:	66 95       	lsr	r22
 26a:	81 e3       	ldi	r24, 0x31	; 49
 26c:	6a d1       	rcall	.+724    	; 0x542 <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDL,(uint8_t) (message.id << 5));
 26e:	60 2f       	mov	r22, r16
 270:	62 95       	swap	r22
 272:	66 0f       	add	r22, r22
 274:	60 7e       	andi	r22, 0xE0	; 224
 276:	82 e3       	ldi	r24, 0x32	; 50
 278:	64 d1       	rcall	.+712    	; 0x542 <mcp2515_write>
	mcp2515_write(MCP_TXB0DLC,(uint8_t) (message.length));
 27a:	6c 2d       	mov	r22, r12
 27c:	85 e3       	ldi	r24, 0x35	; 53
 27e:	61 d1       	rcall	.+706    	; 0x542 <mcp2515_write>
	for (int i = 0; i < message.length; i++) {
 280:	d1 2c       	mov	r13, r1
 282:	1c 14       	cp	r1, r12
 284:	1d 04       	cpc	r1, r13
 286:	8c f4       	brge	.+34     	; 0x2aa <can_send+0x86>
 288:	7e 01       	movw	r14, r28
 28a:	83 e0       	ldi	r24, 0x03	; 3
 28c:	e8 0e       	add	r14, r24
 28e:	f1 1c       	adc	r15, r1
 290:	00 e0       	ldi	r16, 0x00	; 0
 292:	10 e0       	ldi	r17, 0x00	; 0
		mcp2515_write(MCP_TXB0D0 + i, (signed char) message.data[i]);
 294:	f7 01       	movw	r30, r14
 296:	61 91       	ld	r22, Z+
 298:	7f 01       	movw	r14, r30
 29a:	86 e3       	ldi	r24, 0x36	; 54
 29c:	80 0f       	add	r24, r16
 29e:	51 d1       	rcall	.+674    	; 0x542 <mcp2515_write>
	wait_until_bit_is_clear(mcp2515_read(MCP_TXB0CTRL),3);
	
	mcp2515_write(MCP_TXB0SIDH,(uint8_t) (message.id >> 3));
	mcp2515_write(MCP_TXB0SIDL,(uint8_t) (message.id << 5));
	mcp2515_write(MCP_TXB0DLC,(uint8_t) (message.length));
	for (int i = 0; i < message.length; i++) {
 2a0:	0f 5f       	subi	r16, 0xFF	; 255
 2a2:	1f 4f       	sbci	r17, 0xFF	; 255
 2a4:	0c 15       	cp	r16, r12
 2a6:	1d 05       	cpc	r17, r13
 2a8:	ac f3       	brlt	.-22     	; 0x294 <can_send+0x70>
		mcp2515_write(MCP_TXB0D0 + i, (signed char) message.data[i]);
	}
	
	mcp2515_req_to_send(MCP_RTS_TX0);	
 2aa:	81 e8       	ldi	r24, 0x81	; 129
 2ac:	59 d1       	rcall	.+690    	; 0x560 <mcp2515_req_to_send>
}
 2ae:	2a 96       	adiw	r28, 0x0a	; 10
 2b0:	0f b6       	in	r0, 0x3f	; 63
 2b2:	f8 94       	cli
 2b4:	de bf       	out	0x3e, r29	; 62
 2b6:	0f be       	out	0x3f, r0	; 63
 2b8:	cd bf       	out	0x3d, r28	; 61
 2ba:	df 91       	pop	r29
 2bc:	cf 91       	pop	r28
 2be:	1f 91       	pop	r17
 2c0:	0f 91       	pop	r16
 2c2:	ff 90       	pop	r15
 2c4:	ef 90       	pop	r14
 2c6:	df 90       	pop	r13
 2c8:	cf 90       	pop	r12
 2ca:	08 95       	ret

000002cc <can_recieve>:

can_message can_recieve(void) {
 2cc:	9f 92       	push	r9
 2ce:	af 92       	push	r10
 2d0:	bf 92       	push	r11
 2d2:	cf 92       	push	r12
 2d4:	df 92       	push	r13
 2d6:	ef 92       	push	r14
 2d8:	ff 92       	push	r15
 2da:	0f 93       	push	r16
 2dc:	1f 93       	push	r17
 2de:	cf 93       	push	r28
 2e0:	df 93       	push	r29
 2e2:	cd b7       	in	r28, 0x3d	; 61
 2e4:	de b7       	in	r29, 0x3e	; 62
 2e6:	2a 97       	sbiw	r28, 0x0a	; 10
 2e8:	0f b6       	in	r0, 0x3f	; 63
 2ea:	f8 94       	cli
 2ec:	de bf       	out	0x3e, r29	; 62
 2ee:	0f be       	out	0x3f, r0	; 63
 2f0:	cd bf       	out	0x3d, r28	; 61
 2f2:	6c 01       	movw	r12, r24
	wait_until_bit_is_clear(PIND,PIND2);
 2f4:	4a 99       	sbic	0x09, 2	; 9
 2f6:	fe cf       	rjmp	.-4      	; 0x2f4 <can_recieve+0x28>
	//printf("hello \n");
	
	can_message message;
	if (test_bit(mcp2515_read(MCP_CANINTF),MCP_RX0IF)) {
 2f8:	8c e2       	ldi	r24, 0x2C	; 44
 2fa:	16 d1       	rcall	.+556    	; 0x528 <mcp2515_read>
 2fc:	81 ff       	sbrs	r24, 1
 2fe:	2a c0       	rjmp	.+84     	; 0x354 <can_recieve+0x88>
		message.id = (uint8_t) (mcp2515_read(MCP_RXB0SIDH) << 3) | (mcp2515_read(MCP_RXB0SIDL) >> 5);
 300:	81 e6       	ldi	r24, 0x61	; 97
 302:	12 d1       	rcall	.+548    	; 0x528 <mcp2515_read>
 304:	18 2f       	mov	r17, r24
 306:	82 e6       	ldi	r24, 0x62	; 98
 308:	0f d1       	rcall	.+542    	; 0x528 <mcp2515_read>
 30a:	82 95       	swap	r24
 30c:	86 95       	lsr	r24
 30e:	87 70       	andi	r24, 0x07	; 7
 310:	11 0f       	add	r17, r17
 312:	11 0f       	add	r17, r17
 314:	11 0f       	add	r17, r17
 316:	98 2e       	mov	r9, r24
 318:	91 2a       	or	r9, r17
		message.length = (uint8_t) mcp2515_read(MCP_RXB0DLC) & (0x0f);
 31a:	85 e6       	ldi	r24, 0x65	; 101
 31c:	05 d1       	rcall	.+522    	; 0x528 <mcp2515_read>
 31e:	8f 70       	andi	r24, 0x0F	; 15
 320:	a8 2e       	mov	r10, r24
		//printf("ID: %d \n", message.id);
		for (int i = 0; i < message.length; i++) {
 322:	99 f0       	breq	.+38     	; 0x34a <can_recieve+0x7e>
 324:	8e 01       	movw	r16, r28
 326:	0d 5f       	subi	r16, 0xFD	; 253
 328:	1f 4f       	sbci	r17, 0xFF	; 255
 32a:	78 01       	movw	r14, r16
 32c:	e8 0e       	add	r14, r24
 32e:	f1 1c       	adc	r15, r1
 330:	0f 2e       	mov	r0, r31
 332:	f6 e6       	ldi	r31, 0x66	; 102
 334:	bf 2e       	mov	r11, r31
 336:	f0 2d       	mov	r31, r0
			message.data[i] = (signed char) mcp2515_read(MCP_RXB0D0 + i);
 338:	8b 2d       	mov	r24, r11
 33a:	f6 d0       	rcall	.+492    	; 0x528 <mcp2515_read>
 33c:	f8 01       	movw	r30, r16
 33e:	81 93       	st	Z+, r24
 340:	8f 01       	movw	r16, r30
 342:	b3 94       	inc	r11
	can_message message;
	if (test_bit(mcp2515_read(MCP_CANINTF),MCP_RX0IF)) {
		message.id = (uint8_t) (mcp2515_read(MCP_RXB0SIDH) << 3) | (mcp2515_read(MCP_RXB0SIDL) >> 5);
		message.length = (uint8_t) mcp2515_read(MCP_RXB0DLC) & (0x0f);
		//printf("ID: %d \n", message.id);
		for (int i = 0; i < message.length; i++) {
 344:	ee 15       	cp	r30, r14
 346:	ff 05       	cpc	r31, r15
 348:	b9 f7       	brne	.-18     	; 0x338 <can_recieve+0x6c>
			message.data[i] = (signed char) mcp2515_read(MCP_RXB0D0 + i);
		}
		mcp2515_bit_modify(MCP_CANINTF,0x01,0);
 34a:	40 e0       	ldi	r20, 0x00	; 0
 34c:	61 e0       	ldi	r22, 0x01	; 1
 34e:	8c e2       	ldi	r24, 0x2C	; 44
 350:	0f d1       	rcall	.+542    	; 0x570 <mcp2515_bit_modify>
 352:	02 c0       	rjmp	.+4      	; 0x358 <can_recieve+0x8c>
	} else {
		message.id = -1;
 354:	99 24       	eor	r9, r9
 356:	9a 94       	dec	r9
	}
	return message;	
 358:	99 82       	std	Y+1, r9	; 0x01
 35a:	aa 82       	std	Y+2, r10	; 0x02
 35c:	8a e0       	ldi	r24, 0x0A	; 10
 35e:	fe 01       	movw	r30, r28
 360:	31 96       	adiw	r30, 0x01	; 1
 362:	d6 01       	movw	r26, r12
 364:	01 90       	ld	r0, Z+
 366:	0d 92       	st	X+, r0
 368:	8a 95       	dec	r24
 36a:	e1 f7       	brne	.-8      	; 0x364 <can_recieve+0x98>
}
 36c:	c6 01       	movw	r24, r12
 36e:	2a 96       	adiw	r28, 0x0a	; 10
 370:	0f b6       	in	r0, 0x3f	; 63
 372:	f8 94       	cli
 374:	de bf       	out	0x3e, r29	; 62
 376:	0f be       	out	0x3f, r0	; 63
 378:	cd bf       	out	0x3d, r28	; 61
 37a:	df 91       	pop	r29
 37c:	cf 91       	pop	r28
 37e:	1f 91       	pop	r17
 380:	0f 91       	pop	r16
 382:	ff 90       	pop	r15
 384:	ef 90       	pop	r14
 386:	df 90       	pop	r13
 388:	cf 90       	pop	r12
 38a:	bf 90       	pop	r11
 38c:	af 90       	pop	r10
 38e:	9f 90       	pop	r9
 390:	08 95       	ret

00000392 <adc_init>:
static uint8_t n_ball_lost;
static uint8_t ball_flag;

void adc_init(void) {
	//	Set Vref to AVCC
	set_bit(ADMUX,REFS0);
 392:	ec e7       	ldi	r30, 0x7C	; 124
 394:	f0 e0       	ldi	r31, 0x00	; 0
 396:	80 81       	ld	r24, Z
 398:	80 64       	ori	r24, 0x40	; 64
 39a:	80 83       	st	Z, r24
	
	//	Enable ADC
	set_bit(ADCSRA,ADEN);
 39c:	ea e7       	ldi	r30, 0x7A	; 122
 39e:	f0 e0       	ldi	r31, 0x00	; 0
 3a0:	80 81       	ld	r24, Z
 3a2:	80 68       	ori	r24, 0x80	; 128
 3a4:	80 83       	st	Z, r24
	
	//	Set prescaler to Fcpu/16
	set_bit(ADCSRA,ADPS2);
 3a6:	80 81       	ld	r24, Z
 3a8:	84 60       	ori	r24, 0x04	; 4
 3aa:	80 83       	st	Z, r24
 3ac:	08 95       	ret

000003ae <ball_detector_init>:
}

void ball_detector_init(void) {
	adc_init();
 3ae:	f1 df       	rcall	.-30     	; 0x392 <adc_init>
	n_ball_lost = 0;
 3b0:	10 92 37 02 	sts	0x0237, r1
	ball_flag = FALSE;
 3b4:	10 92 36 02 	sts	0x0236, r1
 3b8:	08 95       	ret

000003ba <adc_get_val>:
}

uint16_t adc_get_val(void) {
	set_bit(ADCSRA,ADSC);
 3ba:	ea e7       	ldi	r30, 0x7A	; 122
 3bc:	f0 e0       	ldi	r31, 0x00	; 0
 3be:	80 81       	ld	r24, Z
 3c0:	80 64       	ori	r24, 0x40	; 64
 3c2:	80 83       	st	Z, r24
	wait_until_bit_is_clear(ADCSRA,ADSC);
 3c4:	80 81       	ld	r24, Z
 3c6:	86 fd       	sbrc	r24, 6
 3c8:	fd cf       	rjmp	.-6      	; 0x3c4 <adc_get_val+0xa>
	return ADC;
 3ca:	80 91 78 00 	lds	r24, 0x0078
 3ce:	90 91 79 00 	lds	r25, 0x0079
}
 3d2:	08 95       	ret

000003d4 <check_ball_lost>:


uint8_t check_ball_lost(void) {
	uint16_t val = adc_get_val();
 3d4:	f2 df       	rcall	.-28     	; 0x3ba <adc_get_val>
	if (val < BALL_LOST) {
 3d6:	83 97       	sbiw	r24, 0x23	; 35
 3d8:	e0 f4       	brcc	.+56     	; 0x412 <check_ball_lost+0x3e>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3da:	2f ef       	ldi	r18, 0xFF	; 255
 3dc:	84 e3       	ldi	r24, 0x34	; 52
 3de:	9c e0       	ldi	r25, 0x0C	; 12
 3e0:	21 50       	subi	r18, 0x01	; 1
 3e2:	80 40       	sbci	r24, 0x00	; 0
 3e4:	90 40       	sbci	r25, 0x00	; 0
 3e6:	e1 f7       	brne	.-8      	; 0x3e0 <check_ball_lost+0xc>
 3e8:	00 c0       	rjmp	.+0      	; 0x3ea <check_ball_lost+0x16>
 3ea:	00 00       	nop
		_delay_ms(250);
		val = adc_get_val();
 3ec:	e6 df       	rcall	.-52     	; 0x3ba <adc_get_val>
		if (val < BALL_LOST && ball_flag == FALSE) {
 3ee:	83 97       	sbiw	r24, 0x23	; 35
 3f0:	90 f4       	brcc	.+36     	; 0x416 <check_ball_lost+0x42>
 3f2:	80 91 36 02 	lds	r24, 0x0236
 3f6:	81 11       	cpse	r24, r1
 3f8:	0e c0       	rjmp	.+28     	; 0x416 <check_ball_lost+0x42>
			n_ball_lost++;
 3fa:	80 91 37 02 	lds	r24, 0x0237
 3fe:	8f 5f       	subi	r24, 0xFF	; 255
 400:	80 93 37 02 	sts	0x0237, r24
			ball_flag = TRUE;
 404:	81 e0       	ldi	r24, 0x01	; 1
 406:	80 93 36 02 	sts	0x0236, r24
			printf("One live lost! \n");
 40a:	86 e2       	ldi	r24, 0x26	; 38
 40c:	92 e0       	ldi	r25, 0x02	; 2
 40e:	b3 d4       	rcall	.+2406   	; 0xd76 <puts>
 410:	02 c0       	rjmp	.+4      	; 0x416 <check_ball_lost+0x42>
		}
	} else {
		ball_flag = FALSE;
 412:	10 92 36 02 	sts	0x0236, r1
	}
    return n_ball_lost;
}
 416:	80 91 37 02 	lds	r24, 0x0237
 41a:	08 95       	ret

0000041c <set_n_ball_lost>:

void set_n_ball_lost(uint8_t val) { 
    n_ball_lost = val;
 41c:	80 93 37 02 	sts	0x0237, r24
 420:	08 95       	ret

00000422 <dac_init>:
#include "dac.h"

void dac_init(void) {
	TWI_Master_Initialise();
 422:	b1 d1       	rcall	.+866    	; 0x786 <TWI_Master_Initialise>
	sei();
 424:	78 94       	sei
 426:	08 95       	ret

00000428 <dac_set_val>:
}

void dac_set_val(uint8_t channel, uint8_t new_val) {
 428:	cf 93       	push	r28
 42a:	df 93       	push	r29
 42c:	00 d0       	rcall	.+0      	; 0x42e <dac_set_val+0x6>
 42e:	cd b7       	in	r28, 0x3d	; 61
 430:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] = {
 432:	80 e5       	ldi	r24, 0x50	; 80
 434:	89 83       	std	Y+1, r24	; 0x01
 436:	1a 82       	std	Y+2, r1	; 0x02
 438:	6b 83       	std	Y+3, r22	; 0x03
					MAX520_ADDRESS,
					MAX520_COMMAND & channel,
					new_val
	};
	TWI_Start_Transceiver_With_Data(msg,3);	
 43a:	63 e0       	ldi	r22, 0x03	; 3
 43c:	ce 01       	movw	r24, r28
 43e:	01 96       	adiw	r24, 0x01	; 1
 440:	ac d1       	rcall	.+856    	; 0x79a <TWI_Start_Transceiver_With_Data>
 442:	0f 90       	pop	r0
 444:	0f 90       	pop	r0
 446:	0f 90       	pop	r0
 448:	df 91       	pop	r29
 44a:	cf 91       	pop	r28
 44c:	08 95       	ret

0000044e <update_devices>:
#include "devices.h"

void update_devices(can_message msg) {
 44e:	0f 93       	push	r16
 450:	1f 93       	push	r17
 452:	cf 93       	push	r28
 454:	df 93       	push	r29
 456:	cd b7       	in	r28, 0x3d	; 61
 458:	de b7       	in	r29, 0x3e	; 62
 45a:	2a 97       	sbiw	r28, 0x0a	; 10
 45c:	0f b6       	in	r0, 0x3f	; 63
 45e:	f8 94       	cli
 460:	de bf       	out	0x3e, r29	; 62
 462:	0f be       	out	0x3f, r0	; 63
 464:	cd bf       	out	0x3d, r28	; 61
 466:	4d 83       	std	Y+5, r20	; 0x05
 468:	12 2f       	mov	r17, r18
    if (msg.data[0] < 0) {
 46a:	22 23       	and	r18, r18
 46c:	1c f4       	brge	.+6      	; 0x474 <update_devices+0x26>
        motor_set_direction(LEFT);
 46e:	80 e0       	ldi	r24, 0x00	; 0
 470:	bc d0       	rcall	.+376    	; 0x5ea <motor_set_direction>
 472:	02 c0       	rjmp	.+4      	; 0x478 <update_devices+0x2a>
    } else {
        motor_set_direction(RIGHT);
 474:	81 e0       	ldi	r24, 0x01	; 1
 476:	b9 d0       	rcall	.+370    	; 0x5ea <motor_set_direction>
    }
    motor_set_speed(abs(msg.data[0]));
 478:	81 2f       	mov	r24, r17
 47a:	99 27       	eor	r25, r25
 47c:	87 fd       	sbrc	r24, 7
 47e:	90 95       	com	r25
 480:	99 23       	and	r25, r25
 482:	1c f4       	brge	.+6      	; 0x48a <update_devices+0x3c>
 484:	91 95       	neg	r25
 486:	81 95       	neg	r24
 488:	91 09       	sbc	r25, r1
 48a:	bd d0       	rcall	.+378    	; 0x606 <motor_set_speed>
	uint8_t pwm_val = (uint8_t) msg.data[2];
    pwm_new_width(((float) pwm_val)/255 +1);
 48c:	6d 81       	ldd	r22, Y+5	; 0x05
 48e:	70 e0       	ldi	r23, 0x00	; 0
 490:	80 e0       	ldi	r24, 0x00	; 0
 492:	90 e0       	ldi	r25, 0x00	; 0
 494:	51 d3       	rcall	.+1698   	; 0xb38 <__floatunsisf>
 496:	20 e0       	ldi	r18, 0x00	; 0
 498:	30 e0       	ldi	r19, 0x00	; 0
 49a:	4f e7       	ldi	r20, 0x7F	; 127
 49c:	53 e4       	ldi	r21, 0x43	; 67
 49e:	b8 d2       	rcall	.+1392   	; 0xa10 <__divsf3>
 4a0:	20 e0       	ldi	r18, 0x00	; 0
 4a2:	30 e0       	ldi	r19, 0x00	; 0
 4a4:	40 e8       	ldi	r20, 0x80	; 128
 4a6:	5f e3       	ldi	r21, 0x3F	; 63
 4a8:	4b d2       	rcall	.+1174   	; 0x940 <__addsf3>
 4aa:	25 d1       	rcall	.+586    	; 0x6f6 <pwm_new_width>
    if(msg.data[3] == TRUE) {
        //Activate shooting button
    }
}
 4ac:	2a 96       	adiw	r28, 0x0a	; 10
 4ae:	0f b6       	in	r0, 0x3f	; 63
 4b0:	f8 94       	cli
 4b2:	de bf       	out	0x3e, r29	; 62
 4b4:	0f be       	out	0x3f, r0	; 63
 4b6:	cd bf       	out	0x3d, r28	; 61
 4b8:	df 91       	pop	r29
 4ba:	cf 91       	pop	r28
 4bc:	1f 91       	pop	r17
 4be:	0f 91       	pop	r16
 4c0:	08 95       	ret

000004c2 <check_game_status>:

void check_game_status(uint8_t n_lives) {
 4c2:	0f 93       	push	r16
 4c4:	1f 93       	push	r17
 4c6:	cf 93       	push	r28
 4c8:	df 93       	push	r29
 4ca:	cd b7       	in	r28, 0x3d	; 61
 4cc:	de b7       	in	r29, 0x3e	; 62
 4ce:	2a 97       	sbiw	r28, 0x0a	; 10
 4d0:	0f b6       	in	r0, 0x3f	; 63
 4d2:	f8 94       	cli
 4d4:	de bf       	out	0x3e, r29	; 62
 4d6:	0f be       	out	0x3f, r0	; 63
 4d8:	cd bf       	out	0x3d, r28	; 61
 4da:	18 2f       	mov	r17, r24
    can_message msg;
    if(check_ball_lost() >= n_lives) {
 4dc:	7b df       	rcall	.-266    	; 0x3d4 <check_ball_lost>
 4de:	81 17       	cp	r24, r17
 4e0:	18 f0       	brcs	.+6      	; 0x4e8 <check_game_status+0x26>
        msg.id = GAME_OVER;
 4e2:	81 e0       	ldi	r24, 0x01	; 1
 4e4:	89 83       	std	Y+1, r24	; 0x01
 4e6:	02 c0       	rjmp	.+4      	; 0x4ec <check_game_status+0x2a>
    } else {
        msg.id = ALIVE;
 4e8:	82 e0       	ldi	r24, 0x02	; 2
 4ea:	89 83       	std	Y+1, r24	; 0x01
    }
    msg.length = 0; 
    can_send(msg);
 4ec:	09 81       	ldd	r16, Y+1	; 0x01
 4ee:	10 e0       	ldi	r17, 0x00	; 0
 4f0:	2b 81       	ldd	r18, Y+3	; 0x03
 4f2:	3c 81       	ldd	r19, Y+4	; 0x04
 4f4:	4d 81       	ldd	r20, Y+5	; 0x05
 4f6:	5e 81       	ldd	r21, Y+6	; 0x06
 4f8:	6f 81       	ldd	r22, Y+7	; 0x07
 4fa:	78 85       	ldd	r23, Y+8	; 0x08
 4fc:	89 85       	ldd	r24, Y+9	; 0x09
 4fe:	9a 85       	ldd	r25, Y+10	; 0x0a
 500:	91 de       	rcall	.-734    	; 0x224 <can_send>
}
 502:	2a 96       	adiw	r28, 0x0a	; 10
 504:	0f b6       	in	r0, 0x3f	; 63
 506:	f8 94       	cli
 508:	de bf       	out	0x3e, r29	; 62
 50a:	0f be       	out	0x3f, r0	; 63
 50c:	cd bf       	out	0x3d, r28	; 61
 50e:	df 91       	pop	r29
 510:	cf 91       	pop	r28
 512:	1f 91       	pop	r17
 514:	0f 91       	pop	r16
 516:	08 95       	ret

00000518 <mcp2515_reset>:
	spi_select();
	spi_write(MCP_READ_STATUS);
	char result = spi_read();
	spi_deselect();
	return result;	
}
 518:	32 d1       	rcall	.+612    	; 0x77e <spi_select>
 51a:	80 ec       	ldi	r24, 0xC0	; 192
 51c:	27 d1       	rcall	.+590    	; 0x76c <spi_write>
 51e:	31 c1       	rjmp	.+610    	; 0x782 <spi_deselect>
 520:	08 95       	ret

00000522 <mcp2515_init>:
 522:	1e d1       	rcall	.+572    	; 0x760 <spi_init>
 524:	f9 cf       	rjmp	.-14     	; 0x518 <mcp2515_reset>
 526:	08 95       	ret

00000528 <mcp2515_read>:
 528:	cf 93       	push	r28
 52a:	c8 2f       	mov	r28, r24
 52c:	28 d1       	rcall	.+592    	; 0x77e <spi_select>
 52e:	83 e0       	ldi	r24, 0x03	; 3
 530:	1d d1       	rcall	.+570    	; 0x76c <spi_write>
 532:	8c 2f       	mov	r24, r28
 534:	1b d1       	rcall	.+566    	; 0x76c <spi_write>
 536:	20 d1       	rcall	.+576    	; 0x778 <spi_read>
 538:	c8 2f       	mov	r28, r24
 53a:	23 d1       	rcall	.+582    	; 0x782 <spi_deselect>
 53c:	8c 2f       	mov	r24, r28
 53e:	cf 91       	pop	r28
 540:	08 95       	ret

00000542 <mcp2515_write>:
 542:	cf 93       	push	r28
 544:	df 93       	push	r29
 546:	d8 2f       	mov	r29, r24
 548:	c6 2f       	mov	r28, r22
 54a:	19 d1       	rcall	.+562    	; 0x77e <spi_select>
 54c:	82 e0       	ldi	r24, 0x02	; 2
 54e:	0e d1       	rcall	.+540    	; 0x76c <spi_write>
 550:	8d 2f       	mov	r24, r29
 552:	0c d1       	rcall	.+536    	; 0x76c <spi_write>
 554:	8c 2f       	mov	r24, r28
 556:	0a d1       	rcall	.+532    	; 0x76c <spi_write>
 558:	14 d1       	rcall	.+552    	; 0x782 <spi_deselect>
 55a:	df 91       	pop	r29
 55c:	cf 91       	pop	r28
 55e:	08 95       	ret

00000560 <mcp2515_req_to_send>:
 560:	cf 93       	push	r28
 562:	c8 2f       	mov	r28, r24
 564:	0c d1       	rcall	.+536    	; 0x77e <spi_select>
 566:	8c 2f       	mov	r24, r28
 568:	01 d1       	rcall	.+514    	; 0x76c <spi_write>
 56a:	0b d1       	rcall	.+534    	; 0x782 <spi_deselect>
 56c:	cf 91       	pop	r28
 56e:	08 95       	ret

00000570 <mcp2515_bit_modify>:

void mcp2515_bit_modify(char reg_address, char mask, char data) {
 570:	1f 93       	push	r17
 572:	cf 93       	push	r28
 574:	df 93       	push	r29
 576:	18 2f       	mov	r17, r24
 578:	d6 2f       	mov	r29, r22
 57a:	c4 2f       	mov	r28, r20
	spi_select();
 57c:	00 d1       	rcall	.+512    	; 0x77e <spi_select>
	spi_write(MCP_BITMOD);
 57e:	85 e0       	ldi	r24, 0x05	; 5
 580:	f5 d0       	rcall	.+490    	; 0x76c <spi_write>
	spi_write(reg_address);
 582:	81 2f       	mov	r24, r17
 584:	f3 d0       	rcall	.+486    	; 0x76c <spi_write>
	spi_write(mask);
 586:	8d 2f       	mov	r24, r29
 588:	f1 d0       	rcall	.+482    	; 0x76c <spi_write>
	spi_write(data);
 58a:	8c 2f       	mov	r24, r28
 58c:	ef d0       	rcall	.+478    	; 0x76c <spi_write>
	spi_deselect();
 58e:	f9 d0       	rcall	.+498    	; 0x782 <spi_deselect>
 590:	df 91       	pop	r29
 592:	cf 91       	pop	r28
 594:	1f 91       	pop	r17
 596:	08 95       	ret

00000598 <motor_init>:
#include "motor.h"

void motor_init(void) {
	dac_init();
 598:	44 df       	rcall	.-376    	; 0x422 <dac_init>
	// Set appropriate pins as output
	set_bit(DDRH,ENABLE);
 59a:	e1 e0       	ldi	r30, 0x01	; 1
 59c:	f1 e0       	ldi	r31, 0x01	; 1
 59e:	80 81       	ld	r24, Z
 5a0:	80 61       	ori	r24, 0x10	; 16
 5a2:	80 83       	st	Z, r24
	set_bit(DDRH,DIR);
 5a4:	80 81       	ld	r24, Z
 5a6:	82 60       	ori	r24, 0x02	; 2
 5a8:	80 83       	st	Z, r24
	set_bit(DDRH,OE);
 5aa:	80 81       	ld	r24, Z
 5ac:	80 62       	ori	r24, 0x20	; 32
 5ae:	80 83       	st	Z, r24
	set_bit(DDRH,RST);
 5b0:	80 81       	ld	r24, Z
 5b2:	80 64       	ori	r24, 0x40	; 64
 5b4:	80 83       	st	Z, r24
	set_bit(DDRH,SEL);
 5b6:	80 81       	ld	r24, Z
 5b8:	88 60       	ori	r24, 0x08	; 8
 5ba:	80 83       	st	Z, r24
	
	// Set port k as input
	DDRK = 0x00;
 5bc:	10 92 07 01 	sts	0x0107, r1
	//Enable motor
	set_bit(MJ1,ENABLE);
 5c0:	e2 e0       	ldi	r30, 0x02	; 2
 5c2:	f1 e0       	ldi	r31, 0x01	; 1
 5c4:	80 81       	ld	r24, Z
 5c6:	80 61       	ori	r24, 0x10	; 16
 5c8:	80 83       	st	Z, r24
	clear_bit(MJ1,OE);
 5ca:	80 81       	ld	r24, Z
 5cc:	8f 7d       	andi	r24, 0xDF	; 223
 5ce:	80 83       	st	Z, r24
	clear_bit(MJ1,RST);
 5d0:	80 81       	ld	r24, Z
 5d2:	8f 7b       	andi	r24, 0xBF	; 191
 5d4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5d6:	87 ee       	ldi	r24, 0xE7	; 231
 5d8:	93 e0       	ldi	r25, 0x03	; 3
 5da:	01 97       	sbiw	r24, 0x01	; 1
 5dc:	f1 f7       	brne	.-4      	; 0x5da <motor_init+0x42>
 5de:	00 c0       	rjmp	.+0      	; 0x5e0 <motor_init+0x48>
 5e0:	00 00       	nop
	_delay_us(250);
	set_bit(MJ1,RST);
 5e2:	80 81       	ld	r24, Z
 5e4:	80 64       	ori	r24, 0x40	; 64
 5e6:	80 83       	st	Z, r24
 5e8:	08 95       	ret

000005ea <motor_set_direction>:
}

void motor_set_direction(motor_dir dir) {
	if (dir == LEFT) {
 5ea:	81 11       	cpse	r24, r1
 5ec:	06 c0       	rjmp	.+12     	; 0x5fa <motor_set_direction+0x10>
		clear_bit(MJ1,DIR);
 5ee:	e2 e0       	ldi	r30, 0x02	; 2
 5f0:	f1 e0       	ldi	r31, 0x01	; 1
 5f2:	80 81       	ld	r24, Z
 5f4:	8d 7f       	andi	r24, 0xFD	; 253
 5f6:	80 83       	st	Z, r24
 5f8:	08 95       	ret
	} else {
		set_bit(MJ1,DIR);
 5fa:	e2 e0       	ldi	r30, 0x02	; 2
 5fc:	f1 e0       	ldi	r31, 0x01	; 1
 5fe:	80 81       	ld	r24, Z
 600:	82 60       	ori	r24, 0x02	; 2
 602:	80 83       	st	Z, r24
 604:	08 95       	ret

00000606 <motor_set_speed>:
	}
}

void motor_set_speed(uint8_t speed) {
	if (speed > DEADBAND) {
 606:	88 30       	cpi	r24, 0x08	; 8
 608:	20 f0       	brcs	.+8      	; 0x612 <motor_set_speed+0xc>
		dac_set_val(0,speed);
 60a:	68 2f       	mov	r22, r24
 60c:	80 e0       	ldi	r24, 0x00	; 0
 60e:	0c cf       	rjmp	.-488    	; 0x428 <dac_set_val>
 610:	08 95       	ret
	} else {
		dac_set_val(0,0);
 612:	60 e0       	ldi	r22, 0x00	; 0
 614:	80 e0       	ldi	r24, 0x00	; 0
 616:	08 cf       	rjmp	.-496    	; 0x428 <dac_set_val>
 618:	08 95       	ret

0000061a <motor_calibrate>:
	}
}


void motor_calibrate(void) {
	motor_set_direction(RIGHT);
 61a:	81 e0       	ldi	r24, 0x01	; 1
 61c:	e6 df       	rcall	.-52     	; 0x5ea <motor_set_direction>
	motor_set_speed(75);
 61e:	8b e4       	ldi	r24, 0x4B	; 75
 620:	f2 df       	rcall	.-28     	; 0x606 <motor_set_speed>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 622:	2f ef       	ldi	r18, 0xFF	; 255
 624:	8d e3       	ldi	r24, 0x3D	; 61
 626:	99 e4       	ldi	r25, 0x49	; 73
 628:	21 50       	subi	r18, 0x01	; 1
 62a:	80 40       	sbci	r24, 0x00	; 0
 62c:	90 40       	sbci	r25, 0x00	; 0
 62e:	e1 f7       	brne	.-8      	; 0x628 <motor_calibrate+0xe>
 630:	00 c0       	rjmp	.+0      	; 0x632 <motor_calibrate+0x18>
 632:	00 00       	nop
	_delay_ms(1500);
	clear_bit(MJ1,RST);
 634:	e2 e0       	ldi	r30, 0x02	; 2
 636:	f1 e0       	ldi	r31, 0x01	; 1
 638:	80 81       	ld	r24, Z
 63a:	8f 7b       	andi	r24, 0xBF	; 191
 63c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 63e:	87 ec       	ldi	r24, 0xC7	; 199
 640:	90 e0       	ldi	r25, 0x00	; 0
 642:	01 97       	sbiw	r24, 0x01	; 1
 644:	f1 f7       	brne	.-4      	; 0x642 <motor_calibrate+0x28>
 646:	00 c0       	rjmp	.+0      	; 0x648 <motor_calibrate+0x2e>
 648:	00 00       	nop
	_delay_us(50);
	set_bit(MJ1,RST);
 64a:	80 81       	ld	r24, Z
 64c:	80 64       	ori	r24, 0x40	; 64
 64e:	80 83       	st	Z, r24
 650:	08 95       	ret

00000652 <main>:
#include "can.h"
#include "ball_detector.h"
#include "devices.h"


int main(void) {
 652:	cf 93       	push	r28
 654:	df 93       	push	r29
 656:	cd b7       	in	r28, 0x3d	; 61
 658:	de b7       	in	r29, 0x3e	; 62
 65a:	2a 97       	sbiw	r28, 0x0a	; 10
 65c:	0f b6       	in	r0, 0x3f	; 63
 65e:	f8 94       	cli
 660:	de bf       	out	0x3e, r29	; 62
 662:	0f be       	out	0x3f, r0	; 63
 664:	cd bf       	out	0x3d, r28	; 61
	uart_init();
 666:	55 d1       	rcall	.+682    	; 0x912 <uart_init>
	can_init();
 668:	c0 dd       	rcall	.-1152   	; 0x1ea <can_init>
	pwm_init();
 66a:	1d d0       	rcall	.+58     	; 0x6a6 <pwm_init>
	motor_init();
 66c:	95 df       	rcall	.-214    	; 0x598 <motor_init>
	ball_detector_init();
 66e:	9f de       	rcall	.-706    	; 0x3ae <ball_detector_init>
	can_message snd_msg;
	can_message rcv_msg;
	while(1) {
		rcv_msg = can_recieve();
 670:	ce 01       	movw	r24, r28
 672:	01 96       	adiw	r24, 0x01	; 1
 674:	2b de       	rcall	.-938    	; 0x2cc <can_recieve>
		//printf("Motor pos: %d, servo pos: %d, sl pos :%u\n",(int8_t) rcv_msg.data[0],(int8_t) rcv_msg.data[1],(uint8_t) rcv_msg.data[2]);
        switch(rcv_msg.id) {
 676:	89 81       	ldd	r24, Y+1	; 0x01
 678:	88 23       	and	r24, r24
 67a:	19 f0       	breq	.+6      	; 0x682 <main+0x30>
 67c:	83 30       	cpi	r24, 0x03	; 3
 67e:	29 f0       	breq	.+10     	; 0x68a <main+0x38>
 680:	0f c0       	rjmp	.+30     	; 0x6a0 <main+0x4e>
            case NEW_GAME:
                motor_calibrate();
 682:	cb df       	rcall	.-106    	; 0x61a <motor_calibrate>
                set_n_ball_lost(0);
 684:	80 e0       	ldi	r24, 0x00	; 0
 686:	ca de       	rcall	.-620    	; 0x41c <set_n_ball_lost>
                break;
 688:	0b c0       	rjmp	.+22     	; 0x6a0 <main+0x4e>
            case GAME_CTRLS:
                update_devices(rcv_msg);
 68a:	09 81       	ldd	r16, Y+1	; 0x01
 68c:	1a 81       	ldd	r17, Y+2	; 0x02
 68e:	2b 81       	ldd	r18, Y+3	; 0x03
 690:	3c 81       	ldd	r19, Y+4	; 0x04
 692:	4d 81       	ldd	r20, Y+5	; 0x05
 694:	5e 81       	ldd	r21, Y+6	; 0x06
 696:	6f 81       	ldd	r22, Y+7	; 0x07
 698:	78 85       	ldd	r23, Y+8	; 0x08
 69a:	89 85       	ldd	r24, Y+9	; 0x09
 69c:	9a 85       	ldd	r25, Y+10	; 0x0a
 69e:	d7 de       	rcall	.-594    	; 0x44e <update_devices>
                break;
        }
        check_game_status(N_LIVES);    //Sends a can_message with either alive msg or game over.
 6a0:	85 e0       	ldi	r24, 0x05	; 5
 6a2:	0f df       	rcall	.-482    	; 0x4c2 <check_game_status>

/*	check_ball_lost();
	_delay_ms(100);*/
	}
 6a4:	e5 cf       	rjmp	.-54     	; 0x670 <main+0x1e>

000006a6 <pwm_init>:
#include "pwm.h"

void pwm_init(void) {
	/*	Enable fast PWM			*/
	//clear_bit(TCCR4A,WGM40);
	set_bit(TCCR4A,WGM41); 
 6a6:	a0 ea       	ldi	r26, 0xA0	; 160
 6a8:	b0 e0       	ldi	r27, 0x00	; 0
 6aa:	8c 91       	ld	r24, X
 6ac:	82 60       	ori	r24, 0x02	; 2
 6ae:	8c 93       	st	X, r24
	set_bit(TCCR4B,WGM42);
 6b0:	e1 ea       	ldi	r30, 0xA1	; 161
 6b2:	f0 e0       	ldi	r31, 0x00	; 0
 6b4:	80 81       	ld	r24, Z
 6b6:	88 60       	ori	r24, 0x08	; 8
 6b8:	80 83       	st	Z, r24
	set_bit(TCCR4B,WGM43);	
 6ba:	80 81       	ld	r24, Z
 6bc:	80 61       	ori	r24, 0x10	; 16
 6be:	80 83       	st	Z, r24
	
	set_bit(TCCR4A,COM4A1);
 6c0:	8c 91       	ld	r24, X
 6c2:	80 68       	ori	r24, 0x80	; 128
 6c4:	8c 93       	st	X, r24
	
	/*	Fck/64 clk scaling		*/
	set_bit(TCCR4B,CS40);
 6c6:	80 81       	ld	r24, Z
 6c8:	81 60       	ori	r24, 0x01	; 1
 6ca:	80 83       	st	Z, r24
	set_bit(TCCR4B,CS41);
 6cc:	80 81       	ld	r24, Z
 6ce:	82 60       	ori	r24, 0x02	; 2
 6d0:	80 83       	st	Z, r24
	
	ICR4 = F_CPU/64/1000*20;
 6d2:	88 e8       	ldi	r24, 0x88	; 136
 6d4:	93 e1       	ldi	r25, 0x13	; 19
 6d6:	90 93 a7 00 	sts	0x00A7, r25
 6da:	80 93 a6 00 	sts	0x00A6, r24
	
	/*	Enable output on ph3	*/
	DDRH |= (1 << DDH3);
 6de:	e1 e0       	ldi	r30, 0x01	; 1
 6e0:	f1 e0       	ldi	r31, 0x01	; 1
 6e2:	80 81       	ld	r24, Z
 6e4:	88 60       	ori	r24, 0x08	; 8
 6e6:	80 83       	st	Z, r24
	if (dc_ms > 2.1) {
		OCR4A = F_CPU/64/1000*2.1;
	} else if(dc_ms < 0.9) {
		OCR4A = F_CPU/64/1000*0.9;		
	} else {
		OCR4A = F_CPU/64/1000*dc_ms;
 6e8:	87 e7       	ldi	r24, 0x77	; 119
 6ea:	91 e0       	ldi	r25, 0x01	; 1
 6ec:	90 93 a9 00 	sts	0x00A9, r25
 6f0:	80 93 a8 00 	sts	0x00A8, r24
 6f4:	08 95       	ret

000006f6 <pwm_new_width>:
	DDRH |= (1 << DDH3);
	
	pwm_new_width(1.5);
}

void pwm_new_width(float dc_ms) {
 6f6:	cf 92       	push	r12
 6f8:	df 92       	push	r13
 6fa:	ef 92       	push	r14
 6fc:	ff 92       	push	r15
 6fe:	6b 01       	movw	r12, r22
 700:	7c 01       	movw	r14, r24
	if (dc_ms > 2.1) {
 702:	26 e6       	ldi	r18, 0x66	; 102
 704:	36 e6       	ldi	r19, 0x66	; 102
 706:	46 e0       	ldi	r20, 0x06	; 6
 708:	50 e4       	ldi	r21, 0x40	; 64
 70a:	c8 d2       	rcall	.+1424   	; 0xc9c <__gesf2>
 70c:	18 16       	cp	r1, r24
 70e:	3c f4       	brge	.+14     	; 0x71e <pwm_new_width+0x28>
		OCR4A = F_CPU/64/1000*2.1;
 710:	8d e0       	ldi	r24, 0x0D	; 13
 712:	92 e0       	ldi	r25, 0x02	; 2
 714:	90 93 a9 00 	sts	0x00A9, r25
 718:	80 93 a8 00 	sts	0x00A8, r24
 71c:	1c c0       	rjmp	.+56     	; 0x756 <pwm_new_width+0x60>
	} else if(dc_ms < 0.9) {
 71e:	26 e6       	ldi	r18, 0x66	; 102
 720:	36 e6       	ldi	r19, 0x66	; 102
 722:	46 e6       	ldi	r20, 0x66	; 102
 724:	5f e3       	ldi	r21, 0x3F	; 63
 726:	c7 01       	movw	r24, r14
 728:	b6 01       	movw	r22, r12
 72a:	6e d1       	rcall	.+732    	; 0xa08 <__cmpsf2>
 72c:	88 23       	and	r24, r24
 72e:	3c f4       	brge	.+14     	; 0x73e <pwm_new_width+0x48>
		OCR4A = F_CPU/64/1000*0.9;		
 730:	81 ee       	ldi	r24, 0xE1	; 225
 732:	90 e0       	ldi	r25, 0x00	; 0
 734:	90 93 a9 00 	sts	0x00A9, r25
 738:	80 93 a8 00 	sts	0x00A8, r24
 73c:	0c c0       	rjmp	.+24     	; 0x756 <pwm_new_width+0x60>
	} else {
		OCR4A = F_CPU/64/1000*dc_ms;
 73e:	20 e0       	ldi	r18, 0x00	; 0
 740:	30 e0       	ldi	r19, 0x00	; 0
 742:	4a e7       	ldi	r20, 0x7A	; 122
 744:	53 e4       	ldi	r21, 0x43	; 67
 746:	c7 01       	movw	r24, r14
 748:	b6 01       	movw	r22, r12
 74a:	ac d2       	rcall	.+1368   	; 0xca4 <__mulsf3>
 74c:	c9 d1       	rcall	.+914    	; 0xae0 <__fixunssfsi>
 74e:	70 93 a9 00 	sts	0x00A9, r23
 752:	60 93 a8 00 	sts	0x00A8, r22
	}
}
 756:	ff 90       	pop	r15
 758:	ef 90       	pop	r14
 75a:	df 90       	pop	r13
 75c:	cf 90       	pop	r12
 75e:	08 95       	ret

00000760 <spi_init>:

void spi_init(void) {
	/* Set MOSI, SCK and SS output, MISO input. 
	PINB0 has to be set as output to enable '
	transmission flag to work correctly, since this is origial SS */
	DDR_SPI = (1<<DD_SS)|(1<<DD_SCK)|(1<<DD_MOSI)|(1<<PINB0);
 760:	87 e8       	ldi	r24, 0x87	; 135
 762:	84 b9       	out	0x04, r24	; 4
	DDR_SPI &= ~(1<<DD_MISO);
 764:	23 98       	cbi	0x04, 3	; 4
	// Enable SPI, Master, set clock rate fck/16
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
 766:	81 e5       	ldi	r24, 0x51	; 81
 768:	8c bd       	out	0x2c, r24	; 44
 76a:	08 95       	ret

0000076c <spi_write>:
	//set_bit(SPSR,SPI2X);
}

char spi_write(char data) {
	/* Start transmission */
	SPDR = data;
 76c:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
 76e:	0d b4       	in	r0, 0x2d	; 45
 770:	07 fe       	sbrs	r0, 7
 772:	fd cf       	rjmp	.-6      	; 0x76e <spi_write+0x2>
	//_delay_us(10);
	return SPDR;
 774:	8e b5       	in	r24, 0x2e	; 46
}
 776:	08 95       	ret

00000778 <spi_read>:

char spi_read(void) {
	// Something needs to be sent to be able to read the spi register
	return spi_write(0);
 778:	80 e0       	ldi	r24, 0x00	; 0
 77a:	f8 cf       	rjmp	.-16     	; 0x76c <spi_write>
}
 77c:	08 95       	ret

0000077e <spi_select>:

void spi_select(void) {
	clear_bit(PORTB,PINB7);
 77e:	2f 98       	cbi	0x05, 7	; 5
 780:	08 95       	ret

00000782 <spi_deselect>:
}


void spi_deselect(void) {
	set_bit(PORTB,PINB7);
 782:	2f 9a       	sbi	0x05, 7	; 5
 784:	08 95       	ret

00000786 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 786:	8c e0       	ldi	r24, 0x0C	; 12
 788:	80 93 b8 00 	sts	0x00B8, r24
 78c:	8f ef       	ldi	r24, 0xFF	; 255
 78e:	80 93 bb 00 	sts	0x00BB, r24
 792:	84 e0       	ldi	r24, 0x04	; 4
 794:	80 93 bc 00 	sts	0x00BC, r24
 798:	08 95       	ret

0000079a <TWI_Start_Transceiver_With_Data>:
 79a:	ec eb       	ldi	r30, 0xBC	; 188
 79c:	f0 e0       	ldi	r31, 0x00	; 0
 79e:	20 81       	ld	r18, Z
 7a0:	20 fd       	sbrc	r18, 0
 7a2:	fd cf       	rjmp	.-6      	; 0x79e <TWI_Start_Transceiver_With_Data+0x4>
 7a4:	60 93 3a 02 	sts	0x023A, r22
 7a8:	fc 01       	movw	r30, r24
 7aa:	20 81       	ld	r18, Z
 7ac:	20 93 3b 02 	sts	0x023B, r18
 7b0:	20 fd       	sbrc	r18, 0
 7b2:	0c c0       	rjmp	.+24     	; 0x7cc <TWI_Start_Transceiver_With_Data+0x32>
 7b4:	62 30       	cpi	r22, 0x02	; 2
 7b6:	50 f0       	brcs	.+20     	; 0x7cc <TWI_Start_Transceiver_With_Data+0x32>
 7b8:	dc 01       	movw	r26, r24
 7ba:	11 96       	adiw	r26, 0x01	; 1
 7bc:	ec e3       	ldi	r30, 0x3C	; 60
 7be:	f2 e0       	ldi	r31, 0x02	; 2
 7c0:	81 e0       	ldi	r24, 0x01	; 1
 7c2:	9d 91       	ld	r25, X+
 7c4:	91 93       	st	Z+, r25
 7c6:	8f 5f       	subi	r24, 0xFF	; 255
 7c8:	86 13       	cpse	r24, r22
 7ca:	fb cf       	rjmp	.-10     	; 0x7c2 <TWI_Start_Transceiver_With_Data+0x28>
 7cc:	10 92 39 02 	sts	0x0239, r1
 7d0:	88 ef       	ldi	r24, 0xF8	; 248
 7d2:	80 93 00 02 	sts	0x0200, r24
 7d6:	85 ea       	ldi	r24, 0xA5	; 165
 7d8:	80 93 bc 00 	sts	0x00BC, r24
 7dc:	08 95       	ret

000007de <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR (TWI_vect)
{
 7de:	1f 92       	push	r1
 7e0:	0f 92       	push	r0
 7e2:	0f b6       	in	r0, 0x3f	; 63
 7e4:	0f 92       	push	r0
 7e6:	11 24       	eor	r1, r1
 7e8:	0b b6       	in	r0, 0x3b	; 59
 7ea:	0f 92       	push	r0
 7ec:	2f 93       	push	r18
 7ee:	3f 93       	push	r19
 7f0:	8f 93       	push	r24
 7f2:	9f 93       	push	r25
 7f4:	af 93       	push	r26
 7f6:	bf 93       	push	r27
 7f8:	ef 93       	push	r30
 7fa:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 7fc:	80 91 b9 00 	lds	r24, 0x00B9
 800:	90 e0       	ldi	r25, 0x00	; 0
 802:	fc 01       	movw	r30, r24
 804:	38 97       	sbiw	r30, 0x08	; 8
 806:	e1 35       	cpi	r30, 0x51	; 81
 808:	f1 05       	cpc	r31, r1
 80a:	08 f0       	brcs	.+2      	; 0x80e <__vector_39+0x30>
 80c:	55 c0       	rjmp	.+170    	; 0x8b8 <__vector_39+0xda>
 80e:	ee 58       	subi	r30, 0x8E	; 142
 810:	ff 4f       	sbci	r31, 0xFF	; 255
 812:	ab c2       	rjmp	.+1366   	; 0xd6a <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 814:	10 92 38 02 	sts	0x0238, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 818:	e0 91 38 02 	lds	r30, 0x0238
 81c:	80 91 3a 02 	lds	r24, 0x023A
 820:	e8 17       	cp	r30, r24
 822:	70 f4       	brcc	.+28     	; 0x840 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 824:	81 e0       	ldi	r24, 0x01	; 1
 826:	8e 0f       	add	r24, r30
 828:	80 93 38 02 	sts	0x0238, r24
 82c:	f0 e0       	ldi	r31, 0x00	; 0
 82e:	e5 5c       	subi	r30, 0xC5	; 197
 830:	fd 4f       	sbci	r31, 0xFD	; 253
 832:	80 81       	ld	r24, Z
 834:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 838:	85 e8       	ldi	r24, 0x85	; 133
 83a:	80 93 bc 00 	sts	0x00BC, r24
 83e:	43 c0       	rjmp	.+134    	; 0x8c6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 840:	80 91 39 02 	lds	r24, 0x0239
 844:	81 60       	ori	r24, 0x01	; 1
 846:	80 93 39 02 	sts	0x0239, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 84a:	84 e9       	ldi	r24, 0x94	; 148
 84c:	80 93 bc 00 	sts	0x00BC, r24
 850:	3a c0       	rjmp	.+116    	; 0x8c6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 852:	e0 91 38 02 	lds	r30, 0x0238
 856:	81 e0       	ldi	r24, 0x01	; 1
 858:	8e 0f       	add	r24, r30
 85a:	80 93 38 02 	sts	0x0238, r24
 85e:	80 91 bb 00 	lds	r24, 0x00BB
 862:	f0 e0       	ldi	r31, 0x00	; 0
 864:	e5 5c       	subi	r30, 0xC5	; 197
 866:	fd 4f       	sbci	r31, 0xFD	; 253
 868:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 86a:	20 91 38 02 	lds	r18, 0x0238
 86e:	30 e0       	ldi	r19, 0x00	; 0
 870:	80 91 3a 02 	lds	r24, 0x023A
 874:	90 e0       	ldi	r25, 0x00	; 0
 876:	01 97       	sbiw	r24, 0x01	; 1
 878:	28 17       	cp	r18, r24
 87a:	39 07       	cpc	r19, r25
 87c:	24 f4       	brge	.+8      	; 0x886 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 87e:	85 ec       	ldi	r24, 0xC5	; 197
 880:	80 93 bc 00 	sts	0x00BC, r24
 884:	20 c0       	rjmp	.+64     	; 0x8c6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 886:	85 e8       	ldi	r24, 0x85	; 133
 888:	80 93 bc 00 	sts	0x00BC, r24
 88c:	1c c0       	rjmp	.+56     	; 0x8c6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 88e:	80 91 bb 00 	lds	r24, 0x00BB
 892:	e0 91 38 02 	lds	r30, 0x0238
 896:	f0 e0       	ldi	r31, 0x00	; 0
 898:	e5 5c       	subi	r30, 0xC5	; 197
 89a:	fd 4f       	sbci	r31, 0xFD	; 253
 89c:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 89e:	80 91 39 02 	lds	r24, 0x0239
 8a2:	81 60       	ori	r24, 0x01	; 1
 8a4:	80 93 39 02 	sts	0x0239, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 8a8:	84 e9       	ldi	r24, 0x94	; 148
 8aa:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 8ae:	0b c0       	rjmp	.+22     	; 0x8c6 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 8b0:	85 ea       	ldi	r24, 0xA5	; 165
 8b2:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 8b6:	07 c0       	rjmp	.+14     	; 0x8c6 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 8b8:	80 91 b9 00 	lds	r24, 0x00B9
 8bc:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 8c0:	84 e0       	ldi	r24, 0x04	; 4
 8c2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 8c6:	ff 91       	pop	r31
 8c8:	ef 91       	pop	r30
 8ca:	bf 91       	pop	r27
 8cc:	af 91       	pop	r26
 8ce:	9f 91       	pop	r25
 8d0:	8f 91       	pop	r24
 8d2:	3f 91       	pop	r19
 8d4:	2f 91       	pop	r18
 8d6:	0f 90       	pop	r0
 8d8:	0b be       	out	0x3b, r0	; 59
 8da:	0f 90       	pop	r0
 8dc:	0f be       	out	0x3f, r0	; 63
 8de:	0f 90       	pop	r0
 8e0:	1f 90       	pop	r1
 8e2:	18 95       	reti

000008e4 <uart_send_char>:
	// Link to stdio
	stdout = &uart_io;
	stdin = &uart_io;
}

void uart_send_char(char c, FILE *stream) {
 8e4:	cf 93       	push	r28
 8e6:	c8 2f       	mov	r28, r24
	if (c == '\n') {
 8e8:	8a 30       	cpi	r24, 0x0A	; 10
 8ea:	11 f4       	brne	.+4      	; 0x8f0 <uart_send_char+0xc>
	    uart_send_char('\r', stream);
 8ec:	8d e0       	ldi	r24, 0x0D	; 13
 8ee:	fa df       	rcall	.-12     	; 0x8e4 <uart_send_char>
	}
	loop_until_bit_is_set(UCSR0A,UDRE0);
 8f0:	e0 ec       	ldi	r30, 0xC0	; 192
 8f2:	f0 e0       	ldi	r31, 0x00	; 0
 8f4:	90 81       	ld	r25, Z
 8f6:	95 ff       	sbrs	r25, 5
 8f8:	fd cf       	rjmp	.-6      	; 0x8f4 <uart_send_char+0x10>
	UDR0 = c;
 8fa:	c0 93 c6 00 	sts	0x00C6, r28
}
 8fe:	cf 91       	pop	r28
 900:	08 95       	ret

00000902 <uart_recieve_char>:

char uart_recieve_char(FILE *stream) {
	loop_until_bit_is_set(UCSR0A,RXC0);
 902:	e0 ec       	ldi	r30, 0xC0	; 192
 904:	f0 e0       	ldi	r31, 0x00	; 0
 906:	80 81       	ld	r24, Z
 908:	88 23       	and	r24, r24
 90a:	ec f7       	brge	.-6      	; 0x906 <uart_recieve_char+0x4>
	return UDR0;
 90c:	80 91 c6 00 	lds	r24, 0x00C6
}
 910:	08 95       	ret

00000912 <uart_init>:
#include "setup.h"

void uart_init() {
	//Set baud rate
	unsigned int ubrr = (F_CPU-250)/16/BAUD-1;
	UBRR0H = (unsigned char)(ubrr >> 8);
 912:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)(ubrr);
 916:	87 e6       	ldi	r24, 0x67	; 103
 918:	80 93 c4 00 	sts	0x00C4, r24

	// Set 8-bit data 2 stop bit
	UCSR0C = (3<<UCSZ00);
 91c:	86 e0       	ldi	r24, 0x06	; 6
 91e:	80 93 c2 00 	sts	0x00C2, r24
	// Enable RX0 and TX0
	UCSR0B = (1 << RXEN0 | (1 << TXEN0));
 922:	88 e1       	ldi	r24, 0x18	; 24
 924:	80 93 c1 00 	sts	0x00C1, r24
	
	// Link to stdio
	stdout = &uart_io;
 928:	81 e0       	ldi	r24, 0x01	; 1
 92a:	92 e0       	ldi	r25, 0x02	; 2
 92c:	90 93 42 02 	sts	0x0242, r25
 930:	80 93 41 02 	sts	0x0241, r24
	stdin = &uart_io;
 934:	90 93 40 02 	sts	0x0240, r25
 938:	80 93 3f 02 	sts	0x023F, r24
 93c:	08 95       	ret

0000093e <__subsf3>:
 93e:	50 58       	subi	r21, 0x80	; 128

00000940 <__addsf3>:
 940:	bb 27       	eor	r27, r27
 942:	aa 27       	eor	r26, r26
 944:	0e d0       	rcall	.+28     	; 0x962 <__addsf3x>
 946:	70 c1       	rjmp	.+736    	; 0xc28 <__fp_round>
 948:	61 d1       	rcall	.+706    	; 0xc0c <__fp_pscA>
 94a:	30 f0       	brcs	.+12     	; 0x958 <__addsf3+0x18>
 94c:	66 d1       	rcall	.+716    	; 0xc1a <__fp_pscB>
 94e:	20 f0       	brcs	.+8      	; 0x958 <__addsf3+0x18>
 950:	31 f4       	brne	.+12     	; 0x95e <__addsf3+0x1e>
 952:	9f 3f       	cpi	r25, 0xFF	; 255
 954:	11 f4       	brne	.+4      	; 0x95a <__addsf3+0x1a>
 956:	1e f4       	brtc	.+6      	; 0x95e <__addsf3+0x1e>
 958:	56 c1       	rjmp	.+684    	; 0xc06 <__fp_nan>
 95a:	0e f4       	brtc	.+2      	; 0x95e <__addsf3+0x1e>
 95c:	e0 95       	com	r30
 95e:	e7 fb       	bst	r30, 7
 960:	4c c1       	rjmp	.+664    	; 0xbfa <__fp_inf>

00000962 <__addsf3x>:
 962:	e9 2f       	mov	r30, r25
 964:	72 d1       	rcall	.+740    	; 0xc4a <__fp_split3>
 966:	80 f3       	brcs	.-32     	; 0x948 <__addsf3+0x8>
 968:	ba 17       	cp	r27, r26
 96a:	62 07       	cpc	r22, r18
 96c:	73 07       	cpc	r23, r19
 96e:	84 07       	cpc	r24, r20
 970:	95 07       	cpc	r25, r21
 972:	18 f0       	brcs	.+6      	; 0x97a <__addsf3x+0x18>
 974:	71 f4       	brne	.+28     	; 0x992 <__addsf3x+0x30>
 976:	9e f5       	brtc	.+102    	; 0x9de <__addsf3x+0x7c>
 978:	8a c1       	rjmp	.+788    	; 0xc8e <__fp_zero>
 97a:	0e f4       	brtc	.+2      	; 0x97e <__addsf3x+0x1c>
 97c:	e0 95       	com	r30
 97e:	0b 2e       	mov	r0, r27
 980:	ba 2f       	mov	r27, r26
 982:	a0 2d       	mov	r26, r0
 984:	0b 01       	movw	r0, r22
 986:	b9 01       	movw	r22, r18
 988:	90 01       	movw	r18, r0
 98a:	0c 01       	movw	r0, r24
 98c:	ca 01       	movw	r24, r20
 98e:	a0 01       	movw	r20, r0
 990:	11 24       	eor	r1, r1
 992:	ff 27       	eor	r31, r31
 994:	59 1b       	sub	r21, r25
 996:	99 f0       	breq	.+38     	; 0x9be <__addsf3x+0x5c>
 998:	59 3f       	cpi	r21, 0xF9	; 249
 99a:	50 f4       	brcc	.+20     	; 0x9b0 <__addsf3x+0x4e>
 99c:	50 3e       	cpi	r21, 0xE0	; 224
 99e:	68 f1       	brcs	.+90     	; 0x9fa <__addsf3x+0x98>
 9a0:	1a 16       	cp	r1, r26
 9a2:	f0 40       	sbci	r31, 0x00	; 0
 9a4:	a2 2f       	mov	r26, r18
 9a6:	23 2f       	mov	r18, r19
 9a8:	34 2f       	mov	r19, r20
 9aa:	44 27       	eor	r20, r20
 9ac:	58 5f       	subi	r21, 0xF8	; 248
 9ae:	f3 cf       	rjmp	.-26     	; 0x996 <__addsf3x+0x34>
 9b0:	46 95       	lsr	r20
 9b2:	37 95       	ror	r19
 9b4:	27 95       	ror	r18
 9b6:	a7 95       	ror	r26
 9b8:	f0 40       	sbci	r31, 0x00	; 0
 9ba:	53 95       	inc	r21
 9bc:	c9 f7       	brne	.-14     	; 0x9b0 <__addsf3x+0x4e>
 9be:	7e f4       	brtc	.+30     	; 0x9de <__addsf3x+0x7c>
 9c0:	1f 16       	cp	r1, r31
 9c2:	ba 0b       	sbc	r27, r26
 9c4:	62 0b       	sbc	r22, r18
 9c6:	73 0b       	sbc	r23, r19
 9c8:	84 0b       	sbc	r24, r20
 9ca:	ba f0       	brmi	.+46     	; 0x9fa <__addsf3x+0x98>
 9cc:	91 50       	subi	r25, 0x01	; 1
 9ce:	a1 f0       	breq	.+40     	; 0x9f8 <__addsf3x+0x96>
 9d0:	ff 0f       	add	r31, r31
 9d2:	bb 1f       	adc	r27, r27
 9d4:	66 1f       	adc	r22, r22
 9d6:	77 1f       	adc	r23, r23
 9d8:	88 1f       	adc	r24, r24
 9da:	c2 f7       	brpl	.-16     	; 0x9cc <__addsf3x+0x6a>
 9dc:	0e c0       	rjmp	.+28     	; 0x9fa <__addsf3x+0x98>
 9de:	ba 0f       	add	r27, r26
 9e0:	62 1f       	adc	r22, r18
 9e2:	73 1f       	adc	r23, r19
 9e4:	84 1f       	adc	r24, r20
 9e6:	48 f4       	brcc	.+18     	; 0x9fa <__addsf3x+0x98>
 9e8:	87 95       	ror	r24
 9ea:	77 95       	ror	r23
 9ec:	67 95       	ror	r22
 9ee:	b7 95       	ror	r27
 9f0:	f7 95       	ror	r31
 9f2:	9e 3f       	cpi	r25, 0xFE	; 254
 9f4:	08 f0       	brcs	.+2      	; 0x9f8 <__addsf3x+0x96>
 9f6:	b3 cf       	rjmp	.-154    	; 0x95e <__addsf3+0x1e>
 9f8:	93 95       	inc	r25
 9fa:	88 0f       	add	r24, r24
 9fc:	08 f0       	brcs	.+2      	; 0xa00 <__addsf3x+0x9e>
 9fe:	99 27       	eor	r25, r25
 a00:	ee 0f       	add	r30, r30
 a02:	97 95       	ror	r25
 a04:	87 95       	ror	r24
 a06:	08 95       	ret

00000a08 <__cmpsf2>:
 a08:	d4 d0       	rcall	.+424    	; 0xbb2 <__fp_cmp>
 a0a:	08 f4       	brcc	.+2      	; 0xa0e <__cmpsf2+0x6>
 a0c:	81 e0       	ldi	r24, 0x01	; 1
 a0e:	08 95       	ret

00000a10 <__divsf3>:
 a10:	0c d0       	rcall	.+24     	; 0xa2a <__divsf3x>
 a12:	0a c1       	rjmp	.+532    	; 0xc28 <__fp_round>
 a14:	02 d1       	rcall	.+516    	; 0xc1a <__fp_pscB>
 a16:	40 f0       	brcs	.+16     	; 0xa28 <__divsf3+0x18>
 a18:	f9 d0       	rcall	.+498    	; 0xc0c <__fp_pscA>
 a1a:	30 f0       	brcs	.+12     	; 0xa28 <__divsf3+0x18>
 a1c:	21 f4       	brne	.+8      	; 0xa26 <__divsf3+0x16>
 a1e:	5f 3f       	cpi	r21, 0xFF	; 255
 a20:	19 f0       	breq	.+6      	; 0xa28 <__divsf3+0x18>
 a22:	eb c0       	rjmp	.+470    	; 0xbfa <__fp_inf>
 a24:	51 11       	cpse	r21, r1
 a26:	34 c1       	rjmp	.+616    	; 0xc90 <__fp_szero>
 a28:	ee c0       	rjmp	.+476    	; 0xc06 <__fp_nan>

00000a2a <__divsf3x>:
 a2a:	0f d1       	rcall	.+542    	; 0xc4a <__fp_split3>
 a2c:	98 f3       	brcs	.-26     	; 0xa14 <__divsf3+0x4>

00000a2e <__divsf3_pse>:
 a2e:	99 23       	and	r25, r25
 a30:	c9 f3       	breq	.-14     	; 0xa24 <__divsf3+0x14>
 a32:	55 23       	and	r21, r21
 a34:	b1 f3       	breq	.-20     	; 0xa22 <__divsf3+0x12>
 a36:	95 1b       	sub	r25, r21
 a38:	55 0b       	sbc	r21, r21
 a3a:	bb 27       	eor	r27, r27
 a3c:	aa 27       	eor	r26, r26
 a3e:	62 17       	cp	r22, r18
 a40:	73 07       	cpc	r23, r19
 a42:	84 07       	cpc	r24, r20
 a44:	38 f0       	brcs	.+14     	; 0xa54 <__divsf3_pse+0x26>
 a46:	9f 5f       	subi	r25, 0xFF	; 255
 a48:	5f 4f       	sbci	r21, 0xFF	; 255
 a4a:	22 0f       	add	r18, r18
 a4c:	33 1f       	adc	r19, r19
 a4e:	44 1f       	adc	r20, r20
 a50:	aa 1f       	adc	r26, r26
 a52:	a9 f3       	breq	.-22     	; 0xa3e <__divsf3_pse+0x10>
 a54:	33 d0       	rcall	.+102    	; 0xabc <__divsf3_pse+0x8e>
 a56:	0e 2e       	mov	r0, r30
 a58:	3a f0       	brmi	.+14     	; 0xa68 <__divsf3_pse+0x3a>
 a5a:	e0 e8       	ldi	r30, 0x80	; 128
 a5c:	30 d0       	rcall	.+96     	; 0xabe <__divsf3_pse+0x90>
 a5e:	91 50       	subi	r25, 0x01	; 1
 a60:	50 40       	sbci	r21, 0x00	; 0
 a62:	e6 95       	lsr	r30
 a64:	00 1c       	adc	r0, r0
 a66:	ca f7       	brpl	.-14     	; 0xa5a <__divsf3_pse+0x2c>
 a68:	29 d0       	rcall	.+82     	; 0xabc <__divsf3_pse+0x8e>
 a6a:	fe 2f       	mov	r31, r30
 a6c:	27 d0       	rcall	.+78     	; 0xabc <__divsf3_pse+0x8e>
 a6e:	66 0f       	add	r22, r22
 a70:	77 1f       	adc	r23, r23
 a72:	88 1f       	adc	r24, r24
 a74:	bb 1f       	adc	r27, r27
 a76:	26 17       	cp	r18, r22
 a78:	37 07       	cpc	r19, r23
 a7a:	48 07       	cpc	r20, r24
 a7c:	ab 07       	cpc	r26, r27
 a7e:	b0 e8       	ldi	r27, 0x80	; 128
 a80:	09 f0       	breq	.+2      	; 0xa84 <__divsf3_pse+0x56>
 a82:	bb 0b       	sbc	r27, r27
 a84:	80 2d       	mov	r24, r0
 a86:	bf 01       	movw	r22, r30
 a88:	ff 27       	eor	r31, r31
 a8a:	93 58       	subi	r25, 0x83	; 131
 a8c:	5f 4f       	sbci	r21, 0xFF	; 255
 a8e:	2a f0       	brmi	.+10     	; 0xa9a <__divsf3_pse+0x6c>
 a90:	9e 3f       	cpi	r25, 0xFE	; 254
 a92:	51 05       	cpc	r21, r1
 a94:	68 f0       	brcs	.+26     	; 0xab0 <__divsf3_pse+0x82>
 a96:	b1 c0       	rjmp	.+354    	; 0xbfa <__fp_inf>
 a98:	fb c0       	rjmp	.+502    	; 0xc90 <__fp_szero>
 a9a:	5f 3f       	cpi	r21, 0xFF	; 255
 a9c:	ec f3       	brlt	.-6      	; 0xa98 <__divsf3_pse+0x6a>
 a9e:	98 3e       	cpi	r25, 0xE8	; 232
 aa0:	dc f3       	brlt	.-10     	; 0xa98 <__divsf3_pse+0x6a>
 aa2:	86 95       	lsr	r24
 aa4:	77 95       	ror	r23
 aa6:	67 95       	ror	r22
 aa8:	b7 95       	ror	r27
 aaa:	f7 95       	ror	r31
 aac:	9f 5f       	subi	r25, 0xFF	; 255
 aae:	c9 f7       	brne	.-14     	; 0xaa2 <__divsf3_pse+0x74>
 ab0:	88 0f       	add	r24, r24
 ab2:	91 1d       	adc	r25, r1
 ab4:	96 95       	lsr	r25
 ab6:	87 95       	ror	r24
 ab8:	97 f9       	bld	r25, 7
 aba:	08 95       	ret
 abc:	e1 e0       	ldi	r30, 0x01	; 1
 abe:	66 0f       	add	r22, r22
 ac0:	77 1f       	adc	r23, r23
 ac2:	88 1f       	adc	r24, r24
 ac4:	bb 1f       	adc	r27, r27
 ac6:	62 17       	cp	r22, r18
 ac8:	73 07       	cpc	r23, r19
 aca:	84 07       	cpc	r24, r20
 acc:	ba 07       	cpc	r27, r26
 ace:	20 f0       	brcs	.+8      	; 0xad8 <__divsf3_pse+0xaa>
 ad0:	62 1b       	sub	r22, r18
 ad2:	73 0b       	sbc	r23, r19
 ad4:	84 0b       	sbc	r24, r20
 ad6:	ba 0b       	sbc	r27, r26
 ad8:	ee 1f       	adc	r30, r30
 ada:	88 f7       	brcc	.-30     	; 0xabe <__divsf3_pse+0x90>
 adc:	e0 95       	com	r30
 ade:	08 95       	ret

00000ae0 <__fixunssfsi>:
 ae0:	bc d0       	rcall	.+376    	; 0xc5a <__fp_splitA>
 ae2:	88 f0       	brcs	.+34     	; 0xb06 <__fixunssfsi+0x26>
 ae4:	9f 57       	subi	r25, 0x7F	; 127
 ae6:	90 f0       	brcs	.+36     	; 0xb0c <__fixunssfsi+0x2c>
 ae8:	b9 2f       	mov	r27, r25
 aea:	99 27       	eor	r25, r25
 aec:	b7 51       	subi	r27, 0x17	; 23
 aee:	a0 f0       	brcs	.+40     	; 0xb18 <__fixunssfsi+0x38>
 af0:	d1 f0       	breq	.+52     	; 0xb26 <__fixunssfsi+0x46>
 af2:	66 0f       	add	r22, r22
 af4:	77 1f       	adc	r23, r23
 af6:	88 1f       	adc	r24, r24
 af8:	99 1f       	adc	r25, r25
 afa:	1a f0       	brmi	.+6      	; 0xb02 <__fixunssfsi+0x22>
 afc:	ba 95       	dec	r27
 afe:	c9 f7       	brne	.-14     	; 0xaf2 <__fixunssfsi+0x12>
 b00:	12 c0       	rjmp	.+36     	; 0xb26 <__fixunssfsi+0x46>
 b02:	b1 30       	cpi	r27, 0x01	; 1
 b04:	81 f0       	breq	.+32     	; 0xb26 <__fixunssfsi+0x46>
 b06:	c3 d0       	rcall	.+390    	; 0xc8e <__fp_zero>
 b08:	b1 e0       	ldi	r27, 0x01	; 1
 b0a:	08 95       	ret
 b0c:	c0 c0       	rjmp	.+384    	; 0xc8e <__fp_zero>
 b0e:	67 2f       	mov	r22, r23
 b10:	78 2f       	mov	r23, r24
 b12:	88 27       	eor	r24, r24
 b14:	b8 5f       	subi	r27, 0xF8	; 248
 b16:	39 f0       	breq	.+14     	; 0xb26 <__fixunssfsi+0x46>
 b18:	b9 3f       	cpi	r27, 0xF9	; 249
 b1a:	cc f3       	brlt	.-14     	; 0xb0e <__fixunssfsi+0x2e>
 b1c:	86 95       	lsr	r24
 b1e:	77 95       	ror	r23
 b20:	67 95       	ror	r22
 b22:	b3 95       	inc	r27
 b24:	d9 f7       	brne	.-10     	; 0xb1c <__fixunssfsi+0x3c>
 b26:	3e f4       	brtc	.+14     	; 0xb36 <__fixunssfsi+0x56>
 b28:	90 95       	com	r25
 b2a:	80 95       	com	r24
 b2c:	70 95       	com	r23
 b2e:	61 95       	neg	r22
 b30:	7f 4f       	sbci	r23, 0xFF	; 255
 b32:	8f 4f       	sbci	r24, 0xFF	; 255
 b34:	9f 4f       	sbci	r25, 0xFF	; 255
 b36:	08 95       	ret

00000b38 <__floatunsisf>:
 b38:	e8 94       	clt
 b3a:	09 c0       	rjmp	.+18     	; 0xb4e <__floatsisf+0x12>

00000b3c <__floatsisf>:
 b3c:	97 fb       	bst	r25, 7
 b3e:	3e f4       	brtc	.+14     	; 0xb4e <__floatsisf+0x12>
 b40:	90 95       	com	r25
 b42:	80 95       	com	r24
 b44:	70 95       	com	r23
 b46:	61 95       	neg	r22
 b48:	7f 4f       	sbci	r23, 0xFF	; 255
 b4a:	8f 4f       	sbci	r24, 0xFF	; 255
 b4c:	9f 4f       	sbci	r25, 0xFF	; 255
 b4e:	99 23       	and	r25, r25
 b50:	a9 f0       	breq	.+42     	; 0xb7c <__floatsisf+0x40>
 b52:	f9 2f       	mov	r31, r25
 b54:	96 e9       	ldi	r25, 0x96	; 150
 b56:	bb 27       	eor	r27, r27
 b58:	93 95       	inc	r25
 b5a:	f6 95       	lsr	r31
 b5c:	87 95       	ror	r24
 b5e:	77 95       	ror	r23
 b60:	67 95       	ror	r22
 b62:	b7 95       	ror	r27
 b64:	f1 11       	cpse	r31, r1
 b66:	f8 cf       	rjmp	.-16     	; 0xb58 <__floatsisf+0x1c>
 b68:	fa f4       	brpl	.+62     	; 0xba8 <__floatsisf+0x6c>
 b6a:	bb 0f       	add	r27, r27
 b6c:	11 f4       	brne	.+4      	; 0xb72 <__floatsisf+0x36>
 b6e:	60 ff       	sbrs	r22, 0
 b70:	1b c0       	rjmp	.+54     	; 0xba8 <__floatsisf+0x6c>
 b72:	6f 5f       	subi	r22, 0xFF	; 255
 b74:	7f 4f       	sbci	r23, 0xFF	; 255
 b76:	8f 4f       	sbci	r24, 0xFF	; 255
 b78:	9f 4f       	sbci	r25, 0xFF	; 255
 b7a:	16 c0       	rjmp	.+44     	; 0xba8 <__floatsisf+0x6c>
 b7c:	88 23       	and	r24, r24
 b7e:	11 f0       	breq	.+4      	; 0xb84 <__floatsisf+0x48>
 b80:	96 e9       	ldi	r25, 0x96	; 150
 b82:	11 c0       	rjmp	.+34     	; 0xba6 <__floatsisf+0x6a>
 b84:	77 23       	and	r23, r23
 b86:	21 f0       	breq	.+8      	; 0xb90 <__floatsisf+0x54>
 b88:	9e e8       	ldi	r25, 0x8E	; 142
 b8a:	87 2f       	mov	r24, r23
 b8c:	76 2f       	mov	r23, r22
 b8e:	05 c0       	rjmp	.+10     	; 0xb9a <__floatsisf+0x5e>
 b90:	66 23       	and	r22, r22
 b92:	71 f0       	breq	.+28     	; 0xbb0 <__floatsisf+0x74>
 b94:	96 e8       	ldi	r25, 0x86	; 134
 b96:	86 2f       	mov	r24, r22
 b98:	70 e0       	ldi	r23, 0x00	; 0
 b9a:	60 e0       	ldi	r22, 0x00	; 0
 b9c:	2a f0       	brmi	.+10     	; 0xba8 <__floatsisf+0x6c>
 b9e:	9a 95       	dec	r25
 ba0:	66 0f       	add	r22, r22
 ba2:	77 1f       	adc	r23, r23
 ba4:	88 1f       	adc	r24, r24
 ba6:	da f7       	brpl	.-10     	; 0xb9e <__floatsisf+0x62>
 ba8:	88 0f       	add	r24, r24
 baa:	96 95       	lsr	r25
 bac:	87 95       	ror	r24
 bae:	97 f9       	bld	r25, 7
 bb0:	08 95       	ret

00000bb2 <__fp_cmp>:
 bb2:	99 0f       	add	r25, r25
 bb4:	00 08       	sbc	r0, r0
 bb6:	55 0f       	add	r21, r21
 bb8:	aa 0b       	sbc	r26, r26
 bba:	e0 e8       	ldi	r30, 0x80	; 128
 bbc:	fe ef       	ldi	r31, 0xFE	; 254
 bbe:	16 16       	cp	r1, r22
 bc0:	17 06       	cpc	r1, r23
 bc2:	e8 07       	cpc	r30, r24
 bc4:	f9 07       	cpc	r31, r25
 bc6:	c0 f0       	brcs	.+48     	; 0xbf8 <__fp_cmp+0x46>
 bc8:	12 16       	cp	r1, r18
 bca:	13 06       	cpc	r1, r19
 bcc:	e4 07       	cpc	r30, r20
 bce:	f5 07       	cpc	r31, r21
 bd0:	98 f0       	brcs	.+38     	; 0xbf8 <__fp_cmp+0x46>
 bd2:	62 1b       	sub	r22, r18
 bd4:	73 0b       	sbc	r23, r19
 bd6:	84 0b       	sbc	r24, r20
 bd8:	95 0b       	sbc	r25, r21
 bda:	39 f4       	brne	.+14     	; 0xbea <__fp_cmp+0x38>
 bdc:	0a 26       	eor	r0, r26
 bde:	61 f0       	breq	.+24     	; 0xbf8 <__fp_cmp+0x46>
 be0:	23 2b       	or	r18, r19
 be2:	24 2b       	or	r18, r20
 be4:	25 2b       	or	r18, r21
 be6:	21 f4       	brne	.+8      	; 0xbf0 <__fp_cmp+0x3e>
 be8:	08 95       	ret
 bea:	0a 26       	eor	r0, r26
 bec:	09 f4       	brne	.+2      	; 0xbf0 <__fp_cmp+0x3e>
 bee:	a1 40       	sbci	r26, 0x01	; 1
 bf0:	a6 95       	lsr	r26
 bf2:	8f ef       	ldi	r24, 0xFF	; 255
 bf4:	81 1d       	adc	r24, r1
 bf6:	81 1d       	adc	r24, r1
 bf8:	08 95       	ret

00000bfa <__fp_inf>:
 bfa:	97 f9       	bld	r25, 7
 bfc:	9f 67       	ori	r25, 0x7F	; 127
 bfe:	80 e8       	ldi	r24, 0x80	; 128
 c00:	70 e0       	ldi	r23, 0x00	; 0
 c02:	60 e0       	ldi	r22, 0x00	; 0
 c04:	08 95       	ret

00000c06 <__fp_nan>:
 c06:	9f ef       	ldi	r25, 0xFF	; 255
 c08:	80 ec       	ldi	r24, 0xC0	; 192
 c0a:	08 95       	ret

00000c0c <__fp_pscA>:
 c0c:	00 24       	eor	r0, r0
 c0e:	0a 94       	dec	r0
 c10:	16 16       	cp	r1, r22
 c12:	17 06       	cpc	r1, r23
 c14:	18 06       	cpc	r1, r24
 c16:	09 06       	cpc	r0, r25
 c18:	08 95       	ret

00000c1a <__fp_pscB>:
 c1a:	00 24       	eor	r0, r0
 c1c:	0a 94       	dec	r0
 c1e:	12 16       	cp	r1, r18
 c20:	13 06       	cpc	r1, r19
 c22:	14 06       	cpc	r1, r20
 c24:	05 06       	cpc	r0, r21
 c26:	08 95       	ret

00000c28 <__fp_round>:
 c28:	09 2e       	mov	r0, r25
 c2a:	03 94       	inc	r0
 c2c:	00 0c       	add	r0, r0
 c2e:	11 f4       	brne	.+4      	; 0xc34 <__fp_round+0xc>
 c30:	88 23       	and	r24, r24
 c32:	52 f0       	brmi	.+20     	; 0xc48 <__fp_round+0x20>
 c34:	bb 0f       	add	r27, r27
 c36:	40 f4       	brcc	.+16     	; 0xc48 <__fp_round+0x20>
 c38:	bf 2b       	or	r27, r31
 c3a:	11 f4       	brne	.+4      	; 0xc40 <__fp_round+0x18>
 c3c:	60 ff       	sbrs	r22, 0
 c3e:	04 c0       	rjmp	.+8      	; 0xc48 <__fp_round+0x20>
 c40:	6f 5f       	subi	r22, 0xFF	; 255
 c42:	7f 4f       	sbci	r23, 0xFF	; 255
 c44:	8f 4f       	sbci	r24, 0xFF	; 255
 c46:	9f 4f       	sbci	r25, 0xFF	; 255
 c48:	08 95       	ret

00000c4a <__fp_split3>:
 c4a:	57 fd       	sbrc	r21, 7
 c4c:	90 58       	subi	r25, 0x80	; 128
 c4e:	44 0f       	add	r20, r20
 c50:	55 1f       	adc	r21, r21
 c52:	59 f0       	breq	.+22     	; 0xc6a <__fp_splitA+0x10>
 c54:	5f 3f       	cpi	r21, 0xFF	; 255
 c56:	71 f0       	breq	.+28     	; 0xc74 <__fp_splitA+0x1a>
 c58:	47 95       	ror	r20

00000c5a <__fp_splitA>:
 c5a:	88 0f       	add	r24, r24
 c5c:	97 fb       	bst	r25, 7
 c5e:	99 1f       	adc	r25, r25
 c60:	61 f0       	breq	.+24     	; 0xc7a <__fp_splitA+0x20>
 c62:	9f 3f       	cpi	r25, 0xFF	; 255
 c64:	79 f0       	breq	.+30     	; 0xc84 <__fp_splitA+0x2a>
 c66:	87 95       	ror	r24
 c68:	08 95       	ret
 c6a:	12 16       	cp	r1, r18
 c6c:	13 06       	cpc	r1, r19
 c6e:	14 06       	cpc	r1, r20
 c70:	55 1f       	adc	r21, r21
 c72:	f2 cf       	rjmp	.-28     	; 0xc58 <__fp_split3+0xe>
 c74:	46 95       	lsr	r20
 c76:	f1 df       	rcall	.-30     	; 0xc5a <__fp_splitA>
 c78:	08 c0       	rjmp	.+16     	; 0xc8a <__fp_splitA+0x30>
 c7a:	16 16       	cp	r1, r22
 c7c:	17 06       	cpc	r1, r23
 c7e:	18 06       	cpc	r1, r24
 c80:	99 1f       	adc	r25, r25
 c82:	f1 cf       	rjmp	.-30     	; 0xc66 <__fp_splitA+0xc>
 c84:	86 95       	lsr	r24
 c86:	71 05       	cpc	r23, r1
 c88:	61 05       	cpc	r22, r1
 c8a:	08 94       	sec
 c8c:	08 95       	ret

00000c8e <__fp_zero>:
 c8e:	e8 94       	clt

00000c90 <__fp_szero>:
 c90:	bb 27       	eor	r27, r27
 c92:	66 27       	eor	r22, r22
 c94:	77 27       	eor	r23, r23
 c96:	cb 01       	movw	r24, r22
 c98:	97 f9       	bld	r25, 7
 c9a:	08 95       	ret

00000c9c <__gesf2>:
 c9c:	8a df       	rcall	.-236    	; 0xbb2 <__fp_cmp>
 c9e:	08 f4       	brcc	.+2      	; 0xca2 <__gesf2+0x6>
 ca0:	8f ef       	ldi	r24, 0xFF	; 255
 ca2:	08 95       	ret

00000ca4 <__mulsf3>:
 ca4:	0b d0       	rcall	.+22     	; 0xcbc <__mulsf3x>
 ca6:	c0 cf       	rjmp	.-128    	; 0xc28 <__fp_round>
 ca8:	b1 df       	rcall	.-158    	; 0xc0c <__fp_pscA>
 caa:	28 f0       	brcs	.+10     	; 0xcb6 <__mulsf3+0x12>
 cac:	b6 df       	rcall	.-148    	; 0xc1a <__fp_pscB>
 cae:	18 f0       	brcs	.+6      	; 0xcb6 <__mulsf3+0x12>
 cb0:	95 23       	and	r25, r21
 cb2:	09 f0       	breq	.+2      	; 0xcb6 <__mulsf3+0x12>
 cb4:	a2 cf       	rjmp	.-188    	; 0xbfa <__fp_inf>
 cb6:	a7 cf       	rjmp	.-178    	; 0xc06 <__fp_nan>
 cb8:	11 24       	eor	r1, r1
 cba:	ea cf       	rjmp	.-44     	; 0xc90 <__fp_szero>

00000cbc <__mulsf3x>:
 cbc:	c6 df       	rcall	.-116    	; 0xc4a <__fp_split3>
 cbe:	a0 f3       	brcs	.-24     	; 0xca8 <__mulsf3+0x4>

00000cc0 <__mulsf3_pse>:
 cc0:	95 9f       	mul	r25, r21
 cc2:	d1 f3       	breq	.-12     	; 0xcb8 <__mulsf3+0x14>
 cc4:	95 0f       	add	r25, r21
 cc6:	50 e0       	ldi	r21, 0x00	; 0
 cc8:	55 1f       	adc	r21, r21
 cca:	62 9f       	mul	r22, r18
 ccc:	f0 01       	movw	r30, r0
 cce:	72 9f       	mul	r23, r18
 cd0:	bb 27       	eor	r27, r27
 cd2:	f0 0d       	add	r31, r0
 cd4:	b1 1d       	adc	r27, r1
 cd6:	63 9f       	mul	r22, r19
 cd8:	aa 27       	eor	r26, r26
 cda:	f0 0d       	add	r31, r0
 cdc:	b1 1d       	adc	r27, r1
 cde:	aa 1f       	adc	r26, r26
 ce0:	64 9f       	mul	r22, r20
 ce2:	66 27       	eor	r22, r22
 ce4:	b0 0d       	add	r27, r0
 ce6:	a1 1d       	adc	r26, r1
 ce8:	66 1f       	adc	r22, r22
 cea:	82 9f       	mul	r24, r18
 cec:	22 27       	eor	r18, r18
 cee:	b0 0d       	add	r27, r0
 cf0:	a1 1d       	adc	r26, r1
 cf2:	62 1f       	adc	r22, r18
 cf4:	73 9f       	mul	r23, r19
 cf6:	b0 0d       	add	r27, r0
 cf8:	a1 1d       	adc	r26, r1
 cfa:	62 1f       	adc	r22, r18
 cfc:	83 9f       	mul	r24, r19
 cfe:	a0 0d       	add	r26, r0
 d00:	61 1d       	adc	r22, r1
 d02:	22 1f       	adc	r18, r18
 d04:	74 9f       	mul	r23, r20
 d06:	33 27       	eor	r19, r19
 d08:	a0 0d       	add	r26, r0
 d0a:	61 1d       	adc	r22, r1
 d0c:	23 1f       	adc	r18, r19
 d0e:	84 9f       	mul	r24, r20
 d10:	60 0d       	add	r22, r0
 d12:	21 1d       	adc	r18, r1
 d14:	82 2f       	mov	r24, r18
 d16:	76 2f       	mov	r23, r22
 d18:	6a 2f       	mov	r22, r26
 d1a:	11 24       	eor	r1, r1
 d1c:	9f 57       	subi	r25, 0x7F	; 127
 d1e:	50 40       	sbci	r21, 0x00	; 0
 d20:	8a f0       	brmi	.+34     	; 0xd44 <__mulsf3_pse+0x84>
 d22:	e1 f0       	breq	.+56     	; 0xd5c <__mulsf3_pse+0x9c>
 d24:	88 23       	and	r24, r24
 d26:	4a f0       	brmi	.+18     	; 0xd3a <__mulsf3_pse+0x7a>
 d28:	ee 0f       	add	r30, r30
 d2a:	ff 1f       	adc	r31, r31
 d2c:	bb 1f       	adc	r27, r27
 d2e:	66 1f       	adc	r22, r22
 d30:	77 1f       	adc	r23, r23
 d32:	88 1f       	adc	r24, r24
 d34:	91 50       	subi	r25, 0x01	; 1
 d36:	50 40       	sbci	r21, 0x00	; 0
 d38:	a9 f7       	brne	.-22     	; 0xd24 <__mulsf3_pse+0x64>
 d3a:	9e 3f       	cpi	r25, 0xFE	; 254
 d3c:	51 05       	cpc	r21, r1
 d3e:	70 f0       	brcs	.+28     	; 0xd5c <__mulsf3_pse+0x9c>
 d40:	5c cf       	rjmp	.-328    	; 0xbfa <__fp_inf>
 d42:	a6 cf       	rjmp	.-180    	; 0xc90 <__fp_szero>
 d44:	5f 3f       	cpi	r21, 0xFF	; 255
 d46:	ec f3       	brlt	.-6      	; 0xd42 <__mulsf3_pse+0x82>
 d48:	98 3e       	cpi	r25, 0xE8	; 232
 d4a:	dc f3       	brlt	.-10     	; 0xd42 <__mulsf3_pse+0x82>
 d4c:	86 95       	lsr	r24
 d4e:	77 95       	ror	r23
 d50:	67 95       	ror	r22
 d52:	b7 95       	ror	r27
 d54:	f7 95       	ror	r31
 d56:	e7 95       	ror	r30
 d58:	9f 5f       	subi	r25, 0xFF	; 255
 d5a:	c1 f7       	brne	.-16     	; 0xd4c <__mulsf3_pse+0x8c>
 d5c:	fe 2b       	or	r31, r30
 d5e:	88 0f       	add	r24, r24
 d60:	91 1d       	adc	r25, r1
 d62:	96 95       	lsr	r25
 d64:	87 95       	ror	r24
 d66:	97 f9       	bld	r25, 7
 d68:	08 95       	ret

00000d6a <__tablejump2__>:
 d6a:	ee 0f       	add	r30, r30
 d6c:	ff 1f       	adc	r31, r31

00000d6e <__tablejump__>:
 d6e:	05 90       	lpm	r0, Z+
 d70:	f4 91       	lpm	r31, Z
 d72:	e0 2d       	mov	r30, r0
 d74:	19 94       	eijmp

00000d76 <puts>:
 d76:	0f 93       	push	r16
 d78:	1f 93       	push	r17
 d7a:	cf 93       	push	r28
 d7c:	df 93       	push	r29
 d7e:	e0 91 41 02 	lds	r30, 0x0241
 d82:	f0 91 42 02 	lds	r31, 0x0242
 d86:	23 81       	ldd	r18, Z+3	; 0x03
 d88:	21 ff       	sbrs	r18, 1
 d8a:	1b c0       	rjmp	.+54     	; 0xdc2 <puts+0x4c>
 d8c:	ec 01       	movw	r28, r24
 d8e:	00 e0       	ldi	r16, 0x00	; 0
 d90:	10 e0       	ldi	r17, 0x00	; 0
 d92:	89 91       	ld	r24, Y+
 d94:	60 91 41 02 	lds	r22, 0x0241
 d98:	70 91 42 02 	lds	r23, 0x0242
 d9c:	db 01       	movw	r26, r22
 d9e:	18 96       	adiw	r26, 0x08	; 8
 da0:	ed 91       	ld	r30, X+
 da2:	fc 91       	ld	r31, X
 da4:	19 97       	sbiw	r26, 0x09	; 9
 da6:	88 23       	and	r24, r24
 da8:	31 f0       	breq	.+12     	; 0xdb6 <puts+0x40>
 daa:	19 95       	eicall
 dac:	89 2b       	or	r24, r25
 dae:	89 f3       	breq	.-30     	; 0xd92 <puts+0x1c>
 db0:	0f ef       	ldi	r16, 0xFF	; 255
 db2:	1f ef       	ldi	r17, 0xFF	; 255
 db4:	ee cf       	rjmp	.-36     	; 0xd92 <puts+0x1c>
 db6:	8a e0       	ldi	r24, 0x0A	; 10
 db8:	19 95       	eicall
 dba:	89 2b       	or	r24, r25
 dbc:	11 f4       	brne	.+4      	; 0xdc2 <puts+0x4c>
 dbe:	c8 01       	movw	r24, r16
 dc0:	02 c0       	rjmp	.+4      	; 0xdc6 <puts+0x50>
 dc2:	8f ef       	ldi	r24, 0xFF	; 255
 dc4:	9f ef       	ldi	r25, 0xFF	; 255
 dc6:	df 91       	pop	r29
 dc8:	cf 91       	pop	r28
 dca:	1f 91       	pop	r17
 dcc:	0f 91       	pop	r16
 dce:	08 95       	ret

00000dd0 <_exit>:
 dd0:	f8 94       	cli

00000dd2 <__stop_program>:
 dd2:	ff cf       	rjmp	.-2      	; 0xdd2 <__stop_program>
