"C:/Users/Duncan/git/ForthCPU/registerFileB/source/tb_registers_tmpl.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v=work,"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v=work,Verilog 2001"
