INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/clock_divider/clock_divider.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/clock_divider/clock_divider.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
