Library IEEE;
use IEEE.std_logic_1164.all;

entity fullAdder is
port(a, b, cin: in std_logic;
	  s, cout: out std_logic);
end fullAdder;

architecture fullAdder_Behavior of fullAdder is
	begin
	s <= (cin and ((not b and not a) or (b and a))) or (not cin and((b not and a) or (b and a not)));
	cout <= (cin and(b and a)) or (b and a);
end fullAdder_Behavior