
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121951                       # Number of seconds simulated
sim_ticks                                121951469892                       # Number of ticks simulated
final_tick                               1176517996983                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106575                       # Simulator instruction rate (inst/s)
host_op_rate                                   134556                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3930489                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903256                       # Number of bytes of host memory used
host_seconds                                 31027.05                       # Real time elapsed on the host
sim_insts                                  3306696048                       # Number of instructions simulated
sim_ops                                    4174869865                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1081728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1725440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       639488                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3451776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1758592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1758592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8451                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13480                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4996                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26967                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13739                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13739                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13645                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8870151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14148579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5243791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28304505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13645                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10496                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17843                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14420425                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14420425                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14420425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13645                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8870151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14148579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5243791                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42724930                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146400325                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22779727                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18779860                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2026334                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9120401                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8708560                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2384841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89353                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110808265                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125178426                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22779727                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11093401                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26128999                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6023516                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3180345                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12852746                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1677484                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144080930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.066573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.487234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       117951931     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1344559      0.93%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1915154      1.33%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2520538      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2829737      1.96%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2108669      1.46%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1211093      0.84%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1786541      1.24%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12412708      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144080930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.155599                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.855042                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109584020                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4814617                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25659099                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60103                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3963085                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3637762                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     151010863                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3963085                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110339271                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1080847                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2367330                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24966858                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1363534                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     150019565                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          896                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274084                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       563896                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          682                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209213241                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700834840                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700834840                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38464204                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39648                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22979                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4119889                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14238384                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7406316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1618117                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145855642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136407002                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26299                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21137895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49977454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6274                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144080930                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.946739                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.506633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86401232     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23209743     16.11%     76.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12849505      8.92%     84.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8309305      5.77%     90.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7645314      5.31%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3040247      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1844839      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       527151      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253594      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144080930                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65671     22.66%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         97531     33.66%     56.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126578     43.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114529499     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2086445      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12424302      9.11%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7350087      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136407002                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.931740                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             289780                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002124                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417211010                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    167033486                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133820907                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136696782                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       334990                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2970456                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          339                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       183872                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           61                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3963085                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         815240                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       111027                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145895252                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1326608                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14238384                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7406316                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84445                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          339                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1186916                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153143                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2340059                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134576257                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12255493                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1830742                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19604225                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18849281                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7348732                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.919235                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133821182                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133820907                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78375490                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212992129                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.914075                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367974                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22998747                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2059627                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140117845                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.877150                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.684122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90302484     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23950766     17.09%     81.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9407181      6.71%     88.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4841124      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4221604      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2026670      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1760779      1.26%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       826413      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2780824      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140117845                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2780824                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283240191                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295769496                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2319395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.464003                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.464003                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.683059                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.683059                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606365994                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185665294                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141481587                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146400325                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23767917                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19583001                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1973378                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9183545                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8853534                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2489697                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89144                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106700644                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131148510                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23767917                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11343231                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27841376                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6374776                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5259825                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12364619                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1607070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144173661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.550932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116332285     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2853301      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2429066      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2424265      1.68%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2313704      1.60%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1129737      0.78%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          786022      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2038212      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13867069      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144173661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162349                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.895821                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105534909                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6675275                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27483536                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       114725                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4365214                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3822054                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6602                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158256502                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        52283                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4365214                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106063841                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4220877                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1267428                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27054182                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1202117                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156793818                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          306                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        426657                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       631308                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2493                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219377049                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    730669806                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    730669806                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172504407                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46872642                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33293                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16867                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3931188                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15566308                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8091590                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       318958                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1784679                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152782865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33290                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142475677                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       108540                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25760749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59031068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144173661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988223                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.585348                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85489902     59.30%     59.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24250097     16.82%     76.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12201293      8.46%     84.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7996663      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7074183      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2778201      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3136643      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1148022      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        98657      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144173661                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1003076     74.63%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164326     12.23%     86.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176628     13.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117691793     82.60%     82.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2053436      1.44%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16426      0.01%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14672962     10.30%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8041060      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142475677                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.973192                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1344030                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009433                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    430577585                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178577616                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138277811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143819707                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200029                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3041065                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          877                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          730                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       151081                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          605                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4365214                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3513403                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       279437                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152816155                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1220556                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15566308                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8091590                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16864                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        228774                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13510                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          730                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1166275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1116525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2282800                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140054245                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14425463                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2421432                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22465240                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19755973                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8039777                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.956653                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138283748                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138277811                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83391904                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226490385                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.944518                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368192                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102529794                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125517170                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27306880                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1995793                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    139808447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.897780                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713714                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89484160     64.00%     64.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23069065     16.50%     80.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11066769      7.92%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4935599      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3870145      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1568844      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1605279      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1117392      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3091194      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    139808447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102529794                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125517170                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20465752                       # Number of memory references committed
system.switch_cpus1.commit.loads             12525243                       # Number of loads committed
system.switch_cpus1.commit.membars              16426                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18017948                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112930567                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2474093                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3091194                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           289541303                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310013720                       # The number of ROB writes
system.switch_cpus1.timesIdled                  52659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2226664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102529794                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125517170                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102529794                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.427881                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.427881                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.700339                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.700339                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632748771                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190795899                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      149334730                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32852                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146400325                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24653544                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20194628                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2086793                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10161046                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9764639                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2524229                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96451                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109435807                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132319145                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24653544                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12288868                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28672027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6231055                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3634664                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12801459                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1630173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    145868738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.109659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.533768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117196711     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2302391      1.58%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3945567      2.70%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2285003      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1795433      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1585124      1.09%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          965332      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2428768      1.67%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13364409      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    145868738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168398                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903817                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108770181                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4830852                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28068046                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73696                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4125961                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4044174                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159453073                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1619                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4125961                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109304982                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         623222                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3295782                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27589117                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       929670                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158383813                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         96787                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       538903                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223611505                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    736882471                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    736882471                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    179315022                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44296483                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35675                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17862                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2721278                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14680385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7530265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        73000                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1716282                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153201502                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35676                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143926415                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90750                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22621013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50038823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    145868738                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986684                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547029                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87123462     59.73%     59.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22555646     15.46%     75.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12140098      8.32%     83.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9021518      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8792413      6.03%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3259968      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2458708      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       331121      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       185804      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    145868738                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         127947     28.02%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170623     37.36%     65.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       158083     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121474863     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1949041      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17813      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12980898      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7503800      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143926415                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.983102                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             456653                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    434268971                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175858439                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140861309                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144383068                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       294544                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3028590                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       120781                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4125961                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         417353                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55819                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153237178                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       793133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14680385                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7530265                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17862                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45314                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1202988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1104846                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2307834                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141687645                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12658336                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2238770                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20161924                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20057112                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7503588                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967810                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140861366                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140861309                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83279560                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230645792                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.962165                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361071                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104258974                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128514031                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24723400                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35628                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2104376                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    141742777                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906671                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714946                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89772763     63.33%     63.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25038971     17.67%     81.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9795603      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5158040      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4390129      3.10%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2114428      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       983708      0.69%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1538250      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2950885      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    141742777                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104258974                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128514031                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19061279                       # Number of memory references committed
system.switch_cpus2.commit.loads             11651795                       # Number of loads committed
system.switch_cpus2.commit.membars              17814                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18646112                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115695625                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2658043                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2950885                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           292029323                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310602425                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 531587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104258974                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128514031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104258974                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404199                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404199                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.712150                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.712150                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       637204492                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196658013                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148925102                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35628                       # number of misc regfile writes
system.l2.replacements                          26967                       # number of replacements
system.l2.tagsinuse                      32767.974402                       # Cycle average of tags in use
system.l2.total_refs                          1661291                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59735                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.811015                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           857.288621                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.472367                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3922.203958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.946696                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6494.351059                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.697496                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2333.414224                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6568.778615                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8887.939572                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3673.881794                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026162                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000320                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.119696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.198192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000357                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.071210                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.200463                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.271238                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.112118                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43909                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        86223                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29315                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  159447                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            56742                       # number of Writeback hits
system.l2.Writeback_hits::total                 56742                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43909                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        86223                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29315                       # number of demand (read+write) hits
system.l2.demand_hits::total                   159447                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43909                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        86223                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29315                       # number of overall hits
system.l2.overall_hits::total                  159447                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8446                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13480                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4996                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26962                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8451                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13480                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4996                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26967                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8451                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13480                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4996                       # number of overall misses
system.l2.overall_misses::total                 26967                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2224719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1692998392                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1585762                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2763453457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3160229                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1049970360                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5513392919                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1024914                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1024914                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2224719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1694023306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1585762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2763453457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3160229                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1049970360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5514417833                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2224719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1694023306                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1585762                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2763453457                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3160229                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1049970360                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5514417833                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52355                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        99703                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        34311                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              186409                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        56742                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             56742                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52360                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        99703                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        34311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               186414                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52360                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        99703                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        34311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              186414                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.161322                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.135202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.145609                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.144639                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.161402                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.135202                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.145609                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144662                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.161402                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.135202                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.145609                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144662                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 171132.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 200449.726735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 158576.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 205003.965653                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 185895.823529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 210162.201761                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 204487.535012                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 204982.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 204982.800000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 171132.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 200452.408709                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 158576.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 205003.965653                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 185895.823529                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 210162.201761                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 204487.626840                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 171132.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 200452.408709                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 158576.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 205003.965653                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 185895.823529                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 210162.201761                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 204487.626840                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13739                       # number of writebacks
system.l2.writebacks::total                     13739                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8446                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13480                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4996                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26962                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26967                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1466710                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1200717009                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1003903                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1978702351                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2168167                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    758999510                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3943057650                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       733970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       733970                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1466710                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1201450979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1003903                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1978702351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2168167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    758999510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3943791620                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1466710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1201450979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1003903                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1978702351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2168167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    758999510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3943791620                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.161322                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.135202                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.145609                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.144639                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.161402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.135202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.145609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.144662                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.161402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.135202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.145609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144662                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112823.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142163.984016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100390.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146788.008234                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127539.235294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151921.439151                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 146244.998516                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       146794                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       146794                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 112823.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 142166.723346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 100390.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 146788.008234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 127539.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 151921.439151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 146245.100308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 112823.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 142166.723346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 100390.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 146788.008234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 127539.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 151921.439151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 146245.100308                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996264                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012860347                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042057.151210                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996264                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12852730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12852730                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12852730                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12852730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12852730                       # number of overall hits
system.cpu0.icache.overall_hits::total       12852730                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2917764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2917764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2917764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2917764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2917764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2917764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12852746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12852746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12852746                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12852746                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12852746                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12852746                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 182360.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 182360.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 182360.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 182360.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 182360.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 182360.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2332819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2332819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2332819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2332819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2332819                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2332819                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179447.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179447.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179447.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52360                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172315381                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52616                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3274.961628                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.281074                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.718926                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911254                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088746                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9122722                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9122722                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17599                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17599                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16307944                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16307944                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16307944                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16307944                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151330                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151330                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2880                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2880                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154210                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154210                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154210                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154210                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16260344801                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16260344801                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    452549072                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    452549072                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16712893873                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16712893873                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16712893873                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16712893873                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9274052                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9274052                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16462154                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16462154                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16462154                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16462154                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016318                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016318                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000401                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000401                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009368                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009368                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009368                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009368                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107449.579072                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107449.579072                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 157135.094444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 157135.094444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108377.497393                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108377.497393                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108377.497393                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108377.497393                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       826325                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 82632.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24221                       # number of writebacks
system.cpu0.dcache.writebacks::total            24221                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98975                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98975                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2875                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2875                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101850                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101850                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52355                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52355                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52360                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52360                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52360                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52360                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4649577497                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4649577497                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1066414                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1066414                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4650643911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4650643911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4650643911                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4650643911                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003181                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003181                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003181                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003181                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88808.661962                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88808.661962                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 213282.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 213282.800000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88820.548338                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88820.548338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88820.548338                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88820.548338                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.857918                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009142934                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834805.334545                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.857918                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015798                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881183                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12364609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12364609                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12364609                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12364609                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12364609                       # number of overall hits
system.cpu1.icache.overall_hits::total       12364609                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1803678                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1803678                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1803678                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1803678                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1803678                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1803678                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12364619                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12364619                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12364619                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12364619                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12364619                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12364619                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 180367.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 180367.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 180367.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 180367.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 180367.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 180367.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1698678                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1698678                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1698678                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1698678                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1698678                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1698678                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169867.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169867.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169867.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169867.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169867.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169867.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 99703                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191148895                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 99959                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1912.272982                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.584399                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.415601                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916345                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083655                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11201755                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11201755                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7907457                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7907457                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16735                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16735                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16426                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16426                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19109212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19109212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19109212                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19109212                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       416216                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       416216                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           95                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       416311                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        416311                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       416311                       # number of overall misses
system.cpu1.dcache.overall_misses::total       416311                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39653668764                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39653668764                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9472191                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9472191                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  39663140955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39663140955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  39663140955                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39663140955                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11617971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11617971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7907552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7907552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19525523                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19525523                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19525523                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19525523                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035825                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021321                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021321                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021321                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021321                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95271.851068                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95271.851068                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 99707.273684                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99707.273684                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95272.863208                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95272.863208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95272.863208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95272.863208                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22523                       # number of writebacks
system.cpu1.dcache.writebacks::total            22523                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       316513                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       316513                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       316608                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       316608                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       316608                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       316608                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        99703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        99703                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        99703                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        99703                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        99703                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        99703                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8689471255                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8689471255                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8689471255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8689471255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8689471255                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8689471255                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008582                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008582                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87153.558619                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87153.558619                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87153.558619                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87153.558619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87153.558619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87153.558619                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.004799                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015945705                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2194267.181425                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.004799                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025649                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740392                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12801439                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12801439                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12801439                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12801439                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12801439                       # number of overall hits
system.cpu2.icache.overall_hits::total       12801439                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3712180                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3712180                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3712180                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3712180                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3712180                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3712180                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12801459                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12801459                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12801459                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12801459                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12801459                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12801459                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       185609                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       185609                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       185609                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       185609                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       185609                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       185609                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3301529                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3301529                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3301529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3301529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3301529                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3301529                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 194207.588235                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 194207.588235                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 194207.588235                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 194207.588235                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 194207.588235                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 194207.588235                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34311                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163500286                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34567                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4729.953019                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.703395                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.296605                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901185                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098815                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9439532                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9439532                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7373857                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7373857                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17841                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17841                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17814                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17814                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16813389                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16813389                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16813389                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16813389                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        87652                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        87652                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        87652                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         87652                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        87652                       # number of overall misses
system.cpu2.dcache.overall_misses::total        87652                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8385801375                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8385801375                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8385801375                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8385801375                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8385801375                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8385801375                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9527184                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9527184                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7373857                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7373857                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17814                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17814                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16901041                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16901041                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16901041                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16901041                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009200                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009200                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005186                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005186                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005186                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005186                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95671.534877                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95671.534877                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95671.534877                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95671.534877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95671.534877                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95671.534877                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9998                       # number of writebacks
system.cpu2.dcache.writebacks::total             9998                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53341                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53341                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53341                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53341                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53341                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53341                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34311                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34311                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34311                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34311                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34311                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34311                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3013809899                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3013809899                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3013809899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3013809899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3013809899                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3013809899                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87838.008190                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87838.008190                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87838.008190                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87838.008190                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87838.008190                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87838.008190                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
