INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vivado_projects/FlipFlopLabs/FlipFlopLabs.srcs/sim_1/new/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
