/*******************************************************************************
* Copyright (C) Maxim Integrated Products, Inc., All rights Reserved.
*
* This software is protected by copyright laws of the United States and
* of foreign countries. This material may also be protected by patent laws
* and technology transfer regulations of the United States and of foreign
* countries. This software is furnished under a license agreement and/or a
* nondisclosure agreement and may only be used or reproduced in accordance
* with the terms of those agreements. Dissemination of this information to
* any party or parties not specified in the license agreement and/or
* nondisclosure agreement is expressly prohibited.
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
* IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES
* OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
* Except as contained in this notice, the name of Maxim Integrated
* Products, Inc. shall not be used except as stated in the Maxim Integrated
* Products, Inc. Branding Policy.
*
* The mere transfer of this software does not imply any licenses
* of trade secrets, proprietary technology, copyrights, patents,
* trademarks, maskwork rights, or any other form of intellectual
* property whatsoever. Maxim Integrated Products, Inc. retains all
* ownership rights.
*******************************************************************************
*/

#include <stdint.h>
#include <stdio.h>
#include <string.h>

#include "spi.h"
#include "afe.h"
#include "hart_uart.h"
#include "mxc_delay.h"
#include "mxc_sys.h"
#include "mxc_device.h"

#include "afe_gpio.h"
#include "gpio.h"
#include "gpio_reva.h"
#include "gpio_common.h"
#include "uart.h"
#include "uart_revb.h"
#include "uart_common.h"
#include "mcr_regs.h"
#include "dma.h"

#if (TARGET_NUM == 32680)
#include "ptg_regs.h"
#include "pt_regs.h"
#endif

// Defines
// #define HART_CLK_4MHZ_CHECK

// #define DECREASE_HART_TX_SLEW_RATE
#define HART_TX_SLEW_2_572_KVPS 3

// 20 Preamble, 1 Delimiter, 5 address, 3 Expansion, 1 Command, 1 Byte Count, 255 Max Data, 1 Check Byte
#define MAX_HART_UART_PACKET_LEN 286

// Note, this is internally bonded, but is Y bonded to MAX32675 package as well, as pin: 51, aka P1.8
#if (TARGET_NUM == 32675)
#define HART_UART_INSTANCE MXC_UART2

#define HART_RTS_GPIO_PORT MXC_GPIO1
#define HART_RTS_GPIO_PIN  MXC_GPIO_PIN_8

#define HART_CD_GPIO_PORT MXC_GPIO0
#define HART_CD_GPIO_PIN  MXC_GPIO_PIN_16

#define HART_IN_GPIO_PORT MXC_GPIO0
#define HART_IN_GPIO_PIN  MXC_GPIO_PIN_15

#define HART_CLK_GPIO_PORT MXC_GPIO0
#define HART_CLK_GPIO_PIN  MXC_GPIO_PIN_10

#define PCLKDIV_DIV_BY_4 2

#elif (TARGET_NUM == 32680)
#define HART_UART_INSTANCE MXC_UART0

#define HART_RTS_GPIO_PORT MXC_GPIO0
#define HART_RTS_GPIO_PIN  MXC_GPIO_PIN_3

#define HART_CD_GPIO_PORT MXC_GPIO0
#define HART_CD_GPIO_PIN  MXC_GPIO_PIN_2

#define HART_IN_GPIO_PORT MXC_GPIO0
#define HART_IN_GPIO_PIN  MXC_GPIO_PIN_1

#define HART_OUT_GPIO_PORT MXC_GPIO0
#define HART_OUT_GPIO_PIN  MXC_GPIO_PIN_0

#define HART_CLK_GPIO_PORT     MXC_GPIO0
#define HART_CLK_GPIO_PIN      MXC_GPIO_PIN_18
#define HART_CLK_GPIO_ALT_FUNC MXC_GPIO_FUNC_ALT1

#endif

// Globals
volatile uint8_t hart_receive_buf[MAX_HART_UART_PACKET_LEN];
volatile uint32_t hart_uart_reception_len  = 0;
volatile int32_t hart_uart_reception_avail = 0;
volatile uint32_t hart_receive_active      = 0;

#if (TARGET_NUM == 32680)
mxc_pt_regs_t* pPT0  = MXC_PT0;
mxc_ptg_regs_t* pPTG = MXC_PTG;
#endif

#ifdef HART_CLK_4MHZ_CHECK
mxc_pt_regs_t* pPT2 = MXC_PT2;
#endif

// Prototypes
void hart_cd_isr(void* cbdata);

// Private Functions
static int hart_uart_init(mxc_uart_regs_t* uart, unsigned int baud, mxc_uart_clock_t clock)
{
    int retval;

    retval = MXC_UART_Shutdown(uart);
    if (retval) {
        return retval;
    }

    switch (clock) {
        case MXC_UART_EXT_CLK:
            MXC_AFE_GPIO_Config(&gpio_cfg_extclk);
            break;

        case MXC_UART_ERTCO_CLK:
            return E_BAD_PARAM;
            break;

        case MXC_UART_IBRO_CLK:
            MXC_SYS_ClockSourceEnable(MXC_SYS_CLOCK_IBRO);
            break;

        case MXC_UART_ERFO_CLK:
            MXC_SYS_ClockSourceEnable(MXC_SYS_CLOCK_ERFO);
            break;

        default:
            break;
    }

    switch (MXC_UART_GET_IDX(uart)) {
        case 0:
            MXC_AFE_GPIO_Config(&gpio_cfg_uart0);
            MXC_SYS_ClockEnable(MXC_SYS_PERIPH_CLOCK_UART0);
            break;

        case 2:
            MXC_AFE_GPIO_Config(&gpio_cfg_uart2);
            MXC_SYS_ClockEnable(MXC_SYS_PERIPH_CLOCK_UART2);
            break;

        default:
            return E_NOT_SUPPORTED;
    }

    return MXC_UART_RevB_Init((mxc_uart_revb_regs_t*)uart, baud, (mxc_uart_revb_clock_t)clock);
}

int hart_uart_setflowctrl(mxc_uart_regs_t* uart, mxc_uart_flow_t flowCtrl, int rtsThreshold)
{
    switch (MXC_UART_GET_IDX(uart)) {
        case 0:
            MXC_AFE_GPIO_Config(&gpio_cfg_uart0_flow);
            break;

        case 2:
            MXC_AFE_GPIO_Config(&gpio_cfg_uart2_flow);
            break;

        default:
            return E_NOT_SUPPORTED;
    }

    return MXC_UART_RevB_SetFlowCtrl((mxc_uart_revb_regs_t*)uart, flowCtrl, rtsThreshold);
}

// Functions
static int setup_rts_pin(void)
{
    int retval = 0;
    mxc_gpio_cfg_t hart_rts;

    hart_rts.port  = HART_RTS_GPIO_PORT;
    hart_rts.mask  = HART_RTS_GPIO_PIN;
    hart_rts.pad   = MXC_GPIO_PAD_NONE;
    hart_rts.func  = MXC_GPIO_FUNC_OUT;
    hart_rts.vssel = MXC_GPIO_VSSEL_VDDIOH;

    retval = MXC_AFE_GPIO_Config(&hart_rts);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    MXC_GPIO_OutSet(HART_RTS_GPIO_PORT, HART_RTS_GPIO_PIN);

    return retval;
}

static int setup_cd_pin(void)
{
    int retval = 0;
    mxc_gpio_cfg_t hart_cd;

    hart_cd.port  = HART_CD_GPIO_PORT;
    hart_cd.mask  = HART_CD_GPIO_PIN;
    hart_cd.pad   = MXC_GPIO_PAD_NONE;
    hart_cd.func  = MXC_GPIO_FUNC_IN;
    hart_cd.vssel = MXC_GPIO_VSSEL_VDDIOH;

    retval = MXC_AFE_GPIO_Config(&hart_cd);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    MXC_GPIO_RegisterCallback(&hart_cd, hart_cd_isr, NULL);

    retval = MXC_GPIO_IntConfig(&hart_cd, MXC_GPIO_INT_BOTH);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    MXC_GPIO_EnableInt(hart_cd.port, hart_cd.mask);
    NVIC_EnableIRQ(MXC_GPIO_GET_IRQ(MXC_GPIO_GET_IDX(hart_cd.port)));

    return retval;
}

static uint32_t get_hart_cd_state(void)
{
    return MXC_GPIO_InGet(HART_CD_GPIO_PORT, HART_CD_GPIO_PIN);
}

static int setup_hart_in_pin(void)
{
    int retval = 0;
    mxc_gpio_cfg_t hart_in;

    hart_in.port  = HART_IN_GPIO_PORT;
    hart_in.mask  = HART_IN_GPIO_PIN;
    hart_in.pad   = MXC_GPIO_PAD_NONE;
    hart_in.func  = MXC_GPIO_FUNC_OUT;
    hart_in.vssel = MXC_GPIO_VSSEL_VDDIOH;

    retval = MXC_AFE_GPIO_Config(&hart_in);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    // Clear (0) means 2200 signal
    MXC_GPIO_OutClr(HART_IN_GPIO_PORT, HART_IN_GPIO_PIN);

    return retval;
}

static void hart_rts_transmit_mode(void)
{
    MXC_GPIO_OutClr(HART_RTS_GPIO_PORT, HART_RTS_GPIO_PIN);
}

static void hart_rts_receive_mode(void)
{
    MXC_GPIO_OutSet(HART_RTS_GPIO_PORT, HART_RTS_GPIO_PIN);
}

static int enable_hart_clock(void)
{
    int retval = 0;

#if (TARGET_NUM == 32675)
    mxc_gpio_cfg_t hart_clk_output;

    // ERFO Crystal is required for the HART device in the AFE
    retval = MXC_SYS_ClockSourceEnable(MXC_SYS_CLOCK_ERFO);

    if (retval != E_NO_ERROR) {
        return retval;
    }

    // Put output pin in correct mode
    hart_clk_output.port  = HART_CLK_GPIO_PORT;
    hart_clk_output.mask  = HART_CLK_GPIO_PIN;
    hart_clk_output.pad   = MXC_GPIO_PAD_NONE;
    hart_clk_output.func  = MXC_GPIO_FUNC_ALT4;
    hart_clk_output.vssel = MXC_GPIO_VSSEL_VDDIOH;

    retval = MXC_AFE_GPIO_Config(&hart_clk_output);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    // Since we have 16Mhz External RF Oscillator (ERFO)
    // We need to divide it by 4 to get desired 4Mhz output (DIV_CLK_OUT_CTRL of 2)
    MXC_GCR->pclkdiv &= ~(MXC_F_GCR_PCLKDIV_DIV_CLK_OUT_CTRL | MXC_F_GCR_PCLKDIV_DIV_CLK_OUT_EN);
    MXC_GCR->pclkdiv |= ((PCLKDIV_DIV_BY_4 << MXC_F_GCR_PCLKDIV_DIV_CLK_OUT_CTRL_POS) &
                         MXC_F_GCR_PCLKDIV_DIV_CLK_OUT_CTRL);
    MXC_GCR->pclkdiv |= MXC_F_GCR_PCLKDIV_DIV_CLK_OUT_EN;
#elif (TARGET_NUM == 32680)
    MXC_SYS_ClockEnable(MXC_SYS_PERIPH_CLOCK_PT);
    MXC_SYS_Reset_Periph(MXC_SYS_RESET1_PT);

    //set clock scale, DIV1
    MXC_GCR->clkctrl &= ~MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV128;
    MXC_GCR->clkctrl |= MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV1;

    //disable all PT0
    pPTG->enable = ~0x01;

    //clear PT0 interrupt flag
    pPTG->intfl = 0x01;

    //enable ISO before enabling ERFO
    MXC_GCR->btleldoctrl |= (MXC_F_GCR_BTLELDOCTRL_LDOTXEN | MXC_F_GCR_BTLELDOCTRL_LDORXEN |
                             MXC_F_GCR_BTLELDOCTRL_LDOTXVSEL0 | MXC_F_GCR_BTLELDOCTRL_LDOTXVSEL1 |
                             MXC_F_GCR_BTLELDOCTRL_LDORXVSEL0 | MXC_F_GCR_BTLELDOCTRL_LDORXVSEL1);

    MXC_GCR->clkctrl |= MXC_F_GCR_CLKCTRL_ISO_EN;

    MXC_SYS_Clock_Timeout(MXC_F_GCR_CLKCTRL_ISO_RDY);

    retval = MXC_SYS_Clock_Timeout(MXC_F_GCR_CLKCTRL_ISO_RDY);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    retval = MXC_SYS_ClockSourceEnable(MXC_SYS_CLOCK_ERFO);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    //change to ERFO before starting PT.
    retval = MXC_SYS_Clock_Select(MXC_SYS_CLOCK_ERFO);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    MXC_SYS_SetClockDiv(MXC_SYS_CLOCK_DIV_1);

    MXC_SYS_ClockEnable(MXC_SYS_PERIPH_CLOCK_PT);
    MXC_SYS_Reset_Periph(MXC_SYS_RESET1_PT);

    //set clock scale, DIV1
    MXC_GCR->clkctrl &= ~MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV128;
    MXC_GCR->clkctrl |= MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV1;

    //disable all PT0
    pPTG->enable = ~0x01;

    //clear PT0 interrupt flag
    pPTG->intfl = 0x01;

    //4MHz frequency
    pPT0->rate_length =
        ((2 << MXC_F_PT_RATE_LENGTH_RATE_CONTROL_POS) & MXC_F_PT_RATE_LENGTH_RATE_CONTROL) |
        ((2 << MXC_F_PT_RATE_LENGTH_MODE_POS) & MXC_F_PT_RATE_LENGTH_MODE);

    //50% duty cycle
    pPT0->train = 1;

    //number of cycles (infinite)
    pPT0->loop = ((0 << MXC_F_PT_LOOP_COUNT_POS) & MXC_F_PT_LOOP_COUNT) |
                 ((0 << MXC_F_PT_LOOP_DELAY_POS) & MXC_F_PT_LOOP_DELAY);

    retval = MXC_AFE_GPIO_Config(&gpio_cfg_pt0);
    if (retval != E_NO_ERROR) {
        return retval;
    }

#ifdef HART_CLK_4MHZ_CHECK
    //4MHz frequency
    pPT2->rate_length =
        ((2 << MXC_F_PT_RATE_LENGTH_RATE_CONTROL_POS) & MXC_F_PT_RATE_LENGTH_RATE_CONTROL) |
        ((2 << MXC_F_PT_RATE_LENGTH_MODE_POS) & MXC_F_PT_RATE_LENGTH_MODE);

    //50% duty cycle
    pPT2->train = 1;

    //number of cycles (infinite) for PT2 (P0_16)
    pPT2->loop = ((0 << MXC_F_PT_LOOP_COUNT_POS) & MXC_F_PT_LOOP_COUNT) |
                 ((0 << MXC_F_PT_LOOP_DELAY_POS) & MXC_F_PT_LOOP_DELAY);

    retval = MXC_AFE_GPIO_Config(&gpio_cfg_pt2);
    if (retval != E_NO_ERROR) {
        return retval;
    }
#endif

    pPTG->enable |= MXC_F_PTG_ENABLE_PT0 | MXC_F_PTG_ENABLE_PT2;

    //wait for PT to start
    while ((pPTG->enable & (MXC_F_PTG_ENABLE_PT0)) != MXC_F_PTG_ENABLE_PT0)
        ;

#endif

    return retval;
}

int hart_uart_enable(void)
{
    int retval        = 0;
    uint32_t read_val = 0;

    retval = afe_read_register(MXC_R_AFE_ADC_ZERO_SYS_CTRL, &read_val);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    read_val |= MXC_F_AFE_ADC_ZERO_SYS_CTRL_HART_EN;

    retval = afe_write_register(MXC_R_AFE_ADC_ZERO_SYS_CTRL, read_val);

    return retval;
}

int hart_uart_disable(void)
{
    int retval        = 0;
    uint32_t read_val = 0;

    retval = afe_read_register(MXC_R_AFE_ADC_ZERO_SYS_CTRL, &read_val);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    read_val &= ~MXC_F_AFE_ADC_ZERO_SYS_CTRL_HART_EN;

    retval = afe_write_register(MXC_R_AFE_ADC_ZERO_SYS_CTRL, read_val);

    return retval;
}

int hart_uart_setup(uint32_t test_mode)
{
    int retval = 0;

    retval = enable_hart_clock();
    if (retval != E_NO_ERROR) {
        return retval;
    }

    retval = setup_rts_pin();
    if (retval != E_NO_ERROR) {
        return retval;
    }
    retval = setup_cd_pin();
    if (retval != E_NO_ERROR) {
        return retval;
    }

    if (test_mode) {
        // Test mode is required for physical layer test to output constant bit
        // Frequencies.

        // Force mode for constant transmit.
        retval = setup_hart_in_pin();
        if (retval != E_NO_ERROR) {
            return retval;
        }

        if (test_mode == HART_TEST_MODE_TX_1200) {
            // Set (1) means 1200 signal
            MXC_GPIO_OutSet(HART_IN_GPIO_PORT, HART_IN_GPIO_PIN);
        } else {
            // Clear (0) means 2200 signal
            MXC_GPIO_OutClr(HART_IN_GPIO_PORT, HART_IN_GPIO_PIN);
        }

        hart_rts_transmit_mode(); // start transmit
    } else {
        hart_rts_receive_mode();

        retval = hart_uart_init(HART_UART_INSTANCE, 1200, MXC_UART_ERFO_CLK);
        if (retval != E_NO_ERROR) {
            return E_COMM_ERR;
        }

        // HART messages use ODD parity
        retval = MXC_UART_SetParity(HART_UART_INSTANCE, MXC_UART_PARITY_ODD_0);
        if (retval != E_NO_ERROR) {
            return retval;
        }

        // NOTE: RTS is handled by software, so the gpio_cfg_uart2_flow structure in pins_me15.c
        // only describes the CTS pin.
        // OCD from HART modem is hooked up to CTS, But CD doesn't function like CTS, So this
        // is handled by software as well.

        // TODO: Consider if we want to increase RX threshold from 1
        //  NOTE: Doing so will require CD ISR to drain RX FIFO

        // Setup ISR to handle receive side of things
        // TODO: Rework hart_uart_send to use ISR as much as possible
        //	Requires alternate method of determining when to release RTS

        // Enable FIFO threshold exceeded so we can drain it into receive buffer
        retval = MXC_UART_EnableInt(HART_UART_INSTANCE, MXC_F_UART_INT_EN_RX_THD);
        if (retval != E_NO_ERROR) {
            return retval;
        }

        NVIC_EnableIRQ(MXC_UART_GET_IRQ(MXC_UART_GET_IDX(HART_UART_INSTANCE)));
    }

#ifdef DECREASE_HART_TX_SLEW_RATE
    // Decrease slew rate of HART TX, to compensate for its smaller output amplitude
    retval = afe_read_register(MXC_R_AFE_HART_TRIM, &read_val);
    if (retval != E_NO_ERROR) {
        return retval;
    }

    read_val |= (HART_TX_SLEW_2_572_KVPS << MXC_F_AFE_HART_TRIM_TRIM_TX_SR_POS) &
                MXC_F_AFE_HART_TRIM_TRIM_TX_SR;
    retval = afe_write_register(MXC_R_AFE_HART_TRIM, read_val);
    if (retval != E_NO_ERROR) {
        return retval;
    }
#endif

    return hart_uart_enable();
}

void hart_uart_test_transmit_1200(void)
{
    // Set (1) means 1200 signal
    MXC_GPIO_OutSet(HART_IN_GPIO_PORT, HART_IN_GPIO_PIN);
}

void hart_uart_test_transmit_2200(void)
{
    // Clear (0) means 2200 signal
    MXC_GPIO_OutClr(HART_IN_GPIO_PORT, HART_IN_GPIO_PIN);
}

int hart_uart_send(uint8_t* data, uint32_t length)
{
    int retval = 0;
    int i      = 0;

    // Ensure the line is quiet before beginning transmission
    if (hart_receive_active) {
        return E_BUSY;
    }

    // NOTE: we are not forcing preamble
    hart_rts_transmit_mode();

    // TODO: remove this slight delay when in real use with preamble etc.
    MXC_Delay(MXC_DELAY_USEC(750));

    for (i = 0; i < length; i++) {
        retval = MXC_UART_WriteCharacter(HART_UART_INSTANCE, data[i]);

        if (retval == E_OVERFLOW) {
            // Fifo is full, wait for room
            while (MXC_UART_GetStatus(HART_UART_INSTANCE) & MXC_F_UART_STATUS_TX_FULL)
                ;

            i--; // Last byte was not written, ensure it is sent
        } else if (retval != E_SUCCESS) {
            hart_rts_receive_mode();
            return retval;
        }
    }

    while (MXC_UART_GetStatus(HART_UART_INSTANCE) & MXC_F_UART_STATUS_TX_BUSY)
        ;

    // TODO: remove this slight delay when in real use with preamble etc.
    MXC_Delay(MXC_DELAY_USEC(750));

    hart_rts_receive_mode();

    return retval;
}

void UART2_IRQHandler()
{
    unsigned int uart_flags = MXC_UART_GetFlags(HART_UART_INSTANCE);
    int retval              = 0;

    // Clear any flags
    MXC_UART_ClearFlags(HART_UART_INSTANCE, uart_flags);

    //
    // Handle the flags we care about
    //
    if (uart_flags & MXC_F_UART_INT_FL_RX_THD) {
        // RX FIFO getting full, drain into buffer
        // TODO: Consider if DMA support is desirable here.

        while (1) {
            // Read out any available chars
            retval = MXC_UART_ReadCharacterRaw(HART_UART_INSTANCE);

            if (retval >= 0) {
                // Only place into our buffer if Carrier Detect is set
                // Look at other IRQ flag in critical section for safety
                __disable_irq();

                if (hart_receive_active) {
                    hart_receive_buf[hart_uart_reception_len++] = retval;
                }

                __enable_irq();

            } else {
                // Otherwise nothing available
                break;
            }
        }
    }
}

void hart_cd_isr(void* cbdata)
{
    // NOTE: cbdata is setup to be null

    if (get_hart_cd_state()) {
        // HART CD is high, reception active
        // NOTE: could be carrier without data though
        hart_receive_active = 1;
    } else {
        // HART CD is low, NO reception active
        hart_receive_active = 0;

        // TODO: If RX threshold is increased drain rx fifo here
        if (hart_uart_reception_len > 0) {
            // Got some chars
            hart_uart_reception_avail = 1;
        }
    }
}

int hart_uart_check_for_receive()
{
    // NOTE: RTS is placed into receive mode by hart_uart_send
    // Receive mode is default operation for the HART UART

    // The HART modem output Carrier Detect (CD) is connected to the UART CTS pin
    // reception is handled in interrupt context

    return hart_uart_reception_avail;
}

int hart_uart_get_received_packet(uint8_t* buffer, uint32_t* packet_length)
{
    if (!buffer) {
        return E_NULL_PTR;
    }

    if (!packet_length) {
        return E_NULL_PTR;
    }

    if (hart_receive_active) {
        *packet_length = 0;
        return E_BUSY;
    }

    if (!hart_uart_reception_avail) {
        // No reception available
        *packet_length = 0;
        return E_NONE_AVAIL;
    }

    // Update interrupt variables in critical section
    __disable_irq();

    *packet_length            = hart_uart_reception_len;
    hart_uart_reception_avail = 0;
    hart_uart_reception_len   = 0;

    // Otherwise, copy received data for return
    memcpy(buffer, (uint8_t*)hart_receive_buf, *packet_length);

    __enable_irq();

    return E_SUCCESS;
}
