Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: minisculComputer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "minisculComputer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "minisculComputer"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : minisculComputer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/downloads/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/downloads/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/downloads/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/downloads/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/downloads/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/signConverter2.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_signconverter2 is up to date.
Architecture behavioral of Entity adsu8_mxilinx_signconverter2 is up to date.
Architecture behavioral of Entity signconverter2 is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/sevenSeg.vhf" in Library work.
Architecture behavioral of Entity sevenseg is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/Mem32xBank.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_mem32xbank is up to date.
Architecture behavioral of Entity mem32xbank is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Misc.vhf" in Library work.
Architecture behavioral of Entity nand8_mxilinx_cu_misc is up to date.
Architecture behavioral of Entity and8_mxilinx_cu_misc is up to date.
Architecture behavioral of Entity cu_misc is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/MainMemory.vhf" in Library work.
Architecture behavioral of Entity mainmemory is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/MM_signal_MUX.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mm_signal_mux is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_mm_signal_mux is up to date.
Architecture behavioral of Entity m16_1e_mxilinx_mm_signal_mux is up to date.
Architecture behavioral of Entity signalmux_32_muser_mm_signal_mux is up to date.
Architecture behavioral of Entity mm_signal_mux is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/Registers.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_registers is up to date.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/DisplayModule.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_displaymodule is up to date.
Architecture behavioral of Entity displaymodule is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Read.vhf" in Library work.
Architecture behavioral of Entity or6_mxilinx_cu_read is up to date.
Architecture behavioral of Entity and8_mxilinx_cu_read is up to date.
Architecture behavioral of Entity cu_read is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Read_MUX.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_cu_read_mux is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_cu_read_mux is up to date.
Architecture behavioral of Entity cu_read_mux is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Write.vhf" in Library work.
Architecture behavioral of Entity d2_4e_mxilinx_cu_write is up to date.
Architecture behavioral of Entity or8_mxilinx_cu_write is up to date.
Architecture behavioral of Entity and8_mxilinx_cu_write is up to date.
Architecture behavioral of Entity cu_write is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/downloads/CRenc4bin.vhd" in Library work.
Architecture behavioral of Entity crenc4bin is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_programcounter is up to date.
Architecture behavioral of Entity ftclex_mxilinx_programcounter is up to date.
Architecture behavioral of Entity cb8cle_mxilinx_programcounter is up to date.
Architecture behavioral of Entity m2_1b1_mxilinx_programcounter is up to date.
Architecture behavioral of Entity cb2cled_mxilinx_programcounter is up to date.
Architecture behavioral of Entity programcounter is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/ALU_component.vhf" in Library work.
Architecture behavioral of Entity adsu8_mxilinx_alu_component is up to date.
Architecture behavioral of Entity alu_component is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_ALU.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_cu_alu is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_cu_alu is up to date.
Architecture behavioral of Entity cu_alu is up to date.
Compiling vhdl file "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_minisculcomputer is up to date.
ERROR:HDLParsers:1202 - "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" Line 300. Redeclaration of symbol counter.
ERROR:HDLParsers:843 - "C:/Users/Vason/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" Line 463. Formal counter of programCounter is used twice.
--> 

Total memory usage is 250592 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

