<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>BRAM_filter</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.116</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>803</Best-caseLatency>
            <Average-caseLatency>1003</Average-caseLatency>
            <Worst-caseLatency>1203</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.030 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>10.030 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>12.030 us</Worst-caseRealTimeLatency>
            <Interval-min>804</Interval-min>
            <Interval-max>1204</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>3</BRAM_18K>
            <DSP>2</DSP>
            <FF>303</FF>
            <LUT>1042</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>BRAM_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>BRAM_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>BRAM_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>BRAM_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>BRAM_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>BRAM_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>BRAM_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>BRAM_filter</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_Addr_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_EN_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_WEN_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_Din_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_Dout_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_Clk_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_in_Rst_A</name>
            <Object>x_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Addr_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_EN_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_WEN_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Din_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Dout_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Clk_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Rst_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>load</name>
            <Object>load</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>BRAM_filter</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_60</InstName>
                    <ModuleName>BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>60</ID>
                    <BindInstances>add_ln68_2_fu_180_p2 add_ln68_fu_324_p2 add_ln68_1_fu_359_p2 add_ln70_fu_227_p2 add_ln70_1_fu_386_p2 grp_fu_432_p00 ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1 ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1 ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1 add_ln75_fu_411_p2 add_ln72_fu_281_p2 add_ln70_2_fu_287_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_68</InstName>
                    <ModuleName>BRAM_filter_Pipeline_VITIS_LOOP_27_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>68</ID>
                    <BindInstances>i_fu_83_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_75</InstName>
                    <ModuleName>BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>75</ID>
                    <BindInstances>add_ln49_2_fu_180_p2 add_ln49_fu_333_p2 add_ln49_1_fu_339_p2 add_ln51_fu_227_p2 add_ln51_1_fu_377_p2 grp_fu_432_p00 ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U6 ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U6 ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U6 add_ln56_fu_402_p2 add_ln53_fu_281_p2 add_ln51_2_fu_287_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_82</InstName>
                    <ModuleName>BRAM_filter_Pipeline_VITIS_LOOP_20_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>82</ID>
                    <BindInstances>i_fu_83_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>inn_V_U outt_V_U x_mems_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3</Name>
            <Loops>
                <VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.116</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>401</Best-caseLatency>
                    <Average-caseLatency>401</Average-caseLatency>
                    <Worst-caseLatency>401</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>401</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3>
                        <Name>VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3</Name>
                        <TripCount>396</TripCount>
                        <Latency>399</Latency>
                        <AbsoluteTimeLatency>3.990 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>189</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>410</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_2_fu_180_p2" SOURCE="../src/tomatrix.cpp:68" URAM="0" VARIABLE="add_ln68_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_324_p2" SOURCE="../src/tomatrix.cpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_359_p2" SOURCE="../src/tomatrix.cpp:68" URAM="0" VARIABLE="add_ln68_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_227_p2" SOURCE="../src/tomatrix.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_386_p2" SOURCE="../src/tomatrix.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_432_p00" SOURCE="../src/tomatrix.cpp:74" URAM="0" VARIABLE="sub_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1" SOURCE="../src/tomatrix.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1" SOURCE="../src/tomatrix.cpp:74" URAM="0" VARIABLE="mul_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1" SOURCE="../src/tomatrix.cpp:74" URAM="0" VARIABLE="add_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_411_p2" SOURCE="../src/tomatrix.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_281_p2" SOURCE="../src/tomatrix.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_287_p2" SOURCE="../src/tomatrix.cpp:70" URAM="0" VARIABLE="add_ln70_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BRAM_filter_Pipeline_VITIS_LOOP_27_2</Name>
            <Loops>
                <VITIS_LOOP_27_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>398</Best-caseLatency>
                    <Average-caseLatency>398</Average-caseLatency>
                    <Worst-caseLatency>398</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>398</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_2>
                        <Name>VITIS_LOOP_27_2</Name>
                        <TripCount>396</TripCount>
                        <Latency>396</Latency>
                        <AbsoluteTimeLatency>3.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_27_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_83_p2" SOURCE="../src/BRAM_flt.cpp:29" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3</Name>
            <Loops>
                <VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.116</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>400</Best-caseLatency>
                    <Average-caseLatency>400</Average-caseLatency>
                    <Worst-caseLatency>400</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>400</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3>
                        <Name>VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3</Name>
                        <TripCount>396</TripCount>
                        <Latency>398</Latency>
                        <AbsoluteTimeLatency>3.980 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>61</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>346</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_2_fu_180_p2" SOURCE="../src/tomatrix.cpp:49" URAM="0" VARIABLE="add_ln49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_333_p2" SOURCE="../src/tomatrix.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_339_p2" SOURCE="../src/tomatrix.cpp:49" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_227_p2" SOURCE="../src/tomatrix.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_377_p2" SOURCE="../src/tomatrix.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_432_p00" SOURCE="../src/tomatrix.cpp:55" URAM="0" VARIABLE="sub_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U6" SOURCE="../src/tomatrix.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U6" SOURCE="../src/tomatrix.cpp:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U6" SOURCE="../src/tomatrix.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_402_p2" SOURCE="../src/tomatrix.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_281_p2" SOURCE="../src/tomatrix.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_287_p2" SOURCE="../src/tomatrix.cpp:51" URAM="0" VARIABLE="add_ln51_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BRAM_filter_Pipeline_VITIS_LOOP_20_1</Name>
            <Loops>
                <VITIS_LOOP_20_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.474</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>398</Best-caseLatency>
                    <Average-caseLatency>398</Average-caseLatency>
                    <Worst-caseLatency>398</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>398</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_1>
                        <Name>VITIS_LOOP_20_1</Name>
                        <TripCount>396</TripCount>
                        <Latency>396</Latency>
                        <AbsoluteTimeLatency>3.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_83_p2" SOURCE="../src/BRAM_flt.cpp:20" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>BRAM_filter</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.116</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803</Best-caseLatency>
                    <Average-caseLatency>1003</Average-caseLatency>
                    <Worst-caseLatency>1203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>804 ~ 1204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>303</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1042</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="inn_V_U" SOURCE="../src/BRAM_flt.cpp:12" URAM="0" VARIABLE="inn_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="outt_V_U" SOURCE="../src/BRAM_flt.cpp:14" URAM="0" VARIABLE="outt_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="x_mems_V_U" SOURCE="../src/BRAM_flt.cpp:9" URAM="0" VARIABLE="x_mems_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="x_in" index="0" direction="in" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="x_in_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="out_r_PORTA" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="load" index="2" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="load" name="load" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="x_in_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="8" addrWidth="32" portPrefix="x_in_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_SIZE">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="x_in_Addr_A">ADDR</portMap>
                <portMap portMapName="x_in_EN_A">EN</portMap>
                <portMap portMapName="x_in_WEN_A">WE</portMap>
                <portMap portMapName="x_in_Din_A">DIN</portMap>
                <portMap portMapName="x_in_Dout_A">DOUT</portMap>
                <portMap portMapName="x_in_Clk_A">CLK</portMap>
                <portMap portMapName="x_in_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>x_in_Addr_A</port>
                <port>x_in_Clk_A</port>
                <port>x_in_Din_A</port>
                <port>x_in_Dout_A</port>
                <port>x_in_EN_A</port>
                <port>x_in_Rst_A</port>
                <port>x_in_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="x_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="8" addrWidth="32" portPrefix="out_r_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">8</busParam>
                <busParam busParamName="MEM_SIZE">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_r_Addr_A">ADDR</portMap>
                <portMap portMapName="out_r_EN_A">EN</portMap>
                <portMap portMapName="out_r_WEN_A">WE</portMap>
                <portMap portMapName="out_r_Din_A">DIN</portMap>
                <portMap portMapName="out_r_Dout_A">DOUT</portMap>
                <portMap portMapName="out_r_Clk_A">CLK</portMap>
                <portMap portMapName="out_r_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_r_Addr_A</port>
                <port>out_r_Clk_A</port>
                <port>out_r_Din_A</port>
                <port>out_r_Dout_A</port>
                <port>out_r_EN_A</port>
                <port>out_r_Rst_A</port>
                <port>out_r_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="load" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="load">DATA</portMap>
            </portMaps>
            <ports>
                <port>load</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="load"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="BRAM">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="out_r_PORTA">8, 32</column>
                    <column name="x_in_PORTA">8, 32</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="load">ap_none, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x_in">in, ap_int&lt;8&gt;*</column>
                    <column name="out">out, ap_int&lt;8&gt;*</column>
                    <column name="load">in, bool</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="x_in">x_in_PORTA, interface</column>
                    <column name="out">out_r_PORTA, interface</column>
                    <column name="load">load, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="bind_storage" location="../src/./BRAM_flt.hpp:19" status="valid" parentFunction="bram_flt" variable="mems" isDirective="0" options="variable=mems type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="../src/./BRAM_img.hpp:18" status="valid" parentFunction="bram_img" variable="mems" isDirective="0" options="variable=mems type=RAM_1P impl=BRAM"/>
        <Pragma type="interface" location="../src/BRAM_flt.cpp:6" status="valid" parentFunction="bram_filter" variable="x_in" isDirective="0" options="mode=BRAM port=x_in"/>
        <Pragma type="interface" location="../src/BRAM_flt.cpp:7" status="valid" parentFunction="bram_filter" variable="out" isDirective="0" options="mode=BRAM port=out"/>
        <Pragma type="bind_storage" location="../src/BRAM_flt.cpp:13" status="valid" parentFunction="bram_filter" variable="inn" isDirective="0" options="variable=inn type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="../src/BRAM_flt.cpp:15" status="valid" parentFunction="bram_filter" variable="outt" isDirective="0" options="variable=outt type=RAM_1P impl=BRAM"/>
        <Pragma type="interface" location="../src/BRAM_img.cpp:6" status="valid" parentFunction="bram_image" variable="x_in" isDirective="0" options="mode=BRAM port=x_in"/>
        <Pragma type="interface" location="../src/BRAM_img.cpp:7" status="valid" parentFunction="bram_image" variable="out" isDirective="0" options="mode=BRAM port=out"/>
        <Pragma type="bind_storage" location="../src/BRAM_img.cpp:13" status="valid" parentFunction="bram_image" variable="inn" isDirective="0" options="variable=inn type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="../src/BRAM_img.cpp:15" status="valid" parentFunction="bram_image" variable="outt" isDirective="0" options="variable=outt type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="../src/tomatrix.cpp:7" status="valid" parentFunction="tomatrixi" variable="m_out" isDirective="0" options="variable=m_out type=RAM_1P impl=BRAM"/>
        <Pragma type="pipeline" location="../src/tomatrix.cpp:16" status="valid" parentFunction="tomatrixi" variable="" isDirective="0" options="II=1"/>
        <Pragma type="bind_storage" location="../src/tomatrix.cpp:25" status="valid" parentFunction="frommatrixi" variable="mm_in" isDirective="0" options="variable=mm_in type=RAM_1P impl=BRAM"/>
        <Pragma type="pipeline" location="../src/tomatrix.cpp:35" status="valid" parentFunction="frommatrixi" variable="" isDirective="0" options="II=1"/>
        <Pragma type="bind_storage" location="../src/tomatrix.cpp:45" status="valid" parentFunction="tomatrixf" variable="mI_out" isDirective="0" options="variable=mI_out type=RAM_1P impl=BRAM"/>
        <Pragma type="pipeline" location="../src/tomatrix.cpp:54" status="valid" parentFunction="tomatrixf" variable="" isDirective="0" options="II=1"/>
        <Pragma type="bind_storage" location="../src/tomatrix.cpp:63" status="valid" parentFunction="frommatrixf" variable="mmI_in" isDirective="0" options="variable=mmI_in type=RAM_1P impl=BRAM"/>
        <Pragma type="pipeline" location="../src/tomatrix.cpp:73" status="valid" parentFunction="frommatrixf" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

