{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "bade7310-9845-456e-b4b9-987ca7a0805f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Output written to /home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/digitrec.cpp\n",
      "g++ -g -I/opt/xilinx/Vivado/2019.2/include -DK_CONST=3 digitrec.cpp digitrec_test.cpp -o digitrec_3-nn_tb\n",
      "mkdir -p result\n",
      "./digitrec_3-nn_tb | tee result/digitrec_3-nn_sw_result.txt\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x2 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x2 \tExpected=2\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x2 \tExpected=2\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x2 \tExpected=2\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x2 \tExpected=2\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x2 \tExpected=2\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x2 \tExpected=2\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x2 \tExpected=2\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x2 \tExpected=2\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x2 \tExpected=2\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x2 \tExpected=2\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x2 \tExpected=2\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x2 \tExpected=2\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x2 \tExpected=2\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x2 \tExpected=2\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x2 \tExpected=2\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x2 \tExpected=2\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x2 \tExpected=2\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x2 \tExpected=2\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x2 \tExpected=2\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x2 \tExpected=2\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x2 \tExpected=2\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x2 \tExpected=2\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x2 \tExpected=2\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x2 \tExpected=2\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x2 \tExpected=2\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x2 \tExpected=2\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x2 \tExpected=2\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x2 \tExpected=2\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x2 \tExpected=2\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x2 \tExpected=2\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x2 \tExpected=2\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x2 \tExpected=2\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x2 \tExpected=2\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x2 \tExpected=2\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x2 \tExpected=2\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x2 \tExpected=2\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x2 \tExpected=2\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x2 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x2 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x2 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x2 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x2 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x2 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x2 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x2 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x2 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x2 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x2 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x2 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 79.4%\n",
      "source /opt/xilinx/Vivado/2019.2/settings64.sh; vivado_hls -f run.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'sl3489' on host 'en-ec-rhel-ecelinux-12.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Mon Dec 09 17:48:48 EST 2024\n",
      "INFO: [HLS 200-10] On os \"Red Hat Enterprise Linux release 8.10 (Ootpa)\"\n",
      "INFO: [HLS 200-10] In directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2'\n",
      "Sourcing Tcl script 'run.tcl'\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/1-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x4 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x4 \tExpected=4\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x4 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x4 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x4 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 99.4%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 3289 ; free virtual = 15304\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 3289 ; free virtual = 15304\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 3273 ; free virtual = 15290\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] digitrec.cpp:61: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1168.523 ; gain = 530.500 ; free physical = 3268 ; free virtual = 15285\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'knn_init_inner' (digitrec.cpp:24) in function 'digitrec' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'knn_vote' (digitrec.cpp:136).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sort_knn' (digitrec.cpp:90).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_knn' (digitrec.cpp:53).\n",
      "INFO: [HLS 200-489] Unrolling loop 'knn_init_inner' (digitrec.cpp:24) in function 'digitrec' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (digitrec.cpp:144) in function 'knn_vote' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:151) in function 'knn_vote' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_outer' (digitrec.cpp:100) in function 'sort_knn' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_inner' (digitrec.cpp:101) in function 'sort_knn' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'bubble_outer' (digitrec.cpp:110) in function 'sort_knn' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'bubble_inner' (digitrec.cpp:111) in function 'sort_knn' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'popcount' (digitrec.cpp:60) in function 'update_knn' completely with a factor of 49.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:66) in function 'update_knn' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3' (digitrec.cpp:69) in function 'update_knn' completely with a factor of 0.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set.V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sorted_distances'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sorted_labels'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[0].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[1].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[2].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[3].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[4].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[5].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[6].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[7].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[8].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[9].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[0].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[1].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[2].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[3].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[4].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[5].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[6].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[7].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[8].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[9].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'update_knn' (digitrec.cpp:56:7)...95 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1168.523 ; gain = 530.500 ; free physical = 3238 ; free virtual = 15256\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'votes.V' (digitrec.cpp:142:23)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'votes.V' (digitrec.cpp:145:11)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1168.523 ; gain = 530.500 ; free physical = 3212 ; free virtual = 15231\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'digitrec' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'update_knn'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 34.58 seconds; current allocated memory: 181.818 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 182.838 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'sort_knn'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 183.703 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 185.156 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'knn_vote'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_10', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_10', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('votes_V_load_3', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'votes_V'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 16.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 185.836 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 186.362 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 187.117 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 188.033 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_104_6_1_1' to 'digitrec_mux_104_bkb' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_164_1_1_1' to 'digitrec_mux_164_cud' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_104_bkb': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_164_cud': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 190.432 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 196.288 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 202.923 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingdEe' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_164_6_1_1' to 'digitrec_mux_164_eOg' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_164_eOg': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 206.009 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_votes_V_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingdEe_rom' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 3146 ; free virtual = 15182\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/2-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/2-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/2-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/2-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x3 \tExpected=3\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x3 \tExpected=3\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x3 \tExpected=3\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x4 \tExpected=4\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x4 \tExpected=4\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x4 \tExpected=4\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x3 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x3 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x3 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x3 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x3 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 96.7%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 3158 ; free virtual = 15182\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 3158 ; free virtual = 15182\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 3157 ; free virtual = 15183\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] digitrec.cpp:61: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 3157 ; free virtual = 15183\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'knn_vote' (digitrec.cpp:136).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sort_knn' (digitrec.cpp:90).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_knn' (digitrec.cpp:53).\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (digitrec.cpp:144) in function 'knn_vote' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:151) in function 'knn_vote' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_outer' (digitrec.cpp:100) in function 'sort_knn' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_inner' (digitrec.cpp:101) in function 'sort_knn' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'bubble_outer' (digitrec.cpp:110) in function 'sort_knn' completely with a factor of 20.\n",
      "INFO: [HLS 200-489] Unrolling loop 'bubble_inner' (digitrec.cpp:111) in function 'sort_knn' completely with a factor of 19.\n",
      "INFO: [HLS 200-489] Unrolling loop 'popcount' (digitrec.cpp:60) in function 'update_knn' completely with a factor of 49.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:66) in function 'update_knn' completely with a factor of 2.\n",
      "WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3' (digitrec.cpp:69) in function 'update_knn' completely: variable loop bound.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set.V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sorted_distances'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sorted_labels'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[0].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[1].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[2].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[3].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[4].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[5].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[6].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[7].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[8].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[9].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[0].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[1].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[2].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[3].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[4].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[5].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[6].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[7].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[8].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[9].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:90:8) in function 'sort_knn'... converting 7 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'update_knn' (digitrec.cpp:56:7)...95 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 3155 ; free virtual = 15182\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'votes.V' (digitrec.cpp:142:23)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'votes.V' (digitrec.cpp:145:11)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1232.148 ; gain = 594.125 ; free physical = 3136 ; free virtual = 15164\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'digitrec' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 38.84 seconds; current allocated memory: 244.595 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 246.227 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'sort_knn'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 249.330 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 254.859 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'knn_vote'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_11', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_11', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_11', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_11', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('votes_V_load_5', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'votes_V'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 256.690 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 257.743 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 259.860 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 261.932 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_104_6_1_1' to 'digitrec_mux_104_bkb' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_205_6_1_1' to 'digitrec_mux_205_cud' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_164_6_1_1' to 'digitrec_mux_164_dEe' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_104_bkb': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_164_dEe': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_205_cud': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 267.117 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 281.398 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.74 seconds; current allocated memory: 306.369 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingeOg' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 311.225 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_votes_V_ram (RAM)' using distributed RAMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingeOg_rom' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:26 ; elapsed = 00:01:38 . Memory (MB): peak = 1360.148 ; gain = 722.125 ; free physical = 3013 ; free virtual = 15077\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/3-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/3-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/3-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/3-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x9 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x9 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x4 \tExpected=4\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x4 \tExpected=4\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x4 \tExpected=4\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x9 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x9 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x9 \tExpected=9\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 97.8%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 1360.148 ; gain = 722.125 ; free physical = 3027 ; free virtual = 15079\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 1360.148 ; gain = 722.125 ; free physical = 3028 ; free virtual = 15079\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:55 ; elapsed = 00:02:09 . Memory (MB): peak = 1360.148 ; gain = 722.125 ; free physical = 3026 ; free virtual = 15079\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] digitrec.cpp:61: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:55 ; elapsed = 00:02:09 . Memory (MB): peak = 1360.148 ; gain = 722.125 ; free physical = 3026 ; free virtual = 15079\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'knn_vote' (digitrec.cpp:136).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sort_knn' (digitrec.cpp:90).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_knn' (digitrec.cpp:53).\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (digitrec.cpp:144) in function 'knn_vote' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:151) in function 'knn_vote' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_outer' (digitrec.cpp:100) in function 'sort_knn' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_inner' (digitrec.cpp:101) in function 'sort_knn' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'bubble_outer' (digitrec.cpp:110) in function 'sort_knn' completely with a factor of 30.\n",
      "INFO: [HLS 200-489] Unrolling loop 'bubble_inner' (digitrec.cpp:111) in function 'sort_knn' completely with a factor of 29.\n",
      "INFO: [HLS 200-489] Unrolling loop 'popcount' (digitrec.cpp:60) in function 'update_knn' completely with a factor of 49.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:66) in function 'update_knn' completely with a factor of 3.\n",
      "WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3' (digitrec.cpp:69) in function 'update_knn' completely: variable loop bound.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set.V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sorted_distances'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sorted_labels'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[0].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[1].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[2].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[3].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[4].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[5].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[6].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[7].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[8].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[9].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[0].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[1].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[2].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[3].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[4].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[5].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[6].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[7].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[8].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[9].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:90:8) in function 'sort_knn'... converting 7 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'update_knn' (digitrec.cpp:56:7)...95 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:01 ; elapsed = 00:02:15 . Memory (MB): peak = 1360.148 ; gain = 722.125 ; free physical = 3036 ; free virtual = 15077\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'votes.V' (digitrec.cpp:142:23)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'votes.V' (digitrec.cpp:145:11)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:02:17 . Memory (MB): peak = 1360.148 ; gain = 722.125 ; free physical = 3024 ; free virtual = 15066\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'digitrec' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 43.73 seconds; current allocated memory: 338.516 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 340.824 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'sort_knn'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.42 seconds; current allocated memory: 347.905 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.63 seconds; current allocated memory: 361.502 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'knn_vote'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_12', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_12', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_12', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_12', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('votes_V_load_12', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'votes_V'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 11, Depth = 35.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5 seconds; current allocated memory: 365.689 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 367.617 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 371.781 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 375.695 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_104_6_1_1' to 'digitrec_mux_104_bkb' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_305_6_1_1' to 'digitrec_mux_305_cud' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_42_1_1_1' to 'digitrec_mux_42_1dEe' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_42_6_1_1' to 'digitrec_mux_42_6eOg' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_104_bkb': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_305_cud': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_1dEe': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_6eOg': 20 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 384.465 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_32_6_1_0' to 'digitrec_mux_32_6fYi' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_32_6fYi': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 412.381 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.35 seconds; current allocated memory: 468.662 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingg8j' due to the length limit 20\n",
      "WARNING: [RTGEN 206-101] RTL name 'digitrec_mux_42_6eOg' is changed to 'digitrec_mux_42_6eOg_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_6eOg_x': 30 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 477.171 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_votes_V_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingg8j_rom' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:38 ; elapsed = 00:03:01 . Memory (MB): peak = 1488.148 ; gain = 850.125 ; free physical = 2742 ; free virtual = 14891\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/4-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/4-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/4-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/4-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x5 \tExpected=1 \t[Mismatch!]\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x4 \tExpected=4\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x4 \tExpected=4\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x4 \tExpected=4\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x9 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x9 \tExpected=9\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 97.8%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:07 ; elapsed = 00:03:33 . Memory (MB): peak = 1488.148 ; gain = 850.125 ; free physical = 2749 ; free virtual = 14886\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:07 ; elapsed = 00:03:33 . Memory (MB): peak = 1488.148 ; gain = 850.125 ; free physical = 2749 ; free virtual = 14886\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:08 ; elapsed = 00:03:34 . Memory (MB): peak = 1488.148 ; gain = 850.125 ; free physical = 2745 ; free virtual = 14884\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] digitrec.cpp:61: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:08 ; elapsed = 00:03:34 . Memory (MB): peak = 1488.148 ; gain = 850.125 ; free physical = 2745 ; free virtual = 14885\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'knn_vote' (digitrec.cpp:136).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sort_knn' (digitrec.cpp:90).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_knn' (digitrec.cpp:53).\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (digitrec.cpp:144) in function 'knn_vote' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:151) in function 'knn_vote' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_outer' (digitrec.cpp:100) in function 'sort_knn' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_inner' (digitrec.cpp:101) in function 'sort_knn' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'bubble_outer' (digitrec.cpp:110) in function 'sort_knn' completely with a factor of 40.\n",
      "INFO: [HLS 200-489] Unrolling loop 'bubble_inner' (digitrec.cpp:111) in function 'sort_knn' completely with a factor of 39.\n",
      "INFO: [HLS 200-489] Unrolling loop 'popcount' (digitrec.cpp:60) in function 'update_knn' completely with a factor of 49.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:66) in function 'update_knn' completely with a factor of 4.\n",
      "WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3' (digitrec.cpp:69) in function 'update_knn' completely: variable loop bound.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set.V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sorted_distances'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sorted_labels'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[0].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[1].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[2].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[3].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[4].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[5].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[6].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[7].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[8].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[9].V' (digitrec.cpp:18) completely based on array size.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[0].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[1].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[2].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[3].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[4].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[5].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[6].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[7].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[8].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set[9].V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (digitrec.cpp:90:8) in function 'sort_knn'... converting 23 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'update_knn' (digitrec.cpp:56:7)...95 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:26 ; elapsed = 00:03:52 . Memory (MB): peak = 1488.148 ; gain = 850.125 ; free physical = 2744 ; free virtual = 14885\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'votes.V' (digitrec.cpp:142:23)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'votes.V' (digitrec.cpp:145:11)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:29 ; elapsed = 00:03:56 . Memory (MB): peak = 1488.148 ; gain = 850.125 ; free physical = 2744 ; free virtual = 14886\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'digitrec' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 62.13 seconds; current allocated memory: 473.200 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 475.983 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'sort_knn'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 28.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 19.3 seconds; current allocated memory: 488.751 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.87 seconds; current allocated memory: 522.316 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'knn_vote'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_13', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_13', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_13', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'knn_vote' (Function: knn_vote): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)\n",
      "   between 'load' operation ('votes_V_load_13', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 and 'store' operation ('votes_V_addr_write_ln142', digitrec.cpp:142) of constant 0 on array 'votes.V', digitrec.cpp:142.\n",
      "WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('votes_V_load_3', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'votes_V'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 44.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.56 seconds; current allocated memory: 529.702 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 532.767 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3 seconds; current allocated memory: 539.824 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 545.981 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_104_6_1_1' to 'digitrec_mux_104_bkb' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_406_6_1_1' to 'digitrec_mux_406_cud' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_42_6_1_1' to 'digitrec_mux_42_6dEe' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_42_1_1_1' to 'digitrec_mux_42_1eOg' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_104_bkb': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_406_cud': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_1eOg': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_6dEe': 60 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 560.134 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'sort_knn' is 8252 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_6dEe': 6 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 605.610 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 15.44 seconds; current allocated memory: 705.938 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingfYi' due to the length limit 20\n",
      "WARNING: [RTGEN 206-101] RTL name 'digitrec_mux_42_6dEe' is changed to 'digitrec_mux_42_6dEe_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_6dEe_x': 40 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.51 seconds; current allocated memory: 718.747 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 117.69 MHz\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_votes_V_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingfYi_rom' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:39 ; elapsed = 00:05:17 . Memory (MB): peak = 2088.270 ; gain = 1450.246 ; free physical = 2162 ; free virtual = 14411\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.\n",
      "INFO: [HLS 200-10] Opening and resetting project '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/5-nn.prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'digitrec.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'digitrec_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'data' to the project\n",
      "INFO: [HLS 200-10] Opening and resetting solution '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/5-nn.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "make[1]: Entering directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/5-nn.prj/solution1/csim/build'\n",
      "   Compiling ../../../../digitrec_test.cpp in debug mode\n",
      "   Compiling ../../../../digitrec.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "make[1]: Leaving directory '/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/5-nn.prj/solution1/csim/build'\n",
      "#1: \tTestInstance=0x3041060800 \tInterpreted=0x1 \tExpected=1\n",
      "#2: \tTestInstance=0x4081020400 \tInterpreted=0x1 \tExpected=1\n",
      "#3: \tTestInstance=0x4081020400 \tInterpreted=0x1 \tExpected=1\n",
      "#4: \tTestInstance=0x2041020400 \tInterpreted=0x1 \tExpected=1\n",
      "#5: \tTestInstance=0x4081020600 \tInterpreted=0x1 \tExpected=1\n",
      "#6: \tTestInstance=0x6081020c00 \tInterpreted=0x1 \tExpected=1\n",
      "#7: \tTestInstance=0x20c1020800 \tInterpreted=0x1 \tExpected=1\n",
      "#8: \tTestInstance=0x4081020400 \tInterpreted=0x1 \tExpected=1\n",
      "#9: \tTestInstance=0x6081020400 \tInterpreted=0x1 \tExpected=1\n",
      "#10: \tTestInstance=0x2081020400 \tInterpreted=0x1 \tExpected=1\n",
      "#11: \tTestInstance=0x0c081830600 \tInterpreted=0x1 \tExpected=1\n",
      "#12: \tTestInstance=0x1061861800 \tInterpreted=0x1 \tExpected=1\n",
      "#13: \tTestInstance=0x20c1060c00 \tInterpreted=0x1 \tExpected=1\n",
      "#14: \tTestInstance=0x4081020400 \tInterpreted=0x1 \tExpected=1\n",
      "#15: \tTestInstance=0x20c1020400 \tInterpreted=0x1 \tExpected=1\n",
      "#16: \tTestInstance=0x20c1020400 \tInterpreted=0x1 \tExpected=1\n",
      "#17: \tTestInstance=0x4081020400 \tInterpreted=0x1 \tExpected=1\n",
      "#18: \tTestInstance=0x3041860800 \tInterpreted=0x1 \tExpected=1\n",
      "#19: \tTestInstance=0x20c1860800 \tInterpreted=0x1 \tExpected=1\n",
      "#20: \tTestInstance=0x40c1020400 \tInterpreted=0x1 \tExpected=1\n",
      "#21: \tTestInstance=0x20c1060800 \tInterpreted=0x1 \tExpected=1\n",
      "#22: \tTestInstance=0x2041020c00 \tInterpreted=0x1 \tExpected=1\n",
      "#23: \tTestInstance=0x2041860c00 \tInterpreted=0x1 \tExpected=1\n",
      "#24: \tTestInstance=0x4183070300 \tInterpreted=0x4 \tExpected=1 \t[Mismatch!]\n",
      "#25: \tTestInstance=0x0e1c1860f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#26: \tTestInstance=0x0e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#27: \tTestInstance=0x0c3c1060e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#28: \tTestInstance=0x08181e70c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#29: \tTestInstance=0x08181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#30: \tTestInstance=0x181078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#31: \tTestInstance=0x0c041078000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#32: \tTestInstance=0x0e060c7be00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#33: \tTestInstance=0x0e040820c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#34: \tTestInstance=0x3c7cb8000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#35: \tTestInstance=0x0e260870f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#36: \tTestInstance=0x20e041060f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#37: \tTestInstance=0x30e78f0a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#38: \tTestInstance=0x0c040870c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#39: \tTestInstance=0x0f1618f9800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#40: \tTestInstance=0x0e040831e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#41: \tTestInstance=0x20c1060200 \tInterpreted=0x1 \tExpected=2 \t[Mismatch!]\n",
      "#42: \tTestInstance=0x6043870a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#43: \tTestInstance=0x61e0878c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#44: \tTestInstance=0x6141870200 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#45: \tTestInstance=0x0c08207c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#46: \tTestInstance=0x0e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#47: \tTestInstance=0x0e0c10f9f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#48: \tTestInstance=0x70608f1a00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#49: \tTestInstance=0x20a041079e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#50: \tTestInstance=0x0e061879e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#51: \tTestInstance=0x1e0c3060f80 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#52: \tTestInstance=0x0e041020e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#53: \tTestInstance=0x10f0208f1800 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#54: \tTestInstance=0x0e0c307c000 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#55: \tTestInstance=0x20e041040e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#56: \tTestInstance=0x0c0c1860300 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#57: \tTestInstance=0x60434b0e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#58: \tTestInstance=0x70e18f9c00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#59: \tTestInstance=0x41c18f8900 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#60: \tTestInstance=0x105126cb1e00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#61: \tTestInstance=0x2070618e1f00 \tInterpreted=0x5 \tExpected=2 \t[Mismatch!]\n",
      "#62: \tTestInstance=0x0e06381111c \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#63: \tTestInstance=0x0e0c1c31c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#64: \tTestInstance=0x1c3c1858f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#65: \tTestInstance=0x0e143c19e00 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#66: \tTestInstance=0x0e0c1c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#67: \tTestInstance=0x40c3810a00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#68: \tTestInstance=0x60c3030a08 \tInterpreted=0x4 \tExpected=3 \t[Mismatch!]\n",
      "#69: \tTestInstance=0x0e041811e10 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#70: \tTestInstance=0x0e0c3010e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#71: \tTestInstance=0x6043811c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#72: \tTestInstance=0x1c083808e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#73: \tTestInstance=0x0e081811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#74: \tTestInstance=0x0e041811e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#75: \tTestInstance=0x0c081010400 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#76: \tTestInstance=0x0f0c0cf9f00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#77: \tTestInstance=0x0e1c3c19e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#78: \tTestInstance=0x6080810c00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#79: \tTestInstance=0x1f063809e00 \tInterpreted=0x5 \tExpected=3 \t[Mismatch!]\n",
      "#80: \tTestInstance=0x10142878100 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#81: \tTestInstance=0x091a3c90400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#82: \tTestInstance=0x11438a0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#83: \tTestInstance=0x08147878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#84: \tTestInstance=0x21e48f0600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#85: \tTestInstance=0x09143c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#86: \tTestInstance=0x08363830600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#87: \tTestInstance=0x11238a0000 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#88: \tTestInstance=0x08163830608 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#89: \tTestInstance=0x3147c70400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#90: \tTestInstance=0x08142830400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#91: \tTestInstance=0x2347830304 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#92: \tTestInstance=0x1162870400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#93: \tTestInstance=0x1326cf0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#94: \tTestInstance=0x09648e0800 \tInterpreted=0x4 \tExpected=4\n",
      "#95: \tTestInstance=0x10a38b0400 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#96: \tTestInstance=0x1167860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#97: \tTestInstance=0x41c3830408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#98: \tTestInstance=0x10364cf8300 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#99: \tTestInstance=0x41a7860800 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#100: \tTestInstance=0x1167820c10 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#101: \tTestInstance=0x0a1448f8200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#102: \tTestInstance=0x0c2878200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#103: \tTestInstance=0x1a7c70408 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#104: \tTestInstance=0x51c68f8600 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#105: \tTestInstance=0x11e7cd0200 \tInterpreted=0x5 \tExpected=4 \t[Mismatch!]\n",
      "#106: \tTestInstance=0x7103810600 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#107: \tTestInstance=0x0f303c68700 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#108: \tTestInstance=0x0e303c48f00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#109: \tTestInstance=0x23e6070608 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#110: \tTestInstance=0x0f3020800 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#111: \tTestInstance=0x0f183899e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#112: \tTestInstance=0x1e3020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#113: \tTestInstance=0x31e30b1c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#114: \tTestInstance=0x1e30f0c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#115: \tTestInstance=0x6183030e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#116: \tTestInstance=0x30c1021800 \tInterpreted=0x1 \tExpected=5 \t[Mismatch!]\n",
      "#117: \tTestInstance=0x6081810c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#118: \tTestInstance=0x0c2020c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#119: \tTestInstance=0x3183811e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#120: \tTestInstance=0x0c103808e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#121: \tTestInstance=0x71e3851e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#122: \tTestInstance=0x7181830c00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#123: \tTestInstance=0x1071038d0e00 \tInterpreted=0x4 \tExpected=5 \t[Mismatch!]\n",
      "#124: \tTestInstance=0x6083c78c00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#125: \tTestInstance=0x408103870000 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#126: \tTestInstance=0x106103078700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#127: \tTestInstance=0x41c3870e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#128: \tTestInstance=0x0c107cf8e00 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#129: \tTestInstance=0x6083870400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#130: \tTestInstance=0x2081060400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#131: \tTestInstance=0x18387c6c700 \tInterpreted=0x4 \tExpected=6 \t[Mismatch!]\n",
      "#132: \tTestInstance=0x20c107c78400 \tInterpreted=0x5 \tExpected=6 \t[Mismatch!]\n",
      "#133: \tTestInstance=0x3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#134: \tTestInstance=0x41c0820410 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#135: \tTestInstance=0x23e081060c \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#136: \tTestInstance=0x083c0830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#137: \tTestInstance=0x0e0820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#138: \tTestInstance=0x1c0810200 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#139: \tTestInstance=0x0c1c3830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#140: \tTestInstance=0x1e6830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#141: \tTestInstance=0x41c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#142: \tTestInstance=0x3e4c30c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#143: \tTestInstance=0x71c1820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#144: \tTestInstance=0x3e4c10204 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#145: \tTestInstance=0x0e1c1e71810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#146: \tTestInstance=0x3c1830608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#147: \tTestInstance=0x3c4810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#148: \tTestInstance=0x41e0830c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#149: \tTestInstance=0x0e160820820 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#150: \tTestInstance=0x0e043860408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#151: \tTestInstance=0x23c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#152: \tTestInstance=0x21e0820810 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#153: \tTestInstance=0x1c3c0820408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#154: \tTestInstance=0x3c0810608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#155: \tTestInstance=0x3e7c10608 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#156: \tTestInstance=0x3160820c10 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#157: \tTestInstance=0x081c1830600 \tInterpreted=0x4 \tExpected=7 \t[Mismatch!]\n",
      "#158: \tTestInstance=0x43c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#159: \tTestInstance=0x0c3c0830408 \tInterpreted=0x5 \tExpected=7 \t[Mismatch!]\n",
      "#160: \tTestInstance=0x6123850e00 \tInterpreted=0x5 \tExpected=8 \t[Mismatch!]\n",
      "#161: \tTestInstance=0x41c1060c00 \tInterpreted=0x1 \tExpected=8 \t[Mismatch!]\n",
      "#162: \tTestInstance=0x3c7810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#163: \tTestInstance=0x41c3810204 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#164: \tTestInstance=0x6166c70600 \tInterpreted=0x5 \tExpected=9 \t[Mismatch!]\n",
      "#165: \tTestInstance=0x0c103810204 \tInterpreted=0x4 \tExpected=9 \t[Mismatch!]\n",
      "#166: \tTestInstance=0x0e3664d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#167: \tTestInstance=0x0e3e64d8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#168: \tTestInstance=0x6142850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#169: \tTestInstance=0x30a2c91c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#170: \tTestInstance=0x0e3e7488f00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#171: \tTestInstance=0x61a24c8e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#172: \tTestInstance=0x31e64f0c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#173: \tTestInstance=0x60c2850e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#174: \tTestInstance=0x30f24d1c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#175: \tTestInstance=0x61e2c58e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#176: \tTestInstance=0x0e3e6cf9e00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#177: \tTestInstance=0x60c2850c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#178: \tTestInstance=0x71a2499c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#179: \tTestInstance=0x71a24c9a00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "#180: \tTestInstance=0x31e6cf8c00 \tInterpreted=0x5 \tExpected=0 \t[Mismatch!]\n",
      "Overall Error Rate = 86.7%\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:06 ; elapsed = 00:05:47 . Memory (MB): peak = 2088.270 ; gain = 1450.246 ; free physical = 2171 ; free virtual = 14408\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:06 ; elapsed = 00:05:47 . Memory (MB): peak = 2088.270 ; gain = 1450.246 ; free physical = 2170 ; free virtual = 14407\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:07 ; elapsed = 00:05:47 . Memory (MB): peak = 2088.270 ; gain = 1450.246 ; free physical = 2168 ; free virtual = 14407\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] digitrec.cpp:61: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:07 ; elapsed = 00:05:47 . Memory (MB): peak = 2088.270 ; gain = 1450.246 ; free physical = 2168 ; free virtual = 14407\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'knn_vote' (digitrec.cpp:136).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sort_knn' (digitrec.cpp:90).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_knn' (digitrec.cpp:53).\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (digitrec.cpp:144) in function 'knn_vote' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:151) in function 'knn_vote' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_outer' (digitrec.cpp:100) in function 'sort_knn' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'flatten_inner' (digitrec.cpp:101) in function 'sort_knn' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'bubble_outer' (digitrec.cpp:110) in function 'sort_knn' completely with a factor of 50.\n",
      "INFO: [HLS 200-489] Unrolling loop 'bubble_inner' (digitrec.cpp:111) in function 'sort_knn' completely with a factor of 49.\n",
      "INFO: [HLS 200-489] Unrolling loop 'popcount' (digitrec.cpp:60) in function 'update_knn' completely with a factor of 49.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (digitrec.cpp:66) in function 'update_knn' completely with a factor of 5.\n",
      "WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3' (digitrec.cpp:69) in function 'update_knn' completely: variable loop bound.\n",
      "INFO: [XFORM 203-101] Partitioning array 'knn_set.V' (digitrec.cpp:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sorted_distances'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sorted_labels'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'update_knn' (digitrec.cpp:53)...95 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:49 ; elapsed = 00:06:30 . Memory (MB): peak = 2088.270 ; gain = 1450.246 ; free physical = 2151 ; free virtual = 14393\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances[0].V' (digitrec.cpp:70:9)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'min_distances[0].V' (digitrec.cpp:72:7)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'votes.V' (digitrec.cpp:142:23)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'votes.V' (digitrec.cpp:145:11)\n",
      "INFO: [HLS 200-472] Inferring partial write operation for 'knn_set[0].V' (digitrec.cpp:24:7)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:58 ; elapsed = 00:06:38 . Memory (MB): peak = 2088.270 ; gain = 1450.246 ; free physical = 2151 ; free virtual = 14394\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'digitrec' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 89.86 seconds; current allocated memory: 669.492 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 670.938 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'sort_knn'.\n",
      "WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('knn_set_0_V_load_2', digitrec.cpp:102) on array 'knn_set_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'knn_set_0_V'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 45.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 60.55 seconds; current allocated memory: 691.471 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 85.41 seconds; current allocated memory: 741.189 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'knn_vote'.\n",
      "WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('votes_V_load_2', digitrec.cpp:152) on array 'votes.V', digitrec.cpp:142 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'votes_V'.\n",
      "WARNING: [SCHED 204-62] II = 14 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 15 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 16 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 17 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 18 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 19 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 20 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 21 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 22 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 23 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 24 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "WARNING: [SCHED 204-62] II = 25 is infeasible due to multiple pipeline iteration latency = 45 and incompatible II = 13 of 'call' operation ('call_ret', digitrec.cpp:140) to 'sort_knn'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 26, Depth = 62.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 16.54 seconds; current allocated memory: 752.214 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 755.812 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.73 seconds; current allocated memory: 765.427 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.81 seconds; current allocated memory: 772.209 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_mux_104_6_1_1' to 'digitrec_mux_104_bkb' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_104_bkb': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 783.067 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sort_knn' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_knn'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 845.504 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 26.86 seconds; current allocated memory: 1003.449 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'digitrec' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingcud' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_0_V' to 'digitrec_knn_set_dEe' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_1_V' to 'digitrec_knn_set_eOg' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_2_V' to 'digitrec_knn_set_fYi' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_3_V' to 'digitrec_knn_set_g8j' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_4_V' to 'digitrec_knn_set_hbi' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_5_V' to 'digitrec_knn_set_ibs' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_6_V' to 'digitrec_knn_set_jbC' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_7_V' to 'digitrec_knn_set_kbM' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_8_V' to 'digitrec_knn_set_lbW' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'digitrec_knn_set_9_V' to 'digitrec_knn_set_mb6' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.48 seconds; current allocated memory: 1015.688 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 120.70 MHz\n",
      "INFO: [RTMG 210-278] Implementing memory 'knn_vote_votes_V_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingcud_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'digitrec_knn_set_dEe_ram (RAM)' using distributed RAMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:27 ; elapsed = 00:10:25 . Memory (MB): peak = 2920.270 ; gain = 2282.246 ; free physical = 1259 ; free virtual = 13646\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.\n",
      "INFO: [HLS 200-112] Total elapsed time: 625.27 seconds; peak allocated memory: 1015.688 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Dec  9 17:59:13 2024...\n",
      "rm digitrec_3-nn_tb\n",
      "\n",
      "\n",
      "Compilation successful!\n",
      "Compilation attempts: 1\n"
     ]
    }
   ],
   "source": [
    "import google.generativeai as genai\n",
    "import os\n",
    "import subprocess\n",
    "\n",
    "# Configure the Google Generative AI API\n",
    "api_key = 'AIzaSyCBvgGAav5RbTUVYK4w_wS04vueP5nX3Ok'\n",
    "genai.configure(api_key=api_key)\n",
    "\n",
    "# Function to read content from a .txt file\n",
    "def read_txt(file_path):\n",
    "    try:\n",
    "        with open(file_path, 'r', encoding='utf-8') as file:\n",
    "            return file.read()  # Read the entire file content\n",
    "    except Exception as e:\n",
    "        print(f\"Error reading file: {e}\")\n",
    "        return \"\"\n",
    "\n",
    "# Function to write content to a .txt file\n",
    "def write_txt(file_path, content):\n",
    "    try:\n",
    "        with open(file_path, 'w', encoding='utf-8') as file:\n",
    "            file.write(content)\n",
    "    except Exception as e:\n",
    "        print(f\"Error writing to file: {e}\")\n",
    "\n",
    "# Function to run make command and capture output\n",
    "def run_make():\n",
    "    try:\n",
    "        result = subprocess.run([\"make\"], capture_output=True, text=True)\n",
    "        return result.returncode, result.stdout, result.stderr\n",
    "    except Exception as e:\n",
    "        print(f\"Error running make: {e}\")\n",
    "        return -1, \"\", str(e)\n",
    "\n",
    "# Read the C++ code from the files\n",
    "cpp_code = read_txt(\"/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/digitrecGen.cpp\")\n",
    "\n",
    "# Create the initial prompt with the code included\n",
    "prompt = f\"Your task is to optimize the provided code digitrecGen.cpp by adding HLS pragmas or directives that minimize latency by roughly one order of magnitude while maintaining the original functionality. You can apply loop unrolling to different functions for parallelism and array partitioning to split arrays into smaller arrays. Use only fixed-bound loops, and ensure the baseline code structure remains unchanged apart from the added pragmas or directives. The final design should preserve functionality while achieving a significant reduction in latency. Here is the digitrecGen.cpp code:\\n\\n{cpp_code}\"\n",
    "\n",
    "# Initialize variables for tracking attempts\n",
    "attempts = 1\n",
    "max_attempts = 15  # Set a limit to avoid infinite loops\n",
    "\n",
    "while attempts < max_attempts:\n",
    "    # Send the API request\n",
    "    try:\n",
    "        response = genai.GenerativeModel('gemini-1.5-flash').generate_content(prompt)\n",
    "    except Exception as e:\n",
    "        print(f\"Error during API request: {e}\")\n",
    "        break\n",
    "\n",
    "    # Check if the response is valid\n",
    "    if response and response.text:\n",
    "        response_content = response.text\n",
    "\n",
    "        # Extract the code part from the response\n",
    "        import re\n",
    "        code_block = re.search(r'```(.*?)```', response_content, re.DOTALL)\n",
    "        if code_block:\n",
    "            code_content = code_block.group(1).strip()\n",
    "        else:\n",
    "            code_content = response_content.strip()\n",
    "\n",
    "        # Remove any leading \"cpp\" from the code content\n",
    "        if code_content.startswith(\"cpp\"):\n",
    "            code_content = code_content[3:].strip()\n",
    "\n",
    "        # Write the code content to a file\n",
    "        output_file_path = \"/home/sl3489/ece6775_project/ece6775-final-project/finalproject/lab2/lab2/digitrec.cpp\"\n",
    "        write_txt(output_file_path, code_content)\n",
    "        print(f\"Output written to {output_file_path}\")\n",
    "\n",
    "        # Run make command\n",
    "        returncode, stdout, stderr = run_make()\n",
    "        print(stdout)\n",
    "        print(stderr)\n",
    "\n",
    "        if returncode == 0:\n",
    "            print(\"Compilation successful!\")\n",
    "            break\n",
    "        else:\n",
    "            print(\"Compilation failed. Updating prompt with error messages.\")\n",
    "            prompt += f\"\\n\\nThe compilation failed with the following errors:\\n{stderr}\"\n",
    "            attempts += 1\n",
    "    else:\n",
    "        print(\"Invalid response from API.\")\n",
    "        break\n",
    "\n",
    "print(f\"Compilation attempts: {attempts}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7394edfb-23cd-4741-9676-ed92b05247ab",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
