// Module for interfacing with the DHTxx sensors (xx = 11-21-22-33-44).

#include "module.h"
#include "lauxlib.h"
#include "lmem.h"
#include "platform.h"
#include "c_types.h"
#include "c_string.h"
#include "cpu_esp8266.h"
#include "sx1276.h"
#include "hw_timer.h"

#ifdef LUA_USE_MODULES_SX1276
#if !defined(GPIO_INTERRUPT_ENABLE) || !defined(GPIO_INTERRUPT_HOOK_ENABLE)
#error Must have GPIO_INTERRUPT and GPIO_INTERRUPT_HOOK if using SX1276 module
#endif
#endif

static u8 DEBUG;
static void debug(char buf[]){
	if (!DEBUG) return;
	while(*buf){
		platform_uart_send(0,*buf++);
	}
}

typedef enum {
	idle_state,
	rx_state,
	rx_single_state,
	rx_done_state,
	rx_timeout_state,
	tx_state,
	tx_done_state,
	scan_state,
	cad_state,
	cad_detected_state,
	cad_done_state
} STATE;

static STATE state=idle_state;
static u32 timestamp;

static u8 nss_pin;
static u8 dio0_pin;
static u32 dio0_mask;
static u8 dio1_pin;
static u32 dio1_mask;

static int cb_rxdone_ref=LUA_NOREF;
static int cb_rxtimeout_ref=LUA_NOREF;
static int cb_txdone_ref=LUA_NOREF;

static void write(u8 reg, u8 val) {
	platform_gpio_write(nss_pin,PLATFORM_GPIO_LOW);
	platform_spi_send(1, 8, reg | 0x80);
	platform_spi_send(1, 8, val);
	platform_gpio_write(nss_pin,PLATFORM_GPIO_HIGH);
}

static u8 read(u8 reg) {
	platform_gpio_write(nss_pin,PLATFORM_GPIO_LOW);
	platform_spi_send(1, 8, reg & 0x7F);
	spi_data_type b=platform_spi_send_recv(1, 8, 0);
	platform_gpio_write(nss_pin,PLATFORM_GPIO_HIGH);
	return b & 0xFF;
}

static u8 rxbuf[256];
static void readBuffer(u8 reg, u8 size){
	platform_gpio_write(nss_pin,PLATFORM_GPIO_LOW);
	platform_spi_send(1, 8, reg & 0x7F);
	u8 i;
	for (i = 0; i < size; i++) {
		rxbuf[i]=platform_spi_send_recv(1,8,0);
	}
	platform_gpio_write(nss_pin,PLATFORM_GPIO_HIGH);
}

static void loraOpMode(u8 mode){
	write(RegOpMode,mode|OPMODE_LORA);
}
static u32 frf;
static void setFreq(u32 freq){
	frf=(freq/1000 << 11)/125;
	write(RegFrfMsb, (frf>>16)&0xFF);
	write(RegFrfMid, (frf>>8 )&0xFF);
	write(RegFrfLsb, (frf>>0 )&0xFF);
}

static void setDR(u8 sf, u8 bw, u8 cr, u8 crc, u8 iiq, u8 pow) {
	write(LORARegModemConfig1, bw | cr);
	write(LORARegModemConfig2, sf | crc);
	write(LORARegModemConfig3, (sf < MC2_SF11) ? 0x04 : 0x0C);
	write(LORARegSymbTimeoutLsb, (sf < MC2_SF10) ? 0x08 : 0x05);

	u8 pw = pow;
	if (pw >= 16) {
		pw = 15;
	} else if (pw < 2) {
		pw = 2;
	}
	write(RegPaConfig, 0x80 | (pw & 0x0F));
}

static void rx_timeout(u32 tmst){
	if (cb_rxtimeout_ref != LUA_NOREF) {
		lua_State *L = lua_getstate();
		lua_rawgeti(L, LUA_REGISTRYINDEX, cb_rxtimeout_ref);
		lua_pushinteger(L, tmst);
		lua_call(L, 1, 0);
	}
}

static void rx_done(u32 tmst) {
	write(LORARegIrqFlags, IRQ_LORA_RXDONE_MASK);
	u8 irqflags = read(LORARegIrqFlags);
	s8 stat = 0;
	if (irqflags & IRQ_LORA_CRCERR_MASK == IRQ_LORA_CRCERR_MASK) {
		write(LORARegIrqFlags, IRQ_LORA_CRCERR_MASK);
		stat = -1;
		if (cb_rxdone_ref != LUA_NOREF) {
			lua_State *L = lua_getstate();
			lua_rawgeti(L, LUA_REGISTRYINDEX, cb_rxdone_ref);
			lua_createtable(L, 0, 2);
			lua_pushstring(L,"tmst");
			lua_pushinteger(L, tmst);
			lua_settable(L, -3);

			lua_pushstring(L,"stat");
			lua_pushinteger(L, stat);
			lua_settable(L, -3);

			lua_call(L, 1, 0);
		}
	} else {
		u8 rhc = read(LORARegHopChannel);
		if (rhc & 0x40 == 0x40) {
			stat = 1;
		} else {
			stat = 0;
		}
		u8 chan = read(LORARegHopChannel) & 0x1F;
		u32 freq = (125000 * read(RegFrfMsb) << 5)
				+ (125000 * read(RegFrfMid) >> 3)
				+ (125000 * read(RegFrfLsb) >> 11);
		s16 rssi = -157 + read(LORARegPktRssiValue);
		s8 snr = read(LORARegPktSnrValue);

		u8 sf = read(LORARegModemConfig2) & 0xF0;
		u8 bw = read(LORARegModemConfig1) & 0xF0;
		u8 cr = read(LORARegModemConfig1) & 0x0E;

		u8 curr = read(LORARegFifoRxCurrentAddr);
		u8 size = read(LORARegRxNbBytes);
		write(LORARegFifoAddrPtr, curr);
		readBuffer(0x00, size);
		// callback
		if (cb_rxdone_ref != LUA_NOREF) {
			lua_State *L = lua_getstate();
			lua_rawgeti(L, LUA_REGISTRYINDEX, cb_rxdone_ref);
			lua_createtable(L, 0, 10);
			lua_pushstring(L,"tmst");
			lua_pushinteger(L, tmst);
			lua_settable(L, -3);

			lua_pushstring(L,"stat");
			lua_pushinteger(L, stat);
			lua_settable(L, -3);

			lua_pushstring(L,"chan");
			lua_pushinteger(L, chan);
			lua_settable(L, -3);

			lua_pushstring(L,"freq");
			lua_pushfstring(L,"%d.%d",freq/1000000,((freq+500)/1000)%1000);
			lua_settable(L, -3);

			lua_pushstring(L,"rssi");
			lua_pushinteger(L, rssi);
			lua_settable(L, -3);

			lua_pushstring(L,"snr");
			lua_pushfstring(L,"%d.%d",snr/4,(snr*25)%100);
			//lua_pushinteger(L, snr);
			lua_settable(L, -3);

			lua_pushstring(L,"datr");
			lua_pushfstring(L,"SF%dBW%d",sf>>4,(bw==MC1_BW_125)?125:(bw==MC1_BW_250)?250:500);
			lua_settable(L, -3);

			lua_pushstring(L,"codr");
			lua_pushfstring(L,"4/%d",4+(cr>>1));
			lua_settable(L, -3);

			lua_pushstring(L,"size");
			lua_pushinteger(L, size);
			lua_settable(L, -3);

			lua_pushstring(L,"data");
			lua_pushlstring(L,rxbuf,size);
			lua_settable(L, -3);

			lua_call(L, 1, 0);
		}
	}
}
static void cad() {
	loraOpMode(OPMODE_CAD);
	write(RegDioMapping1,MAP_DIO0_LORA_CADONE|MAP_DIO1_LORA_CADDET);
}

static void rx() {
	loraOpMode(OPMODE_RX);
	state=rx_state;
	write(RegDioMapping1,MAP_DIO0_LORA_RXDONE|MAP_DIO1_LORA_NOP);
}

static void rx_single() {
	loraOpMode(OPMODE_RX_SINGLE);
	state=rx_single_state;
	write(RegDioMapping1,MAP_DIO0_LORA_RXDONE|MAP_DIO1_LORA_RXTOUT);
}

static u8 cadSF=MC2_SF7|MC2_RX_PAYLOAD_CRCON;
static u32 cadFreq=868100000;

static u32 signal;
static void scanner() {
	signal=0;
	state=idle_state;
	debug("\nS");
	loraOpMode(OPMODE_SLEEP);
	setFreq(cadFreq);
	setDR(MC2_SF7,MC1_BW_125,MC1_CR_4_5,MC2_RX_PAYLOAD_CRCON,0x27,0x14);
	cadSF=MC2_SF7|MC2_RX_PAYLOAD_CRCON;
	cad();
	state=scan_state;
}

static u8 rssi_threshold=50;
static u8 rssi;
static void checkRssi(){
	ets_intr_lock();
	switch(state){
	case scan_state:
		rssi=read(LORARegRssiValue);
		if (rssi > rssi_threshold){
			signal++;
			state=cad_state;
			debug("+");
		}
		break;
	case cad_state:
		rssi=read(LORARegRssiValue);
		if (rssi < rssi_threshold){
			debug("-");
			if (!signal--){
				scanner();
			}
		} else {
			signal++;
			debug("c");
		}
		break;
	case rx_single_state:
		rssi=read(LORARegRssiValue);
		if (rssi < rssi_threshold){
			debug("-");
			if(!signal--){
				scanner();
			}
		} else {
			signal++;
			debug("r");
		}
		break;
	}
	ets_intr_unlock();
}

static void dio1Handler() {
	switch (state) {
	case scan_state:
	case cad_state:
		state=cad_detected_state;
		debug("D");
		break;
	case rx_single_state:
		rx_timeout(timestamp);
		debug("T");
		scanner();
		break;
	}
	write(LORARegIrqFlags,0xFF);
}

static void dio0Handler() {
	switch (state) {
	case cad_state:
		if (cadSF < MC2_SF12) {
			cadSF+=0x10;
			write(LORARegModemConfig2,cadSF);
			if (cadSF==0xB4){
				write(LORARegModemConfig3,0x0C);
			}
			if (cadSF==0xA4){
				write(LORARegSymbTimeoutLsb,0x05);
			}
			signal=3;
			cad();
			debug("^");
		} else {
			debug("T");
			scanner();
		}
		break;
	case scan_state:
		signal=0;
		cad();
		break;
	case cad_detected_state:
		signal=3;
		rx_single();
		break;
	case rx_single_state:
		rx_done(timestamp);
		scanner();
		break;
	case rx_state:
		rx_done(timestamp);
		break;
	}
	write(LORARegIrqFlags, 0xFF);
}

static uint32_t dio_hook(uint32_t ret_gpio_status) {
	timestamp=system_get_time();
	ets_intr_lock();
	if (ret_gpio_status & dio1_mask){
		//debug("1");
		dio1Handler();
		GPIO_REG_WRITE(GPIO_STATUS_W1TC_ADDRESS, ret_gpio_status & dio1_mask);
		ret_gpio_status&=~dio1_mask;
	}
	if (ret_gpio_status & dio0_mask){
		//debug("0");
		dio0Handler();
		GPIO_REG_WRITE(GPIO_STATUS_W1TC_ADDRESS, ret_gpio_status & dio0_mask);
		ret_gpio_status&=~dio0_mask;
	}
	ets_intr_unlock();
	return ret_gpio_status;
}

static void setupIO(u8 dio0, u8 dio1) {

	// setup i/o
	dio0_pin=dio0;
	dio0_mask=BIT(pin_num[dio0]);
	dio1_pin=dio1;
	dio1_mask=BIT(pin_num[dio1]);

	platform_gpio_mode(dio0_pin, PLATFORM_GPIO_INT, PLATFORM_GPIO_PULLUP);
	platform_gpio_intr_init(dio0_pin,GPIO_PIN_INTR_POSEDGE);

	platform_gpio_mode(dio1_pin, PLATFORM_GPIO_INT, PLATFORM_GPIO_PULLUP);
	platform_gpio_intr_init(dio1_pin,GPIO_PIN_INTR_POSEDGE);

	platform_gpio_register_intr_hook(dio0_mask|dio1_mask, dio_hook);

}

static void setupSPI(u8 nss) {
	nss_pin=nss;
	platform_gpio_mode(nss, PLATFORM_GPIO_OUTPUT, PLATFORM_GPIO_PULLUP);
	platform_spi_setup(1, PLATFORM_SPI_MASTER, PLATFORM_SPI_CPOL_LOW,
	PLATFORM_SPI_CPHA_LOW, 3);
}

static const os_param_t SX1276_TIMER_OWNER = 0x4c6f5261; // LoRa

static u32 callbacks;
static void ICACHE_RAM_ATTR timer_async_cb(os_param_t p) {
	callbacks++;
	checkRssi();
}

static void startTimer(u32 microseconds){
	platform_hw_timer_init(SX1276_TIMER_OWNER, FRC1_SOURCE, true);
	platform_hw_timer_set_func(SX1276_TIMER_OWNER, timer_async_cb,0);
	platform_hw_timer_arm_us(SX1276_TIMER_OWNER, microseconds);
}

static void stopTimer(){
	platform_hw_timer_close(SX1276_TIMER_OWNER);
}

static int sx1276_scanner(lua_State *L){
	luaL_argcheck(L,lua_isfunction(L,1),1,"function expected");
	luaL_argcheck(L,lua_isfunction(L,2),2,"function expected");
	lua_pushvalue(L, 1);
	int old_ref=cb_rxdone_ref;
	cb_rxdone_ref = luaL_ref(L, LUA_REGISTRYINDEX);
	if (old_ref != LUA_NOREF && cb_rxdone_ref != old_ref) {
		luaL_unref(L,LUA_REGISTRYINDEX,old_ref);
	}
	lua_pushvalue(L, 2);
	old_ref=cb_rxtimeout_ref;
	cb_rxtimeout_ref = luaL_ref(L, LUA_REGISTRYINDEX);
	if (old_ref != LUA_NOREF && cb_rxtimeout_ref != old_ref) {
		luaL_unref(L,LUA_REGISTRYINDEX,old_ref);
	}
	rssi_threshold=luaL_optinteger(L,3,50);
	u32 interval=luaL_optinteger(L,4,341); // 1/3 symbol on SF7
	scanner();
	if (interval)
		startTimer(interval);
	return 0;
}

static int sx1276_rx(lua_State *L) {
	luaL_argcheck(L,lua_isfunction(L,1),1,"function expected");
	lua_pushvalue(L, 1);
	int old_ref=cb_rxdone_ref;
	cb_rxdone_ref = luaL_ref(L, LUA_REGISTRYINDEX);
	if (old_ref != LUA_NOREF && cb_rxdone_ref != old_ref) {
		luaL_unref(L,LUA_REGISTRYINDEX,old_ref);
	}
	rx();
	return 0;
}

//sx1276.frequency(freqHz)
static int sx1276_frequency(lua_State *L){
	u32 freqHz = luaL_checkinteger(L, 1);
	setFreq(freqHz);
	return 0;
}

//sx1276.dataRate(sf,bw,cr,crc,iiq,powe)
static int sx1276_dataRate(lua_State *L) {
	u8 sf = luaL_optinteger(L, 1, MC2_SF7);
	luaL_argcheck(L,
			(sf==MC2_SF6 || sf==MC2_SF7|| sf==MC2_SF8|| sf==MC2_SF9|| sf==MC2_SF10|| sf==MC2_SF11|| sf==MC2_SF12|| sf==MC2_FSK),
			1, "invalid SF");
	u8 bw = luaL_optinteger(L, 2, MC1_BW_125);
	luaL_argcheck(L, (bw==MC1_BW_125 || bw==MC1_BW_250|| bw==MC1_BW_500), 2,
			"invalid BW");
	u8 cr = luaL_optinteger(L, 3, MC1_CR_4_5);
	luaL_argcheck(L,(cr==MC1_CR_4_5 || cr==MC1_CR_4_6|| cr==MC1_CR_4_7|| cr==MC1_CR_4_8),
			3, "invalid CR");
	u8 crc = luaL_optinteger(L, 4, MC2_RX_PAYLOAD_CRCON);
	luaL_argcheck(L,(crc==MC2_RX_PAYLOAD_CRCOFF ||crc==MC2_RX_PAYLOAD_CRCON),
			4, "invalid CRC");
	u8 iiq = luaL_optinteger(L, 5, 0x27);
	u8 pow = luaL_optinteger(L, 6, 0x14);

	setDR(sf,bw,cr,crc,iiq,pow);

	return 0;
}

static int sx1276_init(lua_State *L) {
	platform_gpio_mode(dio0_pin, PLATFORM_GPIO_INT, PLATFORM_GPIO_PULLUP);
	platform_gpio_mode(dio1_pin, PLATFORM_GPIO_INT, PLATFORM_GPIO_PULLUP);
	u8 version = read(RegVersion);
	if (version == 0x12) {
		loraOpMode(OPMODE_SLEEP);
		write(LORARegSyncWord, LORA_MAC_PREAMBLE);
		write(RegLna, 0x23);
		write(LORARegPayloadMaxLength, 0x23);
		write(LORARegPayloadLength, 0x40);
		write(LORARegPreambleLsb, 0x08);
		write(RegPaRamp, (read(RegPaRamp)&0xF0)|0x08);
		write(RegPaDac, read(RegPaDac)|0x04);
		write(LORARegDetectionThreshold, 0x0A);
	}
	lua_pushboolean(L, version == 0x12);
	return 1;
}

static int sx1276_version(lua_State *L) {
	u8 version = read(RegVersion);
	lua_pushinteger(L, (lua_Integer) (version));
	return 1;
}

static int sx1276_callbacks(lua_State *L) {
	lua_pushinteger(L, (lua_Integer) (callbacks));
	callbacks=0;
	return 1;
}

static int sx1276_state(lua_State *L) {
	lua_pushinteger(L, (lua_Integer) (state));
	u8 opmode=read(RegOpMode);
	lua_pushinteger(L, (lua_Integer) (opmode));
	u8 diomapping1=read(RegDioMapping1);
	lua_pushinteger(L, (lua_Integer) (diomapping1));
	return 3;
}

static int sx1276_readReg(lua_State *L){
	u8 reg= luaL_checkinteger(L,1);
	u8 value= read(reg);
	lua_pushinteger(L,(lua_Integer)(value));
	return 1;
}

static int sx1276_debug(lua_State *L){
	DEBUG=luaL_optinteger(L,1,1);
	return 0;
}

static int sx1276_setup(lua_State *L) {
	unsigned nss = luaL_checkinteger(L, 1);
	luaL_argcheck(L, platform_gpio_exists(nss), 2,
			"Unknown pin");
	unsigned dio0 = luaL_checkinteger(L, 2);
	luaL_argcheck(L, platform_gpio_exists(dio0) && dio0 > 0, 2,
			"Invalid interrupt pin");
	unsigned dio1 = luaL_checkinteger(L, 3);
	luaL_argcheck(L, platform_gpio_exists(dio1) && dio1 > 0, 3,
			"Invalid interrupt pin");
	setupIO(dio0,dio1);
	setupSPI(nss);

	return 0;
}

// Module function map
static const LUA_REG_TYPE sx1276_map[] = {
		{ LSTRKEY("setup"), LFUNCVAL(sx1276_setup) },
		{ LSTRKEY("version"), LFUNCVAL(sx1276_version) },
		{ LSTRKEY("init"), LFUNCVAL(sx1276_init) },
		{ LSTRKEY("dataRate"), LFUNCVAL(sx1276_dataRate) },
		{ LSTRKEY("frequency"), LFUNCVAL(sx1276_frequency) },
		{ LSTRKEY("rx"), LFUNCVAL(sx1276_rx) },
		{ LSTRKEY("scanner"), LFUNCVAL(sx1276_scanner) },
		{ LSTRKEY("callbacks"), LFUNCVAL(sx1276_callbacks) },
		{ LSTRKEY("state"), LFUNCVAL(sx1276_state) },
		{ LSTRKEY("readReg"), LFUNCVAL(sx1276_readReg) },
		{ LSTRKEY("debug"), LFUNCVAL(sx1276_debug) },
		{ LSTRKEY( "SF6"  ),LNUMVAL( MC2_SF6  ) },
		{ LSTRKEY( "SF7"  ),LNUMVAL( MC2_SF7  ) },
		{ LSTRKEY( "SF8"  ),LNUMVAL( MC2_SF8  ) },
		{ LSTRKEY( "SF9"  ),LNUMVAL( MC2_SF9  ) },
		{ LSTRKEY( "SF10" ),LNUMVAL( MC2_SF10 ) },
		{ LSTRKEY( "SF11" ),LNUMVAL( MC2_SF11 ) },
		{ LSTRKEY( "SF12" ),LNUMVAL( MC2_SF12 ) },
		{ LSTRKEY( "FSK"  ),LNUMVAL( MC2_FSK  ) },
		{ LSTRKEY( "BW125" ),LNUMVAL( MC1_BW_125 ) },
		{ LSTRKEY( "BW250" ),LNUMVAL( MC1_BW_250 ) },
		{ LSTRKEY( "BW500" ),LNUMVAL( MC1_BW_500 ) },
		{ LSTRKEY( "CR4_5" ),LNUMVAL( MC1_CR_4_5 ) },
		{ LSTRKEY( "CR4_6" ),LNUMVAL( MC1_CR_4_6 ) },
		{ LSTRKEY( "CR4_7" ),LNUMVAL( MC1_CR_4_7 ) },
		{ LSTRKEY( "CR4_8" ),LNUMVAL( MC1_CR_4_8 ) },
		{ LSTRKEY( "CRC" ),LNUMVAL( MC2_RX_PAYLOAD_CRCON) },
		{ LSTRKEY( "NOCRC" ),LNUMVAL( MC2_RX_PAYLOAD_CRCOFF ) },
		{ LNILKEY, LNILVAL } };

NODEMCU_MODULE(SX1276, "sx1276", sx1276_map, NULL);
