
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3e8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  0800c688  0800c688  0000d688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ca7c  0800ca7c  0000da7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ca84  0800ca84  0000da84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800ca88  0800ca88  0000da88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  0800ca8c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000084b0  24000060  0800caec  0000e060  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24008510  0800caec  0000e510  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e060  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001ac1c  00000000  00000000  0000e08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000036b4  00000000  00000000  00028caa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001130  00000000  00000000  0002c360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000d4b  00000000  00000000  0002d490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003869d  00000000  00000000  0002e1db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c168  00000000  00000000  00066878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015bf23  00000000  00000000  000829e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001de903  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004b08  00000000  00000000  001de948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  001e3450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000060 	.word	0x24000060
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c670 	.word	0x0800c670

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000064 	.word	0x24000064
 80002dc:	0800c670 	.word	0x0800c670

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 f98c 	bl	80009e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006c8:	f004 ffe2 	bl	8005690 <HAL_RCC_GetSysClockFreq>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <HAL_Init+0x68>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <HAL_Init+0x6c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	fa22 f303 	lsr.w	r3, r2, r3
 80006e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <HAL_Init+0x68>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <HAL_Init+0x6c>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	fa22 f303 	lsr.w	r3, r2, r3
 80006fc:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <HAL_Init+0x70>)
 80006fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_Init+0x74>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000706:	200f      	movs	r0, #15
 8000708:	f000 f814 	bl	8000734 <HAL_InitTick>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e002      	b.n	800071c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f00b f8bb 	bl	800b890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58024400 	.word	0x58024400
 8000728:	0800ca38 	.word	0x0800ca38
 800072c:	2400000c 	.word	0x2400000c
 8000730:	24000008 	.word	0x24000008

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <HAL_InitTick+0x60>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e021      	b.n	800078c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <HAL_InitTick+0x64>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <HAL_InitTick+0x60>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f971 	bl	8000a46 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f93b 	bl	80009f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	@ (800079c <HAL_InitTick+0x68>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24000004 	.word	0x24000004
 8000798:	24000008 	.word	0x24000008
 800079c:	24000000 	.word	0x24000000

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	24000004 	.word	0x24000004
 80007c4:	2400007c 	.word	0x2400007c

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	2400007c 	.word	0x2400007c

080007e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d005      	beq.n	8000806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <HAL_Delay+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000806:	bf00      	nop
 8000808:	f7ff ffde 	bl	80007c8 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	429a      	cmp	r2, r3
 8000816:	d8f7      	bhi.n	8000808 <HAL_Delay+0x28>
  {
  }
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	24000004 	.word	0x24000004

08000828 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800082c:	4b03      	ldr	r3, [pc, #12]	@ (800083c <HAL_GetREVID+0x14>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	0c1b      	lsrs	r3, r3, #16
}
 8000832:	4618      	mov	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	5c001000 	.word	0x5c001000

08000840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000850:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800085c:	4013      	ands	r3, r2
 800085e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <__NVIC_SetPriorityGrouping+0x44>)
 800086a:	4313      	orrs	r3, r2
 800086c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086e:	4a04      	ldr	r2, [pc, #16]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	60d3      	str	r3, [r2, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	05fa0000 	.word	0x05fa0000

08000888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800088c:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <__NVIC_GetPriorityGrouping+0x18>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	f003 0307 	and.w	r3, r3, #7
}
 8000896:	4618      	mov	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	db0b      	blt.n	80008ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008b6:	88fb      	ldrh	r3, [r7, #6]
 80008b8:	f003 021f 	and.w	r2, r3, #31
 80008bc:	4907      	ldr	r1, [pc, #28]	@ (80008dc <__NVIC_EnableIRQ+0x38>)
 80008be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008c2:	095b      	lsrs	r3, r3, #5
 80008c4:	2001      	movs	r0, #1
 80008c6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000e100 	.word	0xe000e100

080008e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db0a      	blt.n	800090a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	490c      	ldr	r1, [pc, #48]	@ (800092c <__NVIC_SetPriority+0x4c>)
 80008fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000908:	e00a      	b.n	8000920 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <__NVIC_SetPriority+0x50>)
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	3b04      	subs	r3, #4
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	440b      	add	r3, r1
 800091e:	761a      	strb	r2, [r3, #24]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000934:	b480      	push	{r7}
 8000936:	b089      	sub	sp, #36	@ 0x24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f003 0307 	and.w	r3, r3, #7
 8000946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	f1c3 0307 	rsb	r3, r3, #7
 800094e:	2b04      	cmp	r3, #4
 8000950:	bf28      	it	cs
 8000952:	2304      	movcs	r3, #4
 8000954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3304      	adds	r3, #4
 800095a:	2b06      	cmp	r3, #6
 800095c:	d902      	bls.n	8000964 <NVIC_EncodePriority+0x30>
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3b03      	subs	r3, #3
 8000962:	e000      	b.n	8000966 <NVIC_EncodePriority+0x32>
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000968:	f04f 32ff 	mov.w	r2, #4294967295
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43da      	mvns	r2, r3
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	401a      	ands	r2, r3
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800097c:	f04f 31ff 	mov.w	r1, #4294967295
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	43d9      	mvns	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098c:	4313      	orrs	r3, r2
         );
}
 800098e:	4618      	mov	r0, r3
 8000990:	3724      	adds	r7, #36	@ 0x24
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009ac:	d301      	bcc.n	80009b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ae:	2301      	movs	r3, #1
 80009b0:	e00f      	b.n	80009d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b2:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <SysTick_Config+0x40>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ba:	210f      	movs	r1, #15
 80009bc:	f04f 30ff 	mov.w	r0, #4294967295
 80009c0:	f7ff ff8e 	bl	80008e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <SysTick_Config+0x40>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ca:	4b04      	ldr	r3, [pc, #16]	@ (80009dc <SysTick_Config+0x40>)
 80009cc:	2207      	movs	r2, #7
 80009ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ff29 	bl	8000840 <__NVIC_SetPriorityGrouping>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
 8000a02:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a04:	f7ff ff40 	bl	8000888 <__NVIC_GetPriorityGrouping>
 8000a08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	6978      	ldr	r0, [r7, #20]
 8000a10:	f7ff ff90 	bl	8000934 <NVIC_EncodePriority>
 8000a14:	4602      	mov	r2, r0
 8000a16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff5f 	bl	80008e0 <__NVIC_SetPriority>
}
 8000a22:	bf00      	nop
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	4603      	mov	r3, r0
 8000a32:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff33 	bl	80008a4 <__NVIC_EnableIRQ>
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ffa4 	bl	800099c <SysTick_Config>
 8000a54:	4603      	mov	r3, r0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000a64:	f3bf 8f5f 	dmb	sy
}
 8000a68:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000a6a:	4b07      	ldr	r3, [pc, #28]	@ (8000a88 <HAL_MPU_Disable+0x28>)
 8000a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a6e:	4a06      	ldr	r2, [pc, #24]	@ (8000a88 <HAL_MPU_Disable+0x28>)
 8000a70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a74:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000a76:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <HAL_MPU_Disable+0x2c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	605a      	str	r2, [r3, #4]
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	e000ed00 	.word	0xe000ed00
 8000a8c:	e000ed90 	.word	0xe000ed90

08000a90 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000a98:	4a0b      	ldr	r2, [pc, #44]	@ (8000ac8 <HAL_MPU_Enable+0x38>)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000acc <HAL_MPU_Enable+0x3c>)
 8000aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aa6:	4a09      	ldr	r2, [pc, #36]	@ (8000acc <HAL_MPU_Enable+0x3c>)
 8000aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000aac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000aae:	f3bf 8f4f 	dsb	sy
}
 8000ab2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ab4:	f3bf 8f6f 	isb	sy
}
 8000ab8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000aba:	bf00      	nop
 8000abc:	370c      	adds	r7, #12
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	e000ed90 	.word	0xe000ed90
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	785a      	ldrb	r2, [r3, #1]
 8000adc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000ade:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000ae2:	691b      	ldr	r3, [r3, #16]
 8000ae4:	4a19      	ldr	r2, [pc, #100]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000ae6:	f023 0301 	bic.w	r3, r3, #1
 8000aea:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000aec:	4a17      	ldr	r2, [pc, #92]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	7b1b      	ldrb	r3, [r3, #12]
 8000af8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	7adb      	ldrb	r3, [r3, #11]
 8000afe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	7a9b      	ldrb	r3, [r3, #10]
 8000b06:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000b08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	7b5b      	ldrb	r3, [r3, #13]
 8000b0e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000b10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	7b9b      	ldrb	r3, [r3, #14]
 8000b16:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000b18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	7bdb      	ldrb	r3, [r3, #15]
 8000b1e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000b20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	7a5b      	ldrb	r3, [r3, #9]
 8000b26:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000b28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	7a1b      	ldrb	r3, [r3, #8]
 8000b2e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000b30:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000b32:	687a      	ldr	r2, [r7, #4]
 8000b34:	7812      	ldrb	r2, [r2, #0]
 8000b36:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b38:	4a04      	ldr	r2, [pc, #16]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000b3a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b3c:	6113      	str	r3, [r2, #16]
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	e000ed90 	.word	0xe000ed90

08000b50 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b086      	sub	sp, #24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000b58:	f7ff fe36 	bl	80007c8 <HAL_GetTick>
 8000b5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d101      	bne.n	8000b68 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	e316      	b.n	8001196 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a66      	ldr	r2, [pc, #408]	@ (8000d08 <HAL_DMA_Init+0x1b8>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d04a      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a65      	ldr	r2, [pc, #404]	@ (8000d0c <HAL_DMA_Init+0x1bc>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d045      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a63      	ldr	r2, [pc, #396]	@ (8000d10 <HAL_DMA_Init+0x1c0>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d040      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a62      	ldr	r2, [pc, #392]	@ (8000d14 <HAL_DMA_Init+0x1c4>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d03b      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a60      	ldr	r2, [pc, #384]	@ (8000d18 <HAL_DMA_Init+0x1c8>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d036      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a5f      	ldr	r2, [pc, #380]	@ (8000d1c <HAL_DMA_Init+0x1cc>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d031      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a5d      	ldr	r2, [pc, #372]	@ (8000d20 <HAL_DMA_Init+0x1d0>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d02c      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a5c      	ldr	r2, [pc, #368]	@ (8000d24 <HAL_DMA_Init+0x1d4>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d027      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a5a      	ldr	r2, [pc, #360]	@ (8000d28 <HAL_DMA_Init+0x1d8>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d022      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a59      	ldr	r2, [pc, #356]	@ (8000d2c <HAL_DMA_Init+0x1dc>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d01d      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a57      	ldr	r2, [pc, #348]	@ (8000d30 <HAL_DMA_Init+0x1e0>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d018      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a56      	ldr	r2, [pc, #344]	@ (8000d34 <HAL_DMA_Init+0x1e4>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d013      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a54      	ldr	r2, [pc, #336]	@ (8000d38 <HAL_DMA_Init+0x1e8>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d00e      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a53      	ldr	r2, [pc, #332]	@ (8000d3c <HAL_DMA_Init+0x1ec>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d009      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a51      	ldr	r2, [pc, #324]	@ (8000d40 <HAL_DMA_Init+0x1f0>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d004      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a50      	ldr	r2, [pc, #320]	@ (8000d44 <HAL_DMA_Init+0x1f4>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d101      	bne.n	8000c0c <HAL_DMA_Init+0xbc>
 8000c08:	2301      	movs	r3, #1
 8000c0a:	e000      	b.n	8000c0e <HAL_DMA_Init+0xbe>
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	f000 813b 	beq.w	8000e8a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2202      	movs	r2, #2
 8000c18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a37      	ldr	r2, [pc, #220]	@ (8000d08 <HAL_DMA_Init+0x1b8>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d04a      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a36      	ldr	r2, [pc, #216]	@ (8000d0c <HAL_DMA_Init+0x1bc>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d045      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a34      	ldr	r2, [pc, #208]	@ (8000d10 <HAL_DMA_Init+0x1c0>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d040      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a33      	ldr	r2, [pc, #204]	@ (8000d14 <HAL_DMA_Init+0x1c4>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d03b      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a31      	ldr	r2, [pc, #196]	@ (8000d18 <HAL_DMA_Init+0x1c8>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d036      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a30      	ldr	r2, [pc, #192]	@ (8000d1c <HAL_DMA_Init+0x1cc>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d031      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a2e      	ldr	r2, [pc, #184]	@ (8000d20 <HAL_DMA_Init+0x1d0>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d02c      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8000d24 <HAL_DMA_Init+0x1d4>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d027      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a2b      	ldr	r2, [pc, #172]	@ (8000d28 <HAL_DMA_Init+0x1d8>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d022      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a2a      	ldr	r2, [pc, #168]	@ (8000d2c <HAL_DMA_Init+0x1dc>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d01d      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a28      	ldr	r2, [pc, #160]	@ (8000d30 <HAL_DMA_Init+0x1e0>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d018      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a27      	ldr	r2, [pc, #156]	@ (8000d34 <HAL_DMA_Init+0x1e4>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d013      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a25      	ldr	r2, [pc, #148]	@ (8000d38 <HAL_DMA_Init+0x1e8>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d00e      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a24      	ldr	r2, [pc, #144]	@ (8000d3c <HAL_DMA_Init+0x1ec>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d009      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a22      	ldr	r2, [pc, #136]	@ (8000d40 <HAL_DMA_Init+0x1f0>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d004      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a21      	ldr	r2, [pc, #132]	@ (8000d44 <HAL_DMA_Init+0x1f4>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d108      	bne.n	8000cd6 <HAL_DMA_Init+0x186>
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f022 0201 	bic.w	r2, r2, #1
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	e007      	b.n	8000ce6 <HAL_DMA_Init+0x196>
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f022 0201 	bic.w	r2, r2, #1
 8000ce4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000ce6:	e02f      	b.n	8000d48 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ce8:	f7ff fd6e 	bl	80007c8 <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	2b05      	cmp	r3, #5
 8000cf4:	d928      	bls.n	8000d48 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2220      	movs	r2, #32
 8000cfa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2203      	movs	r2, #3
 8000d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8000d04:	2301      	movs	r3, #1
 8000d06:	e246      	b.n	8001196 <HAL_DMA_Init+0x646>
 8000d08:	40020010 	.word	0x40020010
 8000d0c:	40020028 	.word	0x40020028
 8000d10:	40020040 	.word	0x40020040
 8000d14:	40020058 	.word	0x40020058
 8000d18:	40020070 	.word	0x40020070
 8000d1c:	40020088 	.word	0x40020088
 8000d20:	400200a0 	.word	0x400200a0
 8000d24:	400200b8 	.word	0x400200b8
 8000d28:	40020410 	.word	0x40020410
 8000d2c:	40020428 	.word	0x40020428
 8000d30:	40020440 	.word	0x40020440
 8000d34:	40020458 	.word	0x40020458
 8000d38:	40020470 	.word	0x40020470
 8000d3c:	40020488 	.word	0x40020488
 8000d40:	400204a0 	.word	0x400204a0
 8000d44:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d1c8      	bne.n	8000ce8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	4b83      	ldr	r3, [pc, #524]	@ (8000f70 <HAL_DMA_Init+0x420>)
 8000d62:	4013      	ands	r3, r2
 8000d64:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8000d6e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	691b      	ldr	r3, [r3, #16]
 8000d74:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d7a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d86:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6a1b      	ldr	r3, [r3, #32]
 8000d8c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8000d8e:	697a      	ldr	r2, [r7, #20]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d98:	2b04      	cmp	r3, #4
 8000d9a:	d107      	bne.n	8000dac <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da4:	4313      	orrs	r3, r2
 8000da6:	697a      	ldr	r2, [r7, #20]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8000dac:	4b71      	ldr	r3, [pc, #452]	@ (8000f74 <HAL_DMA_Init+0x424>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	4b71      	ldr	r3, [pc, #452]	@ (8000f78 <HAL_DMA_Init+0x428>)
 8000db2:	4013      	ands	r3, r2
 8000db4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000db8:	d328      	bcc.n	8000e0c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2b28      	cmp	r3, #40	@ 0x28
 8000dc0:	d903      	bls.n	8000dca <HAL_DMA_Init+0x27a>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8000dc8:	d917      	bls.n	8000dfa <HAL_DMA_Init+0x2aa>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	2b3e      	cmp	r3, #62	@ 0x3e
 8000dd0:	d903      	bls.n	8000dda <HAL_DMA_Init+0x28a>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	2b42      	cmp	r3, #66	@ 0x42
 8000dd8:	d90f      	bls.n	8000dfa <HAL_DMA_Init+0x2aa>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	2b46      	cmp	r3, #70	@ 0x46
 8000de0:	d903      	bls.n	8000dea <HAL_DMA_Init+0x29a>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	2b48      	cmp	r3, #72	@ 0x48
 8000de8:	d907      	bls.n	8000dfa <HAL_DMA_Init+0x2aa>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	2b4e      	cmp	r3, #78	@ 0x4e
 8000df0:	d905      	bls.n	8000dfe <HAL_DMA_Init+0x2ae>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	2b52      	cmp	r3, #82	@ 0x52
 8000df8:	d801      	bhi.n	8000dfe <HAL_DMA_Init+0x2ae>
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e000      	b.n	8000e00 <HAL_DMA_Init+0x2b0>
 8000dfe:	2300      	movs	r3, #0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d003      	beq.n	8000e0c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000e0a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	697a      	ldr	r2, [r7, #20]
 8000e12:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	695b      	ldr	r3, [r3, #20]
 8000e1a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	f023 0307 	bic.w	r3, r3, #7
 8000e22:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e28:	697a      	ldr	r2, [r7, #20]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	d117      	bne.n	8000e66 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e3a:	697a      	ldr	r2, [r7, #20]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d00e      	beq.n	8000e66 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f002 fb3f 	bl	80034cc <DMA_CheckFifoParam>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d008      	beq.n	8000e66 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2240      	movs	r2, #64	@ 0x40
 8000e58:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e197      	b.n	8001196 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	697a      	ldr	r2, [r7, #20]
 8000e6c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f002 fa7a 	bl	8003368 <DMA_CalcBaseAndBitshift>
 8000e74:	4603      	mov	r3, r0
 8000e76:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e7c:	f003 031f 	and.w	r3, r3, #31
 8000e80:	223f      	movs	r2, #63	@ 0x3f
 8000e82:	409a      	lsls	r2, r3
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	e0cd      	b.n	8001026 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a3b      	ldr	r2, [pc, #236]	@ (8000f7c <HAL_DMA_Init+0x42c>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d022      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a39      	ldr	r2, [pc, #228]	@ (8000f80 <HAL_DMA_Init+0x430>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d01d      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a38      	ldr	r2, [pc, #224]	@ (8000f84 <HAL_DMA_Init+0x434>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d018      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a36      	ldr	r2, [pc, #216]	@ (8000f88 <HAL_DMA_Init+0x438>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d013      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a35      	ldr	r2, [pc, #212]	@ (8000f8c <HAL_DMA_Init+0x43c>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d00e      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a33      	ldr	r2, [pc, #204]	@ (8000f90 <HAL_DMA_Init+0x440>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d009      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a32      	ldr	r2, [pc, #200]	@ (8000f94 <HAL_DMA_Init+0x444>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d004      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a30      	ldr	r2, [pc, #192]	@ (8000f98 <HAL_DMA_Init+0x448>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d101      	bne.n	8000ede <HAL_DMA_Init+0x38e>
 8000eda:	2301      	movs	r3, #1
 8000edc:	e000      	b.n	8000ee0 <HAL_DMA_Init+0x390>
 8000ede:	2300      	movs	r3, #0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	f000 8097 	beq.w	8001014 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a24      	ldr	r2, [pc, #144]	@ (8000f7c <HAL_DMA_Init+0x42c>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d021      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a22      	ldr	r2, [pc, #136]	@ (8000f80 <HAL_DMA_Init+0x430>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d01c      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a21      	ldr	r2, [pc, #132]	@ (8000f84 <HAL_DMA_Init+0x434>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d017      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a1f      	ldr	r2, [pc, #124]	@ (8000f88 <HAL_DMA_Init+0x438>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d012      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a1e      	ldr	r2, [pc, #120]	@ (8000f8c <HAL_DMA_Init+0x43c>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d00d      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000f90 <HAL_DMA_Init+0x440>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d008      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a1b      	ldr	r2, [pc, #108]	@ (8000f94 <HAL_DMA_Init+0x444>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d003      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a19      	ldr	r2, [pc, #100]	@ (8000f98 <HAL_DMA_Init+0x448>)
 8000f32:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2202      	movs	r2, #2
 8000f38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000f4c:	697a      	ldr	r2, [r7, #20]
 8000f4e:	4b13      	ldr	r3, [pc, #76]	@ (8000f9c <HAL_DMA_Init+0x44c>)
 8000f50:	4013      	ands	r3, r2
 8000f52:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	2b40      	cmp	r3, #64	@ 0x40
 8000f5a:	d021      	beq.n	8000fa0 <HAL_DMA_Init+0x450>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	2b80      	cmp	r3, #128	@ 0x80
 8000f62:	d102      	bne.n	8000f6a <HAL_DMA_Init+0x41a>
 8000f64:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f68:	e01b      	b.n	8000fa2 <HAL_DMA_Init+0x452>
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e019      	b.n	8000fa2 <HAL_DMA_Init+0x452>
 8000f6e:	bf00      	nop
 8000f70:	fe10803f 	.word	0xfe10803f
 8000f74:	5c001000 	.word	0x5c001000
 8000f78:	ffff0000 	.word	0xffff0000
 8000f7c:	58025408 	.word	0x58025408
 8000f80:	5802541c 	.word	0x5802541c
 8000f84:	58025430 	.word	0x58025430
 8000f88:	58025444 	.word	0x58025444
 8000f8c:	58025458 	.word	0x58025458
 8000f90:	5802546c 	.word	0x5802546c
 8000f94:	58025480 	.word	0x58025480
 8000f98:	58025494 	.word	0x58025494
 8000f9c:	fffe000f 	.word	0xfffe000f
 8000fa0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	68d2      	ldr	r2, [r2, #12]
 8000fa6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000fa8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	691b      	ldr	r3, [r3, #16]
 8000fae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000fb0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000fb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000fc0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	69db      	ldr	r3, [r3, #28]
 8000fc6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000fc8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6a1b      	ldr	r3, [r3, #32]
 8000fce:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000fd0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000fd2:	697a      	ldr	r2, [r7, #20]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	697a      	ldr	r2, [r7, #20]
 8000fde:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b6e      	ldr	r3, [pc, #440]	@ (80011a0 <HAL_DMA_Init+0x650>)
 8000fe8:	4413      	add	r3, r2
 8000fea:	4a6e      	ldr	r2, [pc, #440]	@ (80011a4 <HAL_DMA_Init+0x654>)
 8000fec:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff0:	091b      	lsrs	r3, r3, #4
 8000ff2:	009a      	lsls	r2, r3, #2
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f002 f9b5 	bl	8003368 <DMA_CalcBaseAndBitshift>
 8000ffe:	4603      	mov	r3, r0
 8001000:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001006:	f003 031f 	and.w	r3, r3, #31
 800100a:	2201      	movs	r2, #1
 800100c:	409a      	lsls	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	e008      	b.n	8001026 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2240      	movs	r2, #64	@ 0x40
 8001018:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2203      	movs	r2, #3
 800101e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e0b7      	b.n	8001196 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a5f      	ldr	r2, [pc, #380]	@ (80011a8 <HAL_DMA_Init+0x658>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d072      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a5d      	ldr	r2, [pc, #372]	@ (80011ac <HAL_DMA_Init+0x65c>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d06d      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a5c      	ldr	r2, [pc, #368]	@ (80011b0 <HAL_DMA_Init+0x660>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d068      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a5a      	ldr	r2, [pc, #360]	@ (80011b4 <HAL_DMA_Init+0x664>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d063      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a59      	ldr	r2, [pc, #356]	@ (80011b8 <HAL_DMA_Init+0x668>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d05e      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a57      	ldr	r2, [pc, #348]	@ (80011bc <HAL_DMA_Init+0x66c>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d059      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a56      	ldr	r2, [pc, #344]	@ (80011c0 <HAL_DMA_Init+0x670>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d054      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a54      	ldr	r2, [pc, #336]	@ (80011c4 <HAL_DMA_Init+0x674>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d04f      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a53      	ldr	r2, [pc, #332]	@ (80011c8 <HAL_DMA_Init+0x678>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d04a      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a51      	ldr	r2, [pc, #324]	@ (80011cc <HAL_DMA_Init+0x67c>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d045      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a50      	ldr	r2, [pc, #320]	@ (80011d0 <HAL_DMA_Init+0x680>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d040      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a4e      	ldr	r2, [pc, #312]	@ (80011d4 <HAL_DMA_Init+0x684>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d03b      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a4d      	ldr	r2, [pc, #308]	@ (80011d8 <HAL_DMA_Init+0x688>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d036      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a4b      	ldr	r2, [pc, #300]	@ (80011dc <HAL_DMA_Init+0x68c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d031      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a4a      	ldr	r2, [pc, #296]	@ (80011e0 <HAL_DMA_Init+0x690>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d02c      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a48      	ldr	r2, [pc, #288]	@ (80011e4 <HAL_DMA_Init+0x694>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d027      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a47      	ldr	r2, [pc, #284]	@ (80011e8 <HAL_DMA_Init+0x698>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d022      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a45      	ldr	r2, [pc, #276]	@ (80011ec <HAL_DMA_Init+0x69c>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d01d      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a44      	ldr	r2, [pc, #272]	@ (80011f0 <HAL_DMA_Init+0x6a0>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d018      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a42      	ldr	r2, [pc, #264]	@ (80011f4 <HAL_DMA_Init+0x6a4>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d013      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a41      	ldr	r2, [pc, #260]	@ (80011f8 <HAL_DMA_Init+0x6a8>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d00e      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a3f      	ldr	r2, [pc, #252]	@ (80011fc <HAL_DMA_Init+0x6ac>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d009      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a3e      	ldr	r2, [pc, #248]	@ (8001200 <HAL_DMA_Init+0x6b0>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d004      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a3c      	ldr	r2, [pc, #240]	@ (8001204 <HAL_DMA_Init+0x6b4>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d101      	bne.n	800111a <HAL_DMA_Init+0x5ca>
 8001116:	2301      	movs	r3, #1
 8001118:	e000      	b.n	800111c <HAL_DMA_Init+0x5cc>
 800111a:	2300      	movs	r3, #0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d032      	beq.n	8001186 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f002 fa4f 	bl	80035c4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	2b80      	cmp	r3, #128	@ 0x80
 800112c:	d102      	bne.n	8001134 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685a      	ldr	r2, [r3, #4]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001144:	687a      	ldr	r2, [r7, #4]
 8001146:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001148:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d010      	beq.n	8001174 <HAL_DMA_Init+0x624>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	2b08      	cmp	r3, #8
 8001158:	d80c      	bhi.n	8001174 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f002 facc 	bl	80036f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	e008      	b.n	8001186 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2200      	movs	r2, #0
 800117e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2200      	movs	r2, #0
 8001184:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2201      	movs	r2, #1
 8001190:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	a7fdabf8 	.word	0xa7fdabf8
 80011a4:	cccccccd 	.word	0xcccccccd
 80011a8:	40020010 	.word	0x40020010
 80011ac:	40020028 	.word	0x40020028
 80011b0:	40020040 	.word	0x40020040
 80011b4:	40020058 	.word	0x40020058
 80011b8:	40020070 	.word	0x40020070
 80011bc:	40020088 	.word	0x40020088
 80011c0:	400200a0 	.word	0x400200a0
 80011c4:	400200b8 	.word	0x400200b8
 80011c8:	40020410 	.word	0x40020410
 80011cc:	40020428 	.word	0x40020428
 80011d0:	40020440 	.word	0x40020440
 80011d4:	40020458 	.word	0x40020458
 80011d8:	40020470 	.word	0x40020470
 80011dc:	40020488 	.word	0x40020488
 80011e0:	400204a0 	.word	0x400204a0
 80011e4:	400204b8 	.word	0x400204b8
 80011e8:	58025408 	.word	0x58025408
 80011ec:	5802541c 	.word	0x5802541c
 80011f0:	58025430 	.word	0x58025430
 80011f4:	58025444 	.word	0x58025444
 80011f8:	58025458 	.word	0x58025458
 80011fc:	5802546c 	.word	0x5802546c
 8001200:	58025480 	.word	0x58025480
 8001204:	58025494 	.word	0x58025494

08001208 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001216:	2300      	movs	r3, #0
 8001218:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d101      	bne.n	8001224 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e226      	b.n	8001672 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800122a:	2b01      	cmp	r3, #1
 800122c:	d101      	bne.n	8001232 <HAL_DMA_Start_IT+0x2a>
 800122e:	2302      	movs	r3, #2
 8001230:	e21f      	b.n	8001672 <HAL_DMA_Start_IT+0x46a>
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	2201      	movs	r2, #1
 8001236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b01      	cmp	r3, #1
 8001244:	f040 820a 	bne.w	800165c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2202      	movs	r2, #2
 800124c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2200      	movs	r2, #0
 8001254:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a68      	ldr	r2, [pc, #416]	@ (80013fc <HAL_DMA_Start_IT+0x1f4>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d04a      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a66      	ldr	r2, [pc, #408]	@ (8001400 <HAL_DMA_Start_IT+0x1f8>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d045      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a65      	ldr	r2, [pc, #404]	@ (8001404 <HAL_DMA_Start_IT+0x1fc>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d040      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a63      	ldr	r2, [pc, #396]	@ (8001408 <HAL_DMA_Start_IT+0x200>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d03b      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a62      	ldr	r2, [pc, #392]	@ (800140c <HAL_DMA_Start_IT+0x204>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d036      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a60      	ldr	r2, [pc, #384]	@ (8001410 <HAL_DMA_Start_IT+0x208>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d031      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a5f      	ldr	r2, [pc, #380]	@ (8001414 <HAL_DMA_Start_IT+0x20c>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d02c      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a5d      	ldr	r2, [pc, #372]	@ (8001418 <HAL_DMA_Start_IT+0x210>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d027      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a5c      	ldr	r2, [pc, #368]	@ (800141c <HAL_DMA_Start_IT+0x214>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d022      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a5a      	ldr	r2, [pc, #360]	@ (8001420 <HAL_DMA_Start_IT+0x218>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d01d      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a59      	ldr	r2, [pc, #356]	@ (8001424 <HAL_DMA_Start_IT+0x21c>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d018      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a57      	ldr	r2, [pc, #348]	@ (8001428 <HAL_DMA_Start_IT+0x220>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d013      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a56      	ldr	r2, [pc, #344]	@ (800142c <HAL_DMA_Start_IT+0x224>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d00e      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a54      	ldr	r2, [pc, #336]	@ (8001430 <HAL_DMA_Start_IT+0x228>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d009      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a53      	ldr	r2, [pc, #332]	@ (8001434 <HAL_DMA_Start_IT+0x22c>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d004      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a51      	ldr	r2, [pc, #324]	@ (8001438 <HAL_DMA_Start_IT+0x230>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d108      	bne.n	8001308 <HAL_DMA_Start_IT+0x100>
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f022 0201 	bic.w	r2, r2, #1
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	e007      	b.n	8001318 <HAL_DMA_Start_IT+0x110>
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f022 0201 	bic.w	r2, r2, #1
 8001316:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	68b9      	ldr	r1, [r7, #8]
 800131e:	68f8      	ldr	r0, [r7, #12]
 8001320:	f001 fe76 	bl	8003010 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a34      	ldr	r2, [pc, #208]	@ (80013fc <HAL_DMA_Start_IT+0x1f4>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d04a      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a33      	ldr	r2, [pc, #204]	@ (8001400 <HAL_DMA_Start_IT+0x1f8>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d045      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a31      	ldr	r2, [pc, #196]	@ (8001404 <HAL_DMA_Start_IT+0x1fc>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d040      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a30      	ldr	r2, [pc, #192]	@ (8001408 <HAL_DMA_Start_IT+0x200>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d03b      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a2e      	ldr	r2, [pc, #184]	@ (800140c <HAL_DMA_Start_IT+0x204>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d036      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a2d      	ldr	r2, [pc, #180]	@ (8001410 <HAL_DMA_Start_IT+0x208>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d031      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a2b      	ldr	r2, [pc, #172]	@ (8001414 <HAL_DMA_Start_IT+0x20c>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d02c      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a2a      	ldr	r2, [pc, #168]	@ (8001418 <HAL_DMA_Start_IT+0x210>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d027      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a28      	ldr	r2, [pc, #160]	@ (800141c <HAL_DMA_Start_IT+0x214>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d022      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a27      	ldr	r2, [pc, #156]	@ (8001420 <HAL_DMA_Start_IT+0x218>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d01d      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a25      	ldr	r2, [pc, #148]	@ (8001424 <HAL_DMA_Start_IT+0x21c>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d018      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a24      	ldr	r2, [pc, #144]	@ (8001428 <HAL_DMA_Start_IT+0x220>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d013      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a22      	ldr	r2, [pc, #136]	@ (800142c <HAL_DMA_Start_IT+0x224>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d00e      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a21      	ldr	r2, [pc, #132]	@ (8001430 <HAL_DMA_Start_IT+0x228>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d009      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a1f      	ldr	r2, [pc, #124]	@ (8001434 <HAL_DMA_Start_IT+0x22c>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d004      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a1e      	ldr	r2, [pc, #120]	@ (8001438 <HAL_DMA_Start_IT+0x230>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d101      	bne.n	80013c8 <HAL_DMA_Start_IT+0x1c0>
 80013c4:	2301      	movs	r3, #1
 80013c6:	e000      	b.n	80013ca <HAL_DMA_Start_IT+0x1c2>
 80013c8:	2300      	movs	r3, #0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d036      	beq.n	800143c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f023 021e 	bic.w	r2, r3, #30
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f042 0216 	orr.w	r2, r2, #22
 80013e0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d03e      	beq.n	8001468 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f042 0208 	orr.w	r2, r2, #8
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	e035      	b.n	8001468 <HAL_DMA_Start_IT+0x260>
 80013fc:	40020010 	.word	0x40020010
 8001400:	40020028 	.word	0x40020028
 8001404:	40020040 	.word	0x40020040
 8001408:	40020058 	.word	0x40020058
 800140c:	40020070 	.word	0x40020070
 8001410:	40020088 	.word	0x40020088
 8001414:	400200a0 	.word	0x400200a0
 8001418:	400200b8 	.word	0x400200b8
 800141c:	40020410 	.word	0x40020410
 8001420:	40020428 	.word	0x40020428
 8001424:	40020440 	.word	0x40020440
 8001428:	40020458 	.word	0x40020458
 800142c:	40020470 	.word	0x40020470
 8001430:	40020488 	.word	0x40020488
 8001434:	400204a0 	.word	0x400204a0
 8001438:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f023 020e 	bic.w	r2, r3, #14
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f042 020a 	orr.w	r2, r2, #10
 800144e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001454:	2b00      	cmp	r3, #0
 8001456:	d007      	beq.n	8001468 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f042 0204 	orr.w	r2, r2, #4
 8001466:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a83      	ldr	r2, [pc, #524]	@ (800167c <HAL_DMA_Start_IT+0x474>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d072      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a82      	ldr	r2, [pc, #520]	@ (8001680 <HAL_DMA_Start_IT+0x478>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d06d      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a80      	ldr	r2, [pc, #512]	@ (8001684 <HAL_DMA_Start_IT+0x47c>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d068      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a7f      	ldr	r2, [pc, #508]	@ (8001688 <HAL_DMA_Start_IT+0x480>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d063      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a7d      	ldr	r2, [pc, #500]	@ (800168c <HAL_DMA_Start_IT+0x484>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d05e      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a7c      	ldr	r2, [pc, #496]	@ (8001690 <HAL_DMA_Start_IT+0x488>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d059      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a7a      	ldr	r2, [pc, #488]	@ (8001694 <HAL_DMA_Start_IT+0x48c>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d054      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a79      	ldr	r2, [pc, #484]	@ (8001698 <HAL_DMA_Start_IT+0x490>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d04f      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a77      	ldr	r2, [pc, #476]	@ (800169c <HAL_DMA_Start_IT+0x494>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d04a      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a76      	ldr	r2, [pc, #472]	@ (80016a0 <HAL_DMA_Start_IT+0x498>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d045      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a74      	ldr	r2, [pc, #464]	@ (80016a4 <HAL_DMA_Start_IT+0x49c>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d040      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a73      	ldr	r2, [pc, #460]	@ (80016a8 <HAL_DMA_Start_IT+0x4a0>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d03b      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a71      	ldr	r2, [pc, #452]	@ (80016ac <HAL_DMA_Start_IT+0x4a4>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d036      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a70      	ldr	r2, [pc, #448]	@ (80016b0 <HAL_DMA_Start_IT+0x4a8>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d031      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a6e      	ldr	r2, [pc, #440]	@ (80016b4 <HAL_DMA_Start_IT+0x4ac>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d02c      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a6d      	ldr	r2, [pc, #436]	@ (80016b8 <HAL_DMA_Start_IT+0x4b0>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d027      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a6b      	ldr	r2, [pc, #428]	@ (80016bc <HAL_DMA_Start_IT+0x4b4>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d022      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a6a      	ldr	r2, [pc, #424]	@ (80016c0 <HAL_DMA_Start_IT+0x4b8>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d01d      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a68      	ldr	r2, [pc, #416]	@ (80016c4 <HAL_DMA_Start_IT+0x4bc>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d018      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a67      	ldr	r2, [pc, #412]	@ (80016c8 <HAL_DMA_Start_IT+0x4c0>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d013      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a65      	ldr	r2, [pc, #404]	@ (80016cc <HAL_DMA_Start_IT+0x4c4>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d00e      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a64      	ldr	r2, [pc, #400]	@ (80016d0 <HAL_DMA_Start_IT+0x4c8>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d009      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a62      	ldr	r2, [pc, #392]	@ (80016d4 <HAL_DMA_Start_IT+0x4cc>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d004      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a61      	ldr	r2, [pc, #388]	@ (80016d8 <HAL_DMA_Start_IT+0x4d0>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d101      	bne.n	800155c <HAL_DMA_Start_IT+0x354>
 8001558:	2301      	movs	r3, #1
 800155a:	e000      	b.n	800155e <HAL_DMA_Start_IT+0x356>
 800155c:	2300      	movs	r3, #0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d01a      	beq.n	8001598 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d007      	beq.n	8001580 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800157a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800157e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001584:	2b00      	cmp	r3, #0
 8001586:	d007      	beq.n	8001598 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001592:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001596:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a37      	ldr	r2, [pc, #220]	@ (800167c <HAL_DMA_Start_IT+0x474>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d04a      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a36      	ldr	r2, [pc, #216]	@ (8001680 <HAL_DMA_Start_IT+0x478>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d045      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a34      	ldr	r2, [pc, #208]	@ (8001684 <HAL_DMA_Start_IT+0x47c>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d040      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a33      	ldr	r2, [pc, #204]	@ (8001688 <HAL_DMA_Start_IT+0x480>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d03b      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a31      	ldr	r2, [pc, #196]	@ (800168c <HAL_DMA_Start_IT+0x484>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d036      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a30      	ldr	r2, [pc, #192]	@ (8001690 <HAL_DMA_Start_IT+0x488>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d031      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a2e      	ldr	r2, [pc, #184]	@ (8001694 <HAL_DMA_Start_IT+0x48c>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d02c      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a2d      	ldr	r2, [pc, #180]	@ (8001698 <HAL_DMA_Start_IT+0x490>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d027      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a2b      	ldr	r2, [pc, #172]	@ (800169c <HAL_DMA_Start_IT+0x494>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d022      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a2a      	ldr	r2, [pc, #168]	@ (80016a0 <HAL_DMA_Start_IT+0x498>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d01d      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a28      	ldr	r2, [pc, #160]	@ (80016a4 <HAL_DMA_Start_IT+0x49c>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d018      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a27      	ldr	r2, [pc, #156]	@ (80016a8 <HAL_DMA_Start_IT+0x4a0>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d013      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a25      	ldr	r2, [pc, #148]	@ (80016ac <HAL_DMA_Start_IT+0x4a4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d00e      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a24      	ldr	r2, [pc, #144]	@ (80016b0 <HAL_DMA_Start_IT+0x4a8>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d009      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a22      	ldr	r2, [pc, #136]	@ (80016b4 <HAL_DMA_Start_IT+0x4ac>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d004      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a21      	ldr	r2, [pc, #132]	@ (80016b8 <HAL_DMA_Start_IT+0x4b0>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d108      	bne.n	800164a <HAL_DMA_Start_IT+0x442>
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 0201 	orr.w	r2, r2, #1
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	e012      	b.n	8001670 <HAL_DMA_Start_IT+0x468>
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f042 0201 	orr.w	r2, r2, #1
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	e009      	b.n	8001670 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001662:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2200      	movs	r2, #0
 8001668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001670:	7dfb      	ldrb	r3, [r7, #23]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40020010 	.word	0x40020010
 8001680:	40020028 	.word	0x40020028
 8001684:	40020040 	.word	0x40020040
 8001688:	40020058 	.word	0x40020058
 800168c:	40020070 	.word	0x40020070
 8001690:	40020088 	.word	0x40020088
 8001694:	400200a0 	.word	0x400200a0
 8001698:	400200b8 	.word	0x400200b8
 800169c:	40020410 	.word	0x40020410
 80016a0:	40020428 	.word	0x40020428
 80016a4:	40020440 	.word	0x40020440
 80016a8:	40020458 	.word	0x40020458
 80016ac:	40020470 	.word	0x40020470
 80016b0:	40020488 	.word	0x40020488
 80016b4:	400204a0 	.word	0x400204a0
 80016b8:	400204b8 	.word	0x400204b8
 80016bc:	58025408 	.word	0x58025408
 80016c0:	5802541c 	.word	0x5802541c
 80016c4:	58025430 	.word	0x58025430
 80016c8:	58025444 	.word	0x58025444
 80016cc:	58025458 	.word	0x58025458
 80016d0:	5802546c 	.word	0x5802546c
 80016d4:	58025480 	.word	0x58025480
 80016d8:	58025494 	.word	0x58025494

080016dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80016e4:	f7ff f870 	bl	80007c8 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e2dc      	b.n	8001cae <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d008      	beq.n	8001712 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2280      	movs	r2, #128	@ 0x80
 8001704:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e2cd      	b.n	8001cae <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a76      	ldr	r2, [pc, #472]	@ (80018f0 <HAL_DMA_Abort+0x214>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d04a      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a74      	ldr	r2, [pc, #464]	@ (80018f4 <HAL_DMA_Abort+0x218>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d045      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a73      	ldr	r2, [pc, #460]	@ (80018f8 <HAL_DMA_Abort+0x21c>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d040      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a71      	ldr	r2, [pc, #452]	@ (80018fc <HAL_DMA_Abort+0x220>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d03b      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a70      	ldr	r2, [pc, #448]	@ (8001900 <HAL_DMA_Abort+0x224>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d036      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a6e      	ldr	r2, [pc, #440]	@ (8001904 <HAL_DMA_Abort+0x228>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d031      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a6d      	ldr	r2, [pc, #436]	@ (8001908 <HAL_DMA_Abort+0x22c>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d02c      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a6b      	ldr	r2, [pc, #428]	@ (800190c <HAL_DMA_Abort+0x230>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d027      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a6a      	ldr	r2, [pc, #424]	@ (8001910 <HAL_DMA_Abort+0x234>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d022      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a68      	ldr	r2, [pc, #416]	@ (8001914 <HAL_DMA_Abort+0x238>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d01d      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a67      	ldr	r2, [pc, #412]	@ (8001918 <HAL_DMA_Abort+0x23c>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d018      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a65      	ldr	r2, [pc, #404]	@ (800191c <HAL_DMA_Abort+0x240>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d013      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a64      	ldr	r2, [pc, #400]	@ (8001920 <HAL_DMA_Abort+0x244>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d00e      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a62      	ldr	r2, [pc, #392]	@ (8001924 <HAL_DMA_Abort+0x248>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d009      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a61      	ldr	r2, [pc, #388]	@ (8001928 <HAL_DMA_Abort+0x24c>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d004      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a5f      	ldr	r2, [pc, #380]	@ (800192c <HAL_DMA_Abort+0x250>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d101      	bne.n	80017b6 <HAL_DMA_Abort+0xda>
 80017b2:	2301      	movs	r3, #1
 80017b4:	e000      	b.n	80017b8 <HAL_DMA_Abort+0xdc>
 80017b6:	2300      	movs	r3, #0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d013      	beq.n	80017e4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f022 021e 	bic.w	r2, r2, #30
 80017ca:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	695a      	ldr	r2, [r3, #20]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017da:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	617b      	str	r3, [r7, #20]
 80017e2:	e00a      	b.n	80017fa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 020e 	bic.w	r2, r2, #14
 80017f2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a3c      	ldr	r2, [pc, #240]	@ (80018f0 <HAL_DMA_Abort+0x214>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d072      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a3a      	ldr	r2, [pc, #232]	@ (80018f4 <HAL_DMA_Abort+0x218>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d06d      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a39      	ldr	r2, [pc, #228]	@ (80018f8 <HAL_DMA_Abort+0x21c>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d068      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a37      	ldr	r2, [pc, #220]	@ (80018fc <HAL_DMA_Abort+0x220>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d063      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a36      	ldr	r2, [pc, #216]	@ (8001900 <HAL_DMA_Abort+0x224>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d05e      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a34      	ldr	r2, [pc, #208]	@ (8001904 <HAL_DMA_Abort+0x228>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d059      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a33      	ldr	r2, [pc, #204]	@ (8001908 <HAL_DMA_Abort+0x22c>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d054      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a31      	ldr	r2, [pc, #196]	@ (800190c <HAL_DMA_Abort+0x230>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d04f      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a30      	ldr	r2, [pc, #192]	@ (8001910 <HAL_DMA_Abort+0x234>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d04a      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a2e      	ldr	r2, [pc, #184]	@ (8001914 <HAL_DMA_Abort+0x238>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d045      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a2d      	ldr	r2, [pc, #180]	@ (8001918 <HAL_DMA_Abort+0x23c>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d040      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a2b      	ldr	r2, [pc, #172]	@ (800191c <HAL_DMA_Abort+0x240>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d03b      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a2a      	ldr	r2, [pc, #168]	@ (8001920 <HAL_DMA_Abort+0x244>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d036      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a28      	ldr	r2, [pc, #160]	@ (8001924 <HAL_DMA_Abort+0x248>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d031      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a27      	ldr	r2, [pc, #156]	@ (8001928 <HAL_DMA_Abort+0x24c>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d02c      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a25      	ldr	r2, [pc, #148]	@ (800192c <HAL_DMA_Abort+0x250>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d027      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a24      	ldr	r2, [pc, #144]	@ (8001930 <HAL_DMA_Abort+0x254>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d022      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a22      	ldr	r2, [pc, #136]	@ (8001934 <HAL_DMA_Abort+0x258>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d01d      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a21      	ldr	r2, [pc, #132]	@ (8001938 <HAL_DMA_Abort+0x25c>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d018      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a1f      	ldr	r2, [pc, #124]	@ (800193c <HAL_DMA_Abort+0x260>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d013      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001940 <HAL_DMA_Abort+0x264>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d00e      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001944 <HAL_DMA_Abort+0x268>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d009      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a1b      	ldr	r2, [pc, #108]	@ (8001948 <HAL_DMA_Abort+0x26c>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d004      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a19      	ldr	r2, [pc, #100]	@ (800194c <HAL_DMA_Abort+0x270>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d132      	bne.n	8001950 <HAL_DMA_Abort+0x274>
 80018ea:	2301      	movs	r3, #1
 80018ec:	e031      	b.n	8001952 <HAL_DMA_Abort+0x276>
 80018ee:	bf00      	nop
 80018f0:	40020010 	.word	0x40020010
 80018f4:	40020028 	.word	0x40020028
 80018f8:	40020040 	.word	0x40020040
 80018fc:	40020058 	.word	0x40020058
 8001900:	40020070 	.word	0x40020070
 8001904:	40020088 	.word	0x40020088
 8001908:	400200a0 	.word	0x400200a0
 800190c:	400200b8 	.word	0x400200b8
 8001910:	40020410 	.word	0x40020410
 8001914:	40020428 	.word	0x40020428
 8001918:	40020440 	.word	0x40020440
 800191c:	40020458 	.word	0x40020458
 8001920:	40020470 	.word	0x40020470
 8001924:	40020488 	.word	0x40020488
 8001928:	400204a0 	.word	0x400204a0
 800192c:	400204b8 	.word	0x400204b8
 8001930:	58025408 	.word	0x58025408
 8001934:	5802541c 	.word	0x5802541c
 8001938:	58025430 	.word	0x58025430
 800193c:	58025444 	.word	0x58025444
 8001940:	58025458 	.word	0x58025458
 8001944:	5802546c 	.word	0x5802546c
 8001948:	58025480 	.word	0x58025480
 800194c:	58025494 	.word	0x58025494
 8001950:	2300      	movs	r3, #0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d007      	beq.n	8001966 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001960:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001964:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a6d      	ldr	r2, [pc, #436]	@ (8001b20 <HAL_DMA_Abort+0x444>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d04a      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a6b      	ldr	r2, [pc, #428]	@ (8001b24 <HAL_DMA_Abort+0x448>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d045      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a6a      	ldr	r2, [pc, #424]	@ (8001b28 <HAL_DMA_Abort+0x44c>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d040      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a68      	ldr	r2, [pc, #416]	@ (8001b2c <HAL_DMA_Abort+0x450>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d03b      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a67      	ldr	r2, [pc, #412]	@ (8001b30 <HAL_DMA_Abort+0x454>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d036      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a65      	ldr	r2, [pc, #404]	@ (8001b34 <HAL_DMA_Abort+0x458>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d031      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a64      	ldr	r2, [pc, #400]	@ (8001b38 <HAL_DMA_Abort+0x45c>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d02c      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a62      	ldr	r2, [pc, #392]	@ (8001b3c <HAL_DMA_Abort+0x460>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d027      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a61      	ldr	r2, [pc, #388]	@ (8001b40 <HAL_DMA_Abort+0x464>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d022      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a5f      	ldr	r2, [pc, #380]	@ (8001b44 <HAL_DMA_Abort+0x468>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d01d      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a5e      	ldr	r2, [pc, #376]	@ (8001b48 <HAL_DMA_Abort+0x46c>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d018      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a5c      	ldr	r2, [pc, #368]	@ (8001b4c <HAL_DMA_Abort+0x470>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d013      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001b50 <HAL_DMA_Abort+0x474>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d00e      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a59      	ldr	r2, [pc, #356]	@ (8001b54 <HAL_DMA_Abort+0x478>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d009      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a58      	ldr	r2, [pc, #352]	@ (8001b58 <HAL_DMA_Abort+0x47c>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d004      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a56      	ldr	r2, [pc, #344]	@ (8001b5c <HAL_DMA_Abort+0x480>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d108      	bne.n	8001a18 <HAL_DMA_Abort+0x33c>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f022 0201 	bic.w	r2, r2, #1
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	e007      	b.n	8001a28 <HAL_DMA_Abort+0x34c>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f022 0201 	bic.w	r2, r2, #1
 8001a26:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001a28:	e013      	b.n	8001a52 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a2a:	f7fe fecd 	bl	80007c8 <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b05      	cmp	r3, #5
 8001a36:	d90c      	bls.n	8001a52 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2220      	movs	r2, #32
 8001a3c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2203      	movs	r2, #3
 8001a42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e12d      	b.n	8001cae <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1e5      	bne.n	8001a2a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a2f      	ldr	r2, [pc, #188]	@ (8001b20 <HAL_DMA_Abort+0x444>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d04a      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8001b24 <HAL_DMA_Abort+0x448>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d045      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a2c      	ldr	r2, [pc, #176]	@ (8001b28 <HAL_DMA_Abort+0x44c>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d040      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a2a      	ldr	r2, [pc, #168]	@ (8001b2c <HAL_DMA_Abort+0x450>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d03b      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a29      	ldr	r2, [pc, #164]	@ (8001b30 <HAL_DMA_Abort+0x454>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d036      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a27      	ldr	r2, [pc, #156]	@ (8001b34 <HAL_DMA_Abort+0x458>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d031      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a26      	ldr	r2, [pc, #152]	@ (8001b38 <HAL_DMA_Abort+0x45c>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d02c      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a24      	ldr	r2, [pc, #144]	@ (8001b3c <HAL_DMA_Abort+0x460>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d027      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a23      	ldr	r2, [pc, #140]	@ (8001b40 <HAL_DMA_Abort+0x464>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d022      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a21      	ldr	r2, [pc, #132]	@ (8001b44 <HAL_DMA_Abort+0x468>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d01d      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a20      	ldr	r2, [pc, #128]	@ (8001b48 <HAL_DMA_Abort+0x46c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d018      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a1e      	ldr	r2, [pc, #120]	@ (8001b4c <HAL_DMA_Abort+0x470>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d013      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a1d      	ldr	r2, [pc, #116]	@ (8001b50 <HAL_DMA_Abort+0x474>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d00e      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8001b54 <HAL_DMA_Abort+0x478>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d009      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a1a      	ldr	r2, [pc, #104]	@ (8001b58 <HAL_DMA_Abort+0x47c>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d004      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a18      	ldr	r2, [pc, #96]	@ (8001b5c <HAL_DMA_Abort+0x480>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d101      	bne.n	8001b02 <HAL_DMA_Abort+0x426>
 8001afe:	2301      	movs	r3, #1
 8001b00:	e000      	b.n	8001b04 <HAL_DMA_Abort+0x428>
 8001b02:	2300      	movs	r3, #0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d02b      	beq.n	8001b60 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b12:	f003 031f 	and.w	r3, r3, #31
 8001b16:	223f      	movs	r2, #63	@ 0x3f
 8001b18:	409a      	lsls	r2, r3
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	609a      	str	r2, [r3, #8]
 8001b1e:	e02a      	b.n	8001b76 <HAL_DMA_Abort+0x49a>
 8001b20:	40020010 	.word	0x40020010
 8001b24:	40020028 	.word	0x40020028
 8001b28:	40020040 	.word	0x40020040
 8001b2c:	40020058 	.word	0x40020058
 8001b30:	40020070 	.word	0x40020070
 8001b34:	40020088 	.word	0x40020088
 8001b38:	400200a0 	.word	0x400200a0
 8001b3c:	400200b8 	.word	0x400200b8
 8001b40:	40020410 	.word	0x40020410
 8001b44:	40020428 	.word	0x40020428
 8001b48:	40020440 	.word	0x40020440
 8001b4c:	40020458 	.word	0x40020458
 8001b50:	40020470 	.word	0x40020470
 8001b54:	40020488 	.word	0x40020488
 8001b58:	400204a0 	.word	0x400204a0
 8001b5c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b64:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b6a:	f003 031f 	and.w	r3, r3, #31
 8001b6e:	2201      	movs	r2, #1
 8001b70:	409a      	lsls	r2, r3
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a4f      	ldr	r2, [pc, #316]	@ (8001cb8 <HAL_DMA_Abort+0x5dc>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d072      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a4d      	ldr	r2, [pc, #308]	@ (8001cbc <HAL_DMA_Abort+0x5e0>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d06d      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a4c      	ldr	r2, [pc, #304]	@ (8001cc0 <HAL_DMA_Abort+0x5e4>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d068      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a4a      	ldr	r2, [pc, #296]	@ (8001cc4 <HAL_DMA_Abort+0x5e8>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d063      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a49      	ldr	r2, [pc, #292]	@ (8001cc8 <HAL_DMA_Abort+0x5ec>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d05e      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a47      	ldr	r2, [pc, #284]	@ (8001ccc <HAL_DMA_Abort+0x5f0>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d059      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a46      	ldr	r2, [pc, #280]	@ (8001cd0 <HAL_DMA_Abort+0x5f4>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d054      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a44      	ldr	r2, [pc, #272]	@ (8001cd4 <HAL_DMA_Abort+0x5f8>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d04f      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a43      	ldr	r2, [pc, #268]	@ (8001cd8 <HAL_DMA_Abort+0x5fc>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d04a      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a41      	ldr	r2, [pc, #260]	@ (8001cdc <HAL_DMA_Abort+0x600>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d045      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a40      	ldr	r2, [pc, #256]	@ (8001ce0 <HAL_DMA_Abort+0x604>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d040      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a3e      	ldr	r2, [pc, #248]	@ (8001ce4 <HAL_DMA_Abort+0x608>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d03b      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a3d      	ldr	r2, [pc, #244]	@ (8001ce8 <HAL_DMA_Abort+0x60c>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d036      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a3b      	ldr	r2, [pc, #236]	@ (8001cec <HAL_DMA_Abort+0x610>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d031      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a3a      	ldr	r2, [pc, #232]	@ (8001cf0 <HAL_DMA_Abort+0x614>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d02c      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a38      	ldr	r2, [pc, #224]	@ (8001cf4 <HAL_DMA_Abort+0x618>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d027      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a37      	ldr	r2, [pc, #220]	@ (8001cf8 <HAL_DMA_Abort+0x61c>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d022      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a35      	ldr	r2, [pc, #212]	@ (8001cfc <HAL_DMA_Abort+0x620>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d01d      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a34      	ldr	r2, [pc, #208]	@ (8001d00 <HAL_DMA_Abort+0x624>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d018      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a32      	ldr	r2, [pc, #200]	@ (8001d04 <HAL_DMA_Abort+0x628>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d013      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a31      	ldr	r2, [pc, #196]	@ (8001d08 <HAL_DMA_Abort+0x62c>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d00e      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a2f      	ldr	r2, [pc, #188]	@ (8001d0c <HAL_DMA_Abort+0x630>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d009      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a2e      	ldr	r2, [pc, #184]	@ (8001d10 <HAL_DMA_Abort+0x634>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d004      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a2c      	ldr	r2, [pc, #176]	@ (8001d14 <HAL_DMA_Abort+0x638>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d101      	bne.n	8001c6a <HAL_DMA_Abort+0x58e>
 8001c66:	2301      	movs	r3, #1
 8001c68:	e000      	b.n	8001c6c <HAL_DMA_Abort+0x590>
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d015      	beq.n	8001c9c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001c78:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d00c      	beq.n	8001c9c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c90:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001c9a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3718      	adds	r7, #24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40020010 	.word	0x40020010
 8001cbc:	40020028 	.word	0x40020028
 8001cc0:	40020040 	.word	0x40020040
 8001cc4:	40020058 	.word	0x40020058
 8001cc8:	40020070 	.word	0x40020070
 8001ccc:	40020088 	.word	0x40020088
 8001cd0:	400200a0 	.word	0x400200a0
 8001cd4:	400200b8 	.word	0x400200b8
 8001cd8:	40020410 	.word	0x40020410
 8001cdc:	40020428 	.word	0x40020428
 8001ce0:	40020440 	.word	0x40020440
 8001ce4:	40020458 	.word	0x40020458
 8001ce8:	40020470 	.word	0x40020470
 8001cec:	40020488 	.word	0x40020488
 8001cf0:	400204a0 	.word	0x400204a0
 8001cf4:	400204b8 	.word	0x400204b8
 8001cf8:	58025408 	.word	0x58025408
 8001cfc:	5802541c 	.word	0x5802541c
 8001d00:	58025430 	.word	0x58025430
 8001d04:	58025444 	.word	0x58025444
 8001d08:	58025458 	.word	0x58025458
 8001d0c:	5802546c 	.word	0x5802546c
 8001d10:	58025480 	.word	0x58025480
 8001d14:	58025494 	.word	0x58025494

08001d18 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e237      	b.n	800219a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d004      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2280      	movs	r2, #128	@ 0x80
 8001d3a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e22c      	b.n	800219a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a5c      	ldr	r2, [pc, #368]	@ (8001eb8 <HAL_DMA_Abort_IT+0x1a0>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d04a      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a5b      	ldr	r2, [pc, #364]	@ (8001ebc <HAL_DMA_Abort_IT+0x1a4>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d045      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a59      	ldr	r2, [pc, #356]	@ (8001ec0 <HAL_DMA_Abort_IT+0x1a8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d040      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a58      	ldr	r2, [pc, #352]	@ (8001ec4 <HAL_DMA_Abort_IT+0x1ac>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d03b      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a56      	ldr	r2, [pc, #344]	@ (8001ec8 <HAL_DMA_Abort_IT+0x1b0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d036      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a55      	ldr	r2, [pc, #340]	@ (8001ecc <HAL_DMA_Abort_IT+0x1b4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d031      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a53      	ldr	r2, [pc, #332]	@ (8001ed0 <HAL_DMA_Abort_IT+0x1b8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d02c      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a52      	ldr	r2, [pc, #328]	@ (8001ed4 <HAL_DMA_Abort_IT+0x1bc>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d027      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a50      	ldr	r2, [pc, #320]	@ (8001ed8 <HAL_DMA_Abort_IT+0x1c0>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d022      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a4f      	ldr	r2, [pc, #316]	@ (8001edc <HAL_DMA_Abort_IT+0x1c4>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d01d      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a4d      	ldr	r2, [pc, #308]	@ (8001ee0 <HAL_DMA_Abort_IT+0x1c8>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d018      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a4c      	ldr	r2, [pc, #304]	@ (8001ee4 <HAL_DMA_Abort_IT+0x1cc>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d013      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a4a      	ldr	r2, [pc, #296]	@ (8001ee8 <HAL_DMA_Abort_IT+0x1d0>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d00e      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a49      	ldr	r2, [pc, #292]	@ (8001eec <HAL_DMA_Abort_IT+0x1d4>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d009      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a47      	ldr	r2, [pc, #284]	@ (8001ef0 <HAL_DMA_Abort_IT+0x1d8>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d004      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a46      	ldr	r2, [pc, #280]	@ (8001ef4 <HAL_DMA_Abort_IT+0x1dc>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d101      	bne.n	8001de4 <HAL_DMA_Abort_IT+0xcc>
 8001de0:	2301      	movs	r3, #1
 8001de2:	e000      	b.n	8001de6 <HAL_DMA_Abort_IT+0xce>
 8001de4:	2300      	movs	r3, #0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 8086 	beq.w	8001ef8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2204      	movs	r2, #4
 8001df0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a2f      	ldr	r2, [pc, #188]	@ (8001eb8 <HAL_DMA_Abort_IT+0x1a0>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d04a      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a2e      	ldr	r2, [pc, #184]	@ (8001ebc <HAL_DMA_Abort_IT+0x1a4>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d045      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a2c      	ldr	r2, [pc, #176]	@ (8001ec0 <HAL_DMA_Abort_IT+0x1a8>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d040      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a2b      	ldr	r2, [pc, #172]	@ (8001ec4 <HAL_DMA_Abort_IT+0x1ac>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d03b      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a29      	ldr	r2, [pc, #164]	@ (8001ec8 <HAL_DMA_Abort_IT+0x1b0>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d036      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a28      	ldr	r2, [pc, #160]	@ (8001ecc <HAL_DMA_Abort_IT+0x1b4>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d031      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a26      	ldr	r2, [pc, #152]	@ (8001ed0 <HAL_DMA_Abort_IT+0x1b8>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d02c      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a25      	ldr	r2, [pc, #148]	@ (8001ed4 <HAL_DMA_Abort_IT+0x1bc>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d027      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a23      	ldr	r2, [pc, #140]	@ (8001ed8 <HAL_DMA_Abort_IT+0x1c0>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d022      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a22      	ldr	r2, [pc, #136]	@ (8001edc <HAL_DMA_Abort_IT+0x1c4>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d01d      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a20      	ldr	r2, [pc, #128]	@ (8001ee0 <HAL_DMA_Abort_IT+0x1c8>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d018      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a1f      	ldr	r2, [pc, #124]	@ (8001ee4 <HAL_DMA_Abort_IT+0x1cc>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d013      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a1d      	ldr	r2, [pc, #116]	@ (8001ee8 <HAL_DMA_Abort_IT+0x1d0>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d00e      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001eec <HAL_DMA_Abort_IT+0x1d4>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d009      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef0 <HAL_DMA_Abort_IT+0x1d8>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d004      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a19      	ldr	r2, [pc, #100]	@ (8001ef4 <HAL_DMA_Abort_IT+0x1dc>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d108      	bne.n	8001ea6 <HAL_DMA_Abort_IT+0x18e>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f022 0201 	bic.w	r2, r2, #1
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	e178      	b.n	8002198 <HAL_DMA_Abort_IT+0x480>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 0201 	bic.w	r2, r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	e16f      	b.n	8002198 <HAL_DMA_Abort_IT+0x480>
 8001eb8:	40020010 	.word	0x40020010
 8001ebc:	40020028 	.word	0x40020028
 8001ec0:	40020040 	.word	0x40020040
 8001ec4:	40020058 	.word	0x40020058
 8001ec8:	40020070 	.word	0x40020070
 8001ecc:	40020088 	.word	0x40020088
 8001ed0:	400200a0 	.word	0x400200a0
 8001ed4:	400200b8 	.word	0x400200b8
 8001ed8:	40020410 	.word	0x40020410
 8001edc:	40020428 	.word	0x40020428
 8001ee0:	40020440 	.word	0x40020440
 8001ee4:	40020458 	.word	0x40020458
 8001ee8:	40020470 	.word	0x40020470
 8001eec:	40020488 	.word	0x40020488
 8001ef0:	400204a0 	.word	0x400204a0
 8001ef4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 020e 	bic.w	r2, r2, #14
 8001f06:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a6c      	ldr	r2, [pc, #432]	@ (80020c0 <HAL_DMA_Abort_IT+0x3a8>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d04a      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a6b      	ldr	r2, [pc, #428]	@ (80020c4 <HAL_DMA_Abort_IT+0x3ac>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d045      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a69      	ldr	r2, [pc, #420]	@ (80020c8 <HAL_DMA_Abort_IT+0x3b0>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d040      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a68      	ldr	r2, [pc, #416]	@ (80020cc <HAL_DMA_Abort_IT+0x3b4>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d03b      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a66      	ldr	r2, [pc, #408]	@ (80020d0 <HAL_DMA_Abort_IT+0x3b8>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d036      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a65      	ldr	r2, [pc, #404]	@ (80020d4 <HAL_DMA_Abort_IT+0x3bc>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d031      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a63      	ldr	r2, [pc, #396]	@ (80020d8 <HAL_DMA_Abort_IT+0x3c0>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d02c      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a62      	ldr	r2, [pc, #392]	@ (80020dc <HAL_DMA_Abort_IT+0x3c4>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d027      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a60      	ldr	r2, [pc, #384]	@ (80020e0 <HAL_DMA_Abort_IT+0x3c8>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d022      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a5f      	ldr	r2, [pc, #380]	@ (80020e4 <HAL_DMA_Abort_IT+0x3cc>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d01d      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a5d      	ldr	r2, [pc, #372]	@ (80020e8 <HAL_DMA_Abort_IT+0x3d0>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d018      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a5c      	ldr	r2, [pc, #368]	@ (80020ec <HAL_DMA_Abort_IT+0x3d4>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d013      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a5a      	ldr	r2, [pc, #360]	@ (80020f0 <HAL_DMA_Abort_IT+0x3d8>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d00e      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a59      	ldr	r2, [pc, #356]	@ (80020f4 <HAL_DMA_Abort_IT+0x3dc>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d009      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a57      	ldr	r2, [pc, #348]	@ (80020f8 <HAL_DMA_Abort_IT+0x3e0>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d004      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a56      	ldr	r2, [pc, #344]	@ (80020fc <HAL_DMA_Abort_IT+0x3e4>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d108      	bne.n	8001fba <HAL_DMA_Abort_IT+0x2a2>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f022 0201 	bic.w	r2, r2, #1
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	e007      	b.n	8001fca <HAL_DMA_Abort_IT+0x2b2>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 0201 	bic.w	r2, r2, #1
 8001fc8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a3c      	ldr	r2, [pc, #240]	@ (80020c0 <HAL_DMA_Abort_IT+0x3a8>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d072      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a3a      	ldr	r2, [pc, #232]	@ (80020c4 <HAL_DMA_Abort_IT+0x3ac>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d06d      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a39      	ldr	r2, [pc, #228]	@ (80020c8 <HAL_DMA_Abort_IT+0x3b0>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d068      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a37      	ldr	r2, [pc, #220]	@ (80020cc <HAL_DMA_Abort_IT+0x3b4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d063      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a36      	ldr	r2, [pc, #216]	@ (80020d0 <HAL_DMA_Abort_IT+0x3b8>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d05e      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a34      	ldr	r2, [pc, #208]	@ (80020d4 <HAL_DMA_Abort_IT+0x3bc>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d059      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a33      	ldr	r2, [pc, #204]	@ (80020d8 <HAL_DMA_Abort_IT+0x3c0>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d054      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a31      	ldr	r2, [pc, #196]	@ (80020dc <HAL_DMA_Abort_IT+0x3c4>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d04f      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a30      	ldr	r2, [pc, #192]	@ (80020e0 <HAL_DMA_Abort_IT+0x3c8>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d04a      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a2e      	ldr	r2, [pc, #184]	@ (80020e4 <HAL_DMA_Abort_IT+0x3cc>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d045      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a2d      	ldr	r2, [pc, #180]	@ (80020e8 <HAL_DMA_Abort_IT+0x3d0>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d040      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a2b      	ldr	r2, [pc, #172]	@ (80020ec <HAL_DMA_Abort_IT+0x3d4>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d03b      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a2a      	ldr	r2, [pc, #168]	@ (80020f0 <HAL_DMA_Abort_IT+0x3d8>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d036      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a28      	ldr	r2, [pc, #160]	@ (80020f4 <HAL_DMA_Abort_IT+0x3dc>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d031      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a27      	ldr	r2, [pc, #156]	@ (80020f8 <HAL_DMA_Abort_IT+0x3e0>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d02c      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a25      	ldr	r2, [pc, #148]	@ (80020fc <HAL_DMA_Abort_IT+0x3e4>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d027      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a24      	ldr	r2, [pc, #144]	@ (8002100 <HAL_DMA_Abort_IT+0x3e8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d022      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a22      	ldr	r2, [pc, #136]	@ (8002104 <HAL_DMA_Abort_IT+0x3ec>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d01d      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a21      	ldr	r2, [pc, #132]	@ (8002108 <HAL_DMA_Abort_IT+0x3f0>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d018      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a1f      	ldr	r2, [pc, #124]	@ (800210c <HAL_DMA_Abort_IT+0x3f4>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d013      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a1e      	ldr	r2, [pc, #120]	@ (8002110 <HAL_DMA_Abort_IT+0x3f8>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d00e      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002114 <HAL_DMA_Abort_IT+0x3fc>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d009      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002118 <HAL_DMA_Abort_IT+0x400>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d004      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a19      	ldr	r2, [pc, #100]	@ (800211c <HAL_DMA_Abort_IT+0x404>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d132      	bne.n	8002120 <HAL_DMA_Abort_IT+0x408>
 80020ba:	2301      	movs	r3, #1
 80020bc:	e031      	b.n	8002122 <HAL_DMA_Abort_IT+0x40a>
 80020be:	bf00      	nop
 80020c0:	40020010 	.word	0x40020010
 80020c4:	40020028 	.word	0x40020028
 80020c8:	40020040 	.word	0x40020040
 80020cc:	40020058 	.word	0x40020058
 80020d0:	40020070 	.word	0x40020070
 80020d4:	40020088 	.word	0x40020088
 80020d8:	400200a0 	.word	0x400200a0
 80020dc:	400200b8 	.word	0x400200b8
 80020e0:	40020410 	.word	0x40020410
 80020e4:	40020428 	.word	0x40020428
 80020e8:	40020440 	.word	0x40020440
 80020ec:	40020458 	.word	0x40020458
 80020f0:	40020470 	.word	0x40020470
 80020f4:	40020488 	.word	0x40020488
 80020f8:	400204a0 	.word	0x400204a0
 80020fc:	400204b8 	.word	0x400204b8
 8002100:	58025408 	.word	0x58025408
 8002104:	5802541c 	.word	0x5802541c
 8002108:	58025430 	.word	0x58025430
 800210c:	58025444 	.word	0x58025444
 8002110:	58025458 	.word	0x58025458
 8002114:	5802546c 	.word	0x5802546c
 8002118:	58025480 	.word	0x58025480
 800211c:	58025494 	.word	0x58025494
 8002120:	2300      	movs	r3, #0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d028      	beq.n	8002178 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002130:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002134:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002140:	f003 031f 	and.w	r3, r3, #31
 8002144:	2201      	movs	r2, #1
 8002146:	409a      	lsls	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002154:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800215a:	2b00      	cmp	r3, #0
 800215c:	d00c      	beq.n	8002178 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002168:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800216c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002176:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop

080021a4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08a      	sub	sp, #40	@ 0x28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021b0:	4b67      	ldr	r3, [pc, #412]	@ (8002350 <HAL_DMA_IRQHandler+0x1ac>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a67      	ldr	r2, [pc, #412]	@ (8002354 <HAL_DMA_IRQHandler+0x1b0>)
 80021b6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ba:	0a9b      	lsrs	r3, r3, #10
 80021bc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80021ca:	6a3b      	ldr	r3, [r7, #32]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a5f      	ldr	r2, [pc, #380]	@ (8002358 <HAL_DMA_IRQHandler+0x1b4>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d04a      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a5d      	ldr	r2, [pc, #372]	@ (800235c <HAL_DMA_IRQHandler+0x1b8>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d045      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a5c      	ldr	r2, [pc, #368]	@ (8002360 <HAL_DMA_IRQHandler+0x1bc>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d040      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a5a      	ldr	r2, [pc, #360]	@ (8002364 <HAL_DMA_IRQHandler+0x1c0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d03b      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a59      	ldr	r2, [pc, #356]	@ (8002368 <HAL_DMA_IRQHandler+0x1c4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d036      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a57      	ldr	r2, [pc, #348]	@ (800236c <HAL_DMA_IRQHandler+0x1c8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d031      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a56      	ldr	r2, [pc, #344]	@ (8002370 <HAL_DMA_IRQHandler+0x1cc>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d02c      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a54      	ldr	r2, [pc, #336]	@ (8002374 <HAL_DMA_IRQHandler+0x1d0>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d027      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a53      	ldr	r2, [pc, #332]	@ (8002378 <HAL_DMA_IRQHandler+0x1d4>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d022      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a51      	ldr	r2, [pc, #324]	@ (800237c <HAL_DMA_IRQHandler+0x1d8>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d01d      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a50      	ldr	r2, [pc, #320]	@ (8002380 <HAL_DMA_IRQHandler+0x1dc>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d018      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a4e      	ldr	r2, [pc, #312]	@ (8002384 <HAL_DMA_IRQHandler+0x1e0>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d013      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a4d      	ldr	r2, [pc, #308]	@ (8002388 <HAL_DMA_IRQHandler+0x1e4>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d00e      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a4b      	ldr	r2, [pc, #300]	@ (800238c <HAL_DMA_IRQHandler+0x1e8>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d009      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a4a      	ldr	r2, [pc, #296]	@ (8002390 <HAL_DMA_IRQHandler+0x1ec>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d004      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a48      	ldr	r2, [pc, #288]	@ (8002394 <HAL_DMA_IRQHandler+0x1f0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d101      	bne.n	800227a <HAL_DMA_IRQHandler+0xd6>
 8002276:	2301      	movs	r3, #1
 8002278:	e000      	b.n	800227c <HAL_DMA_IRQHandler+0xd8>
 800227a:	2300      	movs	r3, #0
 800227c:	2b00      	cmp	r3, #0
 800227e:	f000 842b 	beq.w	8002ad8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002286:	f003 031f 	and.w	r3, r3, #31
 800228a:	2208      	movs	r2, #8
 800228c:	409a      	lsls	r2, r3
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	4013      	ands	r3, r2
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 80a2 	beq.w	80023dc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a2e      	ldr	r2, [pc, #184]	@ (8002358 <HAL_DMA_IRQHandler+0x1b4>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d04a      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a2d      	ldr	r2, [pc, #180]	@ (800235c <HAL_DMA_IRQHandler+0x1b8>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d045      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a2b      	ldr	r2, [pc, #172]	@ (8002360 <HAL_DMA_IRQHandler+0x1bc>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d040      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a2a      	ldr	r2, [pc, #168]	@ (8002364 <HAL_DMA_IRQHandler+0x1c0>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d03b      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a28      	ldr	r2, [pc, #160]	@ (8002368 <HAL_DMA_IRQHandler+0x1c4>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d036      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a27      	ldr	r2, [pc, #156]	@ (800236c <HAL_DMA_IRQHandler+0x1c8>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d031      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a25      	ldr	r2, [pc, #148]	@ (8002370 <HAL_DMA_IRQHandler+0x1cc>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d02c      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a24      	ldr	r2, [pc, #144]	@ (8002374 <HAL_DMA_IRQHandler+0x1d0>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d027      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a22      	ldr	r2, [pc, #136]	@ (8002378 <HAL_DMA_IRQHandler+0x1d4>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d022      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a21      	ldr	r2, [pc, #132]	@ (800237c <HAL_DMA_IRQHandler+0x1d8>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d01d      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a1f      	ldr	r2, [pc, #124]	@ (8002380 <HAL_DMA_IRQHandler+0x1dc>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d018      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a1e      	ldr	r2, [pc, #120]	@ (8002384 <HAL_DMA_IRQHandler+0x1e0>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d013      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a1c      	ldr	r2, [pc, #112]	@ (8002388 <HAL_DMA_IRQHandler+0x1e4>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d00e      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a1b      	ldr	r2, [pc, #108]	@ (800238c <HAL_DMA_IRQHandler+0x1e8>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d009      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a19      	ldr	r2, [pc, #100]	@ (8002390 <HAL_DMA_IRQHandler+0x1ec>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d004      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a18      	ldr	r2, [pc, #96]	@ (8002394 <HAL_DMA_IRQHandler+0x1f0>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d12f      	bne.n	8002398 <HAL_DMA_IRQHandler+0x1f4>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0304 	and.w	r3, r3, #4
 8002342:	2b00      	cmp	r3, #0
 8002344:	bf14      	ite	ne
 8002346:	2301      	movne	r3, #1
 8002348:	2300      	moveq	r3, #0
 800234a:	b2db      	uxtb	r3, r3
 800234c:	e02e      	b.n	80023ac <HAL_DMA_IRQHandler+0x208>
 800234e:	bf00      	nop
 8002350:	24000008 	.word	0x24000008
 8002354:	1b4e81b5 	.word	0x1b4e81b5
 8002358:	40020010 	.word	0x40020010
 800235c:	40020028 	.word	0x40020028
 8002360:	40020040 	.word	0x40020040
 8002364:	40020058 	.word	0x40020058
 8002368:	40020070 	.word	0x40020070
 800236c:	40020088 	.word	0x40020088
 8002370:	400200a0 	.word	0x400200a0
 8002374:	400200b8 	.word	0x400200b8
 8002378:	40020410 	.word	0x40020410
 800237c:	40020428 	.word	0x40020428
 8002380:	40020440 	.word	0x40020440
 8002384:	40020458 	.word	0x40020458
 8002388:	40020470 	.word	0x40020470
 800238c:	40020488 	.word	0x40020488
 8002390:	400204a0 	.word	0x400204a0
 8002394:	400204b8 	.word	0x400204b8
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	bf14      	ite	ne
 80023a6:	2301      	movne	r3, #1
 80023a8:	2300      	moveq	r3, #0
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d015      	beq.n	80023dc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0204 	bic.w	r2, r2, #4
 80023be:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c4:	f003 031f 	and.w	r3, r3, #31
 80023c8:	2208      	movs	r2, #8
 80023ca:	409a      	lsls	r2, r3
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d4:	f043 0201 	orr.w	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e0:	f003 031f 	and.w	r3, r3, #31
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d06e      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a69      	ldr	r2, [pc, #420]	@ (800259c <HAL_DMA_IRQHandler+0x3f8>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d04a      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a67      	ldr	r2, [pc, #412]	@ (80025a0 <HAL_DMA_IRQHandler+0x3fc>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d045      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a66      	ldr	r2, [pc, #408]	@ (80025a4 <HAL_DMA_IRQHandler+0x400>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d040      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a64      	ldr	r2, [pc, #400]	@ (80025a8 <HAL_DMA_IRQHandler+0x404>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d03b      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a63      	ldr	r2, [pc, #396]	@ (80025ac <HAL_DMA_IRQHandler+0x408>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d036      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a61      	ldr	r2, [pc, #388]	@ (80025b0 <HAL_DMA_IRQHandler+0x40c>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d031      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a60      	ldr	r2, [pc, #384]	@ (80025b4 <HAL_DMA_IRQHandler+0x410>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d02c      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a5e      	ldr	r2, [pc, #376]	@ (80025b8 <HAL_DMA_IRQHandler+0x414>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d027      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a5d      	ldr	r2, [pc, #372]	@ (80025bc <HAL_DMA_IRQHandler+0x418>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d022      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a5b      	ldr	r2, [pc, #364]	@ (80025c0 <HAL_DMA_IRQHandler+0x41c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d01d      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a5a      	ldr	r2, [pc, #360]	@ (80025c4 <HAL_DMA_IRQHandler+0x420>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d018      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a58      	ldr	r2, [pc, #352]	@ (80025c8 <HAL_DMA_IRQHandler+0x424>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d013      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a57      	ldr	r2, [pc, #348]	@ (80025cc <HAL_DMA_IRQHandler+0x428>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d00e      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a55      	ldr	r2, [pc, #340]	@ (80025d0 <HAL_DMA_IRQHandler+0x42c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d009      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a54      	ldr	r2, [pc, #336]	@ (80025d4 <HAL_DMA_IRQHandler+0x430>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d004      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a52      	ldr	r2, [pc, #328]	@ (80025d8 <HAL_DMA_IRQHandler+0x434>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d10a      	bne.n	80024a8 <HAL_DMA_IRQHandler+0x304>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800249c:	2b00      	cmp	r3, #0
 800249e:	bf14      	ite	ne
 80024a0:	2301      	movne	r3, #1
 80024a2:	2300      	moveq	r3, #0
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	e003      	b.n	80024b0 <HAL_DMA_IRQHandler+0x30c>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2300      	movs	r3, #0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d00d      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	2201      	movs	r2, #1
 80024be:	409a      	lsls	r2, r3
 80024c0:	6a3b      	ldr	r3, [r7, #32]
 80024c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024c8:	f043 0202 	orr.w	r2, r3, #2
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d4:	f003 031f 	and.w	r3, r3, #31
 80024d8:	2204      	movs	r2, #4
 80024da:	409a      	lsls	r2, r3
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	4013      	ands	r3, r2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f000 808f 	beq.w	8002604 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a2c      	ldr	r2, [pc, #176]	@ (800259c <HAL_DMA_IRQHandler+0x3f8>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d04a      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a2a      	ldr	r2, [pc, #168]	@ (80025a0 <HAL_DMA_IRQHandler+0x3fc>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d045      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a29      	ldr	r2, [pc, #164]	@ (80025a4 <HAL_DMA_IRQHandler+0x400>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d040      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a27      	ldr	r2, [pc, #156]	@ (80025a8 <HAL_DMA_IRQHandler+0x404>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d03b      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a26      	ldr	r2, [pc, #152]	@ (80025ac <HAL_DMA_IRQHandler+0x408>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d036      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a24      	ldr	r2, [pc, #144]	@ (80025b0 <HAL_DMA_IRQHandler+0x40c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d031      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a23      	ldr	r2, [pc, #140]	@ (80025b4 <HAL_DMA_IRQHandler+0x410>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d02c      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a21      	ldr	r2, [pc, #132]	@ (80025b8 <HAL_DMA_IRQHandler+0x414>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d027      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a20      	ldr	r2, [pc, #128]	@ (80025bc <HAL_DMA_IRQHandler+0x418>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d022      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1e      	ldr	r2, [pc, #120]	@ (80025c0 <HAL_DMA_IRQHandler+0x41c>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d01d      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1d      	ldr	r2, [pc, #116]	@ (80025c4 <HAL_DMA_IRQHandler+0x420>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d018      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1b      	ldr	r2, [pc, #108]	@ (80025c8 <HAL_DMA_IRQHandler+0x424>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d013      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a1a      	ldr	r2, [pc, #104]	@ (80025cc <HAL_DMA_IRQHandler+0x428>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d00e      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a18      	ldr	r2, [pc, #96]	@ (80025d0 <HAL_DMA_IRQHandler+0x42c>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d009      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a17      	ldr	r2, [pc, #92]	@ (80025d4 <HAL_DMA_IRQHandler+0x430>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d004      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a15      	ldr	r2, [pc, #84]	@ (80025d8 <HAL_DMA_IRQHandler+0x434>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d12a      	bne.n	80025dc <HAL_DMA_IRQHandler+0x438>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	bf14      	ite	ne
 8002594:	2301      	movne	r3, #1
 8002596:	2300      	moveq	r3, #0
 8002598:	b2db      	uxtb	r3, r3
 800259a:	e023      	b.n	80025e4 <HAL_DMA_IRQHandler+0x440>
 800259c:	40020010 	.word	0x40020010
 80025a0:	40020028 	.word	0x40020028
 80025a4:	40020040 	.word	0x40020040
 80025a8:	40020058 	.word	0x40020058
 80025ac:	40020070 	.word	0x40020070
 80025b0:	40020088 	.word	0x40020088
 80025b4:	400200a0 	.word	0x400200a0
 80025b8:	400200b8 	.word	0x400200b8
 80025bc:	40020410 	.word	0x40020410
 80025c0:	40020428 	.word	0x40020428
 80025c4:	40020440 	.word	0x40020440
 80025c8:	40020458 	.word	0x40020458
 80025cc:	40020470 	.word	0x40020470
 80025d0:	40020488 	.word	0x40020488
 80025d4:	400204a0 	.word	0x400204a0
 80025d8:	400204b8 	.word	0x400204b8
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2300      	movs	r3, #0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00d      	beq.n	8002604 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ec:	f003 031f 	and.w	r3, r3, #31
 80025f0:	2204      	movs	r2, #4
 80025f2:	409a      	lsls	r2, r3
 80025f4:	6a3b      	ldr	r3, [r7, #32]
 80025f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025fc:	f043 0204 	orr.w	r2, r3, #4
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002608:	f003 031f 	and.w	r3, r3, #31
 800260c:	2210      	movs	r2, #16
 800260e:	409a      	lsls	r2, r3
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	4013      	ands	r3, r2
 8002614:	2b00      	cmp	r3, #0
 8002616:	f000 80a6 	beq.w	8002766 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a85      	ldr	r2, [pc, #532]	@ (8002834 <HAL_DMA_IRQHandler+0x690>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d04a      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a83      	ldr	r2, [pc, #524]	@ (8002838 <HAL_DMA_IRQHandler+0x694>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d045      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a82      	ldr	r2, [pc, #520]	@ (800283c <HAL_DMA_IRQHandler+0x698>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d040      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a80      	ldr	r2, [pc, #512]	@ (8002840 <HAL_DMA_IRQHandler+0x69c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d03b      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a7f      	ldr	r2, [pc, #508]	@ (8002844 <HAL_DMA_IRQHandler+0x6a0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d036      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a7d      	ldr	r2, [pc, #500]	@ (8002848 <HAL_DMA_IRQHandler+0x6a4>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d031      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a7c      	ldr	r2, [pc, #496]	@ (800284c <HAL_DMA_IRQHandler+0x6a8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d02c      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a7a      	ldr	r2, [pc, #488]	@ (8002850 <HAL_DMA_IRQHandler+0x6ac>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d027      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a79      	ldr	r2, [pc, #484]	@ (8002854 <HAL_DMA_IRQHandler+0x6b0>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d022      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a77      	ldr	r2, [pc, #476]	@ (8002858 <HAL_DMA_IRQHandler+0x6b4>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d01d      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a76      	ldr	r2, [pc, #472]	@ (800285c <HAL_DMA_IRQHandler+0x6b8>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d018      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a74      	ldr	r2, [pc, #464]	@ (8002860 <HAL_DMA_IRQHandler+0x6bc>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d013      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a73      	ldr	r2, [pc, #460]	@ (8002864 <HAL_DMA_IRQHandler+0x6c0>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d00e      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a71      	ldr	r2, [pc, #452]	@ (8002868 <HAL_DMA_IRQHandler+0x6c4>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d009      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a70      	ldr	r2, [pc, #448]	@ (800286c <HAL_DMA_IRQHandler+0x6c8>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d004      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a6e      	ldr	r2, [pc, #440]	@ (8002870 <HAL_DMA_IRQHandler+0x6cc>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d10a      	bne.n	80026d0 <HAL_DMA_IRQHandler+0x52c>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0308 	and.w	r3, r3, #8
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	bf14      	ite	ne
 80026c8:	2301      	movne	r3, #1
 80026ca:	2300      	moveq	r3, #0
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	e009      	b.n	80026e4 <HAL_DMA_IRQHandler+0x540>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0304 	and.w	r3, r3, #4
 80026da:	2b00      	cmp	r3, #0
 80026dc:	bf14      	ite	ne
 80026de:	2301      	movne	r3, #1
 80026e0:	2300      	moveq	r3, #0
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d03e      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ec:	f003 031f 	and.w	r3, r3, #31
 80026f0:	2210      	movs	r2, #16
 80026f2:	409a      	lsls	r2, r3
 80026f4:	6a3b      	ldr	r3, [r7, #32]
 80026f6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d018      	beq.n	8002738 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d108      	bne.n	8002726 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002718:	2b00      	cmp	r3, #0
 800271a:	d024      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	4798      	blx	r3
 8002724:	e01f      	b.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800272a:	2b00      	cmp	r3, #0
 800272c:	d01b      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	4798      	blx	r3
 8002736:	e016      	b.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002742:	2b00      	cmp	r3, #0
 8002744:	d107      	bne.n	8002756 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 0208 	bic.w	r2, r2, #8
 8002754:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276a:	f003 031f 	and.w	r3, r3, #31
 800276e:	2220      	movs	r2, #32
 8002770:	409a      	lsls	r2, r3
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	4013      	ands	r3, r2
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 8110 	beq.w	800299c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a2c      	ldr	r2, [pc, #176]	@ (8002834 <HAL_DMA_IRQHandler+0x690>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d04a      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a2b      	ldr	r2, [pc, #172]	@ (8002838 <HAL_DMA_IRQHandler+0x694>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d045      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a29      	ldr	r2, [pc, #164]	@ (800283c <HAL_DMA_IRQHandler+0x698>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d040      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a28      	ldr	r2, [pc, #160]	@ (8002840 <HAL_DMA_IRQHandler+0x69c>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d03b      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a26      	ldr	r2, [pc, #152]	@ (8002844 <HAL_DMA_IRQHandler+0x6a0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d036      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a25      	ldr	r2, [pc, #148]	@ (8002848 <HAL_DMA_IRQHandler+0x6a4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d031      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a23      	ldr	r2, [pc, #140]	@ (800284c <HAL_DMA_IRQHandler+0x6a8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d02c      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a22      	ldr	r2, [pc, #136]	@ (8002850 <HAL_DMA_IRQHandler+0x6ac>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d027      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a20      	ldr	r2, [pc, #128]	@ (8002854 <HAL_DMA_IRQHandler+0x6b0>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d022      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a1f      	ldr	r2, [pc, #124]	@ (8002858 <HAL_DMA_IRQHandler+0x6b4>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d01d      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a1d      	ldr	r2, [pc, #116]	@ (800285c <HAL_DMA_IRQHandler+0x6b8>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d018      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002860 <HAL_DMA_IRQHandler+0x6bc>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d013      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a1a      	ldr	r2, [pc, #104]	@ (8002864 <HAL_DMA_IRQHandler+0x6c0>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d00e      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a19      	ldr	r2, [pc, #100]	@ (8002868 <HAL_DMA_IRQHandler+0x6c4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d009      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a17      	ldr	r2, [pc, #92]	@ (800286c <HAL_DMA_IRQHandler+0x6c8>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d004      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a16      	ldr	r2, [pc, #88]	@ (8002870 <HAL_DMA_IRQHandler+0x6cc>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d12b      	bne.n	8002874 <HAL_DMA_IRQHandler+0x6d0>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0310 	and.w	r3, r3, #16
 8002826:	2b00      	cmp	r3, #0
 8002828:	bf14      	ite	ne
 800282a:	2301      	movne	r3, #1
 800282c:	2300      	moveq	r3, #0
 800282e:	b2db      	uxtb	r3, r3
 8002830:	e02a      	b.n	8002888 <HAL_DMA_IRQHandler+0x6e4>
 8002832:	bf00      	nop
 8002834:	40020010 	.word	0x40020010
 8002838:	40020028 	.word	0x40020028
 800283c:	40020040 	.word	0x40020040
 8002840:	40020058 	.word	0x40020058
 8002844:	40020070 	.word	0x40020070
 8002848:	40020088 	.word	0x40020088
 800284c:	400200a0 	.word	0x400200a0
 8002850:	400200b8 	.word	0x400200b8
 8002854:	40020410 	.word	0x40020410
 8002858:	40020428 	.word	0x40020428
 800285c:	40020440 	.word	0x40020440
 8002860:	40020458 	.word	0x40020458
 8002864:	40020470 	.word	0x40020470
 8002868:	40020488 	.word	0x40020488
 800286c:	400204a0 	.word	0x400204a0
 8002870:	400204b8 	.word	0x400204b8
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	bf14      	ite	ne
 8002882:	2301      	movne	r3, #1
 8002884:	2300      	moveq	r3, #0
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 8087 	beq.w	800299c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002892:	f003 031f 	and.w	r3, r3, #31
 8002896:	2220      	movs	r2, #32
 8002898:	409a      	lsls	r2, r3
 800289a:	6a3b      	ldr	r3, [r7, #32]
 800289c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d139      	bne.n	800291e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 0216 	bic.w	r2, r2, #22
 80028b8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	695a      	ldr	r2, [r3, #20]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028c8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d103      	bne.n	80028da <HAL_DMA_IRQHandler+0x736>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d007      	beq.n	80028ea <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0208 	bic.w	r2, r2, #8
 80028e8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ee:	f003 031f 	and.w	r3, r3, #31
 80028f2:	223f      	movs	r2, #63	@ 0x3f
 80028f4:	409a      	lsls	r2, r3
 80028f6:	6a3b      	ldr	r3, [r7, #32]
 80028f8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800290e:	2b00      	cmp	r3, #0
 8002910:	f000 834a 	beq.w	8002fa8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	4798      	blx	r3
          }
          return;
 800291c:	e344      	b.n	8002fa8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d018      	beq.n	800295e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d108      	bne.n	800294c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293e:	2b00      	cmp	r3, #0
 8002940:	d02c      	beq.n	800299c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	4798      	blx	r3
 800294a:	e027      	b.n	800299c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002950:	2b00      	cmp	r3, #0
 8002952:	d023      	beq.n	800299c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	4798      	blx	r3
 800295c:	e01e      	b.n	800299c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10f      	bne.n	800298c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0210 	bic.w	r2, r2, #16
 800297a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 8306 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 8088 	beq.w	8002ac4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2204      	movs	r2, #4
 80029b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a7a      	ldr	r2, [pc, #488]	@ (8002bac <HAL_DMA_IRQHandler+0xa08>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d04a      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a79      	ldr	r2, [pc, #484]	@ (8002bb0 <HAL_DMA_IRQHandler+0xa0c>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d045      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a77      	ldr	r2, [pc, #476]	@ (8002bb4 <HAL_DMA_IRQHandler+0xa10>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d040      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a76      	ldr	r2, [pc, #472]	@ (8002bb8 <HAL_DMA_IRQHandler+0xa14>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d03b      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a74      	ldr	r2, [pc, #464]	@ (8002bbc <HAL_DMA_IRQHandler+0xa18>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d036      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a73      	ldr	r2, [pc, #460]	@ (8002bc0 <HAL_DMA_IRQHandler+0xa1c>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d031      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a71      	ldr	r2, [pc, #452]	@ (8002bc4 <HAL_DMA_IRQHandler+0xa20>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d02c      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a70      	ldr	r2, [pc, #448]	@ (8002bc8 <HAL_DMA_IRQHandler+0xa24>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d027      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a6e      	ldr	r2, [pc, #440]	@ (8002bcc <HAL_DMA_IRQHandler+0xa28>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d022      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a6d      	ldr	r2, [pc, #436]	@ (8002bd0 <HAL_DMA_IRQHandler+0xa2c>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d01d      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a6b      	ldr	r2, [pc, #428]	@ (8002bd4 <HAL_DMA_IRQHandler+0xa30>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d018      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a6a      	ldr	r2, [pc, #424]	@ (8002bd8 <HAL_DMA_IRQHandler+0xa34>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d013      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a68      	ldr	r2, [pc, #416]	@ (8002bdc <HAL_DMA_IRQHandler+0xa38>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d00e      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a67      	ldr	r2, [pc, #412]	@ (8002be0 <HAL_DMA_IRQHandler+0xa3c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d009      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a65      	ldr	r2, [pc, #404]	@ (8002be4 <HAL_DMA_IRQHandler+0xa40>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d004      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a64      	ldr	r2, [pc, #400]	@ (8002be8 <HAL_DMA_IRQHandler+0xa44>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d108      	bne.n	8002a6e <HAL_DMA_IRQHandler+0x8ca>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 0201 	bic.w	r2, r2, #1
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	e007      	b.n	8002a7e <HAL_DMA_IRQHandler+0x8da>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0201 	bic.w	r2, r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	3301      	adds	r3, #1
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d307      	bcc.n	8002a9a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1f2      	bne.n	8002a7e <HAL_DMA_IRQHandler+0x8da>
 8002a98:	e000      	b.n	8002a9c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002a9a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d004      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2203      	movs	r2, #3
 8002aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002ab2:	e003      	b.n	8002abc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 8272 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	4798      	blx	r3
 8002ad6:	e26c      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a43      	ldr	r2, [pc, #268]	@ (8002bec <HAL_DMA_IRQHandler+0xa48>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d022      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a42      	ldr	r2, [pc, #264]	@ (8002bf0 <HAL_DMA_IRQHandler+0xa4c>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d01d      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a40      	ldr	r2, [pc, #256]	@ (8002bf4 <HAL_DMA_IRQHandler+0xa50>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d018      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a3f      	ldr	r2, [pc, #252]	@ (8002bf8 <HAL_DMA_IRQHandler+0xa54>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d013      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a3d      	ldr	r2, [pc, #244]	@ (8002bfc <HAL_DMA_IRQHandler+0xa58>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d00e      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a3c      	ldr	r2, [pc, #240]	@ (8002c00 <HAL_DMA_IRQHandler+0xa5c>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d009      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a3a      	ldr	r2, [pc, #232]	@ (8002c04 <HAL_DMA_IRQHandler+0xa60>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d004      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a39      	ldr	r2, [pc, #228]	@ (8002c08 <HAL_DMA_IRQHandler+0xa64>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d101      	bne.n	8002b2c <HAL_DMA_IRQHandler+0x988>
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <HAL_DMA_IRQHandler+0x98a>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 823f 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b40:	f003 031f 	and.w	r3, r3, #31
 8002b44:	2204      	movs	r2, #4
 8002b46:	409a      	lsls	r2, r3
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 80cd 	beq.w	8002cec <HAL_DMA_IRQHandler+0xb48>
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 80c7 	beq.w	8002cec <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b62:	f003 031f 	and.w	r3, r3, #31
 8002b66:	2204      	movs	r2, #4
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d049      	beq.n	8002c0c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d109      	bne.n	8002b96 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 8210 	beq.w	8002fac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b94:	e20a      	b.n	8002fac <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 8206 	beq.w	8002fac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ba8:	e200      	b.n	8002fac <HAL_DMA_IRQHandler+0xe08>
 8002baa:	bf00      	nop
 8002bac:	40020010 	.word	0x40020010
 8002bb0:	40020028 	.word	0x40020028
 8002bb4:	40020040 	.word	0x40020040
 8002bb8:	40020058 	.word	0x40020058
 8002bbc:	40020070 	.word	0x40020070
 8002bc0:	40020088 	.word	0x40020088
 8002bc4:	400200a0 	.word	0x400200a0
 8002bc8:	400200b8 	.word	0x400200b8
 8002bcc:	40020410 	.word	0x40020410
 8002bd0:	40020428 	.word	0x40020428
 8002bd4:	40020440 	.word	0x40020440
 8002bd8:	40020458 	.word	0x40020458
 8002bdc:	40020470 	.word	0x40020470
 8002be0:	40020488 	.word	0x40020488
 8002be4:	400204a0 	.word	0x400204a0
 8002be8:	400204b8 	.word	0x400204b8
 8002bec:	58025408 	.word	0x58025408
 8002bf0:	5802541c 	.word	0x5802541c
 8002bf4:	58025430 	.word	0x58025430
 8002bf8:	58025444 	.word	0x58025444
 8002bfc:	58025458 	.word	0x58025458
 8002c00:	5802546c 	.word	0x5802546c
 8002c04:	58025480 	.word	0x58025480
 8002c08:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	f003 0320 	and.w	r3, r3, #32
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d160      	bne.n	8002cd8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a7f      	ldr	r2, [pc, #508]	@ (8002e18 <HAL_DMA_IRQHandler+0xc74>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d04a      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a7d      	ldr	r2, [pc, #500]	@ (8002e1c <HAL_DMA_IRQHandler+0xc78>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d045      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a7c      	ldr	r2, [pc, #496]	@ (8002e20 <HAL_DMA_IRQHandler+0xc7c>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d040      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a7a      	ldr	r2, [pc, #488]	@ (8002e24 <HAL_DMA_IRQHandler+0xc80>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d03b      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a79      	ldr	r2, [pc, #484]	@ (8002e28 <HAL_DMA_IRQHandler+0xc84>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d036      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a77      	ldr	r2, [pc, #476]	@ (8002e2c <HAL_DMA_IRQHandler+0xc88>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d031      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a76      	ldr	r2, [pc, #472]	@ (8002e30 <HAL_DMA_IRQHandler+0xc8c>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d02c      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a74      	ldr	r2, [pc, #464]	@ (8002e34 <HAL_DMA_IRQHandler+0xc90>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d027      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a73      	ldr	r2, [pc, #460]	@ (8002e38 <HAL_DMA_IRQHandler+0xc94>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d022      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a71      	ldr	r2, [pc, #452]	@ (8002e3c <HAL_DMA_IRQHandler+0xc98>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d01d      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a70      	ldr	r2, [pc, #448]	@ (8002e40 <HAL_DMA_IRQHandler+0xc9c>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d018      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a6e      	ldr	r2, [pc, #440]	@ (8002e44 <HAL_DMA_IRQHandler+0xca0>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d013      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a6d      	ldr	r2, [pc, #436]	@ (8002e48 <HAL_DMA_IRQHandler+0xca4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d00e      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a6b      	ldr	r2, [pc, #428]	@ (8002e4c <HAL_DMA_IRQHandler+0xca8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d009      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a6a      	ldr	r2, [pc, #424]	@ (8002e50 <HAL_DMA_IRQHandler+0xcac>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d004      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a68      	ldr	r2, [pc, #416]	@ (8002e54 <HAL_DMA_IRQHandler+0xcb0>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d108      	bne.n	8002cc8 <HAL_DMA_IRQHandler+0xb24>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 0208 	bic.w	r2, r2, #8
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	e007      	b.n	8002cd8 <HAL_DMA_IRQHandler+0xb34>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0204 	bic.w	r2, r2, #4
 8002cd6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 8165 	beq.w	8002fac <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002cea:	e15f      	b.n	8002fac <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf0:	f003 031f 	and.w	r3, r3, #31
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	409a      	lsls	r2, r3
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 80c5 	beq.w	8002e8c <HAL_DMA_IRQHandler+0xce8>
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 80bf 	beq.w	8002e8c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d12:	f003 031f 	and.w	r3, r3, #31
 8002d16:	2202      	movs	r2, #2
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d018      	beq.n	8002d5a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d109      	bne.n	8002d46 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 813a 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d44:	e134      	b.n	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f000 8130 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d58:	e12a      	b.n	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	f003 0320 	and.w	r3, r3, #32
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f040 8089 	bne.w	8002e78 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a2b      	ldr	r2, [pc, #172]	@ (8002e18 <HAL_DMA_IRQHandler+0xc74>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d04a      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a29      	ldr	r2, [pc, #164]	@ (8002e1c <HAL_DMA_IRQHandler+0xc78>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d045      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a28      	ldr	r2, [pc, #160]	@ (8002e20 <HAL_DMA_IRQHandler+0xc7c>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d040      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a26      	ldr	r2, [pc, #152]	@ (8002e24 <HAL_DMA_IRQHandler+0xc80>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d03b      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a25      	ldr	r2, [pc, #148]	@ (8002e28 <HAL_DMA_IRQHandler+0xc84>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d036      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a23      	ldr	r2, [pc, #140]	@ (8002e2c <HAL_DMA_IRQHandler+0xc88>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d031      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a22      	ldr	r2, [pc, #136]	@ (8002e30 <HAL_DMA_IRQHandler+0xc8c>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d02c      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a20      	ldr	r2, [pc, #128]	@ (8002e34 <HAL_DMA_IRQHandler+0xc90>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d027      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a1f      	ldr	r2, [pc, #124]	@ (8002e38 <HAL_DMA_IRQHandler+0xc94>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d022      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e3c <HAL_DMA_IRQHandler+0xc98>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d01d      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a1c      	ldr	r2, [pc, #112]	@ (8002e40 <HAL_DMA_IRQHandler+0xc9c>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d018      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a1a      	ldr	r2, [pc, #104]	@ (8002e44 <HAL_DMA_IRQHandler+0xca0>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d013      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a19      	ldr	r2, [pc, #100]	@ (8002e48 <HAL_DMA_IRQHandler+0xca4>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d00e      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a17      	ldr	r2, [pc, #92]	@ (8002e4c <HAL_DMA_IRQHandler+0xca8>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d009      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a16      	ldr	r2, [pc, #88]	@ (8002e50 <HAL_DMA_IRQHandler+0xcac>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d004      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a14      	ldr	r2, [pc, #80]	@ (8002e54 <HAL_DMA_IRQHandler+0xcb0>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d128      	bne.n	8002e58 <HAL_DMA_IRQHandler+0xcb4>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0214 	bic.w	r2, r2, #20
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	e027      	b.n	8002e68 <HAL_DMA_IRQHandler+0xcc4>
 8002e18:	40020010 	.word	0x40020010
 8002e1c:	40020028 	.word	0x40020028
 8002e20:	40020040 	.word	0x40020040
 8002e24:	40020058 	.word	0x40020058
 8002e28:	40020070 	.word	0x40020070
 8002e2c:	40020088 	.word	0x40020088
 8002e30:	400200a0 	.word	0x400200a0
 8002e34:	400200b8 	.word	0x400200b8
 8002e38:	40020410 	.word	0x40020410
 8002e3c:	40020428 	.word	0x40020428
 8002e40:	40020440 	.word	0x40020440
 8002e44:	40020458 	.word	0x40020458
 8002e48:	40020470 	.word	0x40020470
 8002e4c:	40020488 	.word	0x40020488
 8002e50:	400204a0 	.word	0x400204a0
 8002e54:	400204b8 	.word	0x400204b8
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 020a 	bic.w	r2, r2, #10
 8002e66:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f000 8097 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002e8a:	e091      	b.n	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e90:	f003 031f 	and.w	r3, r3, #31
 8002e94:	2208      	movs	r2, #8
 8002e96:	409a      	lsls	r2, r3
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 8088 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	f003 0308 	and.w	r3, r3, #8
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8082 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a41      	ldr	r2, [pc, #260]	@ (8002fb8 <HAL_DMA_IRQHandler+0xe14>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d04a      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a3f      	ldr	r2, [pc, #252]	@ (8002fbc <HAL_DMA_IRQHandler+0xe18>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d045      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a3e      	ldr	r2, [pc, #248]	@ (8002fc0 <HAL_DMA_IRQHandler+0xe1c>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d040      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a3c      	ldr	r2, [pc, #240]	@ (8002fc4 <HAL_DMA_IRQHandler+0xe20>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d03b      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a3b      	ldr	r2, [pc, #236]	@ (8002fc8 <HAL_DMA_IRQHandler+0xe24>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d036      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a39      	ldr	r2, [pc, #228]	@ (8002fcc <HAL_DMA_IRQHandler+0xe28>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d031      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a38      	ldr	r2, [pc, #224]	@ (8002fd0 <HAL_DMA_IRQHandler+0xe2c>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d02c      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a36      	ldr	r2, [pc, #216]	@ (8002fd4 <HAL_DMA_IRQHandler+0xe30>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d027      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a35      	ldr	r2, [pc, #212]	@ (8002fd8 <HAL_DMA_IRQHandler+0xe34>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d022      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a33      	ldr	r2, [pc, #204]	@ (8002fdc <HAL_DMA_IRQHandler+0xe38>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d01d      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a32      	ldr	r2, [pc, #200]	@ (8002fe0 <HAL_DMA_IRQHandler+0xe3c>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d018      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a30      	ldr	r2, [pc, #192]	@ (8002fe4 <HAL_DMA_IRQHandler+0xe40>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d013      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a2f      	ldr	r2, [pc, #188]	@ (8002fe8 <HAL_DMA_IRQHandler+0xe44>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d00e      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a2d      	ldr	r2, [pc, #180]	@ (8002fec <HAL_DMA_IRQHandler+0xe48>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d009      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a2c      	ldr	r2, [pc, #176]	@ (8002ff0 <HAL_DMA_IRQHandler+0xe4c>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d004      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a2a      	ldr	r2, [pc, #168]	@ (8002ff4 <HAL_DMA_IRQHandler+0xe50>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d108      	bne.n	8002f60 <HAL_DMA_IRQHandler+0xdbc>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 021c 	bic.w	r2, r2, #28
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	e007      	b.n	8002f70 <HAL_DMA_IRQHandler+0xdcc>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 020e 	bic.w	r2, r2, #14
 8002f6e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f74:	f003 031f 	and.w	r3, r3, #31
 8002f78:	2201      	movs	r2, #1
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d009      	beq.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	4798      	blx	r3
 8002fa6:	e004      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002fa8:	bf00      	nop
 8002faa:	e002      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fac:	bf00      	nop
 8002fae:	e000      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fb0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002fb2:	3728      	adds	r7, #40	@ 0x28
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40020010 	.word	0x40020010
 8002fbc:	40020028 	.word	0x40020028
 8002fc0:	40020040 	.word	0x40020040
 8002fc4:	40020058 	.word	0x40020058
 8002fc8:	40020070 	.word	0x40020070
 8002fcc:	40020088 	.word	0x40020088
 8002fd0:	400200a0 	.word	0x400200a0
 8002fd4:	400200b8 	.word	0x400200b8
 8002fd8:	40020410 	.word	0x40020410
 8002fdc:	40020428 	.word	0x40020428
 8002fe0:	40020440 	.word	0x40020440
 8002fe4:	40020458 	.word	0x40020458
 8002fe8:	40020470 	.word	0x40020470
 8002fec:	40020488 	.word	0x40020488
 8002ff0:	400204a0 	.word	0x400204a0
 8002ff4:	400204b8 	.word	0x400204b8

08002ff8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003004:	4618      	mov	r0, r3
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003010:	b480      	push	{r7}
 8003012:	b087      	sub	sp, #28
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
 800301c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003022:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003028:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a7f      	ldr	r2, [pc, #508]	@ (800322c <DMA_SetConfig+0x21c>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d072      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a7d      	ldr	r2, [pc, #500]	@ (8003230 <DMA_SetConfig+0x220>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d06d      	beq.n	800311a <DMA_SetConfig+0x10a>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a7c      	ldr	r2, [pc, #496]	@ (8003234 <DMA_SetConfig+0x224>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d068      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a7a      	ldr	r2, [pc, #488]	@ (8003238 <DMA_SetConfig+0x228>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d063      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a79      	ldr	r2, [pc, #484]	@ (800323c <DMA_SetConfig+0x22c>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d05e      	beq.n	800311a <DMA_SetConfig+0x10a>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a77      	ldr	r2, [pc, #476]	@ (8003240 <DMA_SetConfig+0x230>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d059      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a76      	ldr	r2, [pc, #472]	@ (8003244 <DMA_SetConfig+0x234>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d054      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a74      	ldr	r2, [pc, #464]	@ (8003248 <DMA_SetConfig+0x238>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d04f      	beq.n	800311a <DMA_SetConfig+0x10a>
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a73      	ldr	r2, [pc, #460]	@ (800324c <DMA_SetConfig+0x23c>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d04a      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a71      	ldr	r2, [pc, #452]	@ (8003250 <DMA_SetConfig+0x240>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d045      	beq.n	800311a <DMA_SetConfig+0x10a>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a70      	ldr	r2, [pc, #448]	@ (8003254 <DMA_SetConfig+0x244>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d040      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a6e      	ldr	r2, [pc, #440]	@ (8003258 <DMA_SetConfig+0x248>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d03b      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a6d      	ldr	r2, [pc, #436]	@ (800325c <DMA_SetConfig+0x24c>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d036      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a6b      	ldr	r2, [pc, #428]	@ (8003260 <DMA_SetConfig+0x250>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d031      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a6a      	ldr	r2, [pc, #424]	@ (8003264 <DMA_SetConfig+0x254>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d02c      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a68      	ldr	r2, [pc, #416]	@ (8003268 <DMA_SetConfig+0x258>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d027      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a67      	ldr	r2, [pc, #412]	@ (800326c <DMA_SetConfig+0x25c>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d022      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a65      	ldr	r2, [pc, #404]	@ (8003270 <DMA_SetConfig+0x260>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d01d      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a64      	ldr	r2, [pc, #400]	@ (8003274 <DMA_SetConfig+0x264>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d018      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a62      	ldr	r2, [pc, #392]	@ (8003278 <DMA_SetConfig+0x268>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d013      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a61      	ldr	r2, [pc, #388]	@ (800327c <DMA_SetConfig+0x26c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d00e      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a5f      	ldr	r2, [pc, #380]	@ (8003280 <DMA_SetConfig+0x270>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d009      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a5e      	ldr	r2, [pc, #376]	@ (8003284 <DMA_SetConfig+0x274>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d004      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a5c      	ldr	r2, [pc, #368]	@ (8003288 <DMA_SetConfig+0x278>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d101      	bne.n	800311e <DMA_SetConfig+0x10e>
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <DMA_SetConfig+0x110>
 800311e:	2300      	movs	r3, #0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00d      	beq.n	8003140 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800312c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003132:	2b00      	cmp	r3, #0
 8003134:	d004      	beq.n	8003140 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800313e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a39      	ldr	r2, [pc, #228]	@ (800322c <DMA_SetConfig+0x21c>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d04a      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a38      	ldr	r2, [pc, #224]	@ (8003230 <DMA_SetConfig+0x220>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d045      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a36      	ldr	r2, [pc, #216]	@ (8003234 <DMA_SetConfig+0x224>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d040      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a35      	ldr	r2, [pc, #212]	@ (8003238 <DMA_SetConfig+0x228>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d03b      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a33      	ldr	r2, [pc, #204]	@ (800323c <DMA_SetConfig+0x22c>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d036      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a32      	ldr	r2, [pc, #200]	@ (8003240 <DMA_SetConfig+0x230>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d031      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a30      	ldr	r2, [pc, #192]	@ (8003244 <DMA_SetConfig+0x234>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d02c      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a2f      	ldr	r2, [pc, #188]	@ (8003248 <DMA_SetConfig+0x238>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d027      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a2d      	ldr	r2, [pc, #180]	@ (800324c <DMA_SetConfig+0x23c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d022      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a2c      	ldr	r2, [pc, #176]	@ (8003250 <DMA_SetConfig+0x240>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d01d      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003254 <DMA_SetConfig+0x244>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d018      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a29      	ldr	r2, [pc, #164]	@ (8003258 <DMA_SetConfig+0x248>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d013      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a27      	ldr	r2, [pc, #156]	@ (800325c <DMA_SetConfig+0x24c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d00e      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a26      	ldr	r2, [pc, #152]	@ (8003260 <DMA_SetConfig+0x250>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d009      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a24      	ldr	r2, [pc, #144]	@ (8003264 <DMA_SetConfig+0x254>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d004      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a23      	ldr	r2, [pc, #140]	@ (8003268 <DMA_SetConfig+0x258>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d101      	bne.n	80031e4 <DMA_SetConfig+0x1d4>
 80031e0:	2301      	movs	r3, #1
 80031e2:	e000      	b.n	80031e6 <DMA_SetConfig+0x1d6>
 80031e4:	2300      	movs	r3, #0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d059      	beq.n	800329e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ee:	f003 031f 	and.w	r3, r3, #31
 80031f2:	223f      	movs	r2, #63	@ 0x3f
 80031f4:	409a      	lsls	r2, r3
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003208:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	2b40      	cmp	r3, #64	@ 0x40
 8003218:	d138      	bne.n	800328c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800322a:	e086      	b.n	800333a <DMA_SetConfig+0x32a>
 800322c:	40020010 	.word	0x40020010
 8003230:	40020028 	.word	0x40020028
 8003234:	40020040 	.word	0x40020040
 8003238:	40020058 	.word	0x40020058
 800323c:	40020070 	.word	0x40020070
 8003240:	40020088 	.word	0x40020088
 8003244:	400200a0 	.word	0x400200a0
 8003248:	400200b8 	.word	0x400200b8
 800324c:	40020410 	.word	0x40020410
 8003250:	40020428 	.word	0x40020428
 8003254:	40020440 	.word	0x40020440
 8003258:	40020458 	.word	0x40020458
 800325c:	40020470 	.word	0x40020470
 8003260:	40020488 	.word	0x40020488
 8003264:	400204a0 	.word	0x400204a0
 8003268:	400204b8 	.word	0x400204b8
 800326c:	58025408 	.word	0x58025408
 8003270:	5802541c 	.word	0x5802541c
 8003274:	58025430 	.word	0x58025430
 8003278:	58025444 	.word	0x58025444
 800327c:	58025458 	.word	0x58025458
 8003280:	5802546c 	.word	0x5802546c
 8003284:	58025480 	.word	0x58025480
 8003288:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	60da      	str	r2, [r3, #12]
}
 800329c:	e04d      	b.n	800333a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a29      	ldr	r2, [pc, #164]	@ (8003348 <DMA_SetConfig+0x338>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d022      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a27      	ldr	r2, [pc, #156]	@ (800334c <DMA_SetConfig+0x33c>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d01d      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a26      	ldr	r2, [pc, #152]	@ (8003350 <DMA_SetConfig+0x340>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d018      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a24      	ldr	r2, [pc, #144]	@ (8003354 <DMA_SetConfig+0x344>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d013      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a23      	ldr	r2, [pc, #140]	@ (8003358 <DMA_SetConfig+0x348>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d00e      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a21      	ldr	r2, [pc, #132]	@ (800335c <DMA_SetConfig+0x34c>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d009      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a20      	ldr	r2, [pc, #128]	@ (8003360 <DMA_SetConfig+0x350>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d004      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a1e      	ldr	r2, [pc, #120]	@ (8003364 <DMA_SetConfig+0x354>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d101      	bne.n	80032f2 <DMA_SetConfig+0x2e2>
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <DMA_SetConfig+0x2e4>
 80032f2:	2300      	movs	r3, #0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d020      	beq.n	800333a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	2201      	movs	r2, #1
 8003302:	409a      	lsls	r2, r3
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	2b40      	cmp	r3, #64	@ 0x40
 8003316:	d108      	bne.n	800332a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	60da      	str	r2, [r3, #12]
}
 8003328:	e007      	b.n	800333a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68ba      	ldr	r2, [r7, #8]
 8003330:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	60da      	str	r2, [r3, #12]
}
 800333a:	bf00      	nop
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	58025408 	.word	0x58025408
 800334c:	5802541c 	.word	0x5802541c
 8003350:	58025430 	.word	0x58025430
 8003354:	58025444 	.word	0x58025444
 8003358:	58025458 	.word	0x58025458
 800335c:	5802546c 	.word	0x5802546c
 8003360:	58025480 	.word	0x58025480
 8003364:	58025494 	.word	0x58025494

08003368 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a42      	ldr	r2, [pc, #264]	@ (8003480 <DMA_CalcBaseAndBitshift+0x118>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d04a      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a41      	ldr	r2, [pc, #260]	@ (8003484 <DMA_CalcBaseAndBitshift+0x11c>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d045      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a3f      	ldr	r2, [pc, #252]	@ (8003488 <DMA_CalcBaseAndBitshift+0x120>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d040      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a3e      	ldr	r2, [pc, #248]	@ (800348c <DMA_CalcBaseAndBitshift+0x124>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d03b      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a3c      	ldr	r2, [pc, #240]	@ (8003490 <DMA_CalcBaseAndBitshift+0x128>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d036      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a3b      	ldr	r2, [pc, #236]	@ (8003494 <DMA_CalcBaseAndBitshift+0x12c>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d031      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a39      	ldr	r2, [pc, #228]	@ (8003498 <DMA_CalcBaseAndBitshift+0x130>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d02c      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a38      	ldr	r2, [pc, #224]	@ (800349c <DMA_CalcBaseAndBitshift+0x134>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d027      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a36      	ldr	r2, [pc, #216]	@ (80034a0 <DMA_CalcBaseAndBitshift+0x138>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d022      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a35      	ldr	r2, [pc, #212]	@ (80034a4 <DMA_CalcBaseAndBitshift+0x13c>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d01d      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a33      	ldr	r2, [pc, #204]	@ (80034a8 <DMA_CalcBaseAndBitshift+0x140>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d018      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a32      	ldr	r2, [pc, #200]	@ (80034ac <DMA_CalcBaseAndBitshift+0x144>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d013      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a30      	ldr	r2, [pc, #192]	@ (80034b0 <DMA_CalcBaseAndBitshift+0x148>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d00e      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2f      	ldr	r2, [pc, #188]	@ (80034b4 <DMA_CalcBaseAndBitshift+0x14c>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d009      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a2d      	ldr	r2, [pc, #180]	@ (80034b8 <DMA_CalcBaseAndBitshift+0x150>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d004      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a2c      	ldr	r2, [pc, #176]	@ (80034bc <DMA_CalcBaseAndBitshift+0x154>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d101      	bne.n	8003414 <DMA_CalcBaseAndBitshift+0xac>
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <DMA_CalcBaseAndBitshift+0xae>
 8003414:	2300      	movs	r3, #0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d024      	beq.n	8003464 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	b2db      	uxtb	r3, r3
 8003420:	3b10      	subs	r3, #16
 8003422:	4a27      	ldr	r2, [pc, #156]	@ (80034c0 <DMA_CalcBaseAndBitshift+0x158>)
 8003424:	fba2 2303 	umull	r2, r3, r2, r3
 8003428:	091b      	lsrs	r3, r3, #4
 800342a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	4a24      	ldr	r2, [pc, #144]	@ (80034c4 <DMA_CalcBaseAndBitshift+0x15c>)
 8003434:	5cd3      	ldrb	r3, [r2, r3]
 8003436:	461a      	mov	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2b03      	cmp	r3, #3
 8003440:	d908      	bls.n	8003454 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	461a      	mov	r2, r3
 8003448:	4b1f      	ldr	r3, [pc, #124]	@ (80034c8 <DMA_CalcBaseAndBitshift+0x160>)
 800344a:	4013      	ands	r3, r2
 800344c:	1d1a      	adds	r2, r3, #4
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	659a      	str	r2, [r3, #88]	@ 0x58
 8003452:	e00d      	b.n	8003470 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	461a      	mov	r2, r3
 800345a:	4b1b      	ldr	r3, [pc, #108]	@ (80034c8 <DMA_CalcBaseAndBitshift+0x160>)
 800345c:	4013      	ands	r3, r2
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	6593      	str	r3, [r2, #88]	@ 0x58
 8003462:	e005      	b.n	8003470 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003474:	4618      	mov	r0, r3
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	40020010 	.word	0x40020010
 8003484:	40020028 	.word	0x40020028
 8003488:	40020040 	.word	0x40020040
 800348c:	40020058 	.word	0x40020058
 8003490:	40020070 	.word	0x40020070
 8003494:	40020088 	.word	0x40020088
 8003498:	400200a0 	.word	0x400200a0
 800349c:	400200b8 	.word	0x400200b8
 80034a0:	40020410 	.word	0x40020410
 80034a4:	40020428 	.word	0x40020428
 80034a8:	40020440 	.word	0x40020440
 80034ac:	40020458 	.word	0x40020458
 80034b0:	40020470 	.word	0x40020470
 80034b4:	40020488 	.word	0x40020488
 80034b8:	400204a0 	.word	0x400204a0
 80034bc:	400204b8 	.word	0x400204b8
 80034c0:	aaaaaaab 	.word	0xaaaaaaab
 80034c4:	0800c808 	.word	0x0800c808
 80034c8:	fffffc00 	.word	0xfffffc00

080034cc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d120      	bne.n	8003522 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e4:	2b03      	cmp	r3, #3
 80034e6:	d858      	bhi.n	800359a <DMA_CheckFifoParam+0xce>
 80034e8:	a201      	add	r2, pc, #4	@ (adr r2, 80034f0 <DMA_CheckFifoParam+0x24>)
 80034ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ee:	bf00      	nop
 80034f0:	08003501 	.word	0x08003501
 80034f4:	08003513 	.word	0x08003513
 80034f8:	08003501 	.word	0x08003501
 80034fc:	0800359b 	.word	0x0800359b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003504:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d048      	beq.n	800359e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003510:	e045      	b.n	800359e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003516:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800351a:	d142      	bne.n	80035a2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003520:	e03f      	b.n	80035a2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800352a:	d123      	bne.n	8003574 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003530:	2b03      	cmp	r3, #3
 8003532:	d838      	bhi.n	80035a6 <DMA_CheckFifoParam+0xda>
 8003534:	a201      	add	r2, pc, #4	@ (adr r2, 800353c <DMA_CheckFifoParam+0x70>)
 8003536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353a:	bf00      	nop
 800353c:	0800354d 	.word	0x0800354d
 8003540:	08003553 	.word	0x08003553
 8003544:	0800354d 	.word	0x0800354d
 8003548:	08003565 	.word	0x08003565
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
        break;
 8003550:	e030      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003556:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d025      	beq.n	80035aa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003562:	e022      	b.n	80035aa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800356c:	d11f      	bne.n	80035ae <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003572:	e01c      	b.n	80035ae <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003578:	2b02      	cmp	r3, #2
 800357a:	d902      	bls.n	8003582 <DMA_CheckFifoParam+0xb6>
 800357c:	2b03      	cmp	r3, #3
 800357e:	d003      	beq.n	8003588 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003580:	e018      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	73fb      	strb	r3, [r7, #15]
        break;
 8003586:	e015      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00e      	beq.n	80035b2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	73fb      	strb	r3, [r7, #15]
    break;
 8003598:	e00b      	b.n	80035b2 <DMA_CheckFifoParam+0xe6>
        break;
 800359a:	bf00      	nop
 800359c:	e00a      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 800359e:	bf00      	nop
 80035a0:	e008      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035a2:	bf00      	nop
 80035a4:	e006      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035a6:	bf00      	nop
 80035a8:	e004      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035aa:	bf00      	nop
 80035ac:	e002      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035ae:	bf00      	nop
 80035b0:	e000      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
    break;
 80035b2:	bf00      	nop
    }
  }

  return status;
 80035b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop

080035c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b085      	sub	sp, #20
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a38      	ldr	r2, [pc, #224]	@ (80036b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d022      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a36      	ldr	r2, [pc, #216]	@ (80036bc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d01d      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a35      	ldr	r2, [pc, #212]	@ (80036c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d018      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a33      	ldr	r2, [pc, #204]	@ (80036c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d013      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a32      	ldr	r2, [pc, #200]	@ (80036c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d00e      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a30      	ldr	r2, [pc, #192]	@ (80036cc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d009      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a2f      	ldr	r2, [pc, #188]	@ (80036d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d004      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a2d      	ldr	r2, [pc, #180]	@ (80036d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d101      	bne.n	8003626 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003622:	2301      	movs	r3, #1
 8003624:	e000      	b.n	8003628 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003626:	2300      	movs	r3, #0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01a      	beq.n	8003662 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	3b08      	subs	r3, #8
 8003634:	4a28      	ldr	r2, [pc, #160]	@ (80036d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003636:	fba2 2303 	umull	r2, r3, r2, r3
 800363a:	091b      	lsrs	r3, r3, #4
 800363c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	4b26      	ldr	r3, [pc, #152]	@ (80036dc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003642:	4413      	add	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	461a      	mov	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a24      	ldr	r2, [pc, #144]	@ (80036e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003650:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f003 031f 	and.w	r3, r3, #31
 8003658:	2201      	movs	r2, #1
 800365a:	409a      	lsls	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003660:	e024      	b.n	80036ac <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	b2db      	uxtb	r3, r3
 8003668:	3b10      	subs	r3, #16
 800366a:	4a1e      	ldr	r2, [pc, #120]	@ (80036e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800366c:	fba2 2303 	umull	r2, r3, r2, r3
 8003670:	091b      	lsrs	r3, r3, #4
 8003672:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4a1c      	ldr	r2, [pc, #112]	@ (80036e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d806      	bhi.n	800368a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	4a1b      	ldr	r2, [pc, #108]	@ (80036ec <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d902      	bls.n	800368a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	3308      	adds	r3, #8
 8003688:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	4b18      	ldr	r3, [pc, #96]	@ (80036f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800368e:	4413      	add	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	461a      	mov	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a16      	ldr	r2, [pc, #88]	@ (80036f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800369c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f003 031f 	and.w	r3, r3, #31
 80036a4:	2201      	movs	r2, #1
 80036a6:	409a      	lsls	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80036ac:	bf00      	nop
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	58025408 	.word	0x58025408
 80036bc:	5802541c 	.word	0x5802541c
 80036c0:	58025430 	.word	0x58025430
 80036c4:	58025444 	.word	0x58025444
 80036c8:	58025458 	.word	0x58025458
 80036cc:	5802546c 	.word	0x5802546c
 80036d0:	58025480 	.word	0x58025480
 80036d4:	58025494 	.word	0x58025494
 80036d8:	cccccccd 	.word	0xcccccccd
 80036dc:	16009600 	.word	0x16009600
 80036e0:	58025880 	.word	0x58025880
 80036e4:	aaaaaaab 	.word	0xaaaaaaab
 80036e8:	400204b8 	.word	0x400204b8
 80036ec:	4002040f 	.word	0x4002040f
 80036f0:	10008200 	.word	0x10008200
 80036f4:	40020880 	.word	0x40020880

080036f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d04a      	beq.n	80037a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2b08      	cmp	r3, #8
 8003712:	d847      	bhi.n	80037a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a25      	ldr	r2, [pc, #148]	@ (80037b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d022      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a24      	ldr	r2, [pc, #144]	@ (80037b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d01d      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a22      	ldr	r2, [pc, #136]	@ (80037b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d018      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a21      	ldr	r2, [pc, #132]	@ (80037bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d013      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a1f      	ldr	r2, [pc, #124]	@ (80037c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d00e      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a1e      	ldr	r2, [pc, #120]	@ (80037c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d009      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a1c      	ldr	r2, [pc, #112]	@ (80037c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d004      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a1b      	ldr	r2, [pc, #108]	@ (80037cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d101      	bne.n	8003768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003764:	2301      	movs	r3, #1
 8003766:	e000      	b.n	800376a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003768:	2300      	movs	r3, #0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00a      	beq.n	8003784 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	4b17      	ldr	r3, [pc, #92]	@ (80037d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003772:	4413      	add	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	461a      	mov	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a15      	ldr	r2, [pc, #84]	@ (80037d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003780:	671a      	str	r2, [r3, #112]	@ 0x70
 8003782:	e009      	b.n	8003798 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	4b14      	ldr	r3, [pc, #80]	@ (80037d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003788:	4413      	add	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	461a      	mov	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a11      	ldr	r2, [pc, #68]	@ (80037dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003796:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	3b01      	subs	r3, #1
 800379c:	2201      	movs	r2, #1
 800379e:	409a      	lsls	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80037a4:	bf00      	nop
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	58025408 	.word	0x58025408
 80037b4:	5802541c 	.word	0x5802541c
 80037b8:	58025430 	.word	0x58025430
 80037bc:	58025444 	.word	0x58025444
 80037c0:	58025458 	.word	0x58025458
 80037c4:	5802546c 	.word	0x5802546c
 80037c8:	58025480 	.word	0x58025480
 80037cc:	58025494 	.word	0x58025494
 80037d0:	1600963f 	.word	0x1600963f
 80037d4:	58025940 	.word	0x58025940
 80037d8:	1000823f 	.word	0x1000823f
 80037dc:	40020940 	.word	0x40020940

080037e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b089      	sub	sp, #36	@ 0x24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80037ee:	4b89      	ldr	r3, [pc, #548]	@ (8003a14 <HAL_GPIO_Init+0x234>)
 80037f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037f2:	e194      	b.n	8003b1e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	2101      	movs	r1, #1
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003800:	4013      	ands	r3, r2
 8003802:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 8186 	beq.w	8003b18 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f003 0303 	and.w	r3, r3, #3
 8003814:	2b01      	cmp	r3, #1
 8003816:	d005      	beq.n	8003824 <HAL_GPIO_Init+0x44>
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f003 0303 	and.w	r3, r3, #3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d130      	bne.n	8003886 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	2203      	movs	r2, #3
 8003830:	fa02 f303 	lsl.w	r3, r2, r3
 8003834:	43db      	mvns	r3, r3
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	4013      	ands	r3, r2
 800383a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	68da      	ldr	r2, [r3, #12]
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	005b      	lsls	r3, r3, #1
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4313      	orrs	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800385a:	2201      	movs	r2, #1
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	43db      	mvns	r3, r3
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	4013      	ands	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	091b      	lsrs	r3, r3, #4
 8003870:	f003 0201 	and.w	r2, r3, #1
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	4313      	orrs	r3, r2
 800387e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f003 0303 	and.w	r3, r3, #3
 800388e:	2b03      	cmp	r3, #3
 8003890:	d017      	beq.n	80038c2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	2203      	movs	r2, #3
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	689a      	ldr	r2, [r3, #8]
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d123      	bne.n	8003916 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	08da      	lsrs	r2, r3, #3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3208      	adds	r2, #8
 80038d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	f003 0307 	and.w	r3, r3, #7
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	220f      	movs	r2, #15
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4013      	ands	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	4313      	orrs	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	08da      	lsrs	r2, r3, #3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3208      	adds	r2, #8
 8003910:	69b9      	ldr	r1, [r7, #24]
 8003912:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	2203      	movs	r2, #3
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	43db      	mvns	r3, r3
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	4013      	ands	r3, r2
 800392c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f003 0203 	and.w	r2, r3, #3
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4313      	orrs	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 80e0 	beq.w	8003b18 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003958:	4b2f      	ldr	r3, [pc, #188]	@ (8003a18 <HAL_GPIO_Init+0x238>)
 800395a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800395e:	4a2e      	ldr	r2, [pc, #184]	@ (8003a18 <HAL_GPIO_Init+0x238>)
 8003960:	f043 0302 	orr.w	r3, r3, #2
 8003964:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003968:	4b2b      	ldr	r3, [pc, #172]	@ (8003a18 <HAL_GPIO_Init+0x238>)
 800396a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003976:	4a29      	ldr	r2, [pc, #164]	@ (8003a1c <HAL_GPIO_Init+0x23c>)
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	089b      	lsrs	r3, r3, #2
 800397c:	3302      	adds	r3, #2
 800397e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003982:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	220f      	movs	r2, #15
 800398e:	fa02 f303 	lsl.w	r3, r2, r3
 8003992:	43db      	mvns	r3, r3
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	4013      	ands	r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a20      	ldr	r2, [pc, #128]	@ (8003a20 <HAL_GPIO_Init+0x240>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d052      	beq.n	8003a48 <HAL_GPIO_Init+0x268>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a24 <HAL_GPIO_Init+0x244>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d031      	beq.n	8003a0e <HAL_GPIO_Init+0x22e>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a1e      	ldr	r2, [pc, #120]	@ (8003a28 <HAL_GPIO_Init+0x248>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d02b      	beq.n	8003a0a <HAL_GPIO_Init+0x22a>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a1d      	ldr	r2, [pc, #116]	@ (8003a2c <HAL_GPIO_Init+0x24c>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d025      	beq.n	8003a06 <HAL_GPIO_Init+0x226>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003a30 <HAL_GPIO_Init+0x250>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d01f      	beq.n	8003a02 <HAL_GPIO_Init+0x222>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003a34 <HAL_GPIO_Init+0x254>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d019      	beq.n	80039fe <HAL_GPIO_Init+0x21e>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a1a      	ldr	r2, [pc, #104]	@ (8003a38 <HAL_GPIO_Init+0x258>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d013      	beq.n	80039fa <HAL_GPIO_Init+0x21a>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a19      	ldr	r2, [pc, #100]	@ (8003a3c <HAL_GPIO_Init+0x25c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00d      	beq.n	80039f6 <HAL_GPIO_Init+0x216>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a18      	ldr	r2, [pc, #96]	@ (8003a40 <HAL_GPIO_Init+0x260>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d007      	beq.n	80039f2 <HAL_GPIO_Init+0x212>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a17      	ldr	r2, [pc, #92]	@ (8003a44 <HAL_GPIO_Init+0x264>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d101      	bne.n	80039ee <HAL_GPIO_Init+0x20e>
 80039ea:	2309      	movs	r3, #9
 80039ec:	e02d      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039ee:	230a      	movs	r3, #10
 80039f0:	e02b      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039f2:	2308      	movs	r3, #8
 80039f4:	e029      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039f6:	2307      	movs	r3, #7
 80039f8:	e027      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039fa:	2306      	movs	r3, #6
 80039fc:	e025      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039fe:	2305      	movs	r3, #5
 8003a00:	e023      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a02:	2304      	movs	r3, #4
 8003a04:	e021      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a06:	2303      	movs	r3, #3
 8003a08:	e01f      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	e01d      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e01b      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a12:	bf00      	nop
 8003a14:	58000080 	.word	0x58000080
 8003a18:	58024400 	.word	0x58024400
 8003a1c:	58000400 	.word	0x58000400
 8003a20:	58020000 	.word	0x58020000
 8003a24:	58020400 	.word	0x58020400
 8003a28:	58020800 	.word	0x58020800
 8003a2c:	58020c00 	.word	0x58020c00
 8003a30:	58021000 	.word	0x58021000
 8003a34:	58021400 	.word	0x58021400
 8003a38:	58021800 	.word	0x58021800
 8003a3c:	58021c00 	.word	0x58021c00
 8003a40:	58022000 	.word	0x58022000
 8003a44:	58022400 	.word	0x58022400
 8003a48:	2300      	movs	r3, #0
 8003a4a:	69fa      	ldr	r2, [r7, #28]
 8003a4c:	f002 0203 	and.w	r2, r2, #3
 8003a50:	0092      	lsls	r2, r2, #2
 8003a52:	4093      	lsls	r3, r2
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a5a:	4938      	ldr	r1, [pc, #224]	@ (8003b3c <HAL_GPIO_Init+0x35c>)
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	089b      	lsrs	r3, r3, #2
 8003a60:	3302      	adds	r3, #2
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	43db      	mvns	r3, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4013      	ands	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003a8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003a96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	43db      	mvns	r3, r3
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003abc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	43db      	mvns	r3, r3
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	43db      	mvns	r3, r3
 8003af8:	69ba      	ldr	r2, [r7, #24]
 8003afa:	4013      	ands	r3, r2
 8003afc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003b0a:	69ba      	ldr	r2, [r7, #24]
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	fa22 f303 	lsr.w	r3, r2, r3
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f47f ae63 	bne.w	80037f4 <HAL_GPIO_Init+0x14>
  }
}
 8003b2e:	bf00      	nop
 8003b30:	bf00      	nop
 8003b32:	3724      	adds	r7, #36	@ 0x24
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr
 8003b3c:	58000400 	.word	0x58000400

08003b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	460b      	mov	r3, r1
 8003b4a:	807b      	strh	r3, [r7, #2]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b50:	787b      	ldrb	r3, [r7, #1]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d003      	beq.n	8003b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b56:	887a      	ldrh	r2, [r7, #2]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003b5c:	e003      	b.n	8003b66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003b5e:	887b      	ldrh	r3, [r7, #2]
 8003b60:	041a      	lsls	r2, r3, #16
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	619a      	str	r2, [r3, #24]
}
 8003b66:	bf00      	nop
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b72:	b480      	push	{r7}
 8003b74:	b085      	sub	sp, #20
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b84:	887a      	ldrh	r2, [r7, #2]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	041a      	lsls	r2, r3, #16
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	43d9      	mvns	r1, r3
 8003b90:	887b      	ldrh	r3, [r7, #2]
 8003b92:	400b      	ands	r3, r1
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	619a      	str	r2, [r3, #24]
}
 8003b9a:	bf00      	nop
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
	...

08003ba8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e08b      	b.n	8003cd2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d106      	bne.n	8003bd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f007 fa2a 	bl	800b028 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2224      	movs	r2, #36	@ 0x24
 8003bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 0201 	bic.w	r2, r2, #1
 8003bea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003bf8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689a      	ldr	r2, [r3, #8]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d107      	bne.n	8003c22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	689a      	ldr	r2, [r3, #8]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c1e:	609a      	str	r2, [r3, #8]
 8003c20:	e006      	b.n	8003c30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003c2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d108      	bne.n	8003c4a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c46:	605a      	str	r2, [r3, #4]
 8003c48:	e007      	b.n	8003c5a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	6859      	ldr	r1, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	4b1d      	ldr	r3, [pc, #116]	@ (8003cdc <HAL_I2C_Init+0x134>)
 8003c66:	430b      	orrs	r3, r1
 8003c68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68da      	ldr	r2, [r3, #12]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	691a      	ldr	r2, [r3, #16]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	69d9      	ldr	r1, [r3, #28]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1a      	ldr	r2, [r3, #32]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0201 	orr.w	r2, r2, #1
 8003cb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	02008000 	.word	0x02008000

08003ce0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af02      	add	r7, sp, #8
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	4608      	mov	r0, r1
 8003cea:	4611      	mov	r1, r2
 8003cec:	461a      	mov	r2, r3
 8003cee:	4603      	mov	r3, r0
 8003cf0:	817b      	strh	r3, [r7, #10]
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	813b      	strh	r3, [r7, #8]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b20      	cmp	r3, #32
 8003d04:	f040 80f9 	bne.w	8003efa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d08:	6a3b      	ldr	r3, [r7, #32]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d002      	beq.n	8003d14 <HAL_I2C_Mem_Write+0x34>
 8003d0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d105      	bne.n	8003d20 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d1a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e0ed      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d101      	bne.n	8003d2e <HAL_I2C_Mem_Write+0x4e>
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	e0e6      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d36:	f7fc fd47 	bl	80007c8 <HAL_GetTick>
 8003d3a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	9300      	str	r3, [sp, #0]
 8003d40:	2319      	movs	r3, #25
 8003d42:	2201      	movs	r2, #1
 8003d44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 fbc9 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e0d1      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2221      	movs	r2, #33	@ 0x21
 8003d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2240      	movs	r2, #64	@ 0x40
 8003d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a3a      	ldr	r2, [r7, #32]
 8003d72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d80:	88f8      	ldrh	r0, [r7, #6]
 8003d82:	893a      	ldrh	r2, [r7, #8]
 8003d84:	8979      	ldrh	r1, [r7, #10]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	9301      	str	r3, [sp, #4]
 8003d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	4603      	mov	r3, r0
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f000 fad9 	bl	8004348 <I2C_RequestMemoryWrite>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d005      	beq.n	8003da8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e0a9      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	2bff      	cmp	r3, #255	@ 0xff
 8003db0:	d90e      	bls.n	8003dd0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	22ff      	movs	r2, #255	@ 0xff
 8003db6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dbc:	b2da      	uxtb	r2, r3
 8003dbe:	8979      	ldrh	r1, [r7, #10]
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	f000 fd4d 	bl	8004868 <I2C_TransferConfig>
 8003dce:	e00f      	b.n	8003df0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dde:	b2da      	uxtb	r2, r3
 8003de0:	8979      	ldrh	r1, [r7, #10]
 8003de2:	2300      	movs	r3, #0
 8003de4:	9300      	str	r3, [sp, #0]
 8003de6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 fd3c 	bl	8004868 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003df0:	697a      	ldr	r2, [r7, #20]
 8003df2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 fbcc 	bl	8004592 <I2C_WaitOnTXISFlagUntilTimeout>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d001      	beq.n	8003e04 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e07b      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	781a      	ldrb	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	1c5a      	adds	r2, r3, #1
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	3b01      	subs	r3, #1
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d034      	beq.n	8003ea8 <HAL_I2C_Mem_Write+0x1c8>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d130      	bne.n	8003ea8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	2180      	movs	r1, #128	@ 0x80
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	f000 fb45 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e04d      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	2bff      	cmp	r3, #255	@ 0xff
 8003e68:	d90e      	bls.n	8003e88 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	22ff      	movs	r2, #255	@ 0xff
 8003e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	8979      	ldrh	r1, [r7, #10]
 8003e78:	2300      	movs	r3, #0
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 fcf1 	bl	8004868 <I2C_TransferConfig>
 8003e86:	e00f      	b.n	8003ea8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	8979      	ldrh	r1, [r7, #10]
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f000 fce0 	bl	8004868 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d19e      	bne.n	8003df0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 fbb2 	bl	8004620 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e01a      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	6859      	ldr	r1, [r3, #4]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8003f04 <HAL_I2C_Mem_Write+0x224>)
 8003eda:	400b      	ands	r3, r1
 8003edc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2220      	movs	r2, #32
 8003ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	e000      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003efa:	2302      	movs	r3, #2
  }
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3718      	adds	r7, #24
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	fe00e800 	.word	0xfe00e800

08003f08 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b088      	sub	sp, #32
 8003f0c:	af02      	add	r7, sp, #8
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	4608      	mov	r0, r1
 8003f12:	4611      	mov	r1, r2
 8003f14:	461a      	mov	r2, r3
 8003f16:	4603      	mov	r3, r0
 8003f18:	817b      	strh	r3, [r7, #10]
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	813b      	strh	r3, [r7, #8]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b20      	cmp	r3, #32
 8003f2c:	f040 80fd 	bne.w	800412a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f30:	6a3b      	ldr	r3, [r7, #32]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d002      	beq.n	8003f3c <HAL_I2C_Mem_Read+0x34>
 8003f36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d105      	bne.n	8003f48 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f42:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0f1      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d101      	bne.n	8003f56 <HAL_I2C_Mem_Read+0x4e>
 8003f52:	2302      	movs	r3, #2
 8003f54:	e0ea      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f5e:	f7fc fc33 	bl	80007c8 <HAL_GetTick>
 8003f62:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	9300      	str	r3, [sp, #0]
 8003f68:	2319      	movs	r3, #25
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 fab5 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d001      	beq.n	8003f80 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e0d5      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2222      	movs	r2, #34	@ 0x22
 8003f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2240      	movs	r2, #64	@ 0x40
 8003f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6a3a      	ldr	r2, [r7, #32]
 8003f9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003fa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fa8:	88f8      	ldrh	r0, [r7, #6]
 8003faa:	893a      	ldrh	r2, [r7, #8]
 8003fac:	8979      	ldrh	r1, [r7, #10]
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	9301      	str	r3, [sp, #4]
 8003fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f000 fa19 	bl	80043f0 <I2C_RequestMemoryRead>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d005      	beq.n	8003fd0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e0ad      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	2bff      	cmp	r3, #255	@ 0xff
 8003fd8:	d90e      	bls.n	8003ff8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	22ff      	movs	r2, #255	@ 0xff
 8003fde:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe4:	b2da      	uxtb	r2, r3
 8003fe6:	8979      	ldrh	r1, [r7, #10]
 8003fe8:	4b52      	ldr	r3, [pc, #328]	@ (8004134 <HAL_I2C_Mem_Read+0x22c>)
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	f000 fc39 	bl	8004868 <I2C_TransferConfig>
 8003ff6:	e00f      	b.n	8004018 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004006:	b2da      	uxtb	r2, r3
 8004008:	8979      	ldrh	r1, [r7, #10]
 800400a:	4b4a      	ldr	r3, [pc, #296]	@ (8004134 <HAL_I2C_Mem_Read+0x22c>)
 800400c:	9300      	str	r3, [sp, #0]
 800400e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 fc28 	bl	8004868 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401e:	2200      	movs	r2, #0
 8004020:	2104      	movs	r1, #4
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 fa5c 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d001      	beq.n	8004032 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e07c      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403c:	b2d2      	uxtb	r2, r2
 800403e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004044:	1c5a      	adds	r2, r3, #1
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800404e:	3b01      	subs	r3, #1
 8004050:	b29a      	uxth	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405a:	b29b      	uxth	r3, r3
 800405c:	3b01      	subs	r3, #1
 800405e:	b29a      	uxth	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004068:	b29b      	uxth	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d034      	beq.n	80040d8 <HAL_I2C_Mem_Read+0x1d0>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004072:	2b00      	cmp	r3, #0
 8004074:	d130      	bne.n	80040d8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800407c:	2200      	movs	r2, #0
 800407e:	2180      	movs	r1, #128	@ 0x80
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f000 fa2d 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d001      	beq.n	8004090 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e04d      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004094:	b29b      	uxth	r3, r3
 8004096:	2bff      	cmp	r3, #255	@ 0xff
 8004098:	d90e      	bls.n	80040b8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	22ff      	movs	r2, #255	@ 0xff
 800409e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	8979      	ldrh	r1, [r7, #10]
 80040a8:	2300      	movs	r3, #0
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 fbd9 	bl	8004868 <I2C_TransferConfig>
 80040b6:	e00f      	b.n	80040d8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040bc:	b29a      	uxth	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c6:	b2da      	uxtb	r2, r3
 80040c8:	8979      	ldrh	r1, [r7, #10]
 80040ca:	2300      	movs	r3, #0
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040d2:	68f8      	ldr	r0, [r7, #12]
 80040d4:	f000 fbc8 	bl	8004868 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040dc:	b29b      	uxth	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d19a      	bne.n	8004018 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040e6:	68f8      	ldr	r0, [r7, #12]
 80040e8:	f000 fa9a 	bl	8004620 <I2C_WaitOnSTOPFlagUntilTimeout>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d001      	beq.n	80040f6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e01a      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2220      	movs	r2, #32
 80040fc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	6859      	ldr	r1, [r3, #4]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	4b0b      	ldr	r3, [pc, #44]	@ (8004138 <HAL_I2C_Mem_Read+0x230>)
 800410a:	400b      	ands	r3, r1
 800410c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2220      	movs	r2, #32
 8004112:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	e000      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800412a:	2302      	movs	r3, #2
  }
}
 800412c:	4618      	mov	r0, r3
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	80002400 	.word	0x80002400
 8004138:	fe00e800 	.word	0xfe00e800

0800413c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b08a      	sub	sp, #40	@ 0x28
 8004140:	af02      	add	r7, sp, #8
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	607a      	str	r2, [r7, #4]
 8004146:	603b      	str	r3, [r7, #0]
 8004148:	460b      	mov	r3, r1
 800414a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8004150:	2300      	movs	r3, #0
 8004152:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b20      	cmp	r3, #32
 800415e:	f040 80e9 	bne.w	8004334 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800416c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004170:	d101      	bne.n	8004176 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8004172:	2302      	movs	r3, #2
 8004174:	e0df      	b.n	8004336 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_I2C_IsDeviceReady+0x48>
 8004180:	2302      	movs	r3, #2
 8004182:	e0d8      	b.n	8004336 <HAL_I2C_IsDeviceReady+0x1fa>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2224      	movs	r2, #36	@ 0x24
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d105      	bne.n	80041ae <HAL_I2C_IsDeviceReady+0x72>
 80041a2:	897b      	ldrh	r3, [r7, #10]
 80041a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80041a8:	4b65      	ldr	r3, [pc, #404]	@ (8004340 <HAL_I2C_IsDeviceReady+0x204>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	e004      	b.n	80041b8 <HAL_I2C_IsDeviceReady+0x7c>
 80041ae:	897b      	ldrh	r3, [r7, #10]
 80041b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80041b4:	4b63      	ldr	r3, [pc, #396]	@ (8004344 <HAL_I2C_IsDeviceReady+0x208>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	6812      	ldr	r2, [r2, #0]
 80041bc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80041be:	f7fc fb03 	bl	80007c8 <HAL_GetTick>
 80041c2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	f003 0320 	and.w	r3, r3, #32
 80041ce:	2b20      	cmp	r3, #32
 80041d0:	bf0c      	ite	eq
 80041d2:	2301      	moveq	r3, #1
 80041d4:	2300      	movne	r3, #0
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	f003 0310 	and.w	r3, r3, #16
 80041e4:	2b10      	cmp	r3, #16
 80041e6:	bf0c      	ite	eq
 80041e8:	2301      	moveq	r3, #1
 80041ea:	2300      	movne	r3, #0
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80041f0:	e034      	b.n	800425c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f8:	d01a      	beq.n	8004230 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80041fa:	f7fc fae5 	bl	80007c8 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	429a      	cmp	r2, r3
 8004208:	d302      	bcc.n	8004210 <HAL_I2C_IsDeviceReady+0xd4>
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10f      	bne.n	8004230 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2220      	movs	r2, #32
 8004214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421c:	f043 0220 	orr.w	r2, r3, #32
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e082      	b.n	8004336 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	f003 0320 	and.w	r3, r3, #32
 800423a:	2b20      	cmp	r3, #32
 800423c:	bf0c      	ite	eq
 800423e:	2301      	moveq	r3, #1
 8004240:	2300      	movne	r3, #0
 8004242:	b2db      	uxtb	r3, r3
 8004244:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	f003 0310 	and.w	r3, r3, #16
 8004250:	2b10      	cmp	r3, #16
 8004252:	bf0c      	ite	eq
 8004254:	2301      	moveq	r3, #1
 8004256:	2300      	movne	r3, #0
 8004258:	b2db      	uxtb	r3, r3
 800425a:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800425c:	7fbb      	ldrb	r3, [r7, #30]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d102      	bne.n	8004268 <HAL_I2C_IsDeviceReady+0x12c>
 8004262:	7f7b      	ldrb	r3, [r7, #29]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d0c4      	beq.n	80041f2 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	699b      	ldr	r3, [r3, #24]
 800426e:	f003 0310 	and.w	r3, r3, #16
 8004272:	2b10      	cmp	r3, #16
 8004274:	d027      	beq.n	80042c6 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	9300      	str	r3, [sp, #0]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	2200      	movs	r2, #0
 800427e:	2120      	movs	r1, #32
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f000 f92d 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00e      	beq.n	80042aa <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004290:	2b04      	cmp	r3, #4
 8004292:	d107      	bne.n	80042a4 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2220      	movs	r2, #32
 800429a:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	645a      	str	r2, [r3, #68]	@ 0x44
 80042a2:	e026      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	77fb      	strb	r3, [r7, #31]
 80042a8:	e023      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2220      	movs	r2, #32
 80042b0:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2220      	movs	r2, #32
 80042b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80042c2:	2300      	movs	r3, #0
 80042c4:	e037      	b.n	8004336 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	2210      	movs	r2, #16
 80042cc:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	2200      	movs	r2, #0
 80042d6:	2120      	movs	r1, #32
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f901 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d002      	beq.n	80042ea <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	77fb      	strb	r3, [r7, #31]
 80042e8:	e003      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2220      	movs	r2, #32
 80042f0:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	3301      	adds	r3, #1
 80042f6:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d904      	bls.n	800430a <HAL_I2C_IsDeviceReady+0x1ce>
 8004300:	7ffb      	ldrb	r3, [r7, #31]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d101      	bne.n	800430a <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8004306:	2300      	movs	r3, #0
 8004308:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	429a      	cmp	r2, r3
 8004310:	f63f af43 	bhi.w	800419a <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2220      	movs	r2, #32
 8004318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004320:	f043 0220 	orr.w	r2, r3, #32
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e000      	b.n	8004336 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8004334:	2302      	movs	r3, #2
  }
}
 8004336:	4618      	mov	r0, r3
 8004338:	3720      	adds	r7, #32
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	02002000 	.word	0x02002000
 8004344:	02002800 	.word	0x02002800

08004348 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af02      	add	r7, sp, #8
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	4608      	mov	r0, r1
 8004352:	4611      	mov	r1, r2
 8004354:	461a      	mov	r2, r3
 8004356:	4603      	mov	r3, r0
 8004358:	817b      	strh	r3, [r7, #10]
 800435a:	460b      	mov	r3, r1
 800435c:	813b      	strh	r3, [r7, #8]
 800435e:	4613      	mov	r3, r2
 8004360:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	b2da      	uxtb	r2, r3
 8004366:	8979      	ldrh	r1, [r7, #10]
 8004368:	4b20      	ldr	r3, [pc, #128]	@ (80043ec <I2C_RequestMemoryWrite+0xa4>)
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 fa79 	bl	8004868 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004376:	69fa      	ldr	r2, [r7, #28]
 8004378:	69b9      	ldr	r1, [r7, #24]
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f000 f909 	bl	8004592 <I2C_WaitOnTXISFlagUntilTimeout>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e02c      	b.n	80043e4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800438a:	88fb      	ldrh	r3, [r7, #6]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d105      	bne.n	800439c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004390:	893b      	ldrh	r3, [r7, #8]
 8004392:	b2da      	uxtb	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	629a      	str	r2, [r3, #40]	@ 0x28
 800439a:	e015      	b.n	80043c8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800439c:	893b      	ldrh	r3, [r7, #8]
 800439e:	0a1b      	lsrs	r3, r3, #8
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	b2da      	uxtb	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043aa:	69fa      	ldr	r2, [r7, #28]
 80043ac:	69b9      	ldr	r1, [r7, #24]
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f8ef 	bl	8004592 <I2C_WaitOnTXISFlagUntilTimeout>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e012      	b.n	80043e4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043be:	893b      	ldrh	r3, [r7, #8]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	9300      	str	r3, [sp, #0]
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	2200      	movs	r2, #0
 80043d0:	2180      	movs	r1, #128	@ 0x80
 80043d2:	68f8      	ldr	r0, [r7, #12]
 80043d4:	f000 f884 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e000      	b.n	80043e4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3710      	adds	r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	80002000 	.word	0x80002000

080043f0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b086      	sub	sp, #24
 80043f4:	af02      	add	r7, sp, #8
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	4608      	mov	r0, r1
 80043fa:	4611      	mov	r1, r2
 80043fc:	461a      	mov	r2, r3
 80043fe:	4603      	mov	r3, r0
 8004400:	817b      	strh	r3, [r7, #10]
 8004402:	460b      	mov	r3, r1
 8004404:	813b      	strh	r3, [r7, #8]
 8004406:	4613      	mov	r3, r2
 8004408:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800440a:	88fb      	ldrh	r3, [r7, #6]
 800440c:	b2da      	uxtb	r2, r3
 800440e:	8979      	ldrh	r1, [r7, #10]
 8004410:	4b20      	ldr	r3, [pc, #128]	@ (8004494 <I2C_RequestMemoryRead+0xa4>)
 8004412:	9300      	str	r3, [sp, #0]
 8004414:	2300      	movs	r3, #0
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f000 fa26 	bl	8004868 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800441c:	69fa      	ldr	r2, [r7, #28]
 800441e:	69b9      	ldr	r1, [r7, #24]
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 f8b6 	bl	8004592 <I2C_WaitOnTXISFlagUntilTimeout>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e02c      	b.n	800448a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004430:	88fb      	ldrh	r3, [r7, #6]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d105      	bne.n	8004442 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004436:	893b      	ldrh	r3, [r7, #8]
 8004438:	b2da      	uxtb	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004440:	e015      	b.n	800446e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004442:	893b      	ldrh	r3, [r7, #8]
 8004444:	0a1b      	lsrs	r3, r3, #8
 8004446:	b29b      	uxth	r3, r3
 8004448:	b2da      	uxtb	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004450:	69fa      	ldr	r2, [r7, #28]
 8004452:	69b9      	ldr	r1, [r7, #24]
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 f89c 	bl	8004592 <I2C_WaitOnTXISFlagUntilTimeout>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e012      	b.n	800448a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004464:	893b      	ldrh	r3, [r7, #8]
 8004466:	b2da      	uxtb	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	2200      	movs	r2, #0
 8004476:	2140      	movs	r1, #64	@ 0x40
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 f831 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e000      	b.n	800448a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	80002000 	.word	0x80002000

08004498 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d103      	bne.n	80044b6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2200      	movs	r2, #0
 80044b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d007      	beq.n	80044d4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699a      	ldr	r2, [r3, #24]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 0201 	orr.w	r2, r2, #1
 80044d2:	619a      	str	r2, [r3, #24]
  }
}
 80044d4:	bf00      	nop
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	603b      	str	r3, [r7, #0]
 80044ec:	4613      	mov	r3, r2
 80044ee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044f0:	e03b      	b.n	800456a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044f2:	69ba      	ldr	r2, [r7, #24]
 80044f4:	6839      	ldr	r1, [r7, #0]
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 f8d6 	bl	80046a8 <I2C_IsErrorOccurred>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e041      	b.n	800458a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800450c:	d02d      	beq.n	800456a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800450e:	f7fc f95b 	bl	80007c8 <HAL_GetTick>
 8004512:	4602      	mov	r2, r0
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d302      	bcc.n	8004524 <I2C_WaitOnFlagUntilTimeout+0x44>
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d122      	bne.n	800456a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	699a      	ldr	r2, [r3, #24]
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	4013      	ands	r3, r2
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	429a      	cmp	r2, r3
 8004532:	bf0c      	ite	eq
 8004534:	2301      	moveq	r3, #1
 8004536:	2300      	movne	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	461a      	mov	r2, r3
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	429a      	cmp	r2, r3
 8004540:	d113      	bne.n	800456a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004546:	f043 0220 	orr.w	r2, r3, #32
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2220      	movs	r2, #32
 8004552:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e00f      	b.n	800458a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	699a      	ldr	r2, [r3, #24]
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	4013      	ands	r3, r2
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	429a      	cmp	r2, r3
 8004578:	bf0c      	ite	eq
 800457a:	2301      	moveq	r3, #1
 800457c:	2300      	movne	r3, #0
 800457e:	b2db      	uxtb	r3, r3
 8004580:	461a      	mov	r2, r3
 8004582:	79fb      	ldrb	r3, [r7, #7]
 8004584:	429a      	cmp	r2, r3
 8004586:	d0b4      	beq.n	80044f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b084      	sub	sp, #16
 8004596:	af00      	add	r7, sp, #0
 8004598:	60f8      	str	r0, [r7, #12]
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800459e:	e033      	b.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	68b9      	ldr	r1, [r7, #8]
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f000 f87f 	bl	80046a8 <I2C_IsErrorOccurred>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e031      	b.n	8004618 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ba:	d025      	beq.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045bc:	f7fc f904 	bl	80007c8 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d302      	bcc.n	80045d2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d11a      	bne.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d013      	beq.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e4:	f043 0220 	orr.w	r2, r3, #32
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2220      	movs	r2, #32
 80045f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e007      	b.n	8004618 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b02      	cmp	r3, #2
 8004614:	d1c4      	bne.n	80045a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800462c:	e02f      	b.n	800468e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	68b9      	ldr	r1, [r7, #8]
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 f838 	bl	80046a8 <I2C_IsErrorOccurred>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d001      	beq.n	8004642 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e02d      	b.n	800469e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004642:	f7fc f8c1 	bl	80007c8 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	429a      	cmp	r2, r3
 8004650:	d302      	bcc.n	8004658 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d11a      	bne.n	800468e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	f003 0320 	and.w	r3, r3, #32
 8004662:	2b20      	cmp	r3, #32
 8004664:	d013      	beq.n	800468e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800466a:	f043 0220 	orr.w	r2, r3, #32
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2220      	movs	r2, #32
 8004676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e007      	b.n	800469e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	699b      	ldr	r3, [r3, #24]
 8004694:	f003 0320 	and.w	r3, r3, #32
 8004698:	2b20      	cmp	r3, #32
 800469a:	d1c8      	bne.n	800462e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
	...

080046a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b08a      	sub	sp, #40	@ 0x28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046b4:	2300      	movs	r3, #0
 80046b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80046c2:	2300      	movs	r3, #0
 80046c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	f003 0310 	and.w	r3, r3, #16
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d068      	beq.n	80047a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2210      	movs	r2, #16
 80046da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046dc:	e049      	b.n	8004772 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e4:	d045      	beq.n	8004772 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80046e6:	f7fc f86f 	bl	80007c8 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d302      	bcc.n	80046fc <I2C_IsErrorOccurred+0x54>
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d13a      	bne.n	8004772 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004706:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800470e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800471a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800471e:	d121      	bne.n	8004764 <I2C_IsErrorOccurred+0xbc>
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004726:	d01d      	beq.n	8004764 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004728:	7cfb      	ldrb	r3, [r7, #19]
 800472a:	2b20      	cmp	r3, #32
 800472c:	d01a      	beq.n	8004764 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800473c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800473e:	f7fc f843 	bl	80007c8 <HAL_GetTick>
 8004742:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004744:	e00e      	b.n	8004764 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004746:	f7fc f83f 	bl	80007c8 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b19      	cmp	r3, #25
 8004752:	d907      	bls.n	8004764 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004754:	6a3b      	ldr	r3, [r7, #32]
 8004756:	f043 0320 	orr.w	r3, r3, #32
 800475a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004762:	e006      	b.n	8004772 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	f003 0320 	and.w	r3, r3, #32
 800476e:	2b20      	cmp	r3, #32
 8004770:	d1e9      	bne.n	8004746 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	f003 0320 	and.w	r3, r3, #32
 800477c:	2b20      	cmp	r3, #32
 800477e:	d003      	beq.n	8004788 <I2C_IsErrorOccurred+0xe0>
 8004780:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004784:	2b00      	cmp	r3, #0
 8004786:	d0aa      	beq.n	80046de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004788:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800478c:	2b00      	cmp	r3, #0
 800478e:	d103      	bne.n	8004798 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2220      	movs	r2, #32
 8004796:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004798:	6a3b      	ldr	r3, [r7, #32]
 800479a:	f043 0304 	orr.w	r3, r3, #4
 800479e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00b      	beq.n	80047d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80047b8:	6a3b      	ldr	r3, [r7, #32]
 80047ba:	f043 0301 	orr.w	r3, r3, #1
 80047be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00b      	beq.n	80047f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	f043 0308 	orr.w	r3, r3, #8
 80047e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80047ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00b      	beq.n	8004814 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	f043 0302 	orr.w	r3, r3, #2
 8004802:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800480c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004814:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004818:	2b00      	cmp	r3, #0
 800481a:	d01c      	beq.n	8004856 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f7ff fe3b 	bl	8004498 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	6859      	ldr	r1, [r3, #4]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	4b0d      	ldr	r3, [pc, #52]	@ (8004864 <I2C_IsErrorOccurred+0x1bc>)
 800482e:	400b      	ands	r3, r1
 8004830:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004836:	6a3b      	ldr	r3, [r7, #32]
 8004838:	431a      	orrs	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2220      	movs	r2, #32
 8004842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004856:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800485a:	4618      	mov	r0, r3
 800485c:	3728      	adds	r7, #40	@ 0x28
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	fe00e800 	.word	0xfe00e800

08004868 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004868:	b480      	push	{r7}
 800486a:	b087      	sub	sp, #28
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	607b      	str	r3, [r7, #4]
 8004872:	460b      	mov	r3, r1
 8004874:	817b      	strh	r3, [r7, #10]
 8004876:	4613      	mov	r3, r2
 8004878:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800487a:	897b      	ldrh	r3, [r7, #10]
 800487c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004880:	7a7b      	ldrb	r3, [r7, #9]
 8004882:	041b      	lsls	r3, r3, #16
 8004884:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004888:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800488e:	6a3b      	ldr	r3, [r7, #32]
 8004890:	4313      	orrs	r3, r2
 8004892:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004896:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	6a3b      	ldr	r3, [r7, #32]
 80048a0:	0d5b      	lsrs	r3, r3, #21
 80048a2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80048a6:	4b08      	ldr	r3, [pc, #32]	@ (80048c8 <I2C_TransferConfig+0x60>)
 80048a8:	430b      	orrs	r3, r1
 80048aa:	43db      	mvns	r3, r3
 80048ac:	ea02 0103 	and.w	r1, r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	430a      	orrs	r2, r1
 80048b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80048ba:	bf00      	nop
 80048bc:	371c      	adds	r7, #28
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	03ff63ff 	.word	0x03ff63ff

080048cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b20      	cmp	r3, #32
 80048e0:	d138      	bne.n	8004954 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d101      	bne.n	80048f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80048ec:	2302      	movs	r3, #2
 80048ee:	e032      	b.n	8004956 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2224      	movs	r2, #36	@ 0x24
 80048fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0201 	bic.w	r2, r2, #1
 800490e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800491e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6819      	ldr	r1, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	430a      	orrs	r2, r1
 800492e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f042 0201 	orr.w	r2, r2, #1
 800493e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2220      	movs	r2, #32
 8004944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004950:	2300      	movs	r3, #0
 8004952:	e000      	b.n	8004956 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004954:	2302      	movs	r3, #2
  }
}
 8004956:	4618      	mov	r0, r3
 8004958:	370c      	adds	r7, #12
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004962:	b480      	push	{r7}
 8004964:	b085      	sub	sp, #20
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
 800496a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b20      	cmp	r3, #32
 8004976:	d139      	bne.n	80049ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800497e:	2b01      	cmp	r3, #1
 8004980:	d101      	bne.n	8004986 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004982:	2302      	movs	r3, #2
 8004984:	e033      	b.n	80049ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2224      	movs	r2, #36	@ 0x24
 8004992:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 0201 	bic.w	r2, r2, #1
 80049a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80049b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	021b      	lsls	r3, r3, #8
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	4313      	orrs	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0201 	orr.w	r2, r2, #1
 80049d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2220      	movs	r2, #32
 80049dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80049e8:	2300      	movs	r3, #0
 80049ea:	e000      	b.n	80049ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80049ec:	2302      	movs	r3, #2
  }
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3714      	adds	r7, #20
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
	...

080049fc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004a04:	4b19      	ldr	r3, [pc, #100]	@ (8004a6c <HAL_PWREx_ConfigSupply+0x70>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	f003 0304 	and.w	r3, r3, #4
 8004a0c:	2b04      	cmp	r3, #4
 8004a0e:	d00a      	beq.n	8004a26 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004a10:	4b16      	ldr	r3, [pc, #88]	@ (8004a6c <HAL_PWREx_ConfigSupply+0x70>)
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	f003 0307 	and.w	r3, r3, #7
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d001      	beq.n	8004a22 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e01f      	b.n	8004a62 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004a22:	2300      	movs	r3, #0
 8004a24:	e01d      	b.n	8004a62 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004a26:	4b11      	ldr	r3, [pc, #68]	@ (8004a6c <HAL_PWREx_ConfigSupply+0x70>)
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	f023 0207 	bic.w	r2, r3, #7
 8004a2e:	490f      	ldr	r1, [pc, #60]	@ (8004a6c <HAL_PWREx_ConfigSupply+0x70>)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004a36:	f7fb fec7 	bl	80007c8 <HAL_GetTick>
 8004a3a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004a3c:	e009      	b.n	8004a52 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004a3e:	f7fb fec3 	bl	80007c8 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a4c:	d901      	bls.n	8004a52 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e007      	b.n	8004a62 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004a52:	4b06      	ldr	r3, [pc, #24]	@ (8004a6c <HAL_PWREx_ConfigSupply+0x70>)
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a5e:	d1ee      	bne.n	8004a3e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	58024800 	.word	0x58024800

08004a70 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b08c      	sub	sp, #48	@ 0x30
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d102      	bne.n	8004a84 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	f000 bc48 	b.w	8005314 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	f000 8088 	beq.w	8004ba2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a92:	4b99      	ldr	r3, [pc, #612]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004a9c:	4b96      	ldr	r3, [pc, #600]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aa4:	2b10      	cmp	r3, #16
 8004aa6:	d007      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x48>
 8004aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004aaa:	2b18      	cmp	r3, #24
 8004aac:	d111      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x62>
 8004aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab0:	f003 0303 	and.w	r3, r3, #3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d10c      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ab8:	4b8f      	ldr	r3, [pc, #572]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d06d      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x130>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d169      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	f000 bc21 	b.w	8005314 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ada:	d106      	bne.n	8004aea <HAL_RCC_OscConfig+0x7a>
 8004adc:	4b86      	ldr	r3, [pc, #536]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a85      	ldr	r2, [pc, #532]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004ae2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ae6:	6013      	str	r3, [r2, #0]
 8004ae8:	e02e      	b.n	8004b48 <HAL_RCC_OscConfig+0xd8>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10c      	bne.n	8004b0c <HAL_RCC_OscConfig+0x9c>
 8004af2:	4b81      	ldr	r3, [pc, #516]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a80      	ldr	r2, [pc, #512]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004af8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004afc:	6013      	str	r3, [r2, #0]
 8004afe:	4b7e      	ldr	r3, [pc, #504]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a7d      	ldr	r2, [pc, #500]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b08:	6013      	str	r3, [r2, #0]
 8004b0a:	e01d      	b.n	8004b48 <HAL_RCC_OscConfig+0xd8>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b14:	d10c      	bne.n	8004b30 <HAL_RCC_OscConfig+0xc0>
 8004b16:	4b78      	ldr	r3, [pc, #480]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a77      	ldr	r2, [pc, #476]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b20:	6013      	str	r3, [r2, #0]
 8004b22:	4b75      	ldr	r3, [pc, #468]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a74      	ldr	r2, [pc, #464]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b2c:	6013      	str	r3, [r2, #0]
 8004b2e:	e00b      	b.n	8004b48 <HAL_RCC_OscConfig+0xd8>
 8004b30:	4b71      	ldr	r3, [pc, #452]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a70      	ldr	r2, [pc, #448]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b3a:	6013      	str	r3, [r2, #0]
 8004b3c:	4b6e      	ldr	r3, [pc, #440]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a6d      	ldr	r2, [pc, #436]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d013      	beq.n	8004b78 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b50:	f7fb fe3a 	bl	80007c8 <HAL_GetTick>
 8004b54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b56:	e008      	b.n	8004b6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b58:	f7fb fe36 	bl	80007c8 <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b64      	cmp	r3, #100	@ 0x64
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e3d4      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b6a:	4b63      	ldr	r3, [pc, #396]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d0f0      	beq.n	8004b58 <HAL_RCC_OscConfig+0xe8>
 8004b76:	e014      	b.n	8004ba2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b78:	f7fb fe26 	bl	80007c8 <HAL_GetTick>
 8004b7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b7e:	e008      	b.n	8004b92 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b80:	f7fb fe22 	bl	80007c8 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b64      	cmp	r3, #100	@ 0x64
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e3c0      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004b92:	4b59      	ldr	r3, [pc, #356]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1f0      	bne.n	8004b80 <HAL_RCC_OscConfig+0x110>
 8004b9e:	e000      	b.n	8004ba2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ba0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f000 80ca 	beq.w	8004d44 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bb0:	4b51      	ldr	r3, [pc, #324]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bb8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004bba:	4b4f      	ldr	r3, [pc, #316]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bbe:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004bc0:	6a3b      	ldr	r3, [r7, #32]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d007      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x166>
 8004bc6:	6a3b      	ldr	r3, [r7, #32]
 8004bc8:	2b18      	cmp	r3, #24
 8004bca:	d156      	bne.n	8004c7a <HAL_RCC_OscConfig+0x20a>
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	f003 0303 	and.w	r3, r3, #3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d151      	bne.n	8004c7a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bd6:	4b48      	ldr	r3, [pc, #288]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0304 	and.w	r3, r3, #4
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d005      	beq.n	8004bee <HAL_RCC_OscConfig+0x17e>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d101      	bne.n	8004bee <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e392      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004bee:	4b42      	ldr	r3, [pc, #264]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f023 0219 	bic.w	r2, r3, #25
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	493f      	ldr	r1, [pc, #252]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c00:	f7fb fde2 	bl	80007c8 <HAL_GetTick>
 8004c04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c06:	e008      	b.n	8004c1a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c08:	f7fb fdde 	bl	80007c8 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d901      	bls.n	8004c1a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e37c      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c1a:	4b37      	ldr	r3, [pc, #220]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0304 	and.w	r3, r3, #4
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d0f0      	beq.n	8004c08 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c26:	f7fb fdff 	bl	8000828 <HAL_GetREVID>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d817      	bhi.n	8004c64 <HAL_RCC_OscConfig+0x1f4>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	2b40      	cmp	r3, #64	@ 0x40
 8004c3a:	d108      	bne.n	8004c4e <HAL_RCC_OscConfig+0x1de>
 8004c3c:	4b2e      	ldr	r3, [pc, #184]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004c44:	4a2c      	ldr	r2, [pc, #176]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004c46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c4a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c4c:	e07a      	b.n	8004d44 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c4e:	4b2a      	ldr	r3, [pc, #168]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	031b      	lsls	r3, r3, #12
 8004c5c:	4926      	ldr	r1, [pc, #152]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c62:	e06f      	b.n	8004d44 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c64:	4b24      	ldr	r3, [pc, #144]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	061b      	lsls	r3, r3, #24
 8004c72:	4921      	ldr	r1, [pc, #132]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c78:	e064      	b.n	8004d44 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d047      	beq.n	8004d12 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004c82:	4b1d      	ldr	r3, [pc, #116]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f023 0219 	bic.w	r2, r3, #25
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	491a      	ldr	r1, [pc, #104]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c94:	f7fb fd98 	bl	80007c8 <HAL_GetTick>
 8004c98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004c9a:	e008      	b.n	8004cae <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c9c:	f7fb fd94 	bl	80007c8 <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d901      	bls.n	8004cae <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e332      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cae:	4b12      	ldr	r3, [pc, #72]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0304 	and.w	r3, r3, #4
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d0f0      	beq.n	8004c9c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cba:	f7fb fdb5 	bl	8000828 <HAL_GetREVID>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d819      	bhi.n	8004cfc <HAL_RCC_OscConfig+0x28c>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	2b40      	cmp	r3, #64	@ 0x40
 8004cce:	d108      	bne.n	8004ce2 <HAL_RCC_OscConfig+0x272>
 8004cd0:	4b09      	ldr	r3, [pc, #36]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004cd8:	4a07      	ldr	r2, [pc, #28]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004cda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cde:	6053      	str	r3, [r2, #4]
 8004ce0:	e030      	b.n	8004d44 <HAL_RCC_OscConfig+0x2d4>
 8004ce2:	4b05      	ldr	r3, [pc, #20]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	031b      	lsls	r3, r3, #12
 8004cf0:	4901      	ldr	r1, [pc, #4]	@ (8004cf8 <HAL_RCC_OscConfig+0x288>)
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	604b      	str	r3, [r1, #4]
 8004cf6:	e025      	b.n	8004d44 <HAL_RCC_OscConfig+0x2d4>
 8004cf8:	58024400 	.word	0x58024400
 8004cfc:	4b9a      	ldr	r3, [pc, #616]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	061b      	lsls	r3, r3, #24
 8004d0a:	4997      	ldr	r1, [pc, #604]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	604b      	str	r3, [r1, #4]
 8004d10:	e018      	b.n	8004d44 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d12:	4b95      	ldr	r3, [pc, #596]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a94      	ldr	r2, [pc, #592]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004d18:	f023 0301 	bic.w	r3, r3, #1
 8004d1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1e:	f7fb fd53 	bl	80007c8 <HAL_GetTick>
 8004d22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d24:	e008      	b.n	8004d38 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d26:	f7fb fd4f 	bl	80007c8 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d901      	bls.n	8004d38 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e2ed      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d38:	4b8b      	ldr	r3, [pc, #556]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0304 	and.w	r3, r3, #4
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1f0      	bne.n	8004d26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0310 	and.w	r3, r3, #16
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 80a9 	beq.w	8004ea4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d52:	4b85      	ldr	r3, [pc, #532]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004d54:	691b      	ldr	r3, [r3, #16]
 8004d56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d5a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004d5c:	4b82      	ldr	r3, [pc, #520]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d60:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	2b08      	cmp	r3, #8
 8004d66:	d007      	beq.n	8004d78 <HAL_RCC_OscConfig+0x308>
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	2b18      	cmp	r3, #24
 8004d6c:	d13a      	bne.n	8004de4 <HAL_RCC_OscConfig+0x374>
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	f003 0303 	and.w	r3, r3, #3
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d135      	bne.n	8004de4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004d78:	4b7b      	ldr	r3, [pc, #492]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d005      	beq.n	8004d90 <HAL_RCC_OscConfig+0x320>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	69db      	ldr	r3, [r3, #28]
 8004d88:	2b80      	cmp	r3, #128	@ 0x80
 8004d8a:	d001      	beq.n	8004d90 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e2c1      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d90:	f7fb fd4a 	bl	8000828 <HAL_GetREVID>
 8004d94:	4603      	mov	r3, r0
 8004d96:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d817      	bhi.n	8004dce <HAL_RCC_OscConfig+0x35e>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	2b20      	cmp	r3, #32
 8004da4:	d108      	bne.n	8004db8 <HAL_RCC_OscConfig+0x348>
 8004da6:	4b70      	ldr	r3, [pc, #448]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004dae:	4a6e      	ldr	r2, [pc, #440]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004db0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004db4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004db6:	e075      	b.n	8004ea4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004db8:	4b6b      	ldr	r3, [pc, #428]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a1b      	ldr	r3, [r3, #32]
 8004dc4:	069b      	lsls	r3, r3, #26
 8004dc6:	4968      	ldr	r1, [pc, #416]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004dcc:	e06a      	b.n	8004ea4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004dce:	4b66      	ldr	r3, [pc, #408]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	061b      	lsls	r3, r3, #24
 8004ddc:	4962      	ldr	r1, [pc, #392]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004de2:	e05f      	b.n	8004ea4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	69db      	ldr	r3, [r3, #28]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d042      	beq.n	8004e72 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004dec:	4b5e      	ldr	r3, [pc, #376]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a5d      	ldr	r2, [pc, #372]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df8:	f7fb fce6 	bl	80007c8 <HAL_GetTick>
 8004dfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004dfe:	e008      	b.n	8004e12 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004e00:	f7fb fce2 	bl	80007c8 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e280      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004e12:	4b55      	ldr	r3, [pc, #340]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d0f0      	beq.n	8004e00 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004e1e:	f7fb fd03 	bl	8000828 <HAL_GetREVID>
 8004e22:	4603      	mov	r3, r0
 8004e24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d817      	bhi.n	8004e5c <HAL_RCC_OscConfig+0x3ec>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a1b      	ldr	r3, [r3, #32]
 8004e30:	2b20      	cmp	r3, #32
 8004e32:	d108      	bne.n	8004e46 <HAL_RCC_OscConfig+0x3d6>
 8004e34:	4b4c      	ldr	r3, [pc, #304]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004e3c:	4a4a      	ldr	r2, [pc, #296]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004e3e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e42:	6053      	str	r3, [r2, #4]
 8004e44:	e02e      	b.n	8004ea4 <HAL_RCC_OscConfig+0x434>
 8004e46:	4b48      	ldr	r3, [pc, #288]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	069b      	lsls	r3, r3, #26
 8004e54:	4944      	ldr	r1, [pc, #272]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004e56:	4313      	orrs	r3, r2
 8004e58:	604b      	str	r3, [r1, #4]
 8004e5a:	e023      	b.n	8004ea4 <HAL_RCC_OscConfig+0x434>
 8004e5c:	4b42      	ldr	r3, [pc, #264]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	061b      	lsls	r3, r3, #24
 8004e6a:	493f      	ldr	r1, [pc, #252]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	60cb      	str	r3, [r1, #12]
 8004e70:	e018      	b.n	8004ea4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004e72:	4b3d      	ldr	r3, [pc, #244]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a3c      	ldr	r2, [pc, #240]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004e78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7e:	f7fb fca3 	bl	80007c8 <HAL_GetTick>
 8004e82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e84:	e008      	b.n	8004e98 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004e86:	f7fb fc9f 	bl	80007c8 <HAL_GetTick>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d901      	bls.n	8004e98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e23d      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e98:	4b33      	ldr	r3, [pc, #204]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1f0      	bne.n	8004e86 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0308 	and.w	r3, r3, #8
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d036      	beq.n	8004f1e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	695b      	ldr	r3, [r3, #20]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d019      	beq.n	8004eec <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004eb8:	4b2b      	ldr	r3, [pc, #172]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004eba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ebc:	4a2a      	ldr	r2, [pc, #168]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004ebe:	f043 0301 	orr.w	r3, r3, #1
 8004ec2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ec4:	f7fb fc80 	bl	80007c8 <HAL_GetTick>
 8004ec8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004eca:	e008      	b.n	8004ede <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ecc:	f7fb fc7c 	bl	80007c8 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e21a      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004ede:	4b22      	ldr	r3, [pc, #136]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004ee0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0f0      	beq.n	8004ecc <HAL_RCC_OscConfig+0x45c>
 8004eea:	e018      	b.n	8004f1e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eec:	4b1e      	ldr	r3, [pc, #120]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004eee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004ef2:	f023 0301 	bic.w	r3, r3, #1
 8004ef6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ef8:	f7fb fc66 	bl	80007c8 <HAL_GetTick>
 8004efc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004efe:	e008      	b.n	8004f12 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f00:	f7fb fc62 	bl	80007c8 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	2b02      	cmp	r3, #2
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e200      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004f12:	4b15      	ldr	r3, [pc, #84]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004f14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f16:	f003 0302 	and.w	r3, r3, #2
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1f0      	bne.n	8004f00 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0320 	and.w	r3, r3, #32
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d039      	beq.n	8004f9e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d01c      	beq.n	8004f6c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004f32:	4b0d      	ldr	r3, [pc, #52]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a0c      	ldr	r2, [pc, #48]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004f38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f3c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f3e:	f7fb fc43 	bl	80007c8 <HAL_GetTick>
 8004f42:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f44:	e008      	b.n	8004f58 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f46:	f7fb fc3f 	bl	80007c8 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d901      	bls.n	8004f58 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e1dd      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f58:	4b03      	ldr	r3, [pc, #12]	@ (8004f68 <HAL_RCC_OscConfig+0x4f8>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0f0      	beq.n	8004f46 <HAL_RCC_OscConfig+0x4d6>
 8004f64:	e01b      	b.n	8004f9e <HAL_RCC_OscConfig+0x52e>
 8004f66:	bf00      	nop
 8004f68:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f6c:	4b9b      	ldr	r3, [pc, #620]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a9a      	ldr	r2, [pc, #616]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8004f72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f76:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f78:	f7fb fc26 	bl	80007c8 <HAL_GetTick>
 8004f7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f80:	f7fb fc22 	bl	80007c8 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e1c0      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f92:	4b92      	ldr	r3, [pc, #584]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1f0      	bne.n	8004f80 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0304 	and.w	r3, r3, #4
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f000 8081 	beq.w	80050ae <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004fac:	4b8c      	ldr	r3, [pc, #560]	@ (80051e0 <HAL_RCC_OscConfig+0x770>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a8b      	ldr	r2, [pc, #556]	@ (80051e0 <HAL_RCC_OscConfig+0x770>)
 8004fb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fb6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004fb8:	f7fb fc06 	bl	80007c8 <HAL_GetTick>
 8004fbc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004fbe:	e008      	b.n	8004fd2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fc0:	f7fb fc02 	bl	80007c8 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b64      	cmp	r3, #100	@ 0x64
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e1a0      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004fd2:	4b83      	ldr	r3, [pc, #524]	@ (80051e0 <HAL_RCC_OscConfig+0x770>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0f0      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d106      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x584>
 8004fe6:	4b7d      	ldr	r3, [pc, #500]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8004fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fea:	4a7c      	ldr	r2, [pc, #496]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8004fec:	f043 0301 	orr.w	r3, r3, #1
 8004ff0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ff2:	e02d      	b.n	8005050 <HAL_RCC_OscConfig+0x5e0>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d10c      	bne.n	8005016 <HAL_RCC_OscConfig+0x5a6>
 8004ffc:	4b77      	ldr	r3, [pc, #476]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8004ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005000:	4a76      	ldr	r2, [pc, #472]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005002:	f023 0301 	bic.w	r3, r3, #1
 8005006:	6713      	str	r3, [r2, #112]	@ 0x70
 8005008:	4b74      	ldr	r3, [pc, #464]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 800500a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500c:	4a73      	ldr	r2, [pc, #460]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 800500e:	f023 0304 	bic.w	r3, r3, #4
 8005012:	6713      	str	r3, [r2, #112]	@ 0x70
 8005014:	e01c      	b.n	8005050 <HAL_RCC_OscConfig+0x5e0>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	2b05      	cmp	r3, #5
 800501c:	d10c      	bne.n	8005038 <HAL_RCC_OscConfig+0x5c8>
 800501e:	4b6f      	ldr	r3, [pc, #444]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005022:	4a6e      	ldr	r2, [pc, #440]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005024:	f043 0304 	orr.w	r3, r3, #4
 8005028:	6713      	str	r3, [r2, #112]	@ 0x70
 800502a:	4b6c      	ldr	r3, [pc, #432]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 800502c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800502e:	4a6b      	ldr	r2, [pc, #428]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005030:	f043 0301 	orr.w	r3, r3, #1
 8005034:	6713      	str	r3, [r2, #112]	@ 0x70
 8005036:	e00b      	b.n	8005050 <HAL_RCC_OscConfig+0x5e0>
 8005038:	4b68      	ldr	r3, [pc, #416]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 800503a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503c:	4a67      	ldr	r2, [pc, #412]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 800503e:	f023 0301 	bic.w	r3, r3, #1
 8005042:	6713      	str	r3, [r2, #112]	@ 0x70
 8005044:	4b65      	ldr	r3, [pc, #404]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005048:	4a64      	ldr	r2, [pc, #400]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 800504a:	f023 0304 	bic.w	r3, r3, #4
 800504e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d015      	beq.n	8005084 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005058:	f7fb fbb6 	bl	80007c8 <HAL_GetTick>
 800505c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800505e:	e00a      	b.n	8005076 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005060:	f7fb fbb2 	bl	80007c8 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800506e:	4293      	cmp	r3, r2
 8005070:	d901      	bls.n	8005076 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e14e      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005076:	4b59      	ldr	r3, [pc, #356]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b00      	cmp	r3, #0
 8005080:	d0ee      	beq.n	8005060 <HAL_RCC_OscConfig+0x5f0>
 8005082:	e014      	b.n	80050ae <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005084:	f7fb fba0 	bl	80007c8 <HAL_GetTick>
 8005088:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800508a:	e00a      	b.n	80050a2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800508c:	f7fb fb9c 	bl	80007c8 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800509a:	4293      	cmp	r3, r2
 800509c:	d901      	bls.n	80050a2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e138      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80050a2:	4b4e      	ldr	r3, [pc, #312]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80050a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050a6:	f003 0302 	and.w	r3, r3, #2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1ee      	bne.n	800508c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	f000 812d 	beq.w	8005312 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80050b8:	4b48      	ldr	r3, [pc, #288]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050c0:	2b18      	cmp	r3, #24
 80050c2:	f000 80bd 	beq.w	8005240 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	f040 809e 	bne.w	800520c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050d0:	4b42      	ldr	r3, [pc, #264]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a41      	ldr	r2, [pc, #260]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80050d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050dc:	f7fb fb74 	bl	80007c8 <HAL_GetTick>
 80050e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050e2:	e008      	b.n	80050f6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e4:	f7fb fb70 	bl	80007c8 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e10e      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050f6:	4b39      	ldr	r3, [pc, #228]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1f0      	bne.n	80050e4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005102:	4b36      	ldr	r3, [pc, #216]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005104:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005106:	4b37      	ldr	r3, [pc, #220]	@ (80051e4 <HAL_RCC_OscConfig+0x774>)
 8005108:	4013      	ands	r3, r2
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005112:	0112      	lsls	r2, r2, #4
 8005114:	430a      	orrs	r2, r1
 8005116:	4931      	ldr	r1, [pc, #196]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005118:	4313      	orrs	r3, r2
 800511a:	628b      	str	r3, [r1, #40]	@ 0x28
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005120:	3b01      	subs	r3, #1
 8005122:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800512a:	3b01      	subs	r3, #1
 800512c:	025b      	lsls	r3, r3, #9
 800512e:	b29b      	uxth	r3, r3
 8005130:	431a      	orrs	r2, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005136:	3b01      	subs	r3, #1
 8005138:	041b      	lsls	r3, r3, #16
 800513a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800513e:	431a      	orrs	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005144:	3b01      	subs	r3, #1
 8005146:	061b      	lsls	r3, r3, #24
 8005148:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800514c:	4923      	ldr	r1, [pc, #140]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 800514e:	4313      	orrs	r3, r2
 8005150:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005152:	4b22      	ldr	r3, [pc, #136]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005156:	4a21      	ldr	r2, [pc, #132]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005158:	f023 0301 	bic.w	r3, r3, #1
 800515c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800515e:	4b1f      	ldr	r3, [pc, #124]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005160:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005162:	4b21      	ldr	r3, [pc, #132]	@ (80051e8 <HAL_RCC_OscConfig+0x778>)
 8005164:	4013      	ands	r3, r2
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800516a:	00d2      	lsls	r2, r2, #3
 800516c:	491b      	ldr	r1, [pc, #108]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 800516e:	4313      	orrs	r3, r2
 8005170:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005172:	4b1a      	ldr	r3, [pc, #104]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005176:	f023 020c 	bic.w	r2, r3, #12
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517e:	4917      	ldr	r1, [pc, #92]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005180:	4313      	orrs	r3, r2
 8005182:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005184:	4b15      	ldr	r3, [pc, #84]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005188:	f023 0202 	bic.w	r2, r3, #2
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005190:	4912      	ldr	r1, [pc, #72]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005192:	4313      	orrs	r3, r2
 8005194:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005196:	4b11      	ldr	r3, [pc, #68]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 8005198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519a:	4a10      	ldr	r2, [pc, #64]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 800519c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051a2:	4b0e      	ldr	r3, [pc, #56]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80051a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a6:	4a0d      	ldr	r2, [pc, #52]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80051a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80051ae:	4b0b      	ldr	r3, [pc, #44]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80051b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b2:	4a0a      	ldr	r2, [pc, #40]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80051b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80051ba:	4b08      	ldr	r3, [pc, #32]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80051bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051be:	4a07      	ldr	r2, [pc, #28]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80051c0:	f043 0301 	orr.w	r3, r3, #1
 80051c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051c6:	4b05      	ldr	r3, [pc, #20]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a04      	ldr	r2, [pc, #16]	@ (80051dc <HAL_RCC_OscConfig+0x76c>)
 80051cc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d2:	f7fb faf9 	bl	80007c8 <HAL_GetTick>
 80051d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051d8:	e011      	b.n	80051fe <HAL_RCC_OscConfig+0x78e>
 80051da:	bf00      	nop
 80051dc:	58024400 	.word	0x58024400
 80051e0:	58024800 	.word	0x58024800
 80051e4:	fffffc0c 	.word	0xfffffc0c
 80051e8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051ec:	f7fb faec 	bl	80007c8 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d901      	bls.n	80051fe <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e08a      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051fe:	4b47      	ldr	r3, [pc, #284]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d0f0      	beq.n	80051ec <HAL_RCC_OscConfig+0x77c>
 800520a:	e082      	b.n	8005312 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800520c:	4b43      	ldr	r3, [pc, #268]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a42      	ldr	r2, [pc, #264]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 8005212:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005216:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005218:	f7fb fad6 	bl	80007c8 <HAL_GetTick>
 800521c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005220:	f7fb fad2 	bl	80007c8 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e070      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005232:	4b3a      	ldr	r3, [pc, #232]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f0      	bne.n	8005220 <HAL_RCC_OscConfig+0x7b0>
 800523e:	e068      	b.n	8005312 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005240:	4b36      	ldr	r3, [pc, #216]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 8005242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005244:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005246:	4b35      	ldr	r3, [pc, #212]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 8005248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800524a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005250:	2b01      	cmp	r3, #1
 8005252:	d031      	beq.n	80052b8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	f003 0203 	and.w	r2, r3, #3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800525e:	429a      	cmp	r2, r3
 8005260:	d12a      	bne.n	80052b8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	091b      	lsrs	r3, r3, #4
 8005266:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800526e:	429a      	cmp	r2, r3
 8005270:	d122      	bne.n	80052b8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800527e:	429a      	cmp	r2, r3
 8005280:	d11a      	bne.n	80052b8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	0a5b      	lsrs	r3, r3, #9
 8005286:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800528e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005290:	429a      	cmp	r2, r3
 8005292:	d111      	bne.n	80052b8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	0c1b      	lsrs	r3, r3, #16
 8005298:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d108      	bne.n	80052b8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	0e1b      	lsrs	r3, r3, #24
 80052aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d001      	beq.n	80052bc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e02b      	b.n	8005314 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80052bc:	4b17      	ldr	r3, [pc, #92]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 80052be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052c0:	08db      	lsrs	r3, r3, #3
 80052c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80052c6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d01f      	beq.n	8005312 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80052d2:	4b12      	ldr	r3, [pc, #72]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 80052d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d6:	4a11      	ldr	r2, [pc, #68]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 80052d8:	f023 0301 	bic.w	r3, r3, #1
 80052dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80052de:	f7fb fa73 	bl	80007c8 <HAL_GetTick>
 80052e2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80052e4:	bf00      	nop
 80052e6:	f7fb fa6f 	bl	80007c8 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d0f9      	beq.n	80052e6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80052f2:	4b0a      	ldr	r3, [pc, #40]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 80052f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005320 <HAL_RCC_OscConfig+0x8b0>)
 80052f8:	4013      	ands	r3, r2
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80052fe:	00d2      	lsls	r2, r2, #3
 8005300:	4906      	ldr	r1, [pc, #24]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 8005302:	4313      	orrs	r3, r2
 8005304:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005306:	4b05      	ldr	r3, [pc, #20]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 8005308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800530a:	4a04      	ldr	r2, [pc, #16]	@ (800531c <HAL_RCC_OscConfig+0x8ac>)
 800530c:	f043 0301 	orr.w	r3, r3, #1
 8005310:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3730      	adds	r7, #48	@ 0x30
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	58024400 	.word	0x58024400
 8005320:	ffff0007 	.word	0xffff0007

08005324 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b086      	sub	sp, #24
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d101      	bne.n	8005338 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e19c      	b.n	8005672 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005338:	4b8a      	ldr	r3, [pc, #552]	@ (8005564 <HAL_RCC_ClockConfig+0x240>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 030f 	and.w	r3, r3, #15
 8005340:	683a      	ldr	r2, [r7, #0]
 8005342:	429a      	cmp	r2, r3
 8005344:	d910      	bls.n	8005368 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005346:	4b87      	ldr	r3, [pc, #540]	@ (8005564 <HAL_RCC_ClockConfig+0x240>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f023 020f 	bic.w	r2, r3, #15
 800534e:	4985      	ldr	r1, [pc, #532]	@ (8005564 <HAL_RCC_ClockConfig+0x240>)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	4313      	orrs	r3, r2
 8005354:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005356:	4b83      	ldr	r3, [pc, #524]	@ (8005564 <HAL_RCC_ClockConfig+0x240>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 030f 	and.w	r3, r3, #15
 800535e:	683a      	ldr	r2, [r7, #0]
 8005360:	429a      	cmp	r2, r3
 8005362:	d001      	beq.n	8005368 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e184      	b.n	8005672 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0304 	and.w	r3, r3, #4
 8005370:	2b00      	cmp	r3, #0
 8005372:	d010      	beq.n	8005396 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	691a      	ldr	r2, [r3, #16]
 8005378:	4b7b      	ldr	r3, [pc, #492]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005380:	429a      	cmp	r2, r3
 8005382:	d908      	bls.n	8005396 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005384:	4b78      	ldr	r3, [pc, #480]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 8005386:	699b      	ldr	r3, [r3, #24]
 8005388:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	4975      	ldr	r1, [pc, #468]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 8005392:	4313      	orrs	r3, r2
 8005394:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d010      	beq.n	80053c4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	695a      	ldr	r2, [r3, #20]
 80053a6:	4b70      	ldr	r3, [pc, #448]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d908      	bls.n	80053c4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80053b2:	4b6d      	ldr	r3, [pc, #436]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	496a      	ldr	r1, [pc, #424]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0310 	and.w	r3, r3, #16
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d010      	beq.n	80053f2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	699a      	ldr	r2, [r3, #24]
 80053d4:	4b64      	ldr	r3, [pc, #400]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80053d6:	69db      	ldr	r3, [r3, #28]
 80053d8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80053dc:	429a      	cmp	r2, r3
 80053de:	d908      	bls.n	80053f2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80053e0:	4b61      	ldr	r3, [pc, #388]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80053e2:	69db      	ldr	r3, [r3, #28]
 80053e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	699b      	ldr	r3, [r3, #24]
 80053ec:	495e      	ldr	r1, [pc, #376]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0320 	and.w	r3, r3, #32
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d010      	beq.n	8005420 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	69da      	ldr	r2, [r3, #28]
 8005402:	4b59      	ldr	r3, [pc, #356]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800540a:	429a      	cmp	r2, r3
 800540c:	d908      	bls.n	8005420 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800540e:	4b56      	ldr	r3, [pc, #344]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	69db      	ldr	r3, [r3, #28]
 800541a:	4953      	ldr	r1, [pc, #332]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 800541c:	4313      	orrs	r3, r2
 800541e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b00      	cmp	r3, #0
 800542a:	d010      	beq.n	800544e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68da      	ldr	r2, [r3, #12]
 8005430:	4b4d      	ldr	r3, [pc, #308]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	f003 030f 	and.w	r3, r3, #15
 8005438:	429a      	cmp	r2, r3
 800543a:	d908      	bls.n	800544e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800543c:	4b4a      	ldr	r3, [pc, #296]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 800543e:	699b      	ldr	r3, [r3, #24]
 8005440:	f023 020f 	bic.w	r2, r3, #15
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	4947      	ldr	r1, [pc, #284]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 800544a:	4313      	orrs	r3, r2
 800544c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b00      	cmp	r3, #0
 8005458:	d055      	beq.n	8005506 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800545a:	4b43      	ldr	r3, [pc, #268]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	4940      	ldr	r1, [pc, #256]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 8005468:	4313      	orrs	r3, r2
 800546a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	2b02      	cmp	r3, #2
 8005472:	d107      	bne.n	8005484 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005474:	4b3c      	ldr	r3, [pc, #240]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d121      	bne.n	80054c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e0f6      	b.n	8005672 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	2b03      	cmp	r3, #3
 800548a:	d107      	bne.n	800549c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800548c:	4b36      	ldr	r3, [pc, #216]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d115      	bne.n	80054c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e0ea      	b.n	8005672 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d107      	bne.n	80054b4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80054a4:	4b30      	ldr	r3, [pc, #192]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d109      	bne.n	80054c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e0de      	b.n	8005672 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80054b4:	4b2c      	ldr	r3, [pc, #176]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0304 	and.w	r3, r3, #4
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e0d6      	b.n	8005672 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80054c4:	4b28      	ldr	r3, [pc, #160]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	f023 0207 	bic.w	r2, r3, #7
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	4925      	ldr	r1, [pc, #148]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80054d2:	4313      	orrs	r3, r2
 80054d4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054d6:	f7fb f977 	bl	80007c8 <HAL_GetTick>
 80054da:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054dc:	e00a      	b.n	80054f4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054de:	f7fb f973 	bl	80007c8 <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e0be      	b.n	8005672 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054f4:	4b1c      	ldr	r3, [pc, #112]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	00db      	lsls	r3, r3, #3
 8005502:	429a      	cmp	r2, r3
 8005504:	d1eb      	bne.n	80054de <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d010      	beq.n	8005534 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68da      	ldr	r2, [r3, #12]
 8005516:	4b14      	ldr	r3, [pc, #80]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	f003 030f 	and.w	r3, r3, #15
 800551e:	429a      	cmp	r2, r3
 8005520:	d208      	bcs.n	8005534 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005522:	4b11      	ldr	r3, [pc, #68]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	f023 020f 	bic.w	r2, r3, #15
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	490e      	ldr	r1, [pc, #56]	@ (8005568 <HAL_RCC_ClockConfig+0x244>)
 8005530:	4313      	orrs	r3, r2
 8005532:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005534:	4b0b      	ldr	r3, [pc, #44]	@ (8005564 <HAL_RCC_ClockConfig+0x240>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 030f 	and.w	r3, r3, #15
 800553c:	683a      	ldr	r2, [r7, #0]
 800553e:	429a      	cmp	r2, r3
 8005540:	d214      	bcs.n	800556c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005542:	4b08      	ldr	r3, [pc, #32]	@ (8005564 <HAL_RCC_ClockConfig+0x240>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f023 020f 	bic.w	r2, r3, #15
 800554a:	4906      	ldr	r1, [pc, #24]	@ (8005564 <HAL_RCC_ClockConfig+0x240>)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	4313      	orrs	r3, r2
 8005550:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005552:	4b04      	ldr	r3, [pc, #16]	@ (8005564 <HAL_RCC_ClockConfig+0x240>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 030f 	and.w	r3, r3, #15
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	429a      	cmp	r2, r3
 800555e:	d005      	beq.n	800556c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e086      	b.n	8005672 <HAL_RCC_ClockConfig+0x34e>
 8005564:	52002000 	.word	0x52002000
 8005568:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b00      	cmp	r3, #0
 8005576:	d010      	beq.n	800559a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	691a      	ldr	r2, [r3, #16]
 800557c:	4b3f      	ldr	r3, [pc, #252]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005584:	429a      	cmp	r2, r3
 8005586:	d208      	bcs.n	800559a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005588:	4b3c      	ldr	r3, [pc, #240]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	691b      	ldr	r3, [r3, #16]
 8005594:	4939      	ldr	r1, [pc, #228]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 8005596:	4313      	orrs	r3, r2
 8005598:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0308 	and.w	r3, r3, #8
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d010      	beq.n	80055c8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	695a      	ldr	r2, [r3, #20]
 80055aa:	4b34      	ldr	r3, [pc, #208]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 80055ac:	69db      	ldr	r3, [r3, #28]
 80055ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d208      	bcs.n	80055c8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80055b6:	4b31      	ldr	r3, [pc, #196]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 80055b8:	69db      	ldr	r3, [r3, #28]
 80055ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	492e      	ldr	r1, [pc, #184]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 80055c4:	4313      	orrs	r3, r2
 80055c6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0310 	and.w	r3, r3, #16
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d010      	beq.n	80055f6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	699a      	ldr	r2, [r3, #24]
 80055d8:	4b28      	ldr	r3, [pc, #160]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 80055da:	69db      	ldr	r3, [r3, #28]
 80055dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d208      	bcs.n	80055f6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80055e4:	4b25      	ldr	r3, [pc, #148]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 80055e6:	69db      	ldr	r3, [r3, #28]
 80055e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	699b      	ldr	r3, [r3, #24]
 80055f0:	4922      	ldr	r1, [pc, #136]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0320 	and.w	r3, r3, #32
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d010      	beq.n	8005624 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	69da      	ldr	r2, [r3, #28]
 8005606:	4b1d      	ldr	r3, [pc, #116]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800560e:	429a      	cmp	r2, r3
 8005610:	d208      	bcs.n	8005624 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005612:	4b1a      	ldr	r3, [pc, #104]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 8005614:	6a1b      	ldr	r3, [r3, #32]
 8005616:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	69db      	ldr	r3, [r3, #28]
 800561e:	4917      	ldr	r1, [pc, #92]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 8005620:	4313      	orrs	r3, r2
 8005622:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005624:	f000 f834 	bl	8005690 <HAL_RCC_GetSysClockFreq>
 8005628:	4602      	mov	r2, r0
 800562a:	4b14      	ldr	r3, [pc, #80]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	0a1b      	lsrs	r3, r3, #8
 8005630:	f003 030f 	and.w	r3, r3, #15
 8005634:	4912      	ldr	r1, [pc, #72]	@ (8005680 <HAL_RCC_ClockConfig+0x35c>)
 8005636:	5ccb      	ldrb	r3, [r1, r3]
 8005638:	f003 031f 	and.w	r3, r3, #31
 800563c:	fa22 f303 	lsr.w	r3, r2, r3
 8005640:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005642:	4b0e      	ldr	r3, [pc, #56]	@ (800567c <HAL_RCC_ClockConfig+0x358>)
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	f003 030f 	and.w	r3, r3, #15
 800564a:	4a0d      	ldr	r2, [pc, #52]	@ (8005680 <HAL_RCC_ClockConfig+0x35c>)
 800564c:	5cd3      	ldrb	r3, [r2, r3]
 800564e:	f003 031f 	and.w	r3, r3, #31
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	fa22 f303 	lsr.w	r3, r2, r3
 8005658:	4a0a      	ldr	r2, [pc, #40]	@ (8005684 <HAL_RCC_ClockConfig+0x360>)
 800565a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800565c:	4a0a      	ldr	r2, [pc, #40]	@ (8005688 <HAL_RCC_ClockConfig+0x364>)
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005662:	4b0a      	ldr	r3, [pc, #40]	@ (800568c <HAL_RCC_ClockConfig+0x368>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4618      	mov	r0, r3
 8005668:	f7fb f864 	bl	8000734 <HAL_InitTick>
 800566c:	4603      	mov	r3, r0
 800566e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005670:	7bfb      	ldrb	r3, [r7, #15]
}
 8005672:	4618      	mov	r0, r3
 8005674:	3718      	adds	r7, #24
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	58024400 	.word	0x58024400
 8005680:	0800ca38 	.word	0x0800ca38
 8005684:	2400000c 	.word	0x2400000c
 8005688:	24000008 	.word	0x24000008
 800568c:	24000000 	.word	0x24000000

08005690 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005690:	b480      	push	{r7}
 8005692:	b089      	sub	sp, #36	@ 0x24
 8005694:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005696:	4bb3      	ldr	r3, [pc, #716]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800569e:	2b18      	cmp	r3, #24
 80056a0:	f200 8155 	bhi.w	800594e <HAL_RCC_GetSysClockFreq+0x2be>
 80056a4:	a201      	add	r2, pc, #4	@ (adr r2, 80056ac <HAL_RCC_GetSysClockFreq+0x1c>)
 80056a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056aa:	bf00      	nop
 80056ac:	08005711 	.word	0x08005711
 80056b0:	0800594f 	.word	0x0800594f
 80056b4:	0800594f 	.word	0x0800594f
 80056b8:	0800594f 	.word	0x0800594f
 80056bc:	0800594f 	.word	0x0800594f
 80056c0:	0800594f 	.word	0x0800594f
 80056c4:	0800594f 	.word	0x0800594f
 80056c8:	0800594f 	.word	0x0800594f
 80056cc:	08005737 	.word	0x08005737
 80056d0:	0800594f 	.word	0x0800594f
 80056d4:	0800594f 	.word	0x0800594f
 80056d8:	0800594f 	.word	0x0800594f
 80056dc:	0800594f 	.word	0x0800594f
 80056e0:	0800594f 	.word	0x0800594f
 80056e4:	0800594f 	.word	0x0800594f
 80056e8:	0800594f 	.word	0x0800594f
 80056ec:	0800573d 	.word	0x0800573d
 80056f0:	0800594f 	.word	0x0800594f
 80056f4:	0800594f 	.word	0x0800594f
 80056f8:	0800594f 	.word	0x0800594f
 80056fc:	0800594f 	.word	0x0800594f
 8005700:	0800594f 	.word	0x0800594f
 8005704:	0800594f 	.word	0x0800594f
 8005708:	0800594f 	.word	0x0800594f
 800570c:	08005743 	.word	0x08005743
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005710:	4b94      	ldr	r3, [pc, #592]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0320 	and.w	r3, r3, #32
 8005718:	2b00      	cmp	r3, #0
 800571a:	d009      	beq.n	8005730 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800571c:	4b91      	ldr	r3, [pc, #580]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	08db      	lsrs	r3, r3, #3
 8005722:	f003 0303 	and.w	r3, r3, #3
 8005726:	4a90      	ldr	r2, [pc, #576]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005728:	fa22 f303 	lsr.w	r3, r2, r3
 800572c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800572e:	e111      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005730:	4b8d      	ldr	r3, [pc, #564]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005732:	61bb      	str	r3, [r7, #24]
      break;
 8005734:	e10e      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005736:	4b8d      	ldr	r3, [pc, #564]	@ (800596c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005738:	61bb      	str	r3, [r7, #24]
      break;
 800573a:	e10b      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800573c:	4b8c      	ldr	r3, [pc, #560]	@ (8005970 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800573e:	61bb      	str	r3, [r7, #24]
      break;
 8005740:	e108      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005742:	4b88      	ldr	r3, [pc, #544]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005746:	f003 0303 	and.w	r3, r3, #3
 800574a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800574c:	4b85      	ldr	r3, [pc, #532]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800574e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005750:	091b      	lsrs	r3, r3, #4
 8005752:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005756:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005758:	4b82      	ldr	r3, [pc, #520]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800575a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575c:	f003 0301 	and.w	r3, r3, #1
 8005760:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005762:	4b80      	ldr	r3, [pc, #512]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005766:	08db      	lsrs	r3, r3, #3
 8005768:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	fb02 f303 	mul.w	r3, r2, r3
 8005772:	ee07 3a90 	vmov	s15, r3
 8005776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800577a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	2b00      	cmp	r3, #0
 8005782:	f000 80e1 	beq.w	8005948 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2b02      	cmp	r3, #2
 800578a:	f000 8083 	beq.w	8005894 <HAL_RCC_GetSysClockFreq+0x204>
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	2b02      	cmp	r3, #2
 8005792:	f200 80a1 	bhi.w	80058d8 <HAL_RCC_GetSysClockFreq+0x248>
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d003      	beq.n	80057a4 <HAL_RCC_GetSysClockFreq+0x114>
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d056      	beq.n	8005850 <HAL_RCC_GetSysClockFreq+0x1c0>
 80057a2:	e099      	b.n	80058d8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057a4:	4b6f      	ldr	r3, [pc, #444]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0320 	and.w	r3, r3, #32
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d02d      	beq.n	800580c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057b0:	4b6c      	ldr	r3, [pc, #432]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	08db      	lsrs	r3, r3, #3
 80057b6:	f003 0303 	and.w	r3, r3, #3
 80057ba:	4a6b      	ldr	r2, [pc, #428]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80057bc:	fa22 f303 	lsr.w	r3, r2, r3
 80057c0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	ee07 3a90 	vmov	s15, r3
 80057c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	ee07 3a90 	vmov	s15, r3
 80057d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057da:	4b62      	ldr	r3, [pc, #392]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057e2:	ee07 3a90 	vmov	s15, r3
 80057e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80057ee:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005974 <HAL_RCC_GetSysClockFreq+0x2e4>
 80057f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005802:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005806:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800580a:	e087      	b.n	800591c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	ee07 3a90 	vmov	s15, r3
 8005812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005816:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005978 <HAL_RCC_GetSysClockFreq+0x2e8>
 800581a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800581e:	4b51      	ldr	r3, [pc, #324]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005826:	ee07 3a90 	vmov	s15, r3
 800582a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800582e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005832:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005974 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800583a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800583e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800584a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800584e:	e065      	b.n	800591c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	ee07 3a90 	vmov	s15, r3
 8005856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800585a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800597c <HAL_RCC_GetSysClockFreq+0x2ec>
 800585e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005862:	4b40      	ldr	r3, [pc, #256]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005866:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800586a:	ee07 3a90 	vmov	s15, r3
 800586e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005872:	ed97 6a02 	vldr	s12, [r7, #8]
 8005876:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005974 <HAL_RCC_GetSysClockFreq+0x2e4>
 800587a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800587e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005882:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800588a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800588e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005892:	e043      	b.n	800591c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	ee07 3a90 	vmov	s15, r3
 800589a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800589e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005980 <HAL_RCC_GetSysClockFreq+0x2f0>
 80058a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058a6:	4b2f      	ldr	r3, [pc, #188]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058ae:	ee07 3a90 	vmov	s15, r3
 80058b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80058ba:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005974 <HAL_RCC_GetSysClockFreq+0x2e4>
 80058be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80058d6:	e021      	b.n	800591c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	ee07 3a90 	vmov	s15, r3
 80058de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058e2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800597c <HAL_RCC_GetSysClockFreq+0x2ec>
 80058e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058f2:	ee07 3a90 	vmov	s15, r3
 80058f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80058fe:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005974 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800590a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800590e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005916:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800591a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800591c:	4b11      	ldr	r3, [pc, #68]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800591e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005920:	0a5b      	lsrs	r3, r3, #9
 8005922:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005926:	3301      	adds	r3, #1
 8005928:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	ee07 3a90 	vmov	s15, r3
 8005930:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005934:	edd7 6a07 	vldr	s13, [r7, #28]
 8005938:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800593c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005940:	ee17 3a90 	vmov	r3, s15
 8005944:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005946:	e005      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005948:	2300      	movs	r3, #0
 800594a:	61bb      	str	r3, [r7, #24]
      break;
 800594c:	e002      	b.n	8005954 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800594e:	4b07      	ldr	r3, [pc, #28]	@ (800596c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005950:	61bb      	str	r3, [r7, #24]
      break;
 8005952:	bf00      	nop
  }

  return sysclockfreq;
 8005954:	69bb      	ldr	r3, [r7, #24]
}
 8005956:	4618      	mov	r0, r3
 8005958:	3724      	adds	r7, #36	@ 0x24
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	58024400 	.word	0x58024400
 8005968:	03d09000 	.word	0x03d09000
 800596c:	003d0900 	.word	0x003d0900
 8005970:	017d7840 	.word	0x017d7840
 8005974:	46000000 	.word	0x46000000
 8005978:	4c742400 	.word	0x4c742400
 800597c:	4a742400 	.word	0x4a742400
 8005980:	4bbebc20 	.word	0x4bbebc20

08005984 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800598a:	f7ff fe81 	bl	8005690 <HAL_RCC_GetSysClockFreq>
 800598e:	4602      	mov	r2, r0
 8005990:	4b10      	ldr	r3, [pc, #64]	@ (80059d4 <HAL_RCC_GetHCLKFreq+0x50>)
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	0a1b      	lsrs	r3, r3, #8
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	490f      	ldr	r1, [pc, #60]	@ (80059d8 <HAL_RCC_GetHCLKFreq+0x54>)
 800599c:	5ccb      	ldrb	r3, [r1, r3]
 800599e:	f003 031f 	and.w	r3, r3, #31
 80059a2:	fa22 f303 	lsr.w	r3, r2, r3
 80059a6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80059a8:	4b0a      	ldr	r3, [pc, #40]	@ (80059d4 <HAL_RCC_GetHCLKFreq+0x50>)
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	f003 030f 	and.w	r3, r3, #15
 80059b0:	4a09      	ldr	r2, [pc, #36]	@ (80059d8 <HAL_RCC_GetHCLKFreq+0x54>)
 80059b2:	5cd3      	ldrb	r3, [r2, r3]
 80059b4:	f003 031f 	and.w	r3, r3, #31
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	fa22 f303 	lsr.w	r3, r2, r3
 80059be:	4a07      	ldr	r2, [pc, #28]	@ (80059dc <HAL_RCC_GetHCLKFreq+0x58>)
 80059c0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80059c2:	4a07      	ldr	r2, [pc, #28]	@ (80059e0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80059c8:	4b04      	ldr	r3, [pc, #16]	@ (80059dc <HAL_RCC_GetHCLKFreq+0x58>)
 80059ca:	681b      	ldr	r3, [r3, #0]
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3708      	adds	r7, #8
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	58024400 	.word	0x58024400
 80059d8:	0800ca38 	.word	0x0800ca38
 80059dc:	2400000c 	.word	0x2400000c
 80059e0:	24000008 	.word	0x24000008

080059e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80059e8:	f7ff ffcc 	bl	8005984 <HAL_RCC_GetHCLKFreq>
 80059ec:	4602      	mov	r2, r0
 80059ee:	4b06      	ldr	r3, [pc, #24]	@ (8005a08 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	091b      	lsrs	r3, r3, #4
 80059f4:	f003 0307 	and.w	r3, r3, #7
 80059f8:	4904      	ldr	r1, [pc, #16]	@ (8005a0c <HAL_RCC_GetPCLK1Freq+0x28>)
 80059fa:	5ccb      	ldrb	r3, [r1, r3]
 80059fc:	f003 031f 	and.w	r3, r3, #31
 8005a00:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	58024400 	.word	0x58024400
 8005a0c:	0800ca38 	.word	0x0800ca38

08005a10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005a14:	f7ff ffb6 	bl	8005984 <HAL_RCC_GetHCLKFreq>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	4b06      	ldr	r3, [pc, #24]	@ (8005a34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a1c:	69db      	ldr	r3, [r3, #28]
 8005a1e:	0a1b      	lsrs	r3, r3, #8
 8005a20:	f003 0307 	and.w	r3, r3, #7
 8005a24:	4904      	ldr	r1, [pc, #16]	@ (8005a38 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005a26:	5ccb      	ldrb	r3, [r1, r3]
 8005a28:	f003 031f 	and.w	r3, r3, #31
 8005a2c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	58024400 	.word	0x58024400
 8005a38:	0800ca38 	.word	0x0800ca38

08005a3c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a40:	b0ca      	sub	sp, #296	@ 0x128
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a48:	2300      	movs	r3, #0
 8005a4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a4e:	2300      	movs	r3, #0
 8005a50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005a60:	2500      	movs	r5, #0
 8005a62:	ea54 0305 	orrs.w	r3, r4, r5
 8005a66:	d049      	beq.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a72:	d02f      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005a74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a78:	d828      	bhi.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005a7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a7e:	d01a      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005a80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a84:	d822      	bhi.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d003      	beq.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005a8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a8e:	d007      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005a90:	e01c      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a92:	4bb8      	ldr	r3, [pc, #736]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a96:	4ab7      	ldr	r2, [pc, #732]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005a9e:	e01a      	b.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa4:	3308      	adds	r3, #8
 8005aa6:	2102      	movs	r1, #2
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f002 fb61 	bl	8008170 <RCCEx_PLL2_Config>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005ab4:	e00f      	b.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aba:	3328      	adds	r3, #40	@ 0x28
 8005abc:	2102      	movs	r1, #2
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f002 fc08 	bl	80082d4 <RCCEx_PLL3_Config>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005aca:	e004      	b.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ad2:	e000      	b.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005ad4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10a      	bne.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005ade:	4ba5      	ldr	r3, [pc, #660]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ae0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ae2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005aec:	4aa1      	ldr	r2, [pc, #644]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005aee:	430b      	orrs	r3, r1
 8005af0:	6513      	str	r3, [r2, #80]	@ 0x50
 8005af2:	e003      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005af4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005af8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b04:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005b08:	f04f 0900 	mov.w	r9, #0
 8005b0c:	ea58 0309 	orrs.w	r3, r8, r9
 8005b10:	d047      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b18:	2b04      	cmp	r3, #4
 8005b1a:	d82a      	bhi.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005b1c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b24 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b22:	bf00      	nop
 8005b24:	08005b39 	.word	0x08005b39
 8005b28:	08005b47 	.word	0x08005b47
 8005b2c:	08005b5d 	.word	0x08005b5d
 8005b30:	08005b7b 	.word	0x08005b7b
 8005b34:	08005b7b 	.word	0x08005b7b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b38:	4b8e      	ldr	r3, [pc, #568]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b3c:	4a8d      	ldr	r2, [pc, #564]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b44:	e01a      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b4a:	3308      	adds	r3, #8
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f002 fb0e 	bl	8008170 <RCCEx_PLL2_Config>
 8005b54:	4603      	mov	r3, r0
 8005b56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b5a:	e00f      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b60:	3328      	adds	r3, #40	@ 0x28
 8005b62:	2100      	movs	r1, #0
 8005b64:	4618      	mov	r0, r3
 8005b66:	f002 fbb5 	bl	80082d4 <RCCEx_PLL3_Config>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b70:	e004      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b78:	e000      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005b7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d10a      	bne.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b84:	4b7b      	ldr	r3, [pc, #492]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b88:	f023 0107 	bic.w	r1, r3, #7
 8005b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b92:	4a78      	ldr	r2, [pc, #480]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b94:	430b      	orrs	r3, r1
 8005b96:	6513      	str	r3, [r2, #80]	@ 0x50
 8005b98:	e003      	b.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005baa:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005bae:	f04f 0b00 	mov.w	fp, #0
 8005bb2:	ea5a 030b 	orrs.w	r3, sl, fp
 8005bb6:	d04c      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bc2:	d030      	beq.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005bc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bc8:	d829      	bhi.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005bca:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bcc:	d02d      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005bce:	2bc0      	cmp	r3, #192	@ 0xc0
 8005bd0:	d825      	bhi.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005bd2:	2b80      	cmp	r3, #128	@ 0x80
 8005bd4:	d018      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005bd6:	2b80      	cmp	r3, #128	@ 0x80
 8005bd8:	d821      	bhi.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d002      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005bde:	2b40      	cmp	r3, #64	@ 0x40
 8005be0:	d007      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005be2:	e01c      	b.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005be4:	4b63      	ldr	r3, [pc, #396]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be8:	4a62      	ldr	r2, [pc, #392]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005bea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005bf0:	e01c      	b.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bf6:	3308      	adds	r3, #8
 8005bf8:	2100      	movs	r1, #0
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f002 fab8 	bl	8008170 <RCCEx_PLL2_Config>
 8005c00:	4603      	mov	r3, r0
 8005c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005c06:	e011      	b.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c0c:	3328      	adds	r3, #40	@ 0x28
 8005c0e:	2100      	movs	r1, #0
 8005c10:	4618      	mov	r0, r3
 8005c12:	f002 fb5f 	bl	80082d4 <RCCEx_PLL3_Config>
 8005c16:	4603      	mov	r3, r0
 8005c18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005c1c:	e006      	b.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c24:	e002      	b.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005c26:	bf00      	nop
 8005c28:	e000      	b.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005c2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d10a      	bne.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005c34:	4b4f      	ldr	r3, [pc, #316]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c38:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c42:	4a4c      	ldr	r2, [pc, #304]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c44:	430b      	orrs	r3, r1
 8005c46:	6513      	str	r3, [r2, #80]	@ 0x50
 8005c48:	e003      	b.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005c5e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005c62:	2300      	movs	r3, #0
 8005c64:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005c68:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005c6c:	460b      	mov	r3, r1
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	d053      	beq.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c76:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005c7a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c7e:	d035      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005c80:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005c84:	d82e      	bhi.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005c86:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c8a:	d031      	beq.n	8005cf0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005c8c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005c90:	d828      	bhi.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005c92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c96:	d01a      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005c98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c9c:	d822      	bhi.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d003      	beq.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005ca2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ca6:	d007      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005ca8:	e01c      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005caa:	4b32      	ldr	r3, [pc, #200]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cae:	4a31      	ldr	r2, [pc, #196]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005cb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005cb6:	e01c      	b.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cbc:	3308      	adds	r3, #8
 8005cbe:	2100      	movs	r1, #0
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f002 fa55 	bl	8008170 <RCCEx_PLL2_Config>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005ccc:	e011      	b.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd2:	3328      	adds	r3, #40	@ 0x28
 8005cd4:	2100      	movs	r1, #0
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f002 fafc 	bl	80082d4 <RCCEx_PLL3_Config>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005ce2:	e006      	b.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cea:	e002      	b.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005cec:	bf00      	nop
 8005cee:	e000      	b.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005cf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10b      	bne.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005cfa:	4b1e      	ldr	r3, [pc, #120]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cfe:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005d0a:	4a1a      	ldr	r2, [pc, #104]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005d0c:	430b      	orrs	r3, r1
 8005d0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d10:	e003      	b.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d22:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005d26:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005d30:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005d34:	460b      	mov	r3, r1
 8005d36:	4313      	orrs	r3, r2
 8005d38:	d056      	beq.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d3e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005d42:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d46:	d038      	beq.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005d48:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d4c:	d831      	bhi.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005d4e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005d52:	d034      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005d54:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005d58:	d82b      	bhi.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005d5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d5e:	d01d      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005d60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d64:	d825      	bhi.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d006      	beq.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005d6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d6e:	d00a      	beq.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005d70:	e01f      	b.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005d72:	bf00      	nop
 8005d74:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d78:	4ba2      	ldr	r3, [pc, #648]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7c:	4aa1      	ldr	r2, [pc, #644]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005d84:	e01c      	b.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8a:	3308      	adds	r3, #8
 8005d8c:	2100      	movs	r1, #0
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f002 f9ee 	bl	8008170 <RCCEx_PLL2_Config>
 8005d94:	4603      	mov	r3, r0
 8005d96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005d9a:	e011      	b.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da0:	3328      	adds	r3, #40	@ 0x28
 8005da2:	2100      	movs	r1, #0
 8005da4:	4618      	mov	r0, r3
 8005da6:	f002 fa95 	bl	80082d4 <RCCEx_PLL3_Config>
 8005daa:	4603      	mov	r3, r0
 8005dac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005db0:	e006      	b.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005db8:	e002      	b.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005dba:	bf00      	nop
 8005dbc:	e000      	b.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005dbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d10b      	bne.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005dc8:	4b8e      	ldr	r3, [pc, #568]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dcc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dd4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005dd8:	4a8a      	ldr	r2, [pc, #552]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005dda:	430b      	orrs	r3, r1
 8005ddc:	6593      	str	r3, [r2, #88]	@ 0x58
 8005dde:	e003      	b.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005de4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005df4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005df8:	2300      	movs	r3, #0
 8005dfa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005dfe:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005e02:	460b      	mov	r3, r1
 8005e04:	4313      	orrs	r3, r2
 8005e06:	d03a      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e0e:	2b30      	cmp	r3, #48	@ 0x30
 8005e10:	d01f      	beq.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005e12:	2b30      	cmp	r3, #48	@ 0x30
 8005e14:	d819      	bhi.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005e16:	2b20      	cmp	r3, #32
 8005e18:	d00c      	beq.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005e1a:	2b20      	cmp	r3, #32
 8005e1c:	d815      	bhi.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d019      	beq.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005e22:	2b10      	cmp	r3, #16
 8005e24:	d111      	bne.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e26:	4b77      	ldr	r3, [pc, #476]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e2a:	4a76      	ldr	r2, [pc, #472]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005e32:	e011      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e38:	3308      	adds	r3, #8
 8005e3a:	2102      	movs	r1, #2
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f002 f997 	bl	8008170 <RCCEx_PLL2_Config>
 8005e42:	4603      	mov	r3, r0
 8005e44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005e48:	e006      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e50:	e002      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005e52:	bf00      	nop
 8005e54:	e000      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005e56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d10a      	bne.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005e60:	4b68      	ldr	r3, [pc, #416]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e64:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e6e:	4a65      	ldr	r2, [pc, #404]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e70:	430b      	orrs	r3, r1
 8005e72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005e74:	e003      	b.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e86:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005e8a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005e8e:	2300      	movs	r3, #0
 8005e90:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005e94:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005e98:	460b      	mov	r3, r1
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	d051      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ea2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ea4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ea8:	d035      	beq.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005eaa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005eae:	d82e      	bhi.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005eb0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005eb4:	d031      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005eb6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005eba:	d828      	bhi.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005ebc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ec0:	d01a      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005ec2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ec6:	d822      	bhi.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d003      	beq.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005ecc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ed0:	d007      	beq.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005ed2:	e01c      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ed4:	4b4b      	ldr	r3, [pc, #300]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed8:	4a4a      	ldr	r2, [pc, #296]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005eda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ede:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005ee0:	e01c      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee6:	3308      	adds	r3, #8
 8005ee8:	2100      	movs	r1, #0
 8005eea:	4618      	mov	r0, r3
 8005eec:	f002 f940 	bl	8008170 <RCCEx_PLL2_Config>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005ef6:	e011      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005efc:	3328      	adds	r3, #40	@ 0x28
 8005efe:	2100      	movs	r1, #0
 8005f00:	4618      	mov	r0, r3
 8005f02:	f002 f9e7 	bl	80082d4 <RCCEx_PLL3_Config>
 8005f06:	4603      	mov	r3, r0
 8005f08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005f0c:	e006      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f14:	e002      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005f16:	bf00      	nop
 8005f18:	e000      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005f1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d10a      	bne.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005f24:	4b37      	ldr	r3, [pc, #220]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f28:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f32:	4a34      	ldr	r2, [pc, #208]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005f34:	430b      	orrs	r3, r1
 8005f36:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f38:	e003      	b.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005f4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f52:	2300      	movs	r3, #0
 8005f54:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005f58:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	d056      	beq.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f6c:	d033      	beq.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005f6e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f72:	d82c      	bhi.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f74:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f78:	d02f      	beq.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005f7a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f7e:	d826      	bhi.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f80:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f84:	d02b      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005f86:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005f8a:	d820      	bhi.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f90:	d012      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005f92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f96:	d81a      	bhi.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d022      	beq.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005f9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fa0:	d115      	bne.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fa6:	3308      	adds	r3, #8
 8005fa8:	2101      	movs	r1, #1
 8005faa:	4618      	mov	r0, r3
 8005fac:	f002 f8e0 	bl	8008170 <RCCEx_PLL2_Config>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005fb6:	e015      	b.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fbc:	3328      	adds	r3, #40	@ 0x28
 8005fbe:	2101      	movs	r1, #1
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f002 f987 	bl	80082d4 <RCCEx_PLL3_Config>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005fcc:	e00a      	b.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005fd4:	e006      	b.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005fd6:	bf00      	nop
 8005fd8:	e004      	b.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005fda:	bf00      	nop
 8005fdc:	e002      	b.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005fde:	bf00      	nop
 8005fe0:	e000      	b.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005fe2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d10d      	bne.n	8006008 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005fec:	4b05      	ldr	r3, [pc, #20]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005fee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ff0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ffa:	4a02      	ldr	r2, [pc, #8]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ffc:	430b      	orrs	r3, r1
 8005ffe:	6513      	str	r3, [r2, #80]	@ 0x50
 8006000:	e006      	b.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006002:	bf00      	nop
 8006004:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006008:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800600c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006018:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800601c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006020:	2300      	movs	r3, #0
 8006022:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006026:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800602a:	460b      	mov	r3, r1
 800602c:	4313      	orrs	r3, r2
 800602e:	d055      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006034:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006038:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800603c:	d033      	beq.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800603e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006042:	d82c      	bhi.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006044:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006048:	d02f      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800604a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800604e:	d826      	bhi.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006050:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006054:	d02b      	beq.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006056:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800605a:	d820      	bhi.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800605c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006060:	d012      	beq.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006062:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006066:	d81a      	bhi.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006068:	2b00      	cmp	r3, #0
 800606a:	d022      	beq.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800606c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006070:	d115      	bne.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006076:	3308      	adds	r3, #8
 8006078:	2101      	movs	r1, #1
 800607a:	4618      	mov	r0, r3
 800607c:	f002 f878 	bl	8008170 <RCCEx_PLL2_Config>
 8006080:	4603      	mov	r3, r0
 8006082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006086:	e015      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800608c:	3328      	adds	r3, #40	@ 0x28
 800608e:	2101      	movs	r1, #1
 8006090:	4618      	mov	r0, r3
 8006092:	f002 f91f 	bl	80082d4 <RCCEx_PLL3_Config>
 8006096:	4603      	mov	r3, r0
 8006098:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800609c:	e00a      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060a4:	e006      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80060a6:	bf00      	nop
 80060a8:	e004      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80060aa:	bf00      	nop
 80060ac:	e002      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80060ae:	bf00      	nop
 80060b0:	e000      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80060b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d10b      	bne.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80060bc:	4ba3      	ldr	r3, [pc, #652]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060c0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80060c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80060cc:	4a9f      	ldr	r2, [pc, #636]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060ce:	430b      	orrs	r3, r1
 80060d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80060d2:	e003      	b.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80060dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80060e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80060ec:	2300      	movs	r3, #0
 80060ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80060f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80060f6:	460b      	mov	r3, r1
 80060f8:	4313      	orrs	r3, r2
 80060fa:	d037      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80060fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006102:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006106:	d00e      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006108:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800610c:	d816      	bhi.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800610e:	2b00      	cmp	r3, #0
 8006110:	d018      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006112:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006116:	d111      	bne.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006118:	4b8c      	ldr	r3, [pc, #560]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800611a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611c:	4a8b      	ldr	r2, [pc, #556]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800611e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006122:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006124:	e00f      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800612a:	3308      	adds	r3, #8
 800612c:	2101      	movs	r1, #1
 800612e:	4618      	mov	r0, r3
 8006130:	f002 f81e 	bl	8008170 <RCCEx_PLL2_Config>
 8006134:	4603      	mov	r3, r0
 8006136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800613a:	e004      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006142:	e000      	b.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006144:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006146:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10a      	bne.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800614e:	4b7f      	ldr	r3, [pc, #508]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006150:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006152:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800615a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800615c:	4a7b      	ldr	r2, [pc, #492]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800615e:	430b      	orrs	r3, r1
 8006160:	6513      	str	r3, [r2, #80]	@ 0x50
 8006162:	e003      	b.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006164:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006168:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800616c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006174:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006178:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800617c:	2300      	movs	r3, #0
 800617e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006182:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006186:	460b      	mov	r3, r1
 8006188:	4313      	orrs	r3, r2
 800618a:	d039      	beq.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800618c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006192:	2b03      	cmp	r3, #3
 8006194:	d81c      	bhi.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006196:	a201      	add	r2, pc, #4	@ (adr r2, 800619c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619c:	080061d9 	.word	0x080061d9
 80061a0:	080061ad 	.word	0x080061ad
 80061a4:	080061bb 	.word	0x080061bb
 80061a8:	080061d9 	.word	0x080061d9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061ac:	4b67      	ldr	r3, [pc, #412]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80061ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b0:	4a66      	ldr	r2, [pc, #408]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80061b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80061b8:	e00f      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80061ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061be:	3308      	adds	r3, #8
 80061c0:	2102      	movs	r1, #2
 80061c2:	4618      	mov	r0, r3
 80061c4:	f001 ffd4 	bl	8008170 <RCCEx_PLL2_Config>
 80061c8:	4603      	mov	r3, r0
 80061ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80061ce:	e004      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061d6:	e000      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80061d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d10a      	bne.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80061e2:	4b5a      	ldr	r3, [pc, #360]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80061e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061e6:	f023 0103 	bic.w	r1, r3, #3
 80061ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061f0:	4a56      	ldr	r2, [pc, #344]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80061f2:	430b      	orrs	r3, r1
 80061f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80061f6:	e003      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006208:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800620c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006210:	2300      	movs	r3, #0
 8006212:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006216:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800621a:	460b      	mov	r3, r1
 800621c:	4313      	orrs	r3, r2
 800621e:	f000 809f 	beq.w	8006360 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006222:	4b4b      	ldr	r3, [pc, #300]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a4a      	ldr	r2, [pc, #296]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006228:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800622c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800622e:	f7fa facb 	bl	80007c8 <HAL_GetTick>
 8006232:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006236:	e00b      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006238:	f7fa fac6 	bl	80007c8 <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	2b64      	cmp	r3, #100	@ 0x64
 8006246:	d903      	bls.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006248:	2303      	movs	r3, #3
 800624a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800624e:	e005      	b.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006250:	4b3f      	ldr	r3, [pc, #252]	@ (8006350 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006258:	2b00      	cmp	r3, #0
 800625a:	d0ed      	beq.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800625c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006260:	2b00      	cmp	r3, #0
 8006262:	d179      	bne.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006264:	4b39      	ldr	r3, [pc, #228]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006266:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800626c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006270:	4053      	eors	r3, r2
 8006272:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006276:	2b00      	cmp	r3, #0
 8006278:	d015      	beq.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800627a:	4b34      	ldr	r3, [pc, #208]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800627c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800627e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006282:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006286:	4b31      	ldr	r3, [pc, #196]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800628a:	4a30      	ldr	r2, [pc, #192]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800628c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006290:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006292:	4b2e      	ldr	r3, [pc, #184]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006296:	4a2d      	ldr	r2, [pc, #180]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006298:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800629c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800629e:	4a2b      	ldr	r2, [pc, #172]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80062a0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80062a4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80062a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80062ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062b2:	d118      	bne.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062b4:	f7fa fa88 	bl	80007c8 <HAL_GetTick>
 80062b8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062bc:	e00d      	b.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062be:	f7fa fa83 	bl	80007c8 <HAL_GetTick>
 80062c2:	4602      	mov	r2, r0
 80062c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80062c8:	1ad2      	subs	r2, r2, r3
 80062ca:	f241 3388 	movw	r3, #5000	@ 0x1388
 80062ce:	429a      	cmp	r2, r3
 80062d0:	d903      	bls.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80062d2:	2303      	movs	r3, #3
 80062d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80062d8:	e005      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062da:	4b1c      	ldr	r3, [pc, #112]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80062dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062de:	f003 0302 	and.w	r3, r3, #2
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d0eb      	beq.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80062e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d129      	bne.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80062f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062fe:	d10e      	bne.n	800631e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006300:	4b12      	ldr	r3, [pc, #72]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800630c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006310:	091a      	lsrs	r2, r3, #4
 8006312:	4b10      	ldr	r3, [pc, #64]	@ (8006354 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006314:	4013      	ands	r3, r2
 8006316:	4a0d      	ldr	r2, [pc, #52]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006318:	430b      	orrs	r3, r1
 800631a:	6113      	str	r3, [r2, #16]
 800631c:	e005      	b.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800631e:	4b0b      	ldr	r3, [pc, #44]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	4a0a      	ldr	r2, [pc, #40]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006324:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006328:	6113      	str	r3, [r2, #16]
 800632a:	4b08      	ldr	r3, [pc, #32]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800632c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800632e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006332:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800633a:	4a04      	ldr	r2, [pc, #16]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800633c:	430b      	orrs	r3, r1
 800633e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006340:	e00e      	b.n	8006360 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006346:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800634a:	e009      	b.n	8006360 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800634c:	58024400 	.word	0x58024400
 8006350:	58024800 	.word	0x58024800
 8006354:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006358:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800635c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006368:	f002 0301 	and.w	r3, r2, #1
 800636c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006370:	2300      	movs	r3, #0
 8006372:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006376:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800637a:	460b      	mov	r3, r1
 800637c:	4313      	orrs	r3, r2
 800637e:	f000 8089 	beq.w	8006494 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006386:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006388:	2b28      	cmp	r3, #40	@ 0x28
 800638a:	d86b      	bhi.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800638c:	a201      	add	r2, pc, #4	@ (adr r2, 8006394 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800638e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006392:	bf00      	nop
 8006394:	0800646d 	.word	0x0800646d
 8006398:	08006465 	.word	0x08006465
 800639c:	08006465 	.word	0x08006465
 80063a0:	08006465 	.word	0x08006465
 80063a4:	08006465 	.word	0x08006465
 80063a8:	08006465 	.word	0x08006465
 80063ac:	08006465 	.word	0x08006465
 80063b0:	08006465 	.word	0x08006465
 80063b4:	08006439 	.word	0x08006439
 80063b8:	08006465 	.word	0x08006465
 80063bc:	08006465 	.word	0x08006465
 80063c0:	08006465 	.word	0x08006465
 80063c4:	08006465 	.word	0x08006465
 80063c8:	08006465 	.word	0x08006465
 80063cc:	08006465 	.word	0x08006465
 80063d0:	08006465 	.word	0x08006465
 80063d4:	0800644f 	.word	0x0800644f
 80063d8:	08006465 	.word	0x08006465
 80063dc:	08006465 	.word	0x08006465
 80063e0:	08006465 	.word	0x08006465
 80063e4:	08006465 	.word	0x08006465
 80063e8:	08006465 	.word	0x08006465
 80063ec:	08006465 	.word	0x08006465
 80063f0:	08006465 	.word	0x08006465
 80063f4:	0800646d 	.word	0x0800646d
 80063f8:	08006465 	.word	0x08006465
 80063fc:	08006465 	.word	0x08006465
 8006400:	08006465 	.word	0x08006465
 8006404:	08006465 	.word	0x08006465
 8006408:	08006465 	.word	0x08006465
 800640c:	08006465 	.word	0x08006465
 8006410:	08006465 	.word	0x08006465
 8006414:	0800646d 	.word	0x0800646d
 8006418:	08006465 	.word	0x08006465
 800641c:	08006465 	.word	0x08006465
 8006420:	08006465 	.word	0x08006465
 8006424:	08006465 	.word	0x08006465
 8006428:	08006465 	.word	0x08006465
 800642c:	08006465 	.word	0x08006465
 8006430:	08006465 	.word	0x08006465
 8006434:	0800646d 	.word	0x0800646d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800643c:	3308      	adds	r3, #8
 800643e:	2101      	movs	r1, #1
 8006440:	4618      	mov	r0, r3
 8006442:	f001 fe95 	bl	8008170 <RCCEx_PLL2_Config>
 8006446:	4603      	mov	r3, r0
 8006448:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800644c:	e00f      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800644e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006452:	3328      	adds	r3, #40	@ 0x28
 8006454:	2101      	movs	r1, #1
 8006456:	4618      	mov	r0, r3
 8006458:	f001 ff3c 	bl	80082d4 <RCCEx_PLL3_Config>
 800645c:	4603      	mov	r3, r0
 800645e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006462:	e004      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800646a:	e000      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800646c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800646e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10a      	bne.n	800648c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006476:	4bbf      	ldr	r3, [pc, #764]	@ (8006774 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800647a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800647e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006482:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006484:	4abb      	ldr	r2, [pc, #748]	@ (8006774 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006486:	430b      	orrs	r3, r1
 8006488:	6553      	str	r3, [r2, #84]	@ 0x54
 800648a:	e003      	b.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800648c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006490:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649c:	f002 0302 	and.w	r3, r2, #2
 80064a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80064a4:	2300      	movs	r3, #0
 80064a6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80064aa:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80064ae:	460b      	mov	r3, r1
 80064b0:	4313      	orrs	r3, r2
 80064b2:	d041      	beq.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80064b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80064ba:	2b05      	cmp	r3, #5
 80064bc:	d824      	bhi.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80064be:	a201      	add	r2, pc, #4	@ (adr r2, 80064c4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80064c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064c4:	08006511 	.word	0x08006511
 80064c8:	080064dd 	.word	0x080064dd
 80064cc:	080064f3 	.word	0x080064f3
 80064d0:	08006511 	.word	0x08006511
 80064d4:	08006511 	.word	0x08006511
 80064d8:	08006511 	.word	0x08006511
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80064dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064e0:	3308      	adds	r3, #8
 80064e2:	2101      	movs	r1, #1
 80064e4:	4618      	mov	r0, r3
 80064e6:	f001 fe43 	bl	8008170 <RCCEx_PLL2_Config>
 80064ea:	4603      	mov	r3, r0
 80064ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80064f0:	e00f      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80064f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064f6:	3328      	adds	r3, #40	@ 0x28
 80064f8:	2101      	movs	r1, #1
 80064fa:	4618      	mov	r0, r3
 80064fc:	f001 feea 	bl	80082d4 <RCCEx_PLL3_Config>
 8006500:	4603      	mov	r3, r0
 8006502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006506:	e004      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800650e:	e000      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006510:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006512:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006516:	2b00      	cmp	r3, #0
 8006518:	d10a      	bne.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800651a:	4b96      	ldr	r3, [pc, #600]	@ (8006774 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800651c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800651e:	f023 0107 	bic.w	r1, r3, #7
 8006522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006526:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006528:	4a92      	ldr	r2, [pc, #584]	@ (8006774 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800652a:	430b      	orrs	r3, r1
 800652c:	6553      	str	r3, [r2, #84]	@ 0x54
 800652e:	e003      	b.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006530:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006534:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800653c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006540:	f002 0304 	and.w	r3, r2, #4
 8006544:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006548:	2300      	movs	r3, #0
 800654a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800654e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006552:	460b      	mov	r3, r1
 8006554:	4313      	orrs	r3, r2
 8006556:	d044      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800655c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006560:	2b05      	cmp	r3, #5
 8006562:	d825      	bhi.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006564:	a201      	add	r2, pc, #4	@ (adr r2, 800656c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8006566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656a:	bf00      	nop
 800656c:	080065b9 	.word	0x080065b9
 8006570:	08006585 	.word	0x08006585
 8006574:	0800659b 	.word	0x0800659b
 8006578:	080065b9 	.word	0x080065b9
 800657c:	080065b9 	.word	0x080065b9
 8006580:	080065b9 	.word	0x080065b9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006588:	3308      	adds	r3, #8
 800658a:	2101      	movs	r1, #1
 800658c:	4618      	mov	r0, r3
 800658e:	f001 fdef 	bl	8008170 <RCCEx_PLL2_Config>
 8006592:	4603      	mov	r3, r0
 8006594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006598:	e00f      	b.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800659a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800659e:	3328      	adds	r3, #40	@ 0x28
 80065a0:	2101      	movs	r1, #1
 80065a2:	4618      	mov	r0, r3
 80065a4:	f001 fe96 	bl	80082d4 <RCCEx_PLL3_Config>
 80065a8:	4603      	mov	r3, r0
 80065aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80065ae:	e004      	b.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80065b6:	e000      	b.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80065b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d10b      	bne.n	80065da <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80065c2:	4b6c      	ldr	r3, [pc, #432]	@ (8006774 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80065c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065c6:	f023 0107 	bic.w	r1, r3, #7
 80065ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065d2:	4a68      	ldr	r2, [pc, #416]	@ (8006774 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80065d4:	430b      	orrs	r3, r1
 80065d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80065d8:	e003      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80065e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ea:	f002 0320 	and.w	r3, r2, #32
 80065ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80065f2:	2300      	movs	r3, #0
 80065f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80065f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80065fc:	460b      	mov	r3, r1
 80065fe:	4313      	orrs	r3, r2
 8006600:	d055      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800660a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800660e:	d033      	beq.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006610:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006614:	d82c      	bhi.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800661a:	d02f      	beq.n	800667c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800661c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006620:	d826      	bhi.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006622:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006626:	d02b      	beq.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006628:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800662c:	d820      	bhi.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800662e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006632:	d012      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006634:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006638:	d81a      	bhi.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800663a:	2b00      	cmp	r3, #0
 800663c:	d022      	beq.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800663e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006642:	d115      	bne.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006648:	3308      	adds	r3, #8
 800664a:	2100      	movs	r1, #0
 800664c:	4618      	mov	r0, r3
 800664e:	f001 fd8f 	bl	8008170 <RCCEx_PLL2_Config>
 8006652:	4603      	mov	r3, r0
 8006654:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006658:	e015      	b.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800665a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800665e:	3328      	adds	r3, #40	@ 0x28
 8006660:	2102      	movs	r1, #2
 8006662:	4618      	mov	r0, r3
 8006664:	f001 fe36 	bl	80082d4 <RCCEx_PLL3_Config>
 8006668:	4603      	mov	r3, r0
 800666a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800666e:	e00a      	b.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006676:	e006      	b.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006678:	bf00      	nop
 800667a:	e004      	b.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800667c:	bf00      	nop
 800667e:	e002      	b.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006680:	bf00      	nop
 8006682:	e000      	b.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006684:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800668a:	2b00      	cmp	r3, #0
 800668c:	d10b      	bne.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800668e:	4b39      	ldr	r3, [pc, #228]	@ (8006774 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006692:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800669a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800669e:	4a35      	ldr	r2, [pc, #212]	@ (8006774 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80066a0:	430b      	orrs	r3, r1
 80066a2:	6553      	str	r3, [r2, #84]	@ 0x54
 80066a4:	e003      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80066ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80066ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80066be:	2300      	movs	r3, #0
 80066c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80066c4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80066c8:	460b      	mov	r3, r1
 80066ca:	4313      	orrs	r3, r2
 80066cc:	d058      	beq.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80066ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80066d6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80066da:	d033      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80066dc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80066e0:	d82c      	bhi.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80066e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066e6:	d02f      	beq.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80066e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066ec:	d826      	bhi.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80066ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80066f2:	d02b      	beq.n	800674c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80066f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80066f8:	d820      	bhi.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80066fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066fe:	d012      	beq.n	8006726 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006700:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006704:	d81a      	bhi.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006706:	2b00      	cmp	r3, #0
 8006708:	d022      	beq.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800670a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800670e:	d115      	bne.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006714:	3308      	adds	r3, #8
 8006716:	2100      	movs	r1, #0
 8006718:	4618      	mov	r0, r3
 800671a:	f001 fd29 	bl	8008170 <RCCEx_PLL2_Config>
 800671e:	4603      	mov	r3, r0
 8006720:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006724:	e015      	b.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800672a:	3328      	adds	r3, #40	@ 0x28
 800672c:	2102      	movs	r1, #2
 800672e:	4618      	mov	r0, r3
 8006730:	f001 fdd0 	bl	80082d4 <RCCEx_PLL3_Config>
 8006734:	4603      	mov	r3, r0
 8006736:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800673a:	e00a      	b.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006742:	e006      	b.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006744:	bf00      	nop
 8006746:	e004      	b.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006748:	bf00      	nop
 800674a:	e002      	b.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800674c:	bf00      	nop
 800674e:	e000      	b.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006750:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006752:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10e      	bne.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800675a:	4b06      	ldr	r3, [pc, #24]	@ (8006774 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800675c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800675e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006766:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800676a:	4a02      	ldr	r2, [pc, #8]	@ (8006774 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800676c:	430b      	orrs	r3, r1
 800676e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006770:	e006      	b.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8006772:	bf00      	nop
 8006774:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006778:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800677c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006780:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006788:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800678c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006790:	2300      	movs	r3, #0
 8006792:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006796:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800679a:	460b      	mov	r3, r1
 800679c:	4313      	orrs	r3, r2
 800679e:	d055      	beq.n	800684c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80067a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80067a8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80067ac:	d033      	beq.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80067ae:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80067b2:	d82c      	bhi.n	800680e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80067b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067b8:	d02f      	beq.n	800681a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80067ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067be:	d826      	bhi.n	800680e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80067c0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80067c4:	d02b      	beq.n	800681e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80067c6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80067ca:	d820      	bhi.n	800680e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80067cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067d0:	d012      	beq.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80067d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067d6:	d81a      	bhi.n	800680e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d022      	beq.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80067dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067e0:	d115      	bne.n	800680e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80067e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067e6:	3308      	adds	r3, #8
 80067e8:	2100      	movs	r1, #0
 80067ea:	4618      	mov	r0, r3
 80067ec:	f001 fcc0 	bl	8008170 <RCCEx_PLL2_Config>
 80067f0:	4603      	mov	r3, r0
 80067f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80067f6:	e015      	b.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80067f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067fc:	3328      	adds	r3, #40	@ 0x28
 80067fe:	2102      	movs	r1, #2
 8006800:	4618      	mov	r0, r3
 8006802:	f001 fd67 	bl	80082d4 <RCCEx_PLL3_Config>
 8006806:	4603      	mov	r3, r0
 8006808:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800680c:	e00a      	b.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006814:	e006      	b.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006816:	bf00      	nop
 8006818:	e004      	b.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800681a:	bf00      	nop
 800681c:	e002      	b.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800681e:	bf00      	nop
 8006820:	e000      	b.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006822:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006824:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006828:	2b00      	cmp	r3, #0
 800682a:	d10b      	bne.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800682c:	4ba1      	ldr	r3, [pc, #644]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800682e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006830:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006838:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800683c:	4a9d      	ldr	r2, [pc, #628]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800683e:	430b      	orrs	r3, r1
 8006840:	6593      	str	r3, [r2, #88]	@ 0x58
 8006842:	e003      	b.n	800684c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006844:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006848:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800684c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006854:	f002 0308 	and.w	r3, r2, #8
 8006858:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800685c:	2300      	movs	r3, #0
 800685e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006862:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006866:	460b      	mov	r3, r1
 8006868:	4313      	orrs	r3, r2
 800686a:	d01e      	beq.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800686c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006870:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006874:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006878:	d10c      	bne.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800687a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800687e:	3328      	adds	r3, #40	@ 0x28
 8006880:	2102      	movs	r1, #2
 8006882:	4618      	mov	r0, r3
 8006884:	f001 fd26 	bl	80082d4 <RCCEx_PLL3_Config>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d002      	beq.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006894:	4b87      	ldr	r3, [pc, #540]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006898:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800689c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068a4:	4a83      	ldr	r2, [pc, #524]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068a6:	430b      	orrs	r3, r1
 80068a8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80068aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b2:	f002 0310 	and.w	r3, r2, #16
 80068b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80068ba:	2300      	movs	r3, #0
 80068bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80068c0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80068c4:	460b      	mov	r3, r1
 80068c6:	4313      	orrs	r3, r2
 80068c8:	d01e      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80068ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80068d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068d6:	d10c      	bne.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80068d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068dc:	3328      	adds	r3, #40	@ 0x28
 80068de:	2102      	movs	r1, #2
 80068e0:	4618      	mov	r0, r3
 80068e2:	f001 fcf7 	bl	80082d4 <RCCEx_PLL3_Config>
 80068e6:	4603      	mov	r3, r0
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d002      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80068f2:	4b70      	ldr	r3, [pc, #448]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068f6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80068fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006902:	4a6c      	ldr	r2, [pc, #432]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006904:	430b      	orrs	r3, r1
 8006906:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800690c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006910:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006914:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006918:	2300      	movs	r3, #0
 800691a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800691e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006922:	460b      	mov	r3, r1
 8006924:	4313      	orrs	r3, r2
 8006926:	d03e      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800692c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006930:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006934:	d022      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006936:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800693a:	d81b      	bhi.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800693c:	2b00      	cmp	r3, #0
 800693e:	d003      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006944:	d00b      	beq.n	800695e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006946:	e015      	b.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800694c:	3308      	adds	r3, #8
 800694e:	2100      	movs	r1, #0
 8006950:	4618      	mov	r0, r3
 8006952:	f001 fc0d 	bl	8008170 <RCCEx_PLL2_Config>
 8006956:	4603      	mov	r3, r0
 8006958:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800695c:	e00f      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800695e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006962:	3328      	adds	r3, #40	@ 0x28
 8006964:	2102      	movs	r1, #2
 8006966:	4618      	mov	r0, r3
 8006968:	f001 fcb4 	bl	80082d4 <RCCEx_PLL3_Config>
 800696c:	4603      	mov	r3, r0
 800696e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006972:	e004      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800697a:	e000      	b.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800697c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800697e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006982:	2b00      	cmp	r3, #0
 8006984:	d10b      	bne.n	800699e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006986:	4b4b      	ldr	r3, [pc, #300]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800698a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800698e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006992:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006996:	4a47      	ldr	r2, [pc, #284]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006998:	430b      	orrs	r3, r1
 800699a:	6593      	str	r3, [r2, #88]	@ 0x58
 800699c:	e003      	b.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800699e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80069a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ae:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80069b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80069b4:	2300      	movs	r3, #0
 80069b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80069b8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80069bc:	460b      	mov	r3, r1
 80069be:	4313      	orrs	r3, r2
 80069c0:	d03b      	beq.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80069c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069ca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80069ce:	d01f      	beq.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80069d0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80069d4:	d818      	bhi.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80069d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069da:	d003      	beq.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80069dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069e0:	d007      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80069e2:	e011      	b.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069e4:	4b33      	ldr	r3, [pc, #204]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80069e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e8:	4a32      	ldr	r2, [pc, #200]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80069ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80069f0:	e00f      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80069f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069f6:	3328      	adds	r3, #40	@ 0x28
 80069f8:	2101      	movs	r1, #1
 80069fa:	4618      	mov	r0, r3
 80069fc:	f001 fc6a 	bl	80082d4 <RCCEx_PLL3_Config>
 8006a00:	4603      	mov	r3, r0
 8006a02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006a06:	e004      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a0e:	e000      	b.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006a10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d10b      	bne.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a1a:	4b26      	ldr	r3, [pc, #152]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a1e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a2a:	4a22      	ldr	r2, [pc, #136]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a2c:	430b      	orrs	r3, r1
 8006a2e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006a30:	e003      	b.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a42:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006a46:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a48:	2300      	movs	r3, #0
 8006a4a:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a4c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006a50:	460b      	mov	r3, r1
 8006a52:	4313      	orrs	r3, r2
 8006a54:	d034      	beq.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d003      	beq.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006a60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a64:	d007      	beq.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8006a66:	e011      	b.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a68:	4b12      	ldr	r3, [pc, #72]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a6c:	4a11      	ldr	r2, [pc, #68]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006a74:	e00e      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a7a:	3308      	adds	r3, #8
 8006a7c:	2102      	movs	r1, #2
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f001 fb76 	bl	8008170 <RCCEx_PLL2_Config>
 8006a84:	4603      	mov	r3, r0
 8006a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006a8a:	e003      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d10d      	bne.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006a9c:	4b05      	ldr	r3, [pc, #20]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006a9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006aa0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aaa:	4a02      	ldr	r2, [pc, #8]	@ (8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006aac:	430b      	orrs	r3, r1
 8006aae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006ab0:	e006      	b.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006ab2:	bf00      	nop
 8006ab4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ab8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006abc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006acc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ace:	2300      	movs	r3, #0
 8006ad0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ad2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	d00c      	beq.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae0:	3328      	adds	r3, #40	@ 0x28
 8006ae2:	2102      	movs	r1, #2
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f001 fbf5 	bl	80082d4 <RCCEx_PLL3_Config>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d002      	beq.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afe:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006b02:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b04:	2300      	movs	r3, #0
 8006b06:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b08:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006b0c:	460b      	mov	r3, r1
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	d038      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b1e:	d018      	beq.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006b20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b24:	d811      	bhi.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006b26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b2a:	d014      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006b2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b30:	d80b      	bhi.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d011      	beq.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006b36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b3a:	d106      	bne.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b3c:	4bc3      	ldr	r3, [pc, #780]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b40:	4ac2      	ldr	r2, [pc, #776]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006b48:	e008      	b.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b50:	e004      	b.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006b52:	bf00      	nop
 8006b54:	e002      	b.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006b56:	bf00      	nop
 8006b58:	e000      	b.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006b5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d10b      	bne.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006b64:	4bb9      	ldr	r3, [pc, #740]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b68:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b74:	4ab5      	ldr	r2, [pc, #724]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b76:	430b      	orrs	r3, r1
 8006b78:	6553      	str	r3, [r2, #84]	@ 0x54
 8006b7a:	e003      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006b90:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b92:	2300      	movs	r3, #0
 8006b94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b96:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	d009      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006ba0:	4baa      	ldr	r3, [pc, #680]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ba4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bae:	4aa7      	ldr	r2, [pc, #668]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006bb0:	430b      	orrs	r3, r1
 8006bb2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bbc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006bc0:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006bc6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006bca:	460b      	mov	r3, r1
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	d00a      	beq.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006bd0:	4b9e      	ldr	r3, [pc, #632]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006bd2:	691b      	ldr	r3, [r3, #16]
 8006bd4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bdc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006be0:	4a9a      	ldr	r2, [pc, #616]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006be2:	430b      	orrs	r3, r1
 8006be4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006be6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bee:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006bf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bf8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	d009      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006c02:	4b92      	ldr	r3, [pc, #584]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c06:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c10:	4a8e      	ldr	r2, [pc, #568]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c12:	430b      	orrs	r3, r1
 8006c14:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c1e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006c22:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c24:	2300      	movs	r3, #0
 8006c26:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c28:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006c2c:	460b      	mov	r3, r1
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	d00e      	beq.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006c32:	4b86      	ldr	r3, [pc, #536]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	4a85      	ldr	r2, [pc, #532]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c38:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c3c:	6113      	str	r3, [r2, #16]
 8006c3e:	4b83      	ldr	r3, [pc, #524]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c40:	6919      	ldr	r1, [r3, #16]
 8006c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c46:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006c4a:	4a80      	ldr	r2, [pc, #512]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c4c:	430b      	orrs	r3, r1
 8006c4e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c58:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006c5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c5e:	2300      	movs	r3, #0
 8006c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c62:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006c66:	460b      	mov	r3, r1
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	d009      	beq.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006c6c:	4b77      	ldr	r3, [pc, #476]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c70:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c7a:	4a74      	ldr	r2, [pc, #464]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c7c:	430b      	orrs	r3, r1
 8006c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c88:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006c8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c8e:	2300      	movs	r3, #0
 8006c90:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c92:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006c96:	460b      	mov	r3, r1
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	d00a      	beq.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006c9c:	4b6b      	ldr	r3, [pc, #428]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ca0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ca8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cac:	4a67      	ldr	r2, [pc, #412]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006cae:	430b      	orrs	r3, r1
 8006cb0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cba:	2100      	movs	r1, #0
 8006cbc:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006cbe:	f003 0301 	and.w	r3, r3, #1
 8006cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cc4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006cc8:	460b      	mov	r3, r1
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	d011      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cd2:	3308      	adds	r3, #8
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f001 fa4a 	bl	8008170 <RCCEx_PLL2_Config>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006ce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d003      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	6239      	str	r1, [r7, #32]
 8006cfe:	f003 0302 	and.w	r3, r3, #2
 8006d02:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d04:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006d08:	460b      	mov	r3, r1
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	d011      	beq.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d12:	3308      	adds	r3, #8
 8006d14:	2101      	movs	r1, #1
 8006d16:	4618      	mov	r0, r3
 8006d18:	f001 fa2a 	bl	8008170 <RCCEx_PLL2_Config>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d003      	beq.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3a:	2100      	movs	r1, #0
 8006d3c:	61b9      	str	r1, [r7, #24]
 8006d3e:	f003 0304 	and.w	r3, r3, #4
 8006d42:	61fb      	str	r3, [r7, #28]
 8006d44:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006d48:	460b      	mov	r3, r1
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	d011      	beq.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d52:	3308      	adds	r3, #8
 8006d54:	2102      	movs	r1, #2
 8006d56:	4618      	mov	r0, r3
 8006d58:	f001 fa0a 	bl	8008170 <RCCEx_PLL2_Config>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006d62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d003      	beq.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7a:	2100      	movs	r1, #0
 8006d7c:	6139      	str	r1, [r7, #16]
 8006d7e:	f003 0308 	and.w	r3, r3, #8
 8006d82:	617b      	str	r3, [r7, #20]
 8006d84:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006d88:	460b      	mov	r3, r1
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	d011      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d92:	3328      	adds	r3, #40	@ 0x28
 8006d94:	2100      	movs	r1, #0
 8006d96:	4618      	mov	r0, r3
 8006d98:	f001 fa9c 	bl	80082d4 <RCCEx_PLL3_Config>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006da2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d003      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006daa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dba:	2100      	movs	r1, #0
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	f003 0310 	and.w	r3, r3, #16
 8006dc2:	60fb      	str	r3, [r7, #12]
 8006dc4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006dc8:	460b      	mov	r3, r1
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	d011      	beq.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dd2:	3328      	adds	r3, #40	@ 0x28
 8006dd4:	2101      	movs	r1, #1
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f001 fa7c 	bl	80082d4 <RCCEx_PLL3_Config>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006de2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d003      	beq.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfa:	2100      	movs	r1, #0
 8006dfc:	6039      	str	r1, [r7, #0]
 8006dfe:	f003 0320 	and.w	r3, r3, #32
 8006e02:	607b      	str	r3, [r7, #4]
 8006e04:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006e08:	460b      	mov	r3, r1
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	d011      	beq.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e12:	3328      	adds	r3, #40	@ 0x28
 8006e14:	2102      	movs	r1, #2
 8006e16:	4618      	mov	r0, r3
 8006e18:	f001 fa5c 	bl	80082d4 <RCCEx_PLL3_Config>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006e22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d003      	beq.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006e32:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d101      	bne.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	e000      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006e46:	46bd      	mov	sp, r7
 8006e48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e4c:	58024400 	.word	0x58024400

08006e50 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b090      	sub	sp, #64	@ 0x40
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006e5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e5e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006e62:	430b      	orrs	r3, r1
 8006e64:	f040 8094 	bne.w	8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006e68:	4b9e      	ldr	r3, [pc, #632]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e6c:	f003 0307 	and.w	r3, r3, #7
 8006e70:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e74:	2b04      	cmp	r3, #4
 8006e76:	f200 8087 	bhi.w	8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e80:	08006e95 	.word	0x08006e95
 8006e84:	08006ebd 	.word	0x08006ebd
 8006e88:	08006ee5 	.word	0x08006ee5
 8006e8c:	08006f81 	.word	0x08006f81
 8006e90:	08006f0d 	.word	0x08006f0d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006e94:	4b93      	ldr	r3, [pc, #588]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ea0:	d108      	bne.n	8006eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ea2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f001 f810 	bl	8007ecc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006eb0:	f000 bd45 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006eb8:	f000 bd41 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006ebc:	4b89      	ldr	r3, [pc, #548]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ec4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ec8:	d108      	bne.n	8006edc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006eca:	f107 0318 	add.w	r3, r7, #24
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f000 fd54 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ed8:	f000 bd31 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006edc:	2300      	movs	r3, #0
 8006ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ee0:	f000 bd2d 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006ee4:	4b7f      	ldr	r3, [pc, #508]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006eec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ef0:	d108      	bne.n	8006f04 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ef2:	f107 030c 	add.w	r3, r7, #12
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f000 fe94 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f00:	f000 bd1d 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f04:	2300      	movs	r3, #0
 8006f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f08:	f000 bd19 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006f0c:	4b75      	ldr	r3, [pc, #468]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f10:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006f14:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006f16:	4b73      	ldr	r3, [pc, #460]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0304 	and.w	r3, r3, #4
 8006f1e:	2b04      	cmp	r3, #4
 8006f20:	d10c      	bne.n	8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d109      	bne.n	8006f3c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f28:	4b6e      	ldr	r3, [pc, #440]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	08db      	lsrs	r3, r3, #3
 8006f2e:	f003 0303 	and.w	r3, r3, #3
 8006f32:	4a6d      	ldr	r2, [pc, #436]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006f34:	fa22 f303 	lsr.w	r3, r2, r3
 8006f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f3a:	e01f      	b.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006f3c:	4b69      	ldr	r3, [pc, #420]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f48:	d106      	bne.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f50:	d102      	bne.n	8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006f52:	4b66      	ldr	r3, [pc, #408]	@ (80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f56:	e011      	b.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006f58:	4b62      	ldr	r3, [pc, #392]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f64:	d106      	bne.n	8006f74 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f6c:	d102      	bne.n	8006f74 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006f6e:	4b60      	ldr	r3, [pc, #384]	@ (80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f72:	e003      	b.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006f74:	2300      	movs	r3, #0
 8006f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006f78:	f000 bce1 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006f7c:	f000 bcdf 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006f80:	4b5c      	ldr	r3, [pc, #368]	@ (80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f84:	f000 bcdb 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f8c:	f000 bcd7 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006f90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f94:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006f98:	430b      	orrs	r3, r1
 8006f9a:	f040 80ad 	bne.w	80070f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006f9e:	4b51      	ldr	r3, [pc, #324]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006fa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fa2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006fa6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006faa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fae:	d056      	beq.n	800705e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fb6:	f200 8090 	bhi.w	80070da <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fbc:	2bc0      	cmp	r3, #192	@ 0xc0
 8006fbe:	f000 8088 	beq.w	80070d2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc4:	2bc0      	cmp	r3, #192	@ 0xc0
 8006fc6:	f200 8088 	bhi.w	80070da <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fcc:	2b80      	cmp	r3, #128	@ 0x80
 8006fce:	d032      	beq.n	8007036 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd2:	2b80      	cmp	r3, #128	@ 0x80
 8006fd4:	f200 8081 	bhi.w	80070da <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d003      	beq.n	8006fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe0:	2b40      	cmp	r3, #64	@ 0x40
 8006fe2:	d014      	beq.n	800700e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006fe4:	e079      	b.n	80070da <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006fe6:	4b3f      	ldr	r3, [pc, #252]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ff2:	d108      	bne.n	8007006 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ff4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f000 ff67 	bl	8007ecc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007000:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007002:	f000 bc9c 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007006:	2300      	movs	r3, #0
 8007008:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800700a:	f000 bc98 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800700e:	4b35      	ldr	r3, [pc, #212]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007016:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800701a:	d108      	bne.n	800702e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800701c:	f107 0318 	add.w	r3, r7, #24
 8007020:	4618      	mov	r0, r3
 8007022:	f000 fcab 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800702a:	f000 bc88 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800702e:	2300      	movs	r3, #0
 8007030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007032:	f000 bc84 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007036:	4b2b      	ldr	r3, [pc, #172]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800703e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007042:	d108      	bne.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007044:	f107 030c 	add.w	r3, r7, #12
 8007048:	4618      	mov	r0, r3
 800704a:	f000 fdeb 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007052:	f000 bc74 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007056:	2300      	movs	r3, #0
 8007058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800705a:	f000 bc70 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800705e:	4b21      	ldr	r3, [pc, #132]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007062:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007066:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007068:	4b1e      	ldr	r3, [pc, #120]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0304 	and.w	r3, r3, #4
 8007070:	2b04      	cmp	r3, #4
 8007072:	d10c      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8007074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007076:	2b00      	cmp	r3, #0
 8007078:	d109      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800707a:	4b1a      	ldr	r3, [pc, #104]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	08db      	lsrs	r3, r3, #3
 8007080:	f003 0303 	and.w	r3, r3, #3
 8007084:	4a18      	ldr	r2, [pc, #96]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007086:	fa22 f303 	lsr.w	r3, r2, r3
 800708a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800708c:	e01f      	b.n	80070ce <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800708e:	4b15      	ldr	r3, [pc, #84]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007096:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800709a:	d106      	bne.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800709c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800709e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070a2:	d102      	bne.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80070a4:	4b11      	ldr	r3, [pc, #68]	@ (80070ec <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80070a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070a8:	e011      	b.n	80070ce <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80070aa:	4b0e      	ldr	r3, [pc, #56]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070b6:	d106      	bne.n	80070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80070b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070be:	d102      	bne.n	80070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80070c0:	4b0b      	ldr	r3, [pc, #44]	@ (80070f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80070c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070c4:	e003      	b.n	80070ce <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80070c6:	2300      	movs	r3, #0
 80070c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80070ca:	f000 bc38 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80070ce:	f000 bc36 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80070d2:	4b08      	ldr	r3, [pc, #32]	@ (80070f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80070d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070d6:	f000 bc32 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80070da:	2300      	movs	r3, #0
 80070dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070de:	f000 bc2e 	b.w	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80070e2:	bf00      	nop
 80070e4:	58024400 	.word	0x58024400
 80070e8:	03d09000 	.word	0x03d09000
 80070ec:	003d0900 	.word	0x003d0900
 80070f0:	017d7840 	.word	0x017d7840
 80070f4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80070f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070fc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007100:	430b      	orrs	r3, r1
 8007102:	f040 809c 	bne.w	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007106:	4b9e      	ldr	r3, [pc, #632]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800710a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800710e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007112:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007116:	d054      	beq.n	80071c2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800711e:	f200 808b 	bhi.w	8007238 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007124:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007128:	f000 8083 	beq.w	8007232 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800712c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007132:	f200 8081 	bhi.w	8007238 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007138:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800713c:	d02f      	beq.n	800719e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800713e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007140:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007144:	d878      	bhi.n	8007238 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007148:	2b00      	cmp	r3, #0
 800714a:	d004      	beq.n	8007156 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800714c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007152:	d012      	beq.n	800717a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8007154:	e070      	b.n	8007238 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007156:	4b8a      	ldr	r3, [pc, #552]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800715e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007162:	d107      	bne.n	8007174 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007164:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007168:	4618      	mov	r0, r3
 800716a:	f000 feaf 	bl	8007ecc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800716e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007170:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007172:	e3e4      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007174:	2300      	movs	r3, #0
 8007176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007178:	e3e1      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800717a:	4b81      	ldr	r3, [pc, #516]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007182:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007186:	d107      	bne.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007188:	f107 0318 	add.w	r3, r7, #24
 800718c:	4618      	mov	r0, r3
 800718e:	f000 fbf5 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007196:	e3d2      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007198:	2300      	movs	r3, #0
 800719a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800719c:	e3cf      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800719e:	4b78      	ldr	r3, [pc, #480]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071aa:	d107      	bne.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071ac:	f107 030c 	add.w	r3, r7, #12
 80071b0:	4618      	mov	r0, r3
 80071b2:	f000 fd37 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071ba:	e3c0      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071bc:	2300      	movs	r3, #0
 80071be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071c0:	e3bd      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80071c2:	4b6f      	ldr	r3, [pc, #444]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80071ca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80071cc:	4b6c      	ldr	r3, [pc, #432]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f003 0304 	and.w	r3, r3, #4
 80071d4:	2b04      	cmp	r3, #4
 80071d6:	d10c      	bne.n	80071f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80071d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d109      	bne.n	80071f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80071de:	4b68      	ldr	r3, [pc, #416]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	08db      	lsrs	r3, r3, #3
 80071e4:	f003 0303 	and.w	r3, r3, #3
 80071e8:	4a66      	ldr	r2, [pc, #408]	@ (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80071ea:	fa22 f303 	lsr.w	r3, r2, r3
 80071ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071f0:	e01e      	b.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80071f2:	4b63      	ldr	r3, [pc, #396]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071fe:	d106      	bne.n	800720e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007202:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007206:	d102      	bne.n	800720e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007208:	4b5f      	ldr	r3, [pc, #380]	@ (8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800720a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800720c:	e010      	b.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800720e:	4b5c      	ldr	r3, [pc, #368]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007216:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800721a:	d106      	bne.n	800722a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800721c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800721e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007222:	d102      	bne.n	800722a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007224:	4b59      	ldr	r3, [pc, #356]	@ (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007226:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007228:	e002      	b.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800722a:	2300      	movs	r3, #0
 800722c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800722e:	e386      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007230:	e385      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007232:	4b57      	ldr	r3, [pc, #348]	@ (8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007234:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007236:	e382      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007238:	2300      	movs	r3, #0
 800723a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800723c:	e37f      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800723e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007242:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007246:	430b      	orrs	r3, r1
 8007248:	f040 80a7 	bne.w	800739a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800724c:	4b4c      	ldr	r3, [pc, #304]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800724e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007250:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007254:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007258:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800725c:	d055      	beq.n	800730a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800725e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007260:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007264:	f200 8096 	bhi.w	8007394 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800726a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800726e:	f000 8084 	beq.w	800737a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8007272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007274:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007278:	f200 808c 	bhi.w	8007394 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800727c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800727e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007282:	d030      	beq.n	80072e6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8007284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007286:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800728a:	f200 8083 	bhi.w	8007394 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800728e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007290:	2b00      	cmp	r3, #0
 8007292:	d004      	beq.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8007294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007296:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800729a:	d012      	beq.n	80072c2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800729c:	e07a      	b.n	8007394 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800729e:	4b38      	ldr	r3, [pc, #224]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072aa:	d107      	bne.n	80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80072b0:	4618      	mov	r0, r3
 80072b2:	f000 fe0b 	bl	8007ecc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80072b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072ba:	e340      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072bc:	2300      	movs	r3, #0
 80072be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072c0:	e33d      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80072c2:	4b2f      	ldr	r3, [pc, #188]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80072ce:	d107      	bne.n	80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072d0:	f107 0318 	add.w	r3, r7, #24
 80072d4:	4618      	mov	r0, r3
 80072d6:	f000 fb51 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80072da:	69bb      	ldr	r3, [r7, #24]
 80072dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072de:	e32e      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072e0:	2300      	movs	r3, #0
 80072e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072e4:	e32b      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80072e6:	4b26      	ldr	r3, [pc, #152]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072f2:	d107      	bne.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072f4:	f107 030c 	add.w	r3, r7, #12
 80072f8:	4618      	mov	r0, r3
 80072fa:	f000 fc93 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007302:	e31c      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007304:	2300      	movs	r3, #0
 8007306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007308:	e319      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800730a:	4b1d      	ldr	r3, [pc, #116]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800730c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800730e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007312:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007314:	4b1a      	ldr	r3, [pc, #104]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f003 0304 	and.w	r3, r3, #4
 800731c:	2b04      	cmp	r3, #4
 800731e:	d10c      	bne.n	800733a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007322:	2b00      	cmp	r3, #0
 8007324:	d109      	bne.n	800733a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007326:	4b16      	ldr	r3, [pc, #88]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	08db      	lsrs	r3, r3, #3
 800732c:	f003 0303 	and.w	r3, r3, #3
 8007330:	4a14      	ldr	r2, [pc, #80]	@ (8007384 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007332:	fa22 f303 	lsr.w	r3, r2, r3
 8007336:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007338:	e01e      	b.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800733a:	4b11      	ldr	r3, [pc, #68]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007342:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007346:	d106      	bne.n	8007356 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8007348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800734a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800734e:	d102      	bne.n	8007356 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007350:	4b0d      	ldr	r3, [pc, #52]	@ (8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007352:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007354:	e010      	b.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007356:	4b0a      	ldr	r3, [pc, #40]	@ (8007380 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800735e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007362:	d106      	bne.n	8007372 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8007364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007366:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800736a:	d102      	bne.n	8007372 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800736c:	4b07      	ldr	r3, [pc, #28]	@ (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800736e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007370:	e002      	b.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007372:	2300      	movs	r3, #0
 8007374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007376:	e2e2      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007378:	e2e1      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800737a:	4b05      	ldr	r3, [pc, #20]	@ (8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800737c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800737e:	e2de      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007380:	58024400 	.word	0x58024400
 8007384:	03d09000 	.word	0x03d09000
 8007388:	003d0900 	.word	0x003d0900
 800738c:	017d7840 	.word	0x017d7840
 8007390:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8007394:	2300      	movs	r3, #0
 8007396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007398:	e2d1      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800739a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800739e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80073a2:	430b      	orrs	r3, r1
 80073a4:	f040 809c 	bne.w	80074e0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80073a8:	4b93      	ldr	r3, [pc, #588]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073ac:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80073b0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80073b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073b8:	d054      	beq.n	8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80073ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073c0:	f200 808b 	bhi.w	80074da <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80073c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073ca:	f000 8083 	beq.w	80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80073ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073d0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073d4:	f200 8081 	bhi.w	80074da <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80073d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073de:	d02f      	beq.n	8007440 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80073e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073e6:	d878      	bhi.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80073e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d004      	beq.n	80073f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80073ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073f4:	d012      	beq.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80073f6:	e070      	b.n	80074da <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80073f8:	4b7f      	ldr	r3, [pc, #508]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007400:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007404:	d107      	bne.n	8007416 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007406:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800740a:	4618      	mov	r0, r3
 800740c:	f000 fd5e 	bl	8007ecc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007414:	e293      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007416:	2300      	movs	r3, #0
 8007418:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800741a:	e290      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800741c:	4b76      	ldr	r3, [pc, #472]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007424:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007428:	d107      	bne.n	800743a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800742a:	f107 0318 	add.w	r3, r7, #24
 800742e:	4618      	mov	r0, r3
 8007430:	f000 faa4 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007434:	69bb      	ldr	r3, [r7, #24]
 8007436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007438:	e281      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800743a:	2300      	movs	r3, #0
 800743c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800743e:	e27e      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007440:	4b6d      	ldr	r3, [pc, #436]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007448:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800744c:	d107      	bne.n	800745e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800744e:	f107 030c 	add.w	r3, r7, #12
 8007452:	4618      	mov	r0, r3
 8007454:	f000 fbe6 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800745c:	e26f      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800745e:	2300      	movs	r3, #0
 8007460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007462:	e26c      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007464:	4b64      	ldr	r3, [pc, #400]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007468:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800746c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800746e:	4b62      	ldr	r3, [pc, #392]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f003 0304 	and.w	r3, r3, #4
 8007476:	2b04      	cmp	r3, #4
 8007478:	d10c      	bne.n	8007494 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800747a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800747c:	2b00      	cmp	r3, #0
 800747e:	d109      	bne.n	8007494 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007480:	4b5d      	ldr	r3, [pc, #372]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	08db      	lsrs	r3, r3, #3
 8007486:	f003 0303 	and.w	r3, r3, #3
 800748a:	4a5c      	ldr	r2, [pc, #368]	@ (80075fc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800748c:	fa22 f303 	lsr.w	r3, r2, r3
 8007490:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007492:	e01e      	b.n	80074d2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007494:	4b58      	ldr	r3, [pc, #352]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800749c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074a0:	d106      	bne.n	80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80074a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074a8:	d102      	bne.n	80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80074aa:	4b55      	ldr	r3, [pc, #340]	@ (8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80074ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074ae:	e010      	b.n	80074d2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80074b0:	4b51      	ldr	r3, [pc, #324]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074bc:	d106      	bne.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80074be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074c4:	d102      	bne.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80074c6:	4b4f      	ldr	r3, [pc, #316]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80074c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074ca:	e002      	b.n	80074d2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80074cc:	2300      	movs	r3, #0
 80074ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80074d0:	e235      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80074d2:	e234      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80074d4:	4b4c      	ldr	r3, [pc, #304]	@ (8007608 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80074d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074d8:	e231      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80074da:	2300      	movs	r3, #0
 80074dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074de:	e22e      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80074e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074e4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80074e8:	430b      	orrs	r3, r1
 80074ea:	f040 808f 	bne.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80074ee:	4b42      	ldr	r3, [pc, #264]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80074f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074f2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80074f6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80074f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074fe:	d06b      	beq.n	80075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007502:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007506:	d874      	bhi.n	80075f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800750a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800750e:	d056      	beq.n	80075be <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007512:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007516:	d86c      	bhi.n	80075f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800751e:	d03b      	beq.n	8007598 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8007520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007522:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007526:	d864      	bhi.n	80075f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800752a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800752e:	d021      	beq.n	8007574 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007532:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007536:	d85c      	bhi.n	80075f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753a:	2b00      	cmp	r3, #0
 800753c:	d004      	beq.n	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800753e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007544:	d004      	beq.n	8007550 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8007546:	e054      	b.n	80075f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8007548:	f7fe fa4c 	bl	80059e4 <HAL_RCC_GetPCLK1Freq>
 800754c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800754e:	e1f6      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007550:	4b29      	ldr	r3, [pc, #164]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007558:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800755c:	d107      	bne.n	800756e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800755e:	f107 0318 	add.w	r3, r7, #24
 8007562:	4618      	mov	r0, r3
 8007564:	f000 fa0a 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800756c:	e1e7      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800756e:	2300      	movs	r3, #0
 8007570:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007572:	e1e4      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007574:	4b20      	ldr	r3, [pc, #128]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800757c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007580:	d107      	bne.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007582:	f107 030c 	add.w	r3, r7, #12
 8007586:	4618      	mov	r0, r3
 8007588:	f000 fb4c 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007590:	e1d5      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007592:	2300      	movs	r3, #0
 8007594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007596:	e1d2      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007598:	4b17      	ldr	r3, [pc, #92]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f003 0304 	and.w	r3, r3, #4
 80075a0:	2b04      	cmp	r3, #4
 80075a2:	d109      	bne.n	80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80075a4:	4b14      	ldr	r3, [pc, #80]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	08db      	lsrs	r3, r3, #3
 80075aa:	f003 0303 	and.w	r3, r3, #3
 80075ae:	4a13      	ldr	r2, [pc, #76]	@ (80075fc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80075b0:	fa22 f303 	lsr.w	r3, r2, r3
 80075b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80075b6:	e1c2      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075b8:	2300      	movs	r3, #0
 80075ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075bc:	e1bf      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80075be:	4b0e      	ldr	r3, [pc, #56]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075ca:	d102      	bne.n	80075d2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80075cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007600 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80075ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80075d0:	e1b5      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075d2:	2300      	movs	r3, #0
 80075d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075d6:	e1b2      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80075d8:	4b07      	ldr	r3, [pc, #28]	@ (80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075e4:	d102      	bne.n	80075ec <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80075e6:	4b07      	ldr	r3, [pc, #28]	@ (8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80075e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80075ea:	e1a8      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075ec:	2300      	movs	r3, #0
 80075ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075f0:	e1a5      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80075f2:	2300      	movs	r3, #0
 80075f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075f6:	e1a2      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80075f8:	58024400 	.word	0x58024400
 80075fc:	03d09000 	.word	0x03d09000
 8007600:	003d0900 	.word	0x003d0900
 8007604:	017d7840 	.word	0x017d7840
 8007608:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800760c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007610:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007614:	430b      	orrs	r3, r1
 8007616:	d173      	bne.n	8007700 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007618:	4b9c      	ldr	r3, [pc, #624]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800761a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800761c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007620:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007624:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007628:	d02f      	beq.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800762a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007630:	d863      	bhi.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8007632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007634:	2b00      	cmp	r3, #0
 8007636:	d004      	beq.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8007638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800763a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800763e:	d012      	beq.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8007640:	e05b      	b.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007642:	4b92      	ldr	r3, [pc, #584]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800764a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800764e:	d107      	bne.n	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007650:	f107 0318 	add.w	r3, r7, #24
 8007654:	4618      	mov	r0, r3
 8007656:	f000 f991 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800765e:	e16e      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007660:	2300      	movs	r3, #0
 8007662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007664:	e16b      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007666:	4b89      	ldr	r3, [pc, #548]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800766e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007672:	d107      	bne.n	8007684 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007674:	f107 030c 	add.w	r3, r7, #12
 8007678:	4618      	mov	r0, r3
 800767a:	f000 fad3 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007682:	e15c      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007684:	2300      	movs	r3, #0
 8007686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007688:	e159      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800768a:	4b80      	ldr	r3, [pc, #512]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800768c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800768e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007692:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007694:	4b7d      	ldr	r3, [pc, #500]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0304 	and.w	r3, r3, #4
 800769c:	2b04      	cmp	r3, #4
 800769e:	d10c      	bne.n	80076ba <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80076a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d109      	bne.n	80076ba <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80076a6:	4b79      	ldr	r3, [pc, #484]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	08db      	lsrs	r3, r3, #3
 80076ac:	f003 0303 	and.w	r3, r3, #3
 80076b0:	4a77      	ldr	r2, [pc, #476]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80076b2:	fa22 f303 	lsr.w	r3, r2, r3
 80076b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076b8:	e01e      	b.n	80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80076ba:	4b74      	ldr	r3, [pc, #464]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076c6:	d106      	bne.n	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80076c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076ce:	d102      	bne.n	80076d6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80076d0:	4b70      	ldr	r3, [pc, #448]	@ (8007894 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80076d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076d4:	e010      	b.n	80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80076d6:	4b6d      	ldr	r3, [pc, #436]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076e2:	d106      	bne.n	80076f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80076e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076ea:	d102      	bne.n	80076f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80076ec:	4b6a      	ldr	r3, [pc, #424]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80076ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076f0:	e002      	b.n	80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80076f2:	2300      	movs	r3, #0
 80076f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80076f6:	e122      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80076f8:	e121      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80076fa:	2300      	movs	r3, #0
 80076fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076fe:	e11e      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007700:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007704:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007708:	430b      	orrs	r3, r1
 800770a:	d133      	bne.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800770c:	4b5f      	ldr	r3, [pc, #380]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800770e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007710:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007714:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007718:	2b00      	cmp	r3, #0
 800771a:	d004      	beq.n	8007726 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800771c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800771e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007722:	d012      	beq.n	800774a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8007724:	e023      	b.n	800776e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007726:	4b59      	ldr	r3, [pc, #356]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800772e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007732:	d107      	bne.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007734:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007738:	4618      	mov	r0, r3
 800773a:	f000 fbc7 	bl	8007ecc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800773e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007740:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007742:	e0fc      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007744:	2300      	movs	r3, #0
 8007746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007748:	e0f9      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800774a:	4b50      	ldr	r3, [pc, #320]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007752:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007756:	d107      	bne.n	8007768 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007758:	f107 0318 	add.w	r3, r7, #24
 800775c:	4618      	mov	r0, r3
 800775e:	f000 f90d 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007762:	6a3b      	ldr	r3, [r7, #32]
 8007764:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007766:	e0ea      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007768:	2300      	movs	r3, #0
 800776a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800776c:	e0e7      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800776e:	2300      	movs	r3, #0
 8007770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007772:	e0e4      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007774:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007778:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800777c:	430b      	orrs	r3, r1
 800777e:	f040 808d 	bne.w	800789c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8007782:	4b42      	ldr	r3, [pc, #264]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007786:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800778a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800778c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800778e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007792:	d06b      	beq.n	800786c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8007794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007796:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800779a:	d874      	bhi.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800779c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077a2:	d056      	beq.n	8007852 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 80077a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077aa:	d86c      	bhi.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80077ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80077b2:	d03b      	beq.n	800782c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80077b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80077ba:	d864      	bhi.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80077bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077c2:	d021      	beq.n	8007808 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80077c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077ca:	d85c      	bhi.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80077cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d004      	beq.n	80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80077d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077d8:	d004      	beq.n	80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80077da:	e054      	b.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80077dc:	f000 f8b8 	bl	8007950 <HAL_RCCEx_GetD3PCLK1Freq>
 80077e0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80077e2:	e0ac      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80077e4:	4b29      	ldr	r3, [pc, #164]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80077f0:	d107      	bne.n	8007802 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077f2:	f107 0318 	add.w	r3, r7, #24
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 f8c0 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80077fc:	69fb      	ldr	r3, [r7, #28]
 80077fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007800:	e09d      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007802:	2300      	movs	r3, #0
 8007804:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007806:	e09a      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007808:	4b20      	ldr	r3, [pc, #128]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007810:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007814:	d107      	bne.n	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007816:	f107 030c 	add.w	r3, r7, #12
 800781a:	4618      	mov	r0, r3
 800781c:	f000 fa02 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007824:	e08b      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007826:	2300      	movs	r3, #0
 8007828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800782a:	e088      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800782c:	4b17      	ldr	r3, [pc, #92]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0304 	and.w	r3, r3, #4
 8007834:	2b04      	cmp	r3, #4
 8007836:	d109      	bne.n	800784c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007838:	4b14      	ldr	r3, [pc, #80]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	08db      	lsrs	r3, r3, #3
 800783e:	f003 0303 	and.w	r3, r3, #3
 8007842:	4a13      	ldr	r2, [pc, #76]	@ (8007890 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007844:	fa22 f303 	lsr.w	r3, r2, r3
 8007848:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800784a:	e078      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800784c:	2300      	movs	r3, #0
 800784e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007850:	e075      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007852:	4b0e      	ldr	r3, [pc, #56]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800785a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800785e:	d102      	bne.n	8007866 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8007860:	4b0c      	ldr	r3, [pc, #48]	@ (8007894 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007864:	e06b      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007866:	2300      	movs	r3, #0
 8007868:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800786a:	e068      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800786c:	4b07      	ldr	r3, [pc, #28]	@ (800788c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007874:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007878:	d102      	bne.n	8007880 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800787a:	4b07      	ldr	r3, [pc, #28]	@ (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800787c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800787e:	e05e      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007880:	2300      	movs	r3, #0
 8007882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007884:	e05b      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8007886:	2300      	movs	r3, #0
 8007888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800788a:	e058      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800788c:	58024400 	.word	0x58024400
 8007890:	03d09000 	.word	0x03d09000
 8007894:	003d0900 	.word	0x003d0900
 8007898:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800789c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078a0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80078a4:	430b      	orrs	r3, r1
 80078a6:	d148      	bne.n	800793a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80078a8:	4b27      	ldr	r3, [pc, #156]	@ (8007948 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80078aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078ac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80078b0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80078b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078b8:	d02a      	beq.n	8007910 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80078ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078c0:	d838      	bhi.n	8007934 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80078c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d004      	beq.n	80078d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80078c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078ce:	d00d      	beq.n	80078ec <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80078d0:	e030      	b.n	8007934 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80078d2:	4b1d      	ldr	r3, [pc, #116]	@ (8007948 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80078de:	d102      	bne.n	80078e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80078e0:	4b1a      	ldr	r3, [pc, #104]	@ (800794c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80078e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80078e4:	e02b      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80078e6:	2300      	movs	r3, #0
 80078e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078ea:	e028      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80078ec:	4b16      	ldr	r3, [pc, #88]	@ (8007948 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80078f8:	d107      	bne.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80078fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80078fe:	4618      	mov	r0, r3
 8007900:	f000 fae4 	bl	8007ecc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007908:	e019      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800790a:	2300      	movs	r3, #0
 800790c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800790e:	e016      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007910:	4b0d      	ldr	r3, [pc, #52]	@ (8007948 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007918:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800791c:	d107      	bne.n	800792e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800791e:	f107 0318 	add.w	r3, r7, #24
 8007922:	4618      	mov	r0, r3
 8007924:	f000 f82a 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800792c:	e007      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800792e:	2300      	movs	r3, #0
 8007930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007932:	e004      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007934:	2300      	movs	r3, #0
 8007936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007938:	e001      	b.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800793a:	2300      	movs	r3, #0
 800793c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800793e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007940:	4618      	mov	r0, r3
 8007942:	3740      	adds	r7, #64	@ 0x40
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}
 8007948:	58024400 	.word	0x58024400
 800794c:	017d7840 	.word	0x017d7840

08007950 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007954:	f7fe f816 	bl	8005984 <HAL_RCC_GetHCLKFreq>
 8007958:	4602      	mov	r2, r0
 800795a:	4b06      	ldr	r3, [pc, #24]	@ (8007974 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800795c:	6a1b      	ldr	r3, [r3, #32]
 800795e:	091b      	lsrs	r3, r3, #4
 8007960:	f003 0307 	and.w	r3, r3, #7
 8007964:	4904      	ldr	r1, [pc, #16]	@ (8007978 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007966:	5ccb      	ldrb	r3, [r1, r3]
 8007968:	f003 031f 	and.w	r3, r3, #31
 800796c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007970:	4618      	mov	r0, r3
 8007972:	bd80      	pop	{r7, pc}
 8007974:	58024400 	.word	0x58024400
 8007978:	0800ca38 	.word	0x0800ca38

0800797c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800797c:	b480      	push	{r7}
 800797e:	b089      	sub	sp, #36	@ 0x24
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007984:	4ba1      	ldr	r3, [pc, #644]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007988:	f003 0303 	and.w	r3, r3, #3
 800798c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800798e:	4b9f      	ldr	r3, [pc, #636]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007992:	0b1b      	lsrs	r3, r3, #12
 8007994:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007998:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800799a:	4b9c      	ldr	r3, [pc, #624]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800799c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800799e:	091b      	lsrs	r3, r3, #4
 80079a0:	f003 0301 	and.w	r3, r3, #1
 80079a4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80079a6:	4b99      	ldr	r3, [pc, #612]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079aa:	08db      	lsrs	r3, r3, #3
 80079ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	fb02 f303 	mul.w	r3, r2, r3
 80079b6:	ee07 3a90 	vmov	s15, r3
 80079ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079be:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	f000 8111 	beq.w	8007bec <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80079ca:	69bb      	ldr	r3, [r7, #24]
 80079cc:	2b02      	cmp	r3, #2
 80079ce:	f000 8083 	beq.w	8007ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	f200 80a1 	bhi.w	8007b1c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80079da:	69bb      	ldr	r3, [r7, #24]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d003      	beq.n	80079e8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d056      	beq.n	8007a94 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80079e6:	e099      	b.n	8007b1c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079e8:	4b88      	ldr	r3, [pc, #544]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f003 0320 	and.w	r3, r3, #32
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d02d      	beq.n	8007a50 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80079f4:	4b85      	ldr	r3, [pc, #532]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	08db      	lsrs	r3, r3, #3
 80079fa:	f003 0303 	and.w	r3, r3, #3
 80079fe:	4a84      	ldr	r2, [pc, #528]	@ (8007c10 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007a00:	fa22 f303 	lsr.w	r3, r2, r3
 8007a04:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	ee07 3a90 	vmov	s15, r3
 8007a0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	ee07 3a90 	vmov	s15, r3
 8007a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a1e:	4b7b      	ldr	r3, [pc, #492]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a26:	ee07 3a90 	vmov	s15, r3
 8007a2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a32:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007c14 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a4a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007a4e:	e087      	b.n	8007b60 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	ee07 3a90 	vmov	s15, r3
 8007a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a5a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007c18 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007a5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a62:	4b6a      	ldr	r3, [pc, #424]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a6a:	ee07 3a90 	vmov	s15, r3
 8007a6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a72:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a76:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007c14 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a92:	e065      	b.n	8007b60 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	ee07 3a90 	vmov	s15, r3
 8007a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a9e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007c1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007aa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007aa6:	4b59      	ldr	r3, [pc, #356]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aae:	ee07 3a90 	vmov	s15, r3
 8007ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ab6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007aba:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007c14 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007abe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ac6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007aca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ad2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ad6:	e043      	b.n	8007b60 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	ee07 3a90 	vmov	s15, r3
 8007ade:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ae2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007c20 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007ae6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007aea:	4b48      	ldr	r3, [pc, #288]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007af2:	ee07 3a90 	vmov	s15, r3
 8007af6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007afa:	ed97 6a03 	vldr	s12, [r7, #12]
 8007afe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007c14 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007b02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b1a:	e021      	b.n	8007b60 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	ee07 3a90 	vmov	s15, r3
 8007b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b26:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007c1c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007b2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b2e:	4b37      	ldr	r3, [pc, #220]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b36:	ee07 3a90 	vmov	s15, r3
 8007b3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b42:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007c14 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007b46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b5e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007b60:	4b2a      	ldr	r3, [pc, #168]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b64:	0a5b      	lsrs	r3, r3, #9
 8007b66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b6a:	ee07 3a90 	vmov	s15, r3
 8007b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b76:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b7a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b86:	ee17 2a90 	vmov	r2, s15
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b92:	0c1b      	lsrs	r3, r3, #16
 8007b94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b98:	ee07 3a90 	vmov	s15, r3
 8007b9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ba0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ba4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ba8:	edd7 6a07 	vldr	s13, [r7, #28]
 8007bac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007bb4:	ee17 2a90 	vmov	r2, s15
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007bbc:	4b13      	ldr	r3, [pc, #76]	@ (8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bc0:	0e1b      	lsrs	r3, r3, #24
 8007bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bc6:	ee07 3a90 	vmov	s15, r3
 8007bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007bd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007bd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007bda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007bde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007be2:	ee17 2a90 	vmov	r2, s15
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007bea:	e008      	b.n	8007bfe <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	609a      	str	r2, [r3, #8]
}
 8007bfe:	bf00      	nop
 8007c00:	3724      	adds	r7, #36	@ 0x24
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop
 8007c0c:	58024400 	.word	0x58024400
 8007c10:	03d09000 	.word	0x03d09000
 8007c14:	46000000 	.word	0x46000000
 8007c18:	4c742400 	.word	0x4c742400
 8007c1c:	4a742400 	.word	0x4a742400
 8007c20:	4bbebc20 	.word	0x4bbebc20

08007c24 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b089      	sub	sp, #36	@ 0x24
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007c2c:	4ba1      	ldr	r3, [pc, #644]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c30:	f003 0303 	and.w	r3, r3, #3
 8007c34:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007c36:	4b9f      	ldr	r3, [pc, #636]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c3a:	0d1b      	lsrs	r3, r3, #20
 8007c3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c40:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007c42:	4b9c      	ldr	r3, [pc, #624]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c46:	0a1b      	lsrs	r3, r3, #8
 8007c48:	f003 0301 	and.w	r3, r3, #1
 8007c4c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007c4e:	4b99      	ldr	r3, [pc, #612]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c52:	08db      	lsrs	r3, r3, #3
 8007c54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	fb02 f303 	mul.w	r3, r2, r3
 8007c5e:	ee07 3a90 	vmov	s15, r3
 8007c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c66:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	f000 8111 	beq.w	8007e94 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	2b02      	cmp	r3, #2
 8007c76:	f000 8083 	beq.w	8007d80 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	f200 80a1 	bhi.w	8007dc4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007c82:	69bb      	ldr	r3, [r7, #24]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d003      	beq.n	8007c90 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007c88:	69bb      	ldr	r3, [r7, #24]
 8007c8a:	2b01      	cmp	r3, #1
 8007c8c:	d056      	beq.n	8007d3c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007c8e:	e099      	b.n	8007dc4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c90:	4b88      	ldr	r3, [pc, #544]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f003 0320 	and.w	r3, r3, #32
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d02d      	beq.n	8007cf8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007c9c:	4b85      	ldr	r3, [pc, #532]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	08db      	lsrs	r3, r3, #3
 8007ca2:	f003 0303 	and.w	r3, r3, #3
 8007ca6:	4a84      	ldr	r2, [pc, #528]	@ (8007eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8007cac:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	ee07 3a90 	vmov	s15, r3
 8007cb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	ee07 3a90 	vmov	s15, r3
 8007cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cc6:	4b7b      	ldr	r3, [pc, #492]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cce:	ee07 3a90 	vmov	s15, r3
 8007cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cda:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007ebc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ce2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ce6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cf2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007cf6:	e087      	b.n	8007e08 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007cf8:	697b      	ldr	r3, [r7, #20]
 8007cfa:	ee07 3a90 	vmov	s15, r3
 8007cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d02:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007ec0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007d06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d0a:	4b6a      	ldr	r3, [pc, #424]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d12:	ee07 3a90 	vmov	s15, r3
 8007d16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d1e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007ebc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d3a:	e065      	b.n	8007e08 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	ee07 3a90 	vmov	s15, r3
 8007d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d46:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007d4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d4e:	4b59      	ldr	r3, [pc, #356]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d56:	ee07 3a90 	vmov	s15, r3
 8007d5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d62:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007ebc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d7e:	e043      	b.n	8007e08 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	ee07 3a90 	vmov	s15, r3
 8007d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d8a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007ec8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d92:	4b48      	ldr	r3, [pc, #288]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d9a:	ee07 3a90 	vmov	s15, r3
 8007d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007da2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007da6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007ebc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007db2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007dc2:	e021      	b.n	8007e08 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	ee07 3a90 	vmov	s15, r3
 8007dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dce:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007ec4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dd6:	4b37      	ldr	r3, [pc, #220]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dde:	ee07 3a90 	vmov	s15, r3
 8007de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007de6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dea:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007ebc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e06:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007e08:	4b2a      	ldr	r3, [pc, #168]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e0c:	0a5b      	lsrs	r3, r3, #9
 8007e0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e12:	ee07 3a90 	vmov	s15, r3
 8007e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e22:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e2e:	ee17 2a90 	vmov	r2, s15
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007e36:	4b1f      	ldr	r3, [pc, #124]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e3a:	0c1b      	lsrs	r3, r3, #16
 8007e3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e40:	ee07 3a90 	vmov	s15, r3
 8007e44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e48:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e4c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e50:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e5c:	ee17 2a90 	vmov	r2, s15
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007e64:	4b13      	ldr	r3, [pc, #76]	@ (8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e68:	0e1b      	lsrs	r3, r3, #24
 8007e6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e6e:	ee07 3a90 	vmov	s15, r3
 8007e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007e7a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007e7e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007e82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007e8a:	ee17 2a90 	vmov	r2, s15
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007e92:	e008      	b.n	8007ea6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2200      	movs	r2, #0
 8007e98:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	609a      	str	r2, [r3, #8]
}
 8007ea6:	bf00      	nop
 8007ea8:	3724      	adds	r7, #36	@ 0x24
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb0:	4770      	bx	lr
 8007eb2:	bf00      	nop
 8007eb4:	58024400 	.word	0x58024400
 8007eb8:	03d09000 	.word	0x03d09000
 8007ebc:	46000000 	.word	0x46000000
 8007ec0:	4c742400 	.word	0x4c742400
 8007ec4:	4a742400 	.word	0x4a742400
 8007ec8:	4bbebc20 	.word	0x4bbebc20

08007ecc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b089      	sub	sp, #36	@ 0x24
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007ed4:	4ba0      	ldr	r3, [pc, #640]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed8:	f003 0303 	and.w	r3, r3, #3
 8007edc:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007ede:	4b9e      	ldr	r3, [pc, #632]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee2:	091b      	lsrs	r3, r3, #4
 8007ee4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ee8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007eea:	4b9b      	ldr	r3, [pc, #620]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eee:	f003 0301 	and.w	r3, r3, #1
 8007ef2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007ef4:	4b98      	ldr	r3, [pc, #608]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ef6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ef8:	08db      	lsrs	r3, r3, #3
 8007efa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007efe:	693a      	ldr	r2, [r7, #16]
 8007f00:	fb02 f303 	mul.w	r3, r2, r3
 8007f04:	ee07 3a90 	vmov	s15, r3
 8007f08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f0c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	f000 8111 	beq.w	800813a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007f18:	69bb      	ldr	r3, [r7, #24]
 8007f1a:	2b02      	cmp	r3, #2
 8007f1c:	f000 8083 	beq.w	8008026 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007f20:	69bb      	ldr	r3, [r7, #24]
 8007f22:	2b02      	cmp	r3, #2
 8007f24:	f200 80a1 	bhi.w	800806a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d003      	beq.n	8007f36 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007f2e:	69bb      	ldr	r3, [r7, #24]
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d056      	beq.n	8007fe2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007f34:	e099      	b.n	800806a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f36:	4b88      	ldr	r3, [pc, #544]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f003 0320 	and.w	r3, r3, #32
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d02d      	beq.n	8007f9e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007f42:	4b85      	ldr	r3, [pc, #532]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	08db      	lsrs	r3, r3, #3
 8007f48:	f003 0303 	and.w	r3, r3, #3
 8007f4c:	4a83      	ldr	r2, [pc, #524]	@ (800815c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8007f52:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	ee07 3a90 	vmov	s15, r3
 8007f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	ee07 3a90 	vmov	s15, r3
 8007f64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f6c:	4b7a      	ldr	r3, [pc, #488]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f74:	ee07 3a90 	vmov	s15, r3
 8007f78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f7c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f80:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008160 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f84:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f98:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007f9c:	e087      	b.n	80080ae <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	ee07 3a90 	vmov	s15, r3
 8007fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fa8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8008164 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007fac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fb0:	4b69      	ldr	r3, [pc, #420]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fb8:	ee07 3a90 	vmov	s15, r3
 8007fbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fc0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fc4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008160 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007fc8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fcc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fd0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007fd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fdc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007fe0:	e065      	b.n	80080ae <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	ee07 3a90 	vmov	s15, r3
 8007fe8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fec:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008168 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007ff0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ff4:	4b58      	ldr	r3, [pc, #352]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ffc:	ee07 3a90 	vmov	s15, r3
 8008000:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008004:	ed97 6a03 	vldr	s12, [r7, #12]
 8008008:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008160 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800800c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008010:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008014:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008018:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800801c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008020:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008024:	e043      	b.n	80080ae <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	ee07 3a90 	vmov	s15, r3
 800802c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008030:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800816c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008034:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008038:	4b47      	ldr	r3, [pc, #284]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800803a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800803c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008040:	ee07 3a90 	vmov	s15, r3
 8008044:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008048:	ed97 6a03 	vldr	s12, [r7, #12]
 800804c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008160 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008050:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008054:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008058:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800805c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008064:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008068:	e021      	b.n	80080ae <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	ee07 3a90 	vmov	s15, r3
 8008070:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008074:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008164 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008078:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800807c:	4b36      	ldr	r3, [pc, #216]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800807e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008080:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008084:	ee07 3a90 	vmov	s15, r3
 8008088:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800808c:	ed97 6a03 	vldr	s12, [r7, #12]
 8008090:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008160 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008094:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008098:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800809c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080a8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080ac:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80080ae:	4b2a      	ldr	r3, [pc, #168]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80080b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080b2:	0a5b      	lsrs	r3, r3, #9
 80080b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080b8:	ee07 3a90 	vmov	s15, r3
 80080bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80080c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80080c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80080cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80080d4:	ee17 2a90 	vmov	r2, s15
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80080dc:	4b1e      	ldr	r3, [pc, #120]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80080de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080e0:	0c1b      	lsrs	r3, r3, #16
 80080e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080e6:	ee07 3a90 	vmov	s15, r3
 80080ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80080f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80080f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80080fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008102:	ee17 2a90 	vmov	r2, s15
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800810a:	4b13      	ldr	r3, [pc, #76]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800810c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800810e:	0e1b      	lsrs	r3, r3, #24
 8008110:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008114:	ee07 3a90 	vmov	s15, r3
 8008118:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800811c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008120:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008124:	edd7 6a07 	vldr	s13, [r7, #28]
 8008128:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800812c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008130:	ee17 2a90 	vmov	r2, s15
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008138:	e008      	b.n	800814c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2200      	movs	r2, #0
 800814a:	609a      	str	r2, [r3, #8]
}
 800814c:	bf00      	nop
 800814e:	3724      	adds	r7, #36	@ 0x24
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr
 8008158:	58024400 	.word	0x58024400
 800815c:	03d09000 	.word	0x03d09000
 8008160:	46000000 	.word	0x46000000
 8008164:	4c742400 	.word	0x4c742400
 8008168:	4a742400 	.word	0x4a742400
 800816c:	4bbebc20 	.word	0x4bbebc20

08008170 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b084      	sub	sp, #16
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800817a:	2300      	movs	r3, #0
 800817c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800817e:	4b53      	ldr	r3, [pc, #332]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008182:	f003 0303 	and.w	r3, r3, #3
 8008186:	2b03      	cmp	r3, #3
 8008188:	d101      	bne.n	800818e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e099      	b.n	80082c2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800818e:	4b4f      	ldr	r3, [pc, #316]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4a4e      	ldr	r2, [pc, #312]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008194:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008198:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800819a:	f7f8 fb15 	bl	80007c8 <HAL_GetTick>
 800819e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80081a0:	e008      	b.n	80081b4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80081a2:	f7f8 fb11 	bl	80007c8 <HAL_GetTick>
 80081a6:	4602      	mov	r2, r0
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	1ad3      	subs	r3, r2, r3
 80081ac:	2b02      	cmp	r3, #2
 80081ae:	d901      	bls.n	80081b4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80081b0:	2303      	movs	r3, #3
 80081b2:	e086      	b.n	80082c2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80081b4:	4b45      	ldr	r3, [pc, #276]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d1f0      	bne.n	80081a2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80081c0:	4b42      	ldr	r3, [pc, #264]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 80081c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081c4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	031b      	lsls	r3, r3, #12
 80081ce:	493f      	ldr	r1, [pc, #252]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 80081d0:	4313      	orrs	r3, r2
 80081d2:	628b      	str	r3, [r1, #40]	@ 0x28
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	3b01      	subs	r3, #1
 80081da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	3b01      	subs	r3, #1
 80081e4:	025b      	lsls	r3, r3, #9
 80081e6:	b29b      	uxth	r3, r3
 80081e8:	431a      	orrs	r2, r3
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	3b01      	subs	r3, #1
 80081f0:	041b      	lsls	r3, r3, #16
 80081f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80081f6:	431a      	orrs	r2, r3
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	691b      	ldr	r3, [r3, #16]
 80081fc:	3b01      	subs	r3, #1
 80081fe:	061b      	lsls	r3, r3, #24
 8008200:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008204:	4931      	ldr	r1, [pc, #196]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008206:	4313      	orrs	r3, r2
 8008208:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800820a:	4b30      	ldr	r3, [pc, #192]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 800820c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800820e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	695b      	ldr	r3, [r3, #20]
 8008216:	492d      	ldr	r1, [pc, #180]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008218:	4313      	orrs	r3, r2
 800821a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800821c:	4b2b      	ldr	r3, [pc, #172]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 800821e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008220:	f023 0220 	bic.w	r2, r3, #32
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	699b      	ldr	r3, [r3, #24]
 8008228:	4928      	ldr	r1, [pc, #160]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 800822a:	4313      	orrs	r3, r2
 800822c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800822e:	4b27      	ldr	r3, [pc, #156]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008232:	4a26      	ldr	r2, [pc, #152]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008234:	f023 0310 	bic.w	r3, r3, #16
 8008238:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800823a:	4b24      	ldr	r3, [pc, #144]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 800823c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800823e:	4b24      	ldr	r3, [pc, #144]	@ (80082d0 <RCCEx_PLL2_Config+0x160>)
 8008240:	4013      	ands	r3, r2
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	69d2      	ldr	r2, [r2, #28]
 8008246:	00d2      	lsls	r2, r2, #3
 8008248:	4920      	ldr	r1, [pc, #128]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 800824a:	4313      	orrs	r3, r2
 800824c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800824e:	4b1f      	ldr	r3, [pc, #124]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008252:	4a1e      	ldr	r2, [pc, #120]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008254:	f043 0310 	orr.w	r3, r3, #16
 8008258:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d106      	bne.n	800826e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008260:	4b1a      	ldr	r3, [pc, #104]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008264:	4a19      	ldr	r2, [pc, #100]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008266:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800826a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800826c:	e00f      	b.n	800828e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	2b01      	cmp	r3, #1
 8008272:	d106      	bne.n	8008282 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008274:	4b15      	ldr	r3, [pc, #84]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008278:	4a14      	ldr	r2, [pc, #80]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 800827a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800827e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008280:	e005      	b.n	800828e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008282:	4b12      	ldr	r3, [pc, #72]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008286:	4a11      	ldr	r2, [pc, #68]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008288:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800828c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800828e:	4b0f      	ldr	r3, [pc, #60]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a0e      	ldr	r2, [pc, #56]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 8008294:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008298:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800829a:	f7f8 fa95 	bl	80007c8 <HAL_GetTick>
 800829e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80082a0:	e008      	b.n	80082b4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80082a2:	f7f8 fa91 	bl	80007c8 <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	2b02      	cmp	r3, #2
 80082ae:	d901      	bls.n	80082b4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80082b0:	2303      	movs	r3, #3
 80082b2:	e006      	b.n	80082c2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80082b4:	4b05      	ldr	r3, [pc, #20]	@ (80082cc <RCCEx_PLL2_Config+0x15c>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d0f0      	beq.n	80082a2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80082c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3710      	adds	r7, #16
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop
 80082cc:	58024400 	.word	0x58024400
 80082d0:	ffff0007 	.word	0xffff0007

080082d4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80082de:	2300      	movs	r3, #0
 80082e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80082e2:	4b53      	ldr	r3, [pc, #332]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80082e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082e6:	f003 0303 	and.w	r3, r3, #3
 80082ea:	2b03      	cmp	r3, #3
 80082ec:	d101      	bne.n	80082f2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	e099      	b.n	8008426 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80082f2:	4b4f      	ldr	r3, [pc, #316]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4a4e      	ldr	r2, [pc, #312]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80082f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80082fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082fe:	f7f8 fa63 	bl	80007c8 <HAL_GetTick>
 8008302:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008304:	e008      	b.n	8008318 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008306:	f7f8 fa5f 	bl	80007c8 <HAL_GetTick>
 800830a:	4602      	mov	r2, r0
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	1ad3      	subs	r3, r2, r3
 8008310:	2b02      	cmp	r3, #2
 8008312:	d901      	bls.n	8008318 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008314:	2303      	movs	r3, #3
 8008316:	e086      	b.n	8008426 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008318:	4b45      	ldr	r3, [pc, #276]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1f0      	bne.n	8008306 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008324:	4b42      	ldr	r3, [pc, #264]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 8008326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008328:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	051b      	lsls	r3, r3, #20
 8008332:	493f      	ldr	r1, [pc, #252]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 8008334:	4313      	orrs	r3, r2
 8008336:	628b      	str	r3, [r1, #40]	@ 0x28
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	685b      	ldr	r3, [r3, #4]
 800833c:	3b01      	subs	r3, #1
 800833e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	3b01      	subs	r3, #1
 8008348:	025b      	lsls	r3, r3, #9
 800834a:	b29b      	uxth	r3, r3
 800834c:	431a      	orrs	r2, r3
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	3b01      	subs	r3, #1
 8008354:	041b      	lsls	r3, r3, #16
 8008356:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800835a:	431a      	orrs	r2, r3
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	691b      	ldr	r3, [r3, #16]
 8008360:	3b01      	subs	r3, #1
 8008362:	061b      	lsls	r3, r3, #24
 8008364:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008368:	4931      	ldr	r1, [pc, #196]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 800836a:	4313      	orrs	r3, r2
 800836c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800836e:	4b30      	ldr	r3, [pc, #192]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 8008370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008372:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	695b      	ldr	r3, [r3, #20]
 800837a:	492d      	ldr	r1, [pc, #180]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 800837c:	4313      	orrs	r3, r2
 800837e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008380:	4b2b      	ldr	r3, [pc, #172]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 8008382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008384:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	699b      	ldr	r3, [r3, #24]
 800838c:	4928      	ldr	r1, [pc, #160]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 800838e:	4313      	orrs	r3, r2
 8008390:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008392:	4b27      	ldr	r3, [pc, #156]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 8008394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008396:	4a26      	ldr	r2, [pc, #152]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 8008398:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800839c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800839e:	4b24      	ldr	r3, [pc, #144]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083a2:	4b24      	ldr	r3, [pc, #144]	@ (8008434 <RCCEx_PLL3_Config+0x160>)
 80083a4:	4013      	ands	r3, r2
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	69d2      	ldr	r2, [r2, #28]
 80083aa:	00d2      	lsls	r2, r2, #3
 80083ac:	4920      	ldr	r1, [pc, #128]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083ae:	4313      	orrs	r3, r2
 80083b0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80083b2:	4b1f      	ldr	r3, [pc, #124]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083b6:	4a1e      	ldr	r2, [pc, #120]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d106      	bne.n	80083d2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80083c4:	4b1a      	ldr	r3, [pc, #104]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083c8:	4a19      	ldr	r2, [pc, #100]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80083ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80083d0:	e00f      	b.n	80083f2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d106      	bne.n	80083e6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80083d8:	4b15      	ldr	r3, [pc, #84]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083dc:	4a14      	ldr	r2, [pc, #80]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083de:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80083e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80083e4:	e005      	b.n	80083f2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80083e6:	4b12      	ldr	r3, [pc, #72]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ea:	4a11      	ldr	r2, [pc, #68]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083ec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80083f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80083f2:	4b0f      	ldr	r3, [pc, #60]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4a0e      	ldr	r2, [pc, #56]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 80083f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083fe:	f7f8 f9e3 	bl	80007c8 <HAL_GetTick>
 8008402:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008404:	e008      	b.n	8008418 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008406:	f7f8 f9df 	bl	80007c8 <HAL_GetTick>
 800840a:	4602      	mov	r2, r0
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	1ad3      	subs	r3, r2, r3
 8008410:	2b02      	cmp	r3, #2
 8008412:	d901      	bls.n	8008418 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008414:	2303      	movs	r3, #3
 8008416:	e006      	b.n	8008426 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008418:	4b05      	ldr	r3, [pc, #20]	@ (8008430 <RCCEx_PLL3_Config+0x15c>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008420:	2b00      	cmp	r3, #0
 8008422:	d0f0      	beq.n	8008406 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008424:	7bfb      	ldrb	r3, [r7, #15]
}
 8008426:	4618      	mov	r0, r3
 8008428:	3710      	adds	r7, #16
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	58024400 	.word	0x58024400
 8008434:	ffff0007 	.word	0xffff0007

08008438 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b08a      	sub	sp, #40	@ 0x28
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d101      	bne.n	800844a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	e28e      	b.n	8008968 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800844a:	f7f8 f9ed 	bl	8000828 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008454:	2b01      	cmp	r3, #1
 8008456:	d113      	bne.n	8008480 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a96      	ldr	r2, [pc, #600]	@ (80086b8 <HAL_SAI_Init+0x280>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d004      	beq.n	800846c <HAL_SAI_Init+0x34>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a95      	ldr	r2, [pc, #596]	@ (80086bc <HAL_SAI_Init+0x284>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d107      	bne.n	800847c <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8008470:	2b01      	cmp	r3, #1
 8008472:	d103      	bne.n	800847c <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8008478:	2b00      	cmp	r3, #0
 800847a:	d001      	beq.n	8008480 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800847c:	2301      	movs	r3, #1
 800847e:	e273      	b.n	8008968 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a8c      	ldr	r2, [pc, #560]	@ (80086b8 <HAL_SAI_Init+0x280>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d004      	beq.n	8008494 <HAL_SAI_Init+0x5c>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	4a8c      	ldr	r2, [pc, #560]	@ (80086c0 <HAL_SAI_Init+0x288>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d102      	bne.n	800849a <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8008494:	4b8b      	ldr	r3, [pc, #556]	@ (80086c4 <HAL_SAI_Init+0x28c>)
 8008496:	61bb      	str	r3, [r7, #24]
 8008498:	e028      	b.n	80084ec <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a8a      	ldr	r2, [pc, #552]	@ (80086c8 <HAL_SAI_Init+0x290>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d004      	beq.n	80084ae <HAL_SAI_Init+0x76>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a88      	ldr	r2, [pc, #544]	@ (80086cc <HAL_SAI_Init+0x294>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d102      	bne.n	80084b4 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 80084ae:	4b88      	ldr	r3, [pc, #544]	@ (80086d0 <HAL_SAI_Init+0x298>)
 80084b0:	61bb      	str	r3, [r7, #24]
 80084b2:	e01b      	b.n	80084ec <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a86      	ldr	r2, [pc, #536]	@ (80086d4 <HAL_SAI_Init+0x29c>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d004      	beq.n	80084c8 <HAL_SAI_Init+0x90>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a85      	ldr	r2, [pc, #532]	@ (80086d8 <HAL_SAI_Init+0x2a0>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d102      	bne.n	80084ce <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 80084c8:	4b84      	ldr	r3, [pc, #528]	@ (80086dc <HAL_SAI_Init+0x2a4>)
 80084ca:	61bb      	str	r3, [r7, #24]
 80084cc:	e00e      	b.n	80084ec <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a7a      	ldr	r2, [pc, #488]	@ (80086bc <HAL_SAI_Init+0x284>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d004      	beq.n	80084e2 <HAL_SAI_Init+0xaa>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a80      	ldr	r2, [pc, #512]	@ (80086e0 <HAL_SAI_Init+0x2a8>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d102      	bne.n	80084e8 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 80084e2:	4b80      	ldr	r3, [pc, #512]	@ (80086e4 <HAL_SAI_Init+0x2ac>)
 80084e4:	61bb      	str	r3, [r7, #24]
 80084e6:	e001      	b.n	80084ec <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 80084e8:	2301      	movs	r3, #1
 80084ea:	e23d      	b.n	8008968 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d106      	bne.n	8008506 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2200      	movs	r2, #0
 80084fc:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f003 f8bd 	bl	800b680 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 fe20 	bl	800914c <SAI_Disable>
 800850c:	4603      	mov	r3, r0
 800850e:	2b00      	cmp	r3, #0
 8008510:	d001      	beq.n	8008516 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	e228      	b.n	8008968 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2202      	movs	r2, #2
 800851a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	68db      	ldr	r3, [r3, #12]
 8008522:	2b02      	cmp	r3, #2
 8008524:	d00c      	beq.n	8008540 <HAL_SAI_Init+0x108>
 8008526:	2b02      	cmp	r3, #2
 8008528:	d80d      	bhi.n	8008546 <HAL_SAI_Init+0x10e>
 800852a:	2b00      	cmp	r3, #0
 800852c:	d002      	beq.n	8008534 <HAL_SAI_Init+0xfc>
 800852e:	2b01      	cmp	r3, #1
 8008530:	d003      	beq.n	800853a <HAL_SAI_Init+0x102>
 8008532:	e008      	b.n	8008546 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8008534:	2300      	movs	r3, #0
 8008536:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008538:	e008      	b.n	800854c <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800853a:	2310      	movs	r3, #16
 800853c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800853e:	e005      	b.n	800854c <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8008540:	2320      	movs	r3, #32
 8008542:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008544:	e002      	b.n	800854c <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8008546:	2300      	movs	r3, #0
 8008548:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800854a:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	2b05      	cmp	r3, #5
 8008552:	d832      	bhi.n	80085ba <HAL_SAI_Init+0x182>
 8008554:	a201      	add	r2, pc, #4	@ (adr r2, 800855c <HAL_SAI_Init+0x124>)
 8008556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855a:	bf00      	nop
 800855c:	08008575 	.word	0x08008575
 8008560:	0800857b 	.word	0x0800857b
 8008564:	08008583 	.word	0x08008583
 8008568:	0800858b 	.word	0x0800858b
 800856c:	0800859b 	.word	0x0800859b
 8008570:	080085ab 	.word	0x080085ab
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8008574:	2300      	movs	r3, #0
 8008576:	61fb      	str	r3, [r7, #28]
      break;
 8008578:	e022      	b.n	80085c0 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800857a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800857e:	61fb      	str	r3, [r7, #28]
      break;
 8008580:	e01e      	b.n	80085c0 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008582:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008586:	61fb      	str	r3, [r7, #28]
      break;
 8008588:	e01a      	b.n	80085c0 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800858a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800858e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8008590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008592:	f043 0301 	orr.w	r3, r3, #1
 8008596:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8008598:	e012      	b.n	80085c0 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800859a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800859e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 80085a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a2:	f043 0302 	orr.w	r3, r3, #2
 80085a6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80085a8:	e00a      	b.n	80085c0 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80085aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80085ae:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 80085b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b2:	f043 0303 	orr.w	r3, r3, #3
 80085b6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80085b8:	e002      	b.n	80085c0 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 80085ba:	2300      	movs	r3, #0
 80085bc:	61fb      	str	r3, [r7, #28]
      break;
 80085be:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 80085c0:	69bb      	ldr	r3, [r7, #24]
 80085c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085c4:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6a1b      	ldr	r3, [r3, #32]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	f000 80c5 	beq.w	800875a <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 80085d0:	2300      	movs	r3, #0
 80085d2:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a37      	ldr	r2, [pc, #220]	@ (80086b8 <HAL_SAI_Init+0x280>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d004      	beq.n	80085e8 <HAL_SAI_Init+0x1b0>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a37      	ldr	r2, [pc, #220]	@ (80086c0 <HAL_SAI_Init+0x288>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d106      	bne.n	80085f6 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80085e8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80085ec:	f04f 0100 	mov.w	r1, #0
 80085f0:	f7fe fc2e 	bl	8006e50 <HAL_RCCEx_GetPeriphCLKFreq>
 80085f4:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a33      	ldr	r2, [pc, #204]	@ (80086c8 <HAL_SAI_Init+0x290>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d004      	beq.n	800860a <HAL_SAI_Init+0x1d2>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4a31      	ldr	r2, [pc, #196]	@ (80086cc <HAL_SAI_Init+0x294>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d106      	bne.n	8008618 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800860a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800860e:	f04f 0100 	mov.w	r1, #0
 8008612:	f7fe fc1d 	bl	8006e50 <HAL_RCCEx_GetPeriphCLKFreq>
 8008616:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a2d      	ldr	r2, [pc, #180]	@ (80086d4 <HAL_SAI_Init+0x29c>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d004      	beq.n	800862c <HAL_SAI_Init+0x1f4>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a2c      	ldr	r2, [pc, #176]	@ (80086d8 <HAL_SAI_Init+0x2a0>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d106      	bne.n	800863a <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800862c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8008630:	f04f 0100 	mov.w	r1, #0
 8008634:	f7fe fc0c 	bl	8006e50 <HAL_RCCEx_GetPeriphCLKFreq>
 8008638:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a1f      	ldr	r2, [pc, #124]	@ (80086bc <HAL_SAI_Init+0x284>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d106      	bne.n	8008652 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8008644:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8008648:	f04f 0100 	mov.w	r1, #0
 800864c:	f7fe fc00 	bl	8006e50 <HAL_RCCEx_GetPeriphCLKFreq>
 8008650:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a22      	ldr	r2, [pc, #136]	@ (80086e0 <HAL_SAI_Init+0x2a8>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d106      	bne.n	800866a <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800865c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8008660:	f04f 0100 	mov.w	r1, #0
 8008664:	f7fe fbf4 	bl	8006e50 <HAL_RCCEx_GetPeriphCLKFreq>
 8008668:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	699b      	ldr	r3, [r3, #24]
 800866e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008672:	d139      	bne.n	80086e8 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008678:	2b04      	cmp	r3, #4
 800867a:	d102      	bne.n	8008682 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800867c:	2340      	movs	r3, #64	@ 0x40
 800867e:	60fb      	str	r3, [r7, #12]
 8008680:	e00a      	b.n	8008698 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008686:	2b08      	cmp	r3, #8
 8008688:	d103      	bne.n	8008692 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800868a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800868e:	60fb      	str	r3, [r7, #12]
 8008690:	e002      	b.n	8008698 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008696:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8008698:	697a      	ldr	r2, [r7, #20]
 800869a:	4613      	mov	r3, r2
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	4413      	add	r3, r2
 80086a0:	005b      	lsls	r3, r3, #1
 80086a2:	4619      	mov	r1, r3
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6a1b      	ldr	r3, [r3, #32]
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	fb02 f303 	mul.w	r3, r2, r3
 80086ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80086b2:	613b      	str	r3, [r7, #16]
 80086b4:	e030      	b.n	8008718 <HAL_SAI_Init+0x2e0>
 80086b6:	bf00      	nop
 80086b8:	40015804 	.word	0x40015804
 80086bc:	58005404 	.word	0x58005404
 80086c0:	40015824 	.word	0x40015824
 80086c4:	40015800 	.word	0x40015800
 80086c8:	40015c04 	.word	0x40015c04
 80086cc:	40015c24 	.word	0x40015c24
 80086d0:	40015c00 	.word	0x40015c00
 80086d4:	40016004 	.word	0x40016004
 80086d8:	40016024 	.word	0x40016024
 80086dc:	40016000 	.word	0x40016000
 80086e0:	58005424 	.word	0x58005424
 80086e4:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80086f0:	d101      	bne.n	80086f6 <HAL_SAI_Init+0x2be>
 80086f2:	2302      	movs	r3, #2
 80086f4:	e000      	b.n	80086f8 <HAL_SAI_Init+0x2c0>
 80086f6:	2301      	movs	r3, #1
 80086f8:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80086fa:	697a      	ldr	r2, [r7, #20]
 80086fc:	4613      	mov	r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4413      	add	r3, r2
 8008702:	005b      	lsls	r3, r3, #1
 8008704:	4619      	mov	r1, r3
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6a1b      	ldr	r3, [r3, #32]
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	fb02 f303 	mul.w	r3, r2, r3
 8008710:	021b      	lsls	r3, r3, #8
 8008712:	fbb1 f3f3 	udiv	r3, r1, r3
 8008716:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	4a95      	ldr	r2, [pc, #596]	@ (8008970 <HAL_SAI_Init+0x538>)
 800871c:	fba2 2303 	umull	r2, r3, r2, r3
 8008720:	08da      	lsrs	r2, r3, #3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8008726:	6939      	ldr	r1, [r7, #16]
 8008728:	4b91      	ldr	r3, [pc, #580]	@ (8008970 <HAL_SAI_Init+0x538>)
 800872a:	fba3 2301 	umull	r2, r3, r3, r1
 800872e:	08da      	lsrs	r2, r3, #3
 8008730:	4613      	mov	r3, r2
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	4413      	add	r3, r2
 8008736:	005b      	lsls	r3, r3, #1
 8008738:	1aca      	subs	r2, r1, r3
 800873a:	2a08      	cmp	r2, #8
 800873c:	d904      	bls.n	8008748 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008742:	1c5a      	adds	r2, r3, #1
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800874c:	2b04      	cmp	r3, #4
 800874e:	d104      	bne.n	800875a <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008754:	085a      	lsrs	r2, r3, #1
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d003      	beq.n	800876a <HAL_SAI_Init+0x332>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	2b02      	cmp	r3, #2
 8008768:	d109      	bne.n	800877e <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800876e:	2b01      	cmp	r3, #1
 8008770:	d101      	bne.n	8008776 <HAL_SAI_Init+0x33e>
 8008772:	2300      	movs	r3, #0
 8008774:	e001      	b.n	800877a <HAL_SAI_Init+0x342>
 8008776:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800877a:	623b      	str	r3, [r7, #32]
 800877c:	e008      	b.n	8008790 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008782:	2b01      	cmp	r3, #1
 8008784:	d102      	bne.n	800878c <HAL_SAI_Init+0x354>
 8008786:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800878a:	e000      	b.n	800878e <HAL_SAI_Init+0x356>
 800878c:	2300      	movs	r3, #0
 800878e:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8008790:	f7f8 f84a 	bl	8000828 <HAL_GetREVID>
 8008794:	4603      	mov	r3, r0
 8008796:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800879a:	d331      	bcc.n	8008800 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	6819      	ldr	r1, [r3, #0]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681a      	ldr	r2, [r3, #0]
 80087a6:	4b73      	ldr	r3, [pc, #460]	@ (8008974 <HAL_SAI_Init+0x53c>)
 80087a8:	400b      	ands	r3, r1
 80087aa:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	6819      	ldr	r1, [r3, #0]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	685a      	ldr	r2, [r3, #4]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087ba:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80087c0:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087c6:	431a      	orrs	r2, r3
 80087c8:	6a3b      	ldr	r3, [r7, #32]
 80087ca:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 80087cc:	69fb      	ldr	r3, [r7, #28]
 80087ce:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 80087d4:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	695b      	ldr	r3, [r3, #20]
 80087da:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80087e0:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087e6:	051b      	lsls	r3, r3, #20
 80087e8:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80087ee:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	430a      	orrs	r2, r1
 80087fc:	601a      	str	r2, [r3, #0]
 80087fe:	e02d      	b.n	800885c <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	6819      	ldr	r1, [r3, #0]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	4b5b      	ldr	r3, [pc, #364]	@ (8008978 <HAL_SAI_Init+0x540>)
 800880c:	400b      	ands	r3, r1
 800880e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	6819      	ldr	r1, [r3, #0]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	685a      	ldr	r2, [r3, #4]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800881e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008824:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800882a:	431a      	orrs	r2, r3
 800882c:	6a3b      	ldr	r3, [r7, #32]
 800882e:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8008830:	69fb      	ldr	r3, [r7, #28]
 8008832:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8008838:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	695b      	ldr	r3, [r3, #20]
 800883e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008844:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800884a:	051b      	lsls	r3, r3, #20
 800884c:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008852:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	430a      	orrs	r2, r1
 800885a:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	6859      	ldr	r1, [r3, #4]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681a      	ldr	r2, [r3, #0]
 8008866:	4b45      	ldr	r3, [pc, #276]	@ (800897c <HAL_SAI_Init+0x544>)
 8008868:	400b      	ands	r3, r1
 800886a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	6859      	ldr	r1, [r3, #4]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	69da      	ldr	r2, [r3, #28]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800887a:	431a      	orrs	r2, r3
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008880:	431a      	orrs	r2, r3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	430a      	orrs	r2, r1
 8008888:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	6899      	ldr	r1, [r3, #8]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	4b3a      	ldr	r3, [pc, #232]	@ (8008980 <HAL_SAI_Init+0x548>)
 8008896:	400b      	ands	r3, r1
 8008898:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	6899      	ldr	r1, [r3, #8]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088a4:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80088aa:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 80088b0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 80088b6:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088bc:	3b01      	subs	r3, #1
 80088be:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80088c0:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	430a      	orrs	r2, r1
 80088c8:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	68d9      	ldr	r1, [r3, #12]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80088d8:	400b      	ands	r3, r1
 80088da:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68d9      	ldr	r1, [r3, #12]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088ea:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088f0:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80088f2:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088f8:	3b01      	subs	r3, #1
 80088fa:	021b      	lsls	r3, r3, #8
 80088fc:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	430a      	orrs	r2, r1
 8008904:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a1e      	ldr	r2, [pc, #120]	@ (8008984 <HAL_SAI_Init+0x54c>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d004      	beq.n	800891a <HAL_SAI_Init+0x4e2>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a1c      	ldr	r2, [pc, #112]	@ (8008988 <HAL_SAI_Init+0x550>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d119      	bne.n	800894e <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800891a:	69bb      	ldr	r3, [r7, #24]
 800891c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800891e:	f023 0201 	bic.w	r2, r3, #1
 8008922:	69bb      	ldr	r3, [r7, #24]
 8008924:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800892c:	2b01      	cmp	r3, #1
 800892e:	d10e      	bne.n	800894e <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008938:	3b01      	subs	r3, #1
 800893a:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800893c:	431a      	orrs	r2, r3
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8008942:	69bb      	ldr	r3, [r7, #24]
 8008944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008946:	f043 0201 	orr.w	r2, r3, #1
 800894a:	69bb      	ldr	r3, [r7, #24]
 800894c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2201      	movs	r2, #1
 800895a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8008966:	2300      	movs	r3, #0
}
 8008968:	4618      	mov	r0, r3
 800896a:	3728      	adds	r7, #40	@ 0x28
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}
 8008970:	cccccccd 	.word	0xcccccccd
 8008974:	f005c010 	.word	0xf005c010
 8008978:	f805c010 	.word	0xf805c010
 800897c:	ffff1ff0 	.word	0xffff1ff0
 8008980:	fff88000 	.word	0xfff88000
 8008984:	40015804 	.word	0x40015804
 8008988:	58005404 	.word	0x58005404

0800898c <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008994:	2300      	movs	r3, #0
 8008996:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d101      	bne.n	80089a6 <HAL_SAI_Abort+0x1a>
 80089a2:	2302      	movs	r3, #2
 80089a4:	e07d      	b.n	8008aa2 <HAL_SAI_Abort+0x116>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2201      	movs	r2, #1
 80089aa:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 fbcc 	bl	800914c <SAI_Disable>
 80089b4:	4603      	mov	r3, r0
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d001      	beq.n	80089be <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 80089ba:	2301      	movs	r3, #1
 80089bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089cc:	d14f      	bne.n	8008a6e <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80089dc:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	2b12      	cmp	r3, #18
 80089e8:	d11d      	bne.n	8008a26 <HAL_SAI_Abort+0x9a>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d018      	beq.n	8008a26 <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089fa:	4618      	mov	r0, r3
 80089fc:	f7f8 fe6e 	bl	80016dc <HAL_DMA_Abort>
 8008a00:	4603      	mov	r3, r0
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d00f      	beq.n	8008a26 <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a0e:	2b80      	cmp	r3, #128	@ 0x80
 8008a10:	d009      	beq.n	8008a26 <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a1c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	2b22      	cmp	r3, #34	@ 0x22
 8008a30:	d11d      	bne.n	8008a6e <HAL_SAI_Abort+0xe2>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d018      	beq.n	8008a6e <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a42:	4618      	mov	r0, r3
 8008a44:	f7f8 fe4a 	bl	80016dc <HAL_DMA_Abort>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d00f      	beq.n	8008a6e <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a56:	2b80      	cmp	r3, #128	@ 0x80
 8008a58:	d009      	beq.n	8008a6e <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008a64:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2200      	movs	r2, #0
 8008a74:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a7e:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	685a      	ldr	r2, [r3, #4]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f042 0208 	orr.w	r2, r2, #8
 8008a8e:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2201      	movs	r2, #1
 8008a94:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
	...

08008aac <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b086      	sub	sp, #24
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	60b9      	str	r1, [r7, #8]
 8008ab6:	4613      	mov	r3, r2
 8008ab8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8008aba:	f7f7 fe85 	bl	80007c8 <HAL_GetTick>
 8008abe:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d002      	beq.n	8008acc <HAL_SAI_Transmit_DMA+0x20>
 8008ac6:	88fb      	ldrh	r3, [r7, #6]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d101      	bne.n	8008ad0 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8008acc:	2301      	movs	r3, #1
 8008ace:	e098      	b.n	8008c02 <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	2b01      	cmp	r3, #1
 8008ada:	f040 8091 	bne.w	8008c00 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8008ae4:	2b01      	cmp	r3, #1
 8008ae6:	d101      	bne.n	8008aec <HAL_SAI_Transmit_DMA+0x40>
 8008ae8:	2302      	movs	r3, #2
 8008aea:	e08a      	b.n	8008c02 <HAL_SAI_Transmit_DMA+0x156>
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2201      	movs	r2, #1
 8008af0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	68ba      	ldr	r2, [r7, #8]
 8008af8:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	88fa      	ldrh	r2, [r7, #6]
 8008afe:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	88fa      	ldrh	r2, [r7, #6]
 8008b06:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2212      	movs	r2, #18
 8008b16:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b20:	4a3a      	ldr	r2, [pc, #232]	@ (8008c0c <HAL_SAI_Transmit_DMA+0x160>)
 8008b22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b2a:	4a39      	ldr	r2, [pc, #228]	@ (8008c10 <HAL_SAI_Transmit_DMA+0x164>)
 8008b2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b34:	4a37      	ldr	r2, [pc, #220]	@ (8008c14 <HAL_SAI_Transmit_DMA+0x168>)
 8008b36:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b3e:	2200      	movs	r2, #0
 8008b40:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	331c      	adds	r3, #28
 8008b54:	461a      	mov	r2, r3
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8008b5c:	f7f8 fb54 	bl	8001208 <HAL_DMA_Start_IT>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d005      	beq.n	8008b72 <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 8008b6e:	2301      	movs	r3, #1
 8008b70:	e047      	b.n	8008c02 <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008b72:	2100      	movs	r1, #0
 8008b74:	68f8      	ldr	r0, [r7, #12]
 8008b76:	f000 fab2 	bl	80090de <SAI_InterruptFlag>
 8008b7a:	4601      	mov	r1, r0
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	691a      	ldr	r2, [r3, #16]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	430a      	orrs	r2, r1
 8008b88:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008b98:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8008b9a:	e015      	b.n	8008bc8 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8008b9c:	f7f7 fe14 	bl	80007c8 <HAL_GetTick>
 8008ba0:	4602      	mov	r2, r0
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	1ad3      	subs	r3, r2, r3
 8008ba6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008baa:	d90d      	bls.n	8008bc8 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008bb2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 8008bc4:	2303      	movs	r3, #3
 8008bc6:	e01c      	b.n	8008c02 <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	695b      	ldr	r3, [r3, #20]
 8008bce:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d0e2      	beq.n	8008b9c <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d107      	bne.n	8008bf4 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008bf2:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	e000      	b.n	8008c02 <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 8008c00:	2302      	movs	r3, #2
  }
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3718      	adds	r7, #24
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	08009221 	.word	0x08009221
 8008c10:	080091c1 	.word	0x080091c1
 8008c14:	080092b9 	.word	0x080092b9

08008c18 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b084      	sub	sp, #16
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	60f8      	str	r0, [r7, #12]
 8008c20:	60b9      	str	r1, [r7, #8]
 8008c22:	4613      	mov	r3, r2
 8008c24:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d002      	beq.n	8008c32 <HAL_SAI_Receive_DMA+0x1a>
 8008c2c:	88fb      	ldrh	r3, [r7, #6]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d101      	bne.n	8008c36 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
 8008c34:	e079      	b.n	8008d2a <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8008c3c:	b2db      	uxtb	r3, r3
 8008c3e:	2b01      	cmp	r3, #1
 8008c40:	d172      	bne.n	8008d28 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d101      	bne.n	8008c50 <HAL_SAI_Receive_DMA+0x38>
 8008c4c:	2302      	movs	r3, #2
 8008c4e:	e06c      	b.n	8008d2a <HAL_SAI_Receive_DMA+0x112>
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2201      	movs	r2, #1
 8008c54:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	88fa      	ldrh	r2, [r7, #6]
 8008c62:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	88fa      	ldrh	r2, [r7, #6]
 8008c6a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2200      	movs	r2, #0
 8008c72:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2222      	movs	r2, #34	@ 0x22
 8008c7a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c84:	4a2b      	ldr	r2, [pc, #172]	@ (8008d34 <HAL_SAI_Receive_DMA+0x11c>)
 8008c86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c8e:	4a2a      	ldr	r2, [pc, #168]	@ (8008d38 <HAL_SAI_Receive_DMA+0x120>)
 8008c90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c98:	4a28      	ldr	r2, [pc, #160]	@ (8008d3c <HAL_SAI_Receive_DMA+0x124>)
 8008c9a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	331c      	adds	r3, #28
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008cb8:	461a      	mov	r2, r3
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8008cc0:	f7f8 faa2 	bl	8001208 <HAL_DMA_Start_IT>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d005      	beq.n	8008cd6 <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e029      	b.n	8008d2a <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008cd6:	2100      	movs	r1, #0
 8008cd8:	68f8      	ldr	r0, [r7, #12]
 8008cda:	f000 fa00 	bl	80090de <SAI_InterruptFlag>
 8008cde:	4601      	mov	r1, r0
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	691a      	ldr	r2, [r3, #16]
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	430a      	orrs	r2, r1
 8008cec:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	681a      	ldr	r2, [r3, #0]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008cfc:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d107      	bne.n	8008d1c <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008d1a:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8008d24:	2300      	movs	r3, #0
 8008d26:	e000      	b.n	8008d2a <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 8008d28:	2302      	movs	r3, #2
  }
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	0800929d 	.word	0x0800929d
 8008d38:	0800923d 	.word	0x0800923d
 8008d3c:	080092b9 	.word	0x080092b9

08008d40 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8008d4e:	b2db      	uxtb	r3, r3
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	f000 81a7 	beq.w	80090a4 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	695b      	ldr	r3, [r3, #20]
 8008d5c:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	691b      	ldr	r3, [r3, #16]
 8008d64:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	f003 0308 	and.w	r3, r3, #8
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00a      	beq.n	8008d8e <HAL_SAI_IRQHandler+0x4e>
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	f003 0308 	and.w	r3, r3, #8
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d005      	beq.n	8008d8e <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	4798      	blx	r3
 8008d8c:	e18a      	b.n	80090a4 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	f003 0301 	and.w	r3, r3, #1
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d01e      	beq.n	8008dd6 <HAL_SAI_IRQHandler+0x96>
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	f003 0301 	and.w	r3, r3, #1
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d019      	beq.n	8008dd6 <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	2201      	movs	r2, #1
 8008da8:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	2b22      	cmp	r3, #34	@ 0x22
 8008db4:	d101      	bne.n	8008dba <HAL_SAI_IRQHandler+0x7a>
 8008db6:	2301      	movs	r3, #1
 8008db8:	e000      	b.n	8008dbc <HAL_SAI_IRQHandler+0x7c>
 8008dba:	2302      	movs	r3, #2
 8008dbc:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	431a      	orrs	r2, r3
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 f96e 	bl	80090b0 <HAL_SAI_ErrorCallback>
 8008dd4:	e166      	b.n	80090a4 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	f003 0302 	and.w	r3, r3, #2
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d013      	beq.n	8008e08 <HAL_SAI_IRQHandler+0xc8>
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	f003 0302 	and.w	r3, r3, #2
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d00e      	beq.n	8008e08 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	2202      	movs	r2, #2
 8008df0:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	f000 8153 	beq.w	80090a4 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e04:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8008e06:	e14d      	b.n	80090a4 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	f003 0320 	and.w	r3, r3, #32
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d05b      	beq.n	8008eca <HAL_SAI_IRQHandler+0x18a>
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	f003 0320 	and.w	r3, r3, #32
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d056      	beq.n	8008eca <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	2220      	movs	r2, #32
 8008e22:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e2a:	f043 0204 	orr.w	r2, r3, #4
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d03e      	beq.n	8008ebc <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d018      	beq.n	8008e7a <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e4e:	4a97      	ldr	r2, [pc, #604]	@ (80090ac <HAL_SAI_IRQHandler+0x36c>)
 8008e50:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f7f8 ff5d 	bl	8001d18 <HAL_DMA_Abort_IT>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00a      	beq.n	8008e7a <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e6a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 f91b 	bl	80090b0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	f000 810a 	beq.w	800909a <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e8c:	4a87      	ldr	r2, [pc, #540]	@ (80090ac <HAL_SAI_IRQHandler+0x36c>)
 8008e8e:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e96:	4618      	mov	r0, r3
 8008e98:	f7f8 ff3e 	bl	8001d18 <HAL_DMA_Abort_IT>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	f000 80fb 	beq.w	800909a <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008eaa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 f8fb 	bl	80090b0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008eba:	e0ee      	b.n	800909a <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f7ff fd65 	bl	800898c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 f8f4 	bl	80090b0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008ec8:	e0e7      	b.n	800909a <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d05b      	beq.n	8008f8c <HAL_SAI_IRQHandler+0x24c>
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d056      	beq.n	8008f8c <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	2240      	movs	r2, #64	@ 0x40
 8008ee4:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008eec:	f043 0208 	orr.w	r2, r3, #8
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d03e      	beq.n	8008f7e <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d018      	beq.n	8008f3c <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f10:	4a66      	ldr	r2, [pc, #408]	@ (80090ac <HAL_SAI_IRQHandler+0x36c>)
 8008f12:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f7f8 fefc 	bl	8001d18 <HAL_DMA_Abort_IT>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00a      	beq.n	8008f3c <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008f2c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 f8ba 	bl	80090b0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	f000 80ab 	beq.w	800909e <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f4e:	4a57      	ldr	r2, [pc, #348]	@ (80090ac <HAL_SAI_IRQHandler+0x36c>)
 8008f50:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f7f8 fedd 	bl	8001d18 <HAL_DMA_Abort_IT>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	f000 809c 	beq.w	800909e <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008f6c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 f89a 	bl	80090b0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008f7c:	e08f      	b.n	800909e <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f7ff fd04 	bl	800898c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f000 f893 	bl	80090b0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008f8a:	e088      	b.n	800909e <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	f003 0304 	and.w	r3, r3, #4
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d067      	beq.n	8009066 <HAL_SAI_IRQHandler+0x326>
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	f003 0304 	and.w	r3, r3, #4
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d062      	beq.n	8009066 <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	2204      	movs	r2, #4
 8008fa6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008fae:	f043 0220 	orr.w	r2, r3, #32
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d03c      	beq.n	800903c <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d018      	beq.n	8008ffe <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fd2:	4a36      	ldr	r2, [pc, #216]	@ (80090ac <HAL_SAI_IRQHandler+0x36c>)
 8008fd4:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f7f8 fe9b 	bl	8001d18 <HAL_DMA_Abort_IT>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d00a      	beq.n	8008ffe <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008fee:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f000 f859 	bl	80090b0 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009004:	2b00      	cmp	r3, #0
 8009006:	d04c      	beq.n	80090a2 <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800900e:	4a27      	ldr	r2, [pc, #156]	@ (80090ac <HAL_SAI_IRQHandler+0x36c>)
 8009010:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009018:	4618      	mov	r0, r3
 800901a:	f7f8 fe7d 	bl	8001d18 <HAL_DMA_Abort_IT>
 800901e:	4603      	mov	r3, r0
 8009020:	2b00      	cmp	r3, #0
 8009022:	d03e      	beq.n	80090a2 <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800902a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 f83b 	bl	80090b0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800903a:	e032      	b.n	80090a2 <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	2200      	movs	r2, #0
 8009042:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f04f 32ff 	mov.w	r2, #4294967295
 800904c:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2201      	movs	r2, #1
 8009052:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2200      	movs	r2, #0
 800905a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 f826 	bl	80090b0 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009064:	e01d      	b.n	80090a2 <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	f003 0310 	and.w	r3, r3, #16
 800906c:	2b00      	cmp	r3, #0
 800906e:	d019      	beq.n	80090a4 <HAL_SAI_IRQHandler+0x364>
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	f003 0310 	and.w	r3, r3, #16
 8009076:	2b00      	cmp	r3, #0
 8009078:	d014      	beq.n	80090a4 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	2210      	movs	r2, #16
 8009080:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009088:	f043 0210 	orr.w	r2, r3, #16
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 f80c 	bl	80090b0 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8009098:	e004      	b.n	80090a4 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800909a:	bf00      	nop
 800909c:	e002      	b.n	80090a4 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800909e:	bf00      	nop
 80090a0:	e000      	b.n	80090a4 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80090a2:	bf00      	nop
}
 80090a4:	bf00      	nop
 80090a6:	3718      	adds	r7, #24
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}
 80090ac:	08009317 	.word	0x08009317

080090b0 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b083      	sub	sp, #12
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80090b8:	bf00      	nop
 80090ba:	370c      	adds	r7, #12
 80090bc:	46bd      	mov	sp, r7
 80090be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c2:	4770      	bx	lr

080090c4 <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b083      	sub	sp, #12
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 80090d2:	4618      	mov	r0, r3
 80090d4:	370c      	adds	r7, #12
 80090d6:	46bd      	mov	sp, r7
 80090d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090dc:	4770      	bx	lr

080090de <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80090de:	b480      	push	{r7}
 80090e0:	b085      	sub	sp, #20
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
 80090e6:	460b      	mov	r3, r1
 80090e8:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80090ea:	2301      	movs	r3, #1
 80090ec:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80090ee:	78fb      	ldrb	r3, [r7, #3]
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d103      	bne.n	80090fc <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f043 0308 	orr.w	r3, r3, #8
 80090fa:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009100:	2b08      	cmp	r3, #8
 8009102:	d10b      	bne.n	800911c <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8009108:	2b03      	cmp	r3, #3
 800910a:	d003      	beq.n	8009114 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	2b01      	cmp	r3, #1
 8009112:	d103      	bne.n	800911c <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f043 0310 	orr.w	r3, r3, #16
 800911a:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	685b      	ldr	r3, [r3, #4]
 8009120:	2b03      	cmp	r3, #3
 8009122:	d003      	beq.n	800912c <SAI_InterruptFlag+0x4e>
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	685b      	ldr	r3, [r3, #4]
 8009128:	2b02      	cmp	r3, #2
 800912a:	d104      	bne.n	8009136 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009132:	60fb      	str	r3, [r7, #12]
 8009134:	e003      	b.n	800913e <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	f043 0304 	orr.w	r3, r3, #4
 800913c:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800913e:	68fb      	ldr	r3, [r7, #12]
}
 8009140:	4618      	mov	r0, r3
 8009142:	3714      	adds	r7, #20
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr

0800914c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800914c:	b480      	push	{r7}
 800914e:	b085      	sub	sp, #20
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8009154:	4b18      	ldr	r3, [pc, #96]	@ (80091b8 <SAI_Disable+0x6c>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	4a18      	ldr	r2, [pc, #96]	@ (80091bc <SAI_Disable+0x70>)
 800915a:	fba2 2303 	umull	r2, r3, r2, r3
 800915e:	0b1b      	lsrs	r3, r3, #12
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8009164:	2300      	movs	r3, #0
 8009166:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	681a      	ldr	r2, [r3, #0]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8009176:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d10a      	bne.n	8009194 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009184:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800918e:	2303      	movs	r3, #3
 8009190:	72fb      	strb	r3, [r7, #11]
      break;
 8009192:	e009      	b.n	80091a8 <SAI_Disable+0x5c>
    }
    count--;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	3b01      	subs	r3, #1
 8009198:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d1e7      	bne.n	8009178 <SAI_Disable+0x2c>

  return status;
 80091a8:	7afb      	ldrb	r3, [r7, #11]
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3714      	adds	r7, #20
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop
 80091b8:	24000008 	.word	0x24000008
 80091bc:	95cbec1b 	.word	0x95cbec1b

080091c0 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091cc:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	69db      	ldr	r3, [r3, #28]
 80091d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80091d6:	d01c      	beq.n	8009212 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2200      	movs	r2, #0
 80091dc:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	681a      	ldr	r2, [r3, #0]
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80091ee:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80091f0:	2100      	movs	r1, #0
 80091f2:	68f8      	ldr	r0, [r7, #12]
 80091f4:	f7ff ff73 	bl	80090de <SAI_InterruptFlag>
 80091f8:	4603      	mov	r3, r0
 80091fa:	43d9      	mvns	r1, r3
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	691a      	ldr	r2, [r3, #16]
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	400a      	ands	r2, r1
 8009208:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	2201      	movs	r2, #1
 800920e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8009212:	68f8      	ldr	r0, [r7, #12]
 8009214:	f002 f906 	bl	800b424 <HAL_SAI_TxCpltCallback>
#endif
}
 8009218:	bf00      	nop
 800921a:	3710      	adds	r7, #16
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}

08009220 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b084      	sub	sp, #16
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800922c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800922e:	68f8      	ldr	r0, [r7, #12]
 8009230:	f002 f8e6 	bl	800b400 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8009234:	bf00      	nop
 8009236:	3710      	adds	r7, #16
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009248:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	69db      	ldr	r3, [r3, #28]
 800924e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009252:	d01c      	beq.n	800928e <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009262:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	2200      	movs	r2, #0
 8009268:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800926c:	2100      	movs	r1, #0
 800926e:	68f8      	ldr	r0, [r7, #12]
 8009270:	f7ff ff35 	bl	80090de <SAI_InterruptFlag>
 8009274:	4603      	mov	r3, r0
 8009276:	43d9      	mvns	r1, r3
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	691a      	ldr	r2, [r3, #16]
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	400a      	ands	r2, r1
 8009284:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	2201      	movs	r2, #1
 800928a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800928e:	68f8      	ldr	r0, [r7, #12]
 8009290:	f002 f8ec 	bl	800b46c <HAL_SAI_RxCpltCallback>
#endif
}
 8009294:	bf00      	nop
 8009296:	3710      	adds	r7, #16
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092a8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 80092aa:	68f8      	ldr	r0, [r7, #12]
 80092ac:	f002 f8cc 	bl	800b448 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 80092b0:	bf00      	nop
 80092b2:	3710      	adds	r7, #16
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092c4:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f7f9 fe96 	bl	8002ff8 <HAL_DMA_GetError>
 80092cc:	4603      	mov	r3, r0
 80092ce:	2b02      	cmp	r3, #2
 80092d0:	d01d      	beq.n	800930e <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80092d8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	681a      	ldr	r2, [r3, #0]
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80092f0:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	f7ff ff2a 	bl	800914c <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2201      	movs	r2, #1
 80092fc:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2200      	movs	r2, #0
 8009304:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8009308:	68f8      	ldr	r0, [r7, #12]
 800930a:	f7ff fed1 	bl	80090b0 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800930e:	bf00      	nop
 8009310:	3710      	adds	r7, #16
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}

08009316 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009316:	b580      	push	{r7, lr}
 8009318:	b084      	sub	sp, #16
 800931a:	af00      	add	r7, sp, #0
 800931c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009322:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	681a      	ldr	r2, [r3, #0]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009332:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	2200      	movs	r2, #0
 800933a:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f04f 32ff 	mov.w	r2, #4294967295
 8009344:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800934c:	2b20      	cmp	r3, #32
 800934e:	d00a      	beq.n	8009366 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8009350:	68f8      	ldr	r0, [r7, #12]
 8009352:	f7ff fefb 	bl	800914c <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	685a      	ldr	r2, [r3, #4]
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f042 0208 	orr.w	r2, r2, #8
 8009364:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2201      	movs	r2, #1
 800936a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2200      	movs	r2, #0
 8009372:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8009376:	68f8      	ldr	r0, [r7, #12]
 8009378:	f7ff fe9a 	bl	80090b0 <HAL_SAI_ErrorCallback>
#endif
}
 800937c:	bf00      	nop
 800937e:	3710      	adds	r7, #16
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b082      	sub	sp, #8
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d101      	bne.n	8009396 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	e042      	b.n	800941c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800939c:	2b00      	cmp	r3, #0
 800939e:	d106      	bne.n	80093ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f002 fc17 	bl	800bbdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2224      	movs	r2, #36	@ 0x24
 80093b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	681a      	ldr	r2, [r3, #0]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f022 0201 	bic.w	r2, r2, #1
 80093c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d002      	beq.n	80093d4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 fe1e 	bl	800a010 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 f8b3 	bl	8009540 <UART_SetConfig>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d101      	bne.n	80093e4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80093e0:	2301      	movs	r3, #1
 80093e2:	e01b      	b.n	800941c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	685a      	ldr	r2, [r3, #4]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80093f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	689a      	ldr	r2, [r3, #8]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009402:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	681a      	ldr	r2, [r3, #0]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f042 0201 	orr.w	r2, r2, #1
 8009412:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f000 fe9d 	bl	800a154 <UART_CheckIdleState>
 800941a:	4603      	mov	r3, r0
}
 800941c:	4618      	mov	r0, r3
 800941e:	3708      	adds	r7, #8
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b08a      	sub	sp, #40	@ 0x28
 8009428:	af02      	add	r7, sp, #8
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	60b9      	str	r1, [r7, #8]
 800942e:	603b      	str	r3, [r7, #0]
 8009430:	4613      	mov	r3, r2
 8009432:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800943a:	2b20      	cmp	r3, #32
 800943c:	d17b      	bne.n	8009536 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d002      	beq.n	800944a <HAL_UART_Transmit+0x26>
 8009444:	88fb      	ldrh	r3, [r7, #6]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d101      	bne.n	800944e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800944a:	2301      	movs	r3, #1
 800944c:	e074      	b.n	8009538 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2200      	movs	r2, #0
 8009452:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2221      	movs	r2, #33	@ 0x21
 800945a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800945e:	f7f7 f9b3 	bl	80007c8 <HAL_GetTick>
 8009462:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	88fa      	ldrh	r2, [r7, #6]
 8009468:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	88fa      	ldrh	r2, [r7, #6]
 8009470:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800947c:	d108      	bne.n	8009490 <HAL_UART_Transmit+0x6c>
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	691b      	ldr	r3, [r3, #16]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d104      	bne.n	8009490 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009486:	2300      	movs	r3, #0
 8009488:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	61bb      	str	r3, [r7, #24]
 800948e:	e003      	b.n	8009498 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009494:	2300      	movs	r3, #0
 8009496:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009498:	e030      	b.n	80094fc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	9300      	str	r3, [sp, #0]
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	2200      	movs	r2, #0
 80094a2:	2180      	movs	r1, #128	@ 0x80
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f000 feff 	bl	800a2a8 <UART_WaitOnFlagUntilTimeout>
 80094aa:	4603      	mov	r3, r0
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d005      	beq.n	80094bc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2220      	movs	r2, #32
 80094b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80094b8:	2303      	movs	r3, #3
 80094ba:	e03d      	b.n	8009538 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80094bc:	69fb      	ldr	r3, [r7, #28]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d10b      	bne.n	80094da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	881b      	ldrh	r3, [r3, #0]
 80094c6:	461a      	mov	r2, r3
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80094d0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80094d2:	69bb      	ldr	r3, [r7, #24]
 80094d4:	3302      	adds	r3, #2
 80094d6:	61bb      	str	r3, [r7, #24]
 80094d8:	e007      	b.n	80094ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80094da:	69fb      	ldr	r3, [r7, #28]
 80094dc:	781a      	ldrb	r2, [r3, #0]
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80094e4:	69fb      	ldr	r3, [r7, #28]
 80094e6:	3301      	adds	r3, #1
 80094e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	3b01      	subs	r3, #1
 80094f4:	b29a      	uxth	r2, r3
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009502:	b29b      	uxth	r3, r3
 8009504:	2b00      	cmp	r3, #0
 8009506:	d1c8      	bne.n	800949a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	9300      	str	r3, [sp, #0]
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	2200      	movs	r2, #0
 8009510:	2140      	movs	r1, #64	@ 0x40
 8009512:	68f8      	ldr	r0, [r7, #12]
 8009514:	f000 fec8 	bl	800a2a8 <UART_WaitOnFlagUntilTimeout>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d005      	beq.n	800952a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2220      	movs	r2, #32
 8009522:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009526:	2303      	movs	r3, #3
 8009528:	e006      	b.n	8009538 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	2220      	movs	r2, #32
 800952e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009532:	2300      	movs	r3, #0
 8009534:	e000      	b.n	8009538 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009536:	2302      	movs	r3, #2
  }
}
 8009538:	4618      	mov	r0, r3
 800953a:	3720      	adds	r7, #32
 800953c:	46bd      	mov	sp, r7
 800953e:	bd80      	pop	{r7, pc}

08009540 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009544:	b092      	sub	sp, #72	@ 0x48
 8009546:	af00      	add	r7, sp, #0
 8009548:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800954a:	2300      	movs	r3, #0
 800954c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	689a      	ldr	r2, [r3, #8]
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	691b      	ldr	r3, [r3, #16]
 8009558:	431a      	orrs	r2, r3
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	695b      	ldr	r3, [r3, #20]
 800955e:	431a      	orrs	r2, r3
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	69db      	ldr	r3, [r3, #28]
 8009564:	4313      	orrs	r3, r2
 8009566:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	4bbe      	ldr	r3, [pc, #760]	@ (8009868 <UART_SetConfig+0x328>)
 8009570:	4013      	ands	r3, r2
 8009572:	697a      	ldr	r2, [r7, #20]
 8009574:	6812      	ldr	r2, [r2, #0]
 8009576:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009578:	430b      	orrs	r3, r1
 800957a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	68da      	ldr	r2, [r3, #12]
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	430a      	orrs	r2, r1
 8009590:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	699b      	ldr	r3, [r3, #24]
 8009596:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009598:	697b      	ldr	r3, [r7, #20]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4ab3      	ldr	r2, [pc, #716]	@ (800986c <UART_SetConfig+0x32c>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d004      	beq.n	80095ac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	6a1b      	ldr	r3, [r3, #32]
 80095a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095a8:	4313      	orrs	r3, r2
 80095aa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	689a      	ldr	r2, [r3, #8]
 80095b2:	4baf      	ldr	r3, [pc, #700]	@ (8009870 <UART_SetConfig+0x330>)
 80095b4:	4013      	ands	r3, r2
 80095b6:	697a      	ldr	r2, [r7, #20]
 80095b8:	6812      	ldr	r2, [r2, #0]
 80095ba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80095bc:	430b      	orrs	r3, r1
 80095be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c6:	f023 010f 	bic.w	r1, r3, #15
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	430a      	orrs	r2, r1
 80095d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4aa6      	ldr	r2, [pc, #664]	@ (8009874 <UART_SetConfig+0x334>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d177      	bne.n	80096d0 <UART_SetConfig+0x190>
 80095e0:	4ba5      	ldr	r3, [pc, #660]	@ (8009878 <UART_SetConfig+0x338>)
 80095e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80095e8:	2b28      	cmp	r3, #40	@ 0x28
 80095ea:	d86d      	bhi.n	80096c8 <UART_SetConfig+0x188>
 80095ec:	a201      	add	r2, pc, #4	@ (adr r2, 80095f4 <UART_SetConfig+0xb4>)
 80095ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095f2:	bf00      	nop
 80095f4:	08009699 	.word	0x08009699
 80095f8:	080096c9 	.word	0x080096c9
 80095fc:	080096c9 	.word	0x080096c9
 8009600:	080096c9 	.word	0x080096c9
 8009604:	080096c9 	.word	0x080096c9
 8009608:	080096c9 	.word	0x080096c9
 800960c:	080096c9 	.word	0x080096c9
 8009610:	080096c9 	.word	0x080096c9
 8009614:	080096a1 	.word	0x080096a1
 8009618:	080096c9 	.word	0x080096c9
 800961c:	080096c9 	.word	0x080096c9
 8009620:	080096c9 	.word	0x080096c9
 8009624:	080096c9 	.word	0x080096c9
 8009628:	080096c9 	.word	0x080096c9
 800962c:	080096c9 	.word	0x080096c9
 8009630:	080096c9 	.word	0x080096c9
 8009634:	080096a9 	.word	0x080096a9
 8009638:	080096c9 	.word	0x080096c9
 800963c:	080096c9 	.word	0x080096c9
 8009640:	080096c9 	.word	0x080096c9
 8009644:	080096c9 	.word	0x080096c9
 8009648:	080096c9 	.word	0x080096c9
 800964c:	080096c9 	.word	0x080096c9
 8009650:	080096c9 	.word	0x080096c9
 8009654:	080096b1 	.word	0x080096b1
 8009658:	080096c9 	.word	0x080096c9
 800965c:	080096c9 	.word	0x080096c9
 8009660:	080096c9 	.word	0x080096c9
 8009664:	080096c9 	.word	0x080096c9
 8009668:	080096c9 	.word	0x080096c9
 800966c:	080096c9 	.word	0x080096c9
 8009670:	080096c9 	.word	0x080096c9
 8009674:	080096b9 	.word	0x080096b9
 8009678:	080096c9 	.word	0x080096c9
 800967c:	080096c9 	.word	0x080096c9
 8009680:	080096c9 	.word	0x080096c9
 8009684:	080096c9 	.word	0x080096c9
 8009688:	080096c9 	.word	0x080096c9
 800968c:	080096c9 	.word	0x080096c9
 8009690:	080096c9 	.word	0x080096c9
 8009694:	080096c1 	.word	0x080096c1
 8009698:	2301      	movs	r3, #1
 800969a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800969e:	e222      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80096a0:	2304      	movs	r3, #4
 80096a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096a6:	e21e      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80096a8:	2308      	movs	r3, #8
 80096aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ae:	e21a      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80096b0:	2310      	movs	r3, #16
 80096b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096b6:	e216      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80096b8:	2320      	movs	r3, #32
 80096ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096be:	e212      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80096c0:	2340      	movs	r3, #64	@ 0x40
 80096c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096c6:	e20e      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80096c8:	2380      	movs	r3, #128	@ 0x80
 80096ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ce:	e20a      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a69      	ldr	r2, [pc, #420]	@ (800987c <UART_SetConfig+0x33c>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d130      	bne.n	800973c <UART_SetConfig+0x1fc>
 80096da:	4b67      	ldr	r3, [pc, #412]	@ (8009878 <UART_SetConfig+0x338>)
 80096dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096de:	f003 0307 	and.w	r3, r3, #7
 80096e2:	2b05      	cmp	r3, #5
 80096e4:	d826      	bhi.n	8009734 <UART_SetConfig+0x1f4>
 80096e6:	a201      	add	r2, pc, #4	@ (adr r2, 80096ec <UART_SetConfig+0x1ac>)
 80096e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ec:	08009705 	.word	0x08009705
 80096f0:	0800970d 	.word	0x0800970d
 80096f4:	08009715 	.word	0x08009715
 80096f8:	0800971d 	.word	0x0800971d
 80096fc:	08009725 	.word	0x08009725
 8009700:	0800972d 	.word	0x0800972d
 8009704:	2300      	movs	r3, #0
 8009706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800970a:	e1ec      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 800970c:	2304      	movs	r3, #4
 800970e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009712:	e1e8      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009714:	2308      	movs	r3, #8
 8009716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800971a:	e1e4      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 800971c:	2310      	movs	r3, #16
 800971e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009722:	e1e0      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009724:	2320      	movs	r3, #32
 8009726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800972a:	e1dc      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 800972c:	2340      	movs	r3, #64	@ 0x40
 800972e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009732:	e1d8      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009734:	2380      	movs	r3, #128	@ 0x80
 8009736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800973a:	e1d4      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4a4f      	ldr	r2, [pc, #316]	@ (8009880 <UART_SetConfig+0x340>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d130      	bne.n	80097a8 <UART_SetConfig+0x268>
 8009746:	4b4c      	ldr	r3, [pc, #304]	@ (8009878 <UART_SetConfig+0x338>)
 8009748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800974a:	f003 0307 	and.w	r3, r3, #7
 800974e:	2b05      	cmp	r3, #5
 8009750:	d826      	bhi.n	80097a0 <UART_SetConfig+0x260>
 8009752:	a201      	add	r2, pc, #4	@ (adr r2, 8009758 <UART_SetConfig+0x218>)
 8009754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009758:	08009771 	.word	0x08009771
 800975c:	08009779 	.word	0x08009779
 8009760:	08009781 	.word	0x08009781
 8009764:	08009789 	.word	0x08009789
 8009768:	08009791 	.word	0x08009791
 800976c:	08009799 	.word	0x08009799
 8009770:	2300      	movs	r3, #0
 8009772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009776:	e1b6      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009778:	2304      	movs	r3, #4
 800977a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800977e:	e1b2      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009780:	2308      	movs	r3, #8
 8009782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009786:	e1ae      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009788:	2310      	movs	r3, #16
 800978a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800978e:	e1aa      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009790:	2320      	movs	r3, #32
 8009792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009796:	e1a6      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009798:	2340      	movs	r3, #64	@ 0x40
 800979a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800979e:	e1a2      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80097a0:	2380      	movs	r3, #128	@ 0x80
 80097a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097a6:	e19e      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4a35      	ldr	r2, [pc, #212]	@ (8009884 <UART_SetConfig+0x344>)
 80097ae:	4293      	cmp	r3, r2
 80097b0:	d130      	bne.n	8009814 <UART_SetConfig+0x2d4>
 80097b2:	4b31      	ldr	r3, [pc, #196]	@ (8009878 <UART_SetConfig+0x338>)
 80097b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097b6:	f003 0307 	and.w	r3, r3, #7
 80097ba:	2b05      	cmp	r3, #5
 80097bc:	d826      	bhi.n	800980c <UART_SetConfig+0x2cc>
 80097be:	a201      	add	r2, pc, #4	@ (adr r2, 80097c4 <UART_SetConfig+0x284>)
 80097c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c4:	080097dd 	.word	0x080097dd
 80097c8:	080097e5 	.word	0x080097e5
 80097cc:	080097ed 	.word	0x080097ed
 80097d0:	080097f5 	.word	0x080097f5
 80097d4:	080097fd 	.word	0x080097fd
 80097d8:	08009805 	.word	0x08009805
 80097dc:	2300      	movs	r3, #0
 80097de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097e2:	e180      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80097e4:	2304      	movs	r3, #4
 80097e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097ea:	e17c      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80097ec:	2308      	movs	r3, #8
 80097ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097f2:	e178      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80097f4:	2310      	movs	r3, #16
 80097f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097fa:	e174      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80097fc:	2320      	movs	r3, #32
 80097fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009802:	e170      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009804:	2340      	movs	r3, #64	@ 0x40
 8009806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800980a:	e16c      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 800980c:	2380      	movs	r3, #128	@ 0x80
 800980e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009812:	e168      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a1b      	ldr	r2, [pc, #108]	@ (8009888 <UART_SetConfig+0x348>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d142      	bne.n	80098a4 <UART_SetConfig+0x364>
 800981e:	4b16      	ldr	r3, [pc, #88]	@ (8009878 <UART_SetConfig+0x338>)
 8009820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009822:	f003 0307 	and.w	r3, r3, #7
 8009826:	2b05      	cmp	r3, #5
 8009828:	d838      	bhi.n	800989c <UART_SetConfig+0x35c>
 800982a:	a201      	add	r2, pc, #4	@ (adr r2, 8009830 <UART_SetConfig+0x2f0>)
 800982c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009830:	08009849 	.word	0x08009849
 8009834:	08009851 	.word	0x08009851
 8009838:	08009859 	.word	0x08009859
 800983c:	08009861 	.word	0x08009861
 8009840:	0800988d 	.word	0x0800988d
 8009844:	08009895 	.word	0x08009895
 8009848:	2300      	movs	r3, #0
 800984a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800984e:	e14a      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009850:	2304      	movs	r3, #4
 8009852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009856:	e146      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009858:	2308      	movs	r3, #8
 800985a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800985e:	e142      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009860:	2310      	movs	r3, #16
 8009862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009866:	e13e      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009868:	cfff69f3 	.word	0xcfff69f3
 800986c:	58000c00 	.word	0x58000c00
 8009870:	11fff4ff 	.word	0x11fff4ff
 8009874:	40011000 	.word	0x40011000
 8009878:	58024400 	.word	0x58024400
 800987c:	40004400 	.word	0x40004400
 8009880:	40004800 	.word	0x40004800
 8009884:	40004c00 	.word	0x40004c00
 8009888:	40005000 	.word	0x40005000
 800988c:	2320      	movs	r3, #32
 800988e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009892:	e128      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009894:	2340      	movs	r3, #64	@ 0x40
 8009896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800989a:	e124      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 800989c:	2380      	movs	r3, #128	@ 0x80
 800989e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098a2:	e120      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4acb      	ldr	r2, [pc, #812]	@ (8009bd8 <UART_SetConfig+0x698>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d176      	bne.n	800999c <UART_SetConfig+0x45c>
 80098ae:	4bcb      	ldr	r3, [pc, #812]	@ (8009bdc <UART_SetConfig+0x69c>)
 80098b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80098b6:	2b28      	cmp	r3, #40	@ 0x28
 80098b8:	d86c      	bhi.n	8009994 <UART_SetConfig+0x454>
 80098ba:	a201      	add	r2, pc, #4	@ (adr r2, 80098c0 <UART_SetConfig+0x380>)
 80098bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098c0:	08009965 	.word	0x08009965
 80098c4:	08009995 	.word	0x08009995
 80098c8:	08009995 	.word	0x08009995
 80098cc:	08009995 	.word	0x08009995
 80098d0:	08009995 	.word	0x08009995
 80098d4:	08009995 	.word	0x08009995
 80098d8:	08009995 	.word	0x08009995
 80098dc:	08009995 	.word	0x08009995
 80098e0:	0800996d 	.word	0x0800996d
 80098e4:	08009995 	.word	0x08009995
 80098e8:	08009995 	.word	0x08009995
 80098ec:	08009995 	.word	0x08009995
 80098f0:	08009995 	.word	0x08009995
 80098f4:	08009995 	.word	0x08009995
 80098f8:	08009995 	.word	0x08009995
 80098fc:	08009995 	.word	0x08009995
 8009900:	08009975 	.word	0x08009975
 8009904:	08009995 	.word	0x08009995
 8009908:	08009995 	.word	0x08009995
 800990c:	08009995 	.word	0x08009995
 8009910:	08009995 	.word	0x08009995
 8009914:	08009995 	.word	0x08009995
 8009918:	08009995 	.word	0x08009995
 800991c:	08009995 	.word	0x08009995
 8009920:	0800997d 	.word	0x0800997d
 8009924:	08009995 	.word	0x08009995
 8009928:	08009995 	.word	0x08009995
 800992c:	08009995 	.word	0x08009995
 8009930:	08009995 	.word	0x08009995
 8009934:	08009995 	.word	0x08009995
 8009938:	08009995 	.word	0x08009995
 800993c:	08009995 	.word	0x08009995
 8009940:	08009985 	.word	0x08009985
 8009944:	08009995 	.word	0x08009995
 8009948:	08009995 	.word	0x08009995
 800994c:	08009995 	.word	0x08009995
 8009950:	08009995 	.word	0x08009995
 8009954:	08009995 	.word	0x08009995
 8009958:	08009995 	.word	0x08009995
 800995c:	08009995 	.word	0x08009995
 8009960:	0800998d 	.word	0x0800998d
 8009964:	2301      	movs	r3, #1
 8009966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800996a:	e0bc      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 800996c:	2304      	movs	r3, #4
 800996e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009972:	e0b8      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009974:	2308      	movs	r3, #8
 8009976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800997a:	e0b4      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 800997c:	2310      	movs	r3, #16
 800997e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009982:	e0b0      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009984:	2320      	movs	r3, #32
 8009986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800998a:	e0ac      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 800998c:	2340      	movs	r3, #64	@ 0x40
 800998e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009992:	e0a8      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009994:	2380      	movs	r3, #128	@ 0x80
 8009996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800999a:	e0a4      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	4a8f      	ldr	r2, [pc, #572]	@ (8009be0 <UART_SetConfig+0x6a0>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d130      	bne.n	8009a08 <UART_SetConfig+0x4c8>
 80099a6:	4b8d      	ldr	r3, [pc, #564]	@ (8009bdc <UART_SetConfig+0x69c>)
 80099a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099aa:	f003 0307 	and.w	r3, r3, #7
 80099ae:	2b05      	cmp	r3, #5
 80099b0:	d826      	bhi.n	8009a00 <UART_SetConfig+0x4c0>
 80099b2:	a201      	add	r2, pc, #4	@ (adr r2, 80099b8 <UART_SetConfig+0x478>)
 80099b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099b8:	080099d1 	.word	0x080099d1
 80099bc:	080099d9 	.word	0x080099d9
 80099c0:	080099e1 	.word	0x080099e1
 80099c4:	080099e9 	.word	0x080099e9
 80099c8:	080099f1 	.word	0x080099f1
 80099cc:	080099f9 	.word	0x080099f9
 80099d0:	2300      	movs	r3, #0
 80099d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099d6:	e086      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80099d8:	2304      	movs	r3, #4
 80099da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099de:	e082      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80099e0:	2308      	movs	r3, #8
 80099e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099e6:	e07e      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80099e8:	2310      	movs	r3, #16
 80099ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099ee:	e07a      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80099f0:	2320      	movs	r3, #32
 80099f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099f6:	e076      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 80099f8:	2340      	movs	r3, #64	@ 0x40
 80099fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099fe:	e072      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009a00:	2380      	movs	r3, #128	@ 0x80
 8009a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a06:	e06e      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4a75      	ldr	r2, [pc, #468]	@ (8009be4 <UART_SetConfig+0x6a4>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d130      	bne.n	8009a74 <UART_SetConfig+0x534>
 8009a12:	4b72      	ldr	r3, [pc, #456]	@ (8009bdc <UART_SetConfig+0x69c>)
 8009a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a16:	f003 0307 	and.w	r3, r3, #7
 8009a1a:	2b05      	cmp	r3, #5
 8009a1c:	d826      	bhi.n	8009a6c <UART_SetConfig+0x52c>
 8009a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8009a24 <UART_SetConfig+0x4e4>)
 8009a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a24:	08009a3d 	.word	0x08009a3d
 8009a28:	08009a45 	.word	0x08009a45
 8009a2c:	08009a4d 	.word	0x08009a4d
 8009a30:	08009a55 	.word	0x08009a55
 8009a34:	08009a5d 	.word	0x08009a5d
 8009a38:	08009a65 	.word	0x08009a65
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a42:	e050      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009a44:	2304      	movs	r3, #4
 8009a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a4a:	e04c      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009a4c:	2308      	movs	r3, #8
 8009a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a52:	e048      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009a54:	2310      	movs	r3, #16
 8009a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a5a:	e044      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009a5c:	2320      	movs	r3, #32
 8009a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a62:	e040      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009a64:	2340      	movs	r3, #64	@ 0x40
 8009a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a6a:	e03c      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009a6c:	2380      	movs	r3, #128	@ 0x80
 8009a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a72:	e038      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a5b      	ldr	r2, [pc, #364]	@ (8009be8 <UART_SetConfig+0x6a8>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d130      	bne.n	8009ae0 <UART_SetConfig+0x5a0>
 8009a7e:	4b57      	ldr	r3, [pc, #348]	@ (8009bdc <UART_SetConfig+0x69c>)
 8009a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a82:	f003 0307 	and.w	r3, r3, #7
 8009a86:	2b05      	cmp	r3, #5
 8009a88:	d826      	bhi.n	8009ad8 <UART_SetConfig+0x598>
 8009a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8009a90 <UART_SetConfig+0x550>)
 8009a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a90:	08009aa9 	.word	0x08009aa9
 8009a94:	08009ab1 	.word	0x08009ab1
 8009a98:	08009ab9 	.word	0x08009ab9
 8009a9c:	08009ac1 	.word	0x08009ac1
 8009aa0:	08009ac9 	.word	0x08009ac9
 8009aa4:	08009ad1 	.word	0x08009ad1
 8009aa8:	2302      	movs	r3, #2
 8009aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009aae:	e01a      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009ab0:	2304      	movs	r3, #4
 8009ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ab6:	e016      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009ab8:	2308      	movs	r3, #8
 8009aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009abe:	e012      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009ac0:	2310      	movs	r3, #16
 8009ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ac6:	e00e      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009ac8:	2320      	movs	r3, #32
 8009aca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ace:	e00a      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009ad0:	2340      	movs	r3, #64	@ 0x40
 8009ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ad6:	e006      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009ad8:	2380      	movs	r3, #128	@ 0x80
 8009ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ade:	e002      	b.n	8009ae6 <UART_SetConfig+0x5a6>
 8009ae0:	2380      	movs	r3, #128	@ 0x80
 8009ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4a3f      	ldr	r2, [pc, #252]	@ (8009be8 <UART_SetConfig+0x6a8>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	f040 80f8 	bne.w	8009ce2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009af2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009af6:	2b20      	cmp	r3, #32
 8009af8:	dc46      	bgt.n	8009b88 <UART_SetConfig+0x648>
 8009afa:	2b02      	cmp	r3, #2
 8009afc:	f2c0 8082 	blt.w	8009c04 <UART_SetConfig+0x6c4>
 8009b00:	3b02      	subs	r3, #2
 8009b02:	2b1e      	cmp	r3, #30
 8009b04:	d87e      	bhi.n	8009c04 <UART_SetConfig+0x6c4>
 8009b06:	a201      	add	r2, pc, #4	@ (adr r2, 8009b0c <UART_SetConfig+0x5cc>)
 8009b08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b0c:	08009b8f 	.word	0x08009b8f
 8009b10:	08009c05 	.word	0x08009c05
 8009b14:	08009b97 	.word	0x08009b97
 8009b18:	08009c05 	.word	0x08009c05
 8009b1c:	08009c05 	.word	0x08009c05
 8009b20:	08009c05 	.word	0x08009c05
 8009b24:	08009ba7 	.word	0x08009ba7
 8009b28:	08009c05 	.word	0x08009c05
 8009b2c:	08009c05 	.word	0x08009c05
 8009b30:	08009c05 	.word	0x08009c05
 8009b34:	08009c05 	.word	0x08009c05
 8009b38:	08009c05 	.word	0x08009c05
 8009b3c:	08009c05 	.word	0x08009c05
 8009b40:	08009c05 	.word	0x08009c05
 8009b44:	08009bb7 	.word	0x08009bb7
 8009b48:	08009c05 	.word	0x08009c05
 8009b4c:	08009c05 	.word	0x08009c05
 8009b50:	08009c05 	.word	0x08009c05
 8009b54:	08009c05 	.word	0x08009c05
 8009b58:	08009c05 	.word	0x08009c05
 8009b5c:	08009c05 	.word	0x08009c05
 8009b60:	08009c05 	.word	0x08009c05
 8009b64:	08009c05 	.word	0x08009c05
 8009b68:	08009c05 	.word	0x08009c05
 8009b6c:	08009c05 	.word	0x08009c05
 8009b70:	08009c05 	.word	0x08009c05
 8009b74:	08009c05 	.word	0x08009c05
 8009b78:	08009c05 	.word	0x08009c05
 8009b7c:	08009c05 	.word	0x08009c05
 8009b80:	08009c05 	.word	0x08009c05
 8009b84:	08009bf7 	.word	0x08009bf7
 8009b88:	2b40      	cmp	r3, #64	@ 0x40
 8009b8a:	d037      	beq.n	8009bfc <UART_SetConfig+0x6bc>
 8009b8c:	e03a      	b.n	8009c04 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009b8e:	f7fd fedf 	bl	8007950 <HAL_RCCEx_GetD3PCLK1Freq>
 8009b92:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009b94:	e03c      	b.n	8009c10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009b96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f7fd feee 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ba4:	e034      	b.n	8009c10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ba6:	f107 0318 	add.w	r3, r7, #24
 8009baa:	4618      	mov	r0, r3
 8009bac:	f7fe f83a 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bb4:	e02c      	b.n	8009c10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009bb6:	4b09      	ldr	r3, [pc, #36]	@ (8009bdc <UART_SetConfig+0x69c>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f003 0320 	and.w	r3, r3, #32
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d016      	beq.n	8009bf0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009bc2:	4b06      	ldr	r3, [pc, #24]	@ (8009bdc <UART_SetConfig+0x69c>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	08db      	lsrs	r3, r3, #3
 8009bc8:	f003 0303 	and.w	r3, r3, #3
 8009bcc:	4a07      	ldr	r2, [pc, #28]	@ (8009bec <UART_SetConfig+0x6ac>)
 8009bce:	fa22 f303 	lsr.w	r3, r2, r3
 8009bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009bd4:	e01c      	b.n	8009c10 <UART_SetConfig+0x6d0>
 8009bd6:	bf00      	nop
 8009bd8:	40011400 	.word	0x40011400
 8009bdc:	58024400 	.word	0x58024400
 8009be0:	40007800 	.word	0x40007800
 8009be4:	40007c00 	.word	0x40007c00
 8009be8:	58000c00 	.word	0x58000c00
 8009bec:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009bf0:	4b9d      	ldr	r3, [pc, #628]	@ (8009e68 <UART_SetConfig+0x928>)
 8009bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bf4:	e00c      	b.n	8009c10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009bf6:	4b9d      	ldr	r3, [pc, #628]	@ (8009e6c <UART_SetConfig+0x92c>)
 8009bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bfa:	e009      	b.n	8009c10 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bfc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c02:	e005      	b.n	8009c10 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009c04:	2300      	movs	r3, #0
 8009c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009c0e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009c10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	f000 81de 	beq.w	8009fd4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c1c:	4a94      	ldr	r2, [pc, #592]	@ (8009e70 <UART_SetConfig+0x930>)
 8009c1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c22:	461a      	mov	r2, r3
 8009c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c26:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c2a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	685a      	ldr	r2, [r3, #4]
 8009c30:	4613      	mov	r3, r2
 8009c32:	005b      	lsls	r3, r3, #1
 8009c34:	4413      	add	r3, r2
 8009c36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d305      	bcc.n	8009c48 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c44:	429a      	cmp	r2, r3
 8009c46:	d903      	bls.n	8009c50 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009c4e:	e1c1      	b.n	8009fd4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c52:	2200      	movs	r2, #0
 8009c54:	60bb      	str	r3, [r7, #8]
 8009c56:	60fa      	str	r2, [r7, #12]
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c5c:	4a84      	ldr	r2, [pc, #528]	@ (8009e70 <UART_SetConfig+0x930>)
 8009c5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c62:	b29b      	uxth	r3, r3
 8009c64:	2200      	movs	r2, #0
 8009c66:	603b      	str	r3, [r7, #0]
 8009c68:	607a      	str	r2, [r7, #4]
 8009c6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c6e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009c72:	f7f6 fb8d 	bl	8000390 <__aeabi_uldivmod>
 8009c76:	4602      	mov	r2, r0
 8009c78:	460b      	mov	r3, r1
 8009c7a:	4610      	mov	r0, r2
 8009c7c:	4619      	mov	r1, r3
 8009c7e:	f04f 0200 	mov.w	r2, #0
 8009c82:	f04f 0300 	mov.w	r3, #0
 8009c86:	020b      	lsls	r3, r1, #8
 8009c88:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009c8c:	0202      	lsls	r2, r0, #8
 8009c8e:	6979      	ldr	r1, [r7, #20]
 8009c90:	6849      	ldr	r1, [r1, #4]
 8009c92:	0849      	lsrs	r1, r1, #1
 8009c94:	2000      	movs	r0, #0
 8009c96:	460c      	mov	r4, r1
 8009c98:	4605      	mov	r5, r0
 8009c9a:	eb12 0804 	adds.w	r8, r2, r4
 8009c9e:	eb43 0905 	adc.w	r9, r3, r5
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	685b      	ldr	r3, [r3, #4]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	469a      	mov	sl, r3
 8009caa:	4693      	mov	fp, r2
 8009cac:	4652      	mov	r2, sl
 8009cae:	465b      	mov	r3, fp
 8009cb0:	4640      	mov	r0, r8
 8009cb2:	4649      	mov	r1, r9
 8009cb4:	f7f6 fb6c 	bl	8000390 <__aeabi_uldivmod>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	4613      	mov	r3, r2
 8009cbe:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009cc6:	d308      	bcc.n	8009cda <UART_SetConfig+0x79a>
 8009cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009cce:	d204      	bcs.n	8009cda <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009cd6:	60da      	str	r2, [r3, #12]
 8009cd8:	e17c      	b.n	8009fd4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009cda:	2301      	movs	r3, #1
 8009cdc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009ce0:	e178      	b.n	8009fd4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	69db      	ldr	r3, [r3, #28]
 8009ce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009cea:	f040 80c5 	bne.w	8009e78 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009cee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009cf2:	2b20      	cmp	r3, #32
 8009cf4:	dc48      	bgt.n	8009d88 <UART_SetConfig+0x848>
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	db7b      	blt.n	8009df2 <UART_SetConfig+0x8b2>
 8009cfa:	2b20      	cmp	r3, #32
 8009cfc:	d879      	bhi.n	8009df2 <UART_SetConfig+0x8b2>
 8009cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8009d04 <UART_SetConfig+0x7c4>)
 8009d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d04:	08009d8f 	.word	0x08009d8f
 8009d08:	08009d97 	.word	0x08009d97
 8009d0c:	08009df3 	.word	0x08009df3
 8009d10:	08009df3 	.word	0x08009df3
 8009d14:	08009d9f 	.word	0x08009d9f
 8009d18:	08009df3 	.word	0x08009df3
 8009d1c:	08009df3 	.word	0x08009df3
 8009d20:	08009df3 	.word	0x08009df3
 8009d24:	08009daf 	.word	0x08009daf
 8009d28:	08009df3 	.word	0x08009df3
 8009d2c:	08009df3 	.word	0x08009df3
 8009d30:	08009df3 	.word	0x08009df3
 8009d34:	08009df3 	.word	0x08009df3
 8009d38:	08009df3 	.word	0x08009df3
 8009d3c:	08009df3 	.word	0x08009df3
 8009d40:	08009df3 	.word	0x08009df3
 8009d44:	08009dbf 	.word	0x08009dbf
 8009d48:	08009df3 	.word	0x08009df3
 8009d4c:	08009df3 	.word	0x08009df3
 8009d50:	08009df3 	.word	0x08009df3
 8009d54:	08009df3 	.word	0x08009df3
 8009d58:	08009df3 	.word	0x08009df3
 8009d5c:	08009df3 	.word	0x08009df3
 8009d60:	08009df3 	.word	0x08009df3
 8009d64:	08009df3 	.word	0x08009df3
 8009d68:	08009df3 	.word	0x08009df3
 8009d6c:	08009df3 	.word	0x08009df3
 8009d70:	08009df3 	.word	0x08009df3
 8009d74:	08009df3 	.word	0x08009df3
 8009d78:	08009df3 	.word	0x08009df3
 8009d7c:	08009df3 	.word	0x08009df3
 8009d80:	08009df3 	.word	0x08009df3
 8009d84:	08009de5 	.word	0x08009de5
 8009d88:	2b40      	cmp	r3, #64	@ 0x40
 8009d8a:	d02e      	beq.n	8009dea <UART_SetConfig+0x8aa>
 8009d8c:	e031      	b.n	8009df2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d8e:	f7fb fe29 	bl	80059e4 <HAL_RCC_GetPCLK1Freq>
 8009d92:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009d94:	e033      	b.n	8009dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d96:	f7fb fe3b 	bl	8005a10 <HAL_RCC_GetPCLK2Freq>
 8009d9a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009d9c:	e02f      	b.n	8009dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009da2:	4618      	mov	r0, r3
 8009da4:	f7fd fdea 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dac:	e027      	b.n	8009dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009dae:	f107 0318 	add.w	r3, r7, #24
 8009db2:	4618      	mov	r0, r3
 8009db4:	f7fd ff36 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dbc:	e01f      	b.n	8009dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009dbe:	4b2d      	ldr	r3, [pc, #180]	@ (8009e74 <UART_SetConfig+0x934>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f003 0320 	and.w	r3, r3, #32
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d009      	beq.n	8009dde <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009dca:	4b2a      	ldr	r3, [pc, #168]	@ (8009e74 <UART_SetConfig+0x934>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	08db      	lsrs	r3, r3, #3
 8009dd0:	f003 0303 	and.w	r3, r3, #3
 8009dd4:	4a24      	ldr	r2, [pc, #144]	@ (8009e68 <UART_SetConfig+0x928>)
 8009dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8009dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009ddc:	e00f      	b.n	8009dfe <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009dde:	4b22      	ldr	r3, [pc, #136]	@ (8009e68 <UART_SetConfig+0x928>)
 8009de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009de2:	e00c      	b.n	8009dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009de4:	4b21      	ldr	r3, [pc, #132]	@ (8009e6c <UART_SetConfig+0x92c>)
 8009de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009de8:	e009      	b.n	8009dfe <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009dea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009df0:	e005      	b.n	8009dfe <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009df2:	2300      	movs	r3, #0
 8009df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009df6:	2301      	movs	r3, #1
 8009df8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009dfc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	f000 80e7 	beq.w	8009fd4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e0a:	4a19      	ldr	r2, [pc, #100]	@ (8009e70 <UART_SetConfig+0x930>)
 8009e0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e10:	461a      	mov	r2, r3
 8009e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e14:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e18:	005a      	lsls	r2, r3, #1
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	085b      	lsrs	r3, r3, #1
 8009e20:	441a      	add	r2, r3
 8009e22:	697b      	ldr	r3, [r7, #20]
 8009e24:	685b      	ldr	r3, [r3, #4]
 8009e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e2e:	2b0f      	cmp	r3, #15
 8009e30:	d916      	bls.n	8009e60 <UART_SetConfig+0x920>
 8009e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e38:	d212      	bcs.n	8009e60 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e3c:	b29b      	uxth	r3, r3
 8009e3e:	f023 030f 	bic.w	r3, r3, #15
 8009e42:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e46:	085b      	lsrs	r3, r3, #1
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	f003 0307 	and.w	r3, r3, #7
 8009e4e:	b29a      	uxth	r2, r3
 8009e50:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009e52:	4313      	orrs	r3, r2
 8009e54:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009e5c:	60da      	str	r2, [r3, #12]
 8009e5e:	e0b9      	b.n	8009fd4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009e60:	2301      	movs	r3, #1
 8009e62:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009e66:	e0b5      	b.n	8009fd4 <UART_SetConfig+0xa94>
 8009e68:	03d09000 	.word	0x03d09000
 8009e6c:	003d0900 	.word	0x003d0900
 8009e70:	0800c810 	.word	0x0800c810
 8009e74:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009e78:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009e7c:	2b20      	cmp	r3, #32
 8009e7e:	dc49      	bgt.n	8009f14 <UART_SetConfig+0x9d4>
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	db7c      	blt.n	8009f7e <UART_SetConfig+0xa3e>
 8009e84:	2b20      	cmp	r3, #32
 8009e86:	d87a      	bhi.n	8009f7e <UART_SetConfig+0xa3e>
 8009e88:	a201      	add	r2, pc, #4	@ (adr r2, 8009e90 <UART_SetConfig+0x950>)
 8009e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e8e:	bf00      	nop
 8009e90:	08009f1b 	.word	0x08009f1b
 8009e94:	08009f23 	.word	0x08009f23
 8009e98:	08009f7f 	.word	0x08009f7f
 8009e9c:	08009f7f 	.word	0x08009f7f
 8009ea0:	08009f2b 	.word	0x08009f2b
 8009ea4:	08009f7f 	.word	0x08009f7f
 8009ea8:	08009f7f 	.word	0x08009f7f
 8009eac:	08009f7f 	.word	0x08009f7f
 8009eb0:	08009f3b 	.word	0x08009f3b
 8009eb4:	08009f7f 	.word	0x08009f7f
 8009eb8:	08009f7f 	.word	0x08009f7f
 8009ebc:	08009f7f 	.word	0x08009f7f
 8009ec0:	08009f7f 	.word	0x08009f7f
 8009ec4:	08009f7f 	.word	0x08009f7f
 8009ec8:	08009f7f 	.word	0x08009f7f
 8009ecc:	08009f7f 	.word	0x08009f7f
 8009ed0:	08009f4b 	.word	0x08009f4b
 8009ed4:	08009f7f 	.word	0x08009f7f
 8009ed8:	08009f7f 	.word	0x08009f7f
 8009edc:	08009f7f 	.word	0x08009f7f
 8009ee0:	08009f7f 	.word	0x08009f7f
 8009ee4:	08009f7f 	.word	0x08009f7f
 8009ee8:	08009f7f 	.word	0x08009f7f
 8009eec:	08009f7f 	.word	0x08009f7f
 8009ef0:	08009f7f 	.word	0x08009f7f
 8009ef4:	08009f7f 	.word	0x08009f7f
 8009ef8:	08009f7f 	.word	0x08009f7f
 8009efc:	08009f7f 	.word	0x08009f7f
 8009f00:	08009f7f 	.word	0x08009f7f
 8009f04:	08009f7f 	.word	0x08009f7f
 8009f08:	08009f7f 	.word	0x08009f7f
 8009f0c:	08009f7f 	.word	0x08009f7f
 8009f10:	08009f71 	.word	0x08009f71
 8009f14:	2b40      	cmp	r3, #64	@ 0x40
 8009f16:	d02e      	beq.n	8009f76 <UART_SetConfig+0xa36>
 8009f18:	e031      	b.n	8009f7e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f1a:	f7fb fd63 	bl	80059e4 <HAL_RCC_GetPCLK1Freq>
 8009f1e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009f20:	e033      	b.n	8009f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f22:	f7fb fd75 	bl	8005a10 <HAL_RCC_GetPCLK2Freq>
 8009f26:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009f28:	e02f      	b.n	8009f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f7fd fd24 	bl	800797c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f38:	e027      	b.n	8009f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f3a:	f107 0318 	add.w	r3, r7, #24
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f7fd fe70 	bl	8007c24 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f48:	e01f      	b.n	8009f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009f4a:	4b2d      	ldr	r3, [pc, #180]	@ (800a000 <UART_SetConfig+0xac0>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f003 0320 	and.w	r3, r3, #32
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d009      	beq.n	8009f6a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009f56:	4b2a      	ldr	r3, [pc, #168]	@ (800a000 <UART_SetConfig+0xac0>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	08db      	lsrs	r3, r3, #3
 8009f5c:	f003 0303 	and.w	r3, r3, #3
 8009f60:	4a28      	ldr	r2, [pc, #160]	@ (800a004 <UART_SetConfig+0xac4>)
 8009f62:	fa22 f303 	lsr.w	r3, r2, r3
 8009f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009f68:	e00f      	b.n	8009f8a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009f6a:	4b26      	ldr	r3, [pc, #152]	@ (800a004 <UART_SetConfig+0xac4>)
 8009f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f6e:	e00c      	b.n	8009f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009f70:	4b25      	ldr	r3, [pc, #148]	@ (800a008 <UART_SetConfig+0xac8>)
 8009f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f74:	e009      	b.n	8009f8a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f7c:	e005      	b.n	8009f8a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009f82:	2301      	movs	r3, #1
 8009f84:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009f88:	bf00      	nop
    }

    if (pclk != 0U)
 8009f8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d021      	beq.n	8009fd4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f90:	697b      	ldr	r3, [r7, #20]
 8009f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f94:	4a1d      	ldr	r2, [pc, #116]	@ (800a00c <UART_SetConfig+0xacc>)
 8009f96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f9a:	461a      	mov	r2, r3
 8009f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f9e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	085b      	lsrs	r3, r3, #1
 8009fa8:	441a      	add	r2, r3
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fb6:	2b0f      	cmp	r3, #15
 8009fb8:	d909      	bls.n	8009fce <UART_SetConfig+0xa8e>
 8009fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fc0:	d205      	bcs.n	8009fce <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fc4:	b29a      	uxth	r2, r3
 8009fc6:	697b      	ldr	r3, [r7, #20]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	60da      	str	r2, [r3, #12]
 8009fcc:	e002      	b.n	8009fd4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	2200      	movs	r2, #0
 8009fee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009ff0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3748      	adds	r7, #72	@ 0x48
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009ffe:	bf00      	nop
 800a000:	58024400 	.word	0x58024400
 800a004:	03d09000 	.word	0x03d09000
 800a008:	003d0900 	.word	0x003d0900
 800a00c:	0800c810 	.word	0x0800c810

0800a010 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a010:	b480      	push	{r7}
 800a012:	b083      	sub	sp, #12
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a01c:	f003 0308 	and.w	r3, r3, #8
 800a020:	2b00      	cmp	r3, #0
 800a022:	d00a      	beq.n	800a03a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	430a      	orrs	r2, r1
 800a038:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a03e:	f003 0301 	and.w	r3, r3, #1
 800a042:	2b00      	cmp	r3, #0
 800a044:	d00a      	beq.n	800a05c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	685b      	ldr	r3, [r3, #4]
 800a04c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	430a      	orrs	r2, r1
 800a05a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a060:	f003 0302 	and.w	r3, r3, #2
 800a064:	2b00      	cmp	r3, #0
 800a066:	d00a      	beq.n	800a07e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	430a      	orrs	r2, r1
 800a07c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a082:	f003 0304 	and.w	r3, r3, #4
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00a      	beq.n	800a0a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	430a      	orrs	r2, r1
 800a09e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0a4:	f003 0310 	and.w	r3, r3, #16
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d00a      	beq.n	800a0c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	689b      	ldr	r3, [r3, #8]
 800a0b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	430a      	orrs	r2, r1
 800a0c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0c6:	f003 0320 	and.w	r3, r3, #32
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d00a      	beq.n	800a0e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	689b      	ldr	r3, [r3, #8]
 800a0d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	430a      	orrs	r2, r1
 800a0e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d01a      	beq.n	800a126 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	430a      	orrs	r2, r1
 800a104:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a10a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a10e:	d10a      	bne.n	800a126 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	430a      	orrs	r2, r1
 800a124:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a12a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d00a      	beq.n	800a148 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	685b      	ldr	r3, [r3, #4]
 800a138:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	430a      	orrs	r2, r1
 800a146:	605a      	str	r2, [r3, #4]
  }
}
 800a148:	bf00      	nop
 800a14a:	370c      	adds	r7, #12
 800a14c:	46bd      	mov	sp, r7
 800a14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a152:	4770      	bx	lr

0800a154 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b098      	sub	sp, #96	@ 0x60
 800a158:	af02      	add	r7, sp, #8
 800a15a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2200      	movs	r2, #0
 800a160:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a164:	f7f6 fb30 	bl	80007c8 <HAL_GetTick>
 800a168:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f003 0308 	and.w	r3, r3, #8
 800a174:	2b08      	cmp	r3, #8
 800a176:	d12f      	bne.n	800a1d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a178:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a17c:	9300      	str	r3, [sp, #0]
 800a17e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a180:	2200      	movs	r2, #0
 800a182:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f000 f88e 	bl	800a2a8 <UART_WaitOnFlagUntilTimeout>
 800a18c:	4603      	mov	r3, r0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d022      	beq.n	800a1d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a19a:	e853 3f00 	ldrex	r3, [r3]
 800a19e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a1a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a1a6:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1b8:	e841 2300 	strex	r3, r2, [r1]
 800a1bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d1e6      	bne.n	800a192 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2220      	movs	r2, #32
 800a1c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1d4:	2303      	movs	r3, #3
 800a1d6:	e063      	b.n	800a2a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f003 0304 	and.w	r3, r3, #4
 800a1e2:	2b04      	cmp	r3, #4
 800a1e4:	d149      	bne.n	800a27a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a1e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a1ea:	9300      	str	r3, [sp, #0]
 800a1ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f000 f857 	bl	800a2a8 <UART_WaitOnFlagUntilTimeout>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d03c      	beq.n	800a27a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a208:	e853 3f00 	ldrex	r3, [r3]
 800a20c:	623b      	str	r3, [r7, #32]
   return(result);
 800a20e:	6a3b      	ldr	r3, [r7, #32]
 800a210:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a214:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	461a      	mov	r2, r3
 800a21c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a21e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a220:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a222:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a224:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a226:	e841 2300 	strex	r3, r2, [r1]
 800a22a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a22c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d1e6      	bne.n	800a200 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	3308      	adds	r3, #8
 800a238:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	e853 3f00 	ldrex	r3, [r3]
 800a240:	60fb      	str	r3, [r7, #12]
   return(result);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f023 0301 	bic.w	r3, r3, #1
 800a248:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	3308      	adds	r3, #8
 800a250:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a252:	61fa      	str	r2, [r7, #28]
 800a254:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a256:	69b9      	ldr	r1, [r7, #24]
 800a258:	69fa      	ldr	r2, [r7, #28]
 800a25a:	e841 2300 	strex	r3, r2, [r1]
 800a25e:	617b      	str	r3, [r7, #20]
   return(result);
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d1e5      	bne.n	800a232 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2220      	movs	r2, #32
 800a26a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2200      	movs	r2, #0
 800a272:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a276:	2303      	movs	r3, #3
 800a278:	e012      	b.n	800a2a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2220      	movs	r2, #32
 800a27e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2220      	movs	r2, #32
 800a286:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2200      	movs	r2, #0
 800a28e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2200      	movs	r2, #0
 800a294:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2200      	movs	r2, #0
 800a29a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a29e:	2300      	movs	r3, #0
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3758      	adds	r7, #88	@ 0x58
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}

0800a2a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b084      	sub	sp, #16
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	60f8      	str	r0, [r7, #12]
 800a2b0:	60b9      	str	r1, [r7, #8]
 800a2b2:	603b      	str	r3, [r7, #0]
 800a2b4:	4613      	mov	r3, r2
 800a2b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2b8:	e04f      	b.n	800a35a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2ba:	69bb      	ldr	r3, [r7, #24]
 800a2bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2c0:	d04b      	beq.n	800a35a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2c2:	f7f6 fa81 	bl	80007c8 <HAL_GetTick>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	1ad3      	subs	r3, r2, r3
 800a2cc:	69ba      	ldr	r2, [r7, #24]
 800a2ce:	429a      	cmp	r2, r3
 800a2d0:	d302      	bcc.n	800a2d8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a2d2:	69bb      	ldr	r3, [r7, #24]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d101      	bne.n	800a2dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a2d8:	2303      	movs	r3, #3
 800a2da:	e04e      	b.n	800a37a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f003 0304 	and.w	r3, r3, #4
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d037      	beq.n	800a35a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	2b80      	cmp	r3, #128	@ 0x80
 800a2ee:	d034      	beq.n	800a35a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	2b40      	cmp	r3, #64	@ 0x40
 800a2f4:	d031      	beq.n	800a35a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	69db      	ldr	r3, [r3, #28]
 800a2fc:	f003 0308 	and.w	r3, r3, #8
 800a300:	2b08      	cmp	r3, #8
 800a302:	d110      	bne.n	800a326 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	2208      	movs	r2, #8
 800a30a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a30c:	68f8      	ldr	r0, [r7, #12]
 800a30e:	f000 f839 	bl	800a384 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	2208      	movs	r2, #8
 800a316:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a322:	2301      	movs	r3, #1
 800a324:	e029      	b.n	800a37a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	69db      	ldr	r3, [r3, #28]
 800a32c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a330:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a334:	d111      	bne.n	800a35a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a33e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a340:	68f8      	ldr	r0, [r7, #12]
 800a342:	f000 f81f 	bl	800a384 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	2220      	movs	r2, #32
 800a34a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	2200      	movs	r2, #0
 800a352:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a356:	2303      	movs	r3, #3
 800a358:	e00f      	b.n	800a37a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	69da      	ldr	r2, [r3, #28]
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	4013      	ands	r3, r2
 800a364:	68ba      	ldr	r2, [r7, #8]
 800a366:	429a      	cmp	r2, r3
 800a368:	bf0c      	ite	eq
 800a36a:	2301      	moveq	r3, #1
 800a36c:	2300      	movne	r3, #0
 800a36e:	b2db      	uxtb	r3, r3
 800a370:	461a      	mov	r2, r3
 800a372:	79fb      	ldrb	r3, [r7, #7]
 800a374:	429a      	cmp	r2, r3
 800a376:	d0a0      	beq.n	800a2ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a378:	2300      	movs	r3, #0
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3710      	adds	r7, #16
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}
	...

0800a384 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a384:	b480      	push	{r7}
 800a386:	b095      	sub	sp, #84	@ 0x54
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a394:	e853 3f00 	ldrex	r3, [r3]
 800a398:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a39a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a39c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a3a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3aa:	643b      	str	r3, [r7, #64]	@ 0x40
 800a3ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a3b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a3b2:	e841 2300 	strex	r3, r2, [r1]
 800a3b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a3b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d1e6      	bne.n	800a38c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	3308      	adds	r3, #8
 800a3c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c6:	6a3b      	ldr	r3, [r7, #32]
 800a3c8:	e853 3f00 	ldrex	r3, [r3]
 800a3cc:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3ce:	69fa      	ldr	r2, [r7, #28]
 800a3d0:	4b1e      	ldr	r3, [pc, #120]	@ (800a44c <UART_EndRxTransfer+0xc8>)
 800a3d2:	4013      	ands	r3, r2
 800a3d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	3308      	adds	r3, #8
 800a3dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a3de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a3e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a3e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a3e6:	e841 2300 	strex	r3, r2, [r1]
 800a3ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a3ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d1e5      	bne.n	800a3be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3f6:	2b01      	cmp	r3, #1
 800a3f8:	d118      	bne.n	800a42c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	e853 3f00 	ldrex	r3, [r3]
 800a406:	60bb      	str	r3, [r7, #8]
   return(result);
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	f023 0310 	bic.w	r3, r3, #16
 800a40e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	461a      	mov	r2, r3
 800a416:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a418:	61bb      	str	r3, [r7, #24]
 800a41a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a41c:	6979      	ldr	r1, [r7, #20]
 800a41e:	69ba      	ldr	r2, [r7, #24]
 800a420:	e841 2300 	strex	r3, r2, [r1]
 800a424:	613b      	str	r3, [r7, #16]
   return(result);
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d1e6      	bne.n	800a3fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2220      	movs	r2, #32
 800a430:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2200      	movs	r2, #0
 800a438:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2200      	movs	r2, #0
 800a43e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a440:	bf00      	nop
 800a442:	3754      	adds	r7, #84	@ 0x54
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr
 800a44c:	effffffe 	.word	0xeffffffe

0800a450 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a450:	b480      	push	{r7}
 800a452:	b085      	sub	sp, #20
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a45e:	2b01      	cmp	r3, #1
 800a460:	d101      	bne.n	800a466 <HAL_UARTEx_DisableFifoMode+0x16>
 800a462:	2302      	movs	r3, #2
 800a464:	e027      	b.n	800a4b6 <HAL_UARTEx_DisableFifoMode+0x66>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2201      	movs	r2, #1
 800a46a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2224      	movs	r2, #36	@ 0x24
 800a472:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	681a      	ldr	r2, [r3, #0]
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f022 0201 	bic.w	r2, r2, #1
 800a48c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a494:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2200      	movs	r2, #0
 800a49a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	68fa      	ldr	r2, [r7, #12]
 800a4a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2220      	movs	r2, #32
 800a4a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a4b4:	2300      	movs	r3, #0
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3714      	adds	r7, #20
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c0:	4770      	bx	lr

0800a4c2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a4c2:	b580      	push	{r7, lr}
 800a4c4:	b084      	sub	sp, #16
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	6078      	str	r0, [r7, #4]
 800a4ca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a4d2:	2b01      	cmp	r3, #1
 800a4d4:	d101      	bne.n	800a4da <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a4d6:	2302      	movs	r3, #2
 800a4d8:	e02d      	b.n	800a536 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2201      	movs	r2, #1
 800a4de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2224      	movs	r2, #36	@ 0x24
 800a4e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	681a      	ldr	r2, [r3, #0]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f022 0201 	bic.w	r2, r2, #1
 800a500:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	689b      	ldr	r3, [r3, #8]
 800a508:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	683a      	ldr	r2, [r7, #0]
 800a512:	430a      	orrs	r2, r1
 800a514:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f000 f850 	bl	800a5bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	68fa      	ldr	r2, [r7, #12]
 800a522:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2220      	movs	r2, #32
 800a528:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2200      	movs	r2, #0
 800a530:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a534:	2300      	movs	r3, #0
}
 800a536:	4618      	mov	r0, r3
 800a538:	3710      	adds	r7, #16
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}

0800a53e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a53e:	b580      	push	{r7, lr}
 800a540:	b084      	sub	sp, #16
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
 800a546:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a54e:	2b01      	cmp	r3, #1
 800a550:	d101      	bne.n	800a556 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a552:	2302      	movs	r3, #2
 800a554:	e02d      	b.n	800a5b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2201      	movs	r2, #1
 800a55a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2224      	movs	r2, #36	@ 0x24
 800a562:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	681a      	ldr	r2, [r3, #0]
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f022 0201 	bic.w	r2, r2, #1
 800a57c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	683a      	ldr	r2, [r7, #0]
 800a58e:	430a      	orrs	r2, r1
 800a590:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f000 f812 	bl	800a5bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	68fa      	ldr	r2, [r7, #12]
 800a59e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2220      	movs	r2, #32
 800a5a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
	...

0800a5bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b085      	sub	sp, #20
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d108      	bne.n	800a5de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2201      	movs	r2, #1
 800a5d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a5dc:	e031      	b.n	800a642 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a5de:	2310      	movs	r3, #16
 800a5e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a5e2:	2310      	movs	r3, #16
 800a5e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	0e5b      	lsrs	r3, r3, #25
 800a5ee:	b2db      	uxtb	r3, r3
 800a5f0:	f003 0307 	and.w	r3, r3, #7
 800a5f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	689b      	ldr	r3, [r3, #8]
 800a5fc:	0f5b      	lsrs	r3, r3, #29
 800a5fe:	b2db      	uxtb	r3, r3
 800a600:	f003 0307 	and.w	r3, r3, #7
 800a604:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a606:	7bbb      	ldrb	r3, [r7, #14]
 800a608:	7b3a      	ldrb	r2, [r7, #12]
 800a60a:	4911      	ldr	r1, [pc, #68]	@ (800a650 <UARTEx_SetNbDataToProcess+0x94>)
 800a60c:	5c8a      	ldrb	r2, [r1, r2]
 800a60e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a612:	7b3a      	ldrb	r2, [r7, #12]
 800a614:	490f      	ldr	r1, [pc, #60]	@ (800a654 <UARTEx_SetNbDataToProcess+0x98>)
 800a616:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a618:	fb93 f3f2 	sdiv	r3, r3, r2
 800a61c:	b29a      	uxth	r2, r3
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a624:	7bfb      	ldrb	r3, [r7, #15]
 800a626:	7b7a      	ldrb	r2, [r7, #13]
 800a628:	4909      	ldr	r1, [pc, #36]	@ (800a650 <UARTEx_SetNbDataToProcess+0x94>)
 800a62a:	5c8a      	ldrb	r2, [r1, r2]
 800a62c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a630:	7b7a      	ldrb	r2, [r7, #13]
 800a632:	4908      	ldr	r1, [pc, #32]	@ (800a654 <UARTEx_SetNbDataToProcess+0x98>)
 800a634:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a636:	fb93 f3f2 	sdiv	r3, r3, r2
 800a63a:	b29a      	uxth	r2, r3
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a642:	bf00      	nop
 800a644:	3714      	adds	r7, #20
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr
 800a64e:	bf00      	nop
 800a650:	0800c828 	.word	0x0800c828
 800a654:	0800c830 	.word	0x0800c830

0800a658 <adau1979_write_reg>:
  ADAU1979_SAI_DRIVE_ALL = 0xF0,
  ADAU1979_SAI_DRIVE_MASK = 0xF0
};

static HAL_StatusTypeDef adau1979_write_reg(uint8_t addr, uint8_t reg, uint8_t value)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b086      	sub	sp, #24
 800a65c:	af04      	add	r7, sp, #16
 800a65e:	4603      	mov	r3, r0
 800a660:	71fb      	strb	r3, [r7, #7]
 800a662:	460b      	mov	r3, r1
 800a664:	71bb      	strb	r3, [r7, #6]
 800a666:	4613      	mov	r3, r2
 800a668:	717b      	strb	r3, [r7, #5]
  return HAL_I2C_Mem_Write(&hi2c1,
 800a66a:	79fb      	ldrb	r3, [r7, #7]
 800a66c:	b29b      	uxth	r3, r3
 800a66e:	005b      	lsls	r3, r3, #1
 800a670:	b299      	uxth	r1, r3
 800a672:	79bb      	ldrb	r3, [r7, #6]
 800a674:	b29a      	uxth	r2, r3
 800a676:	2364      	movs	r3, #100	@ 0x64
 800a678:	9302      	str	r3, [sp, #8]
 800a67a:	2301      	movs	r3, #1
 800a67c:	9301      	str	r3, [sp, #4]
 800a67e:	1d7b      	adds	r3, r7, #5
 800a680:	9300      	str	r3, [sp, #0]
 800a682:	2301      	movs	r3, #1
 800a684:	4803      	ldr	r0, [pc, #12]	@ (800a694 <adau1979_write_reg+0x3c>)
 800a686:	f7f9 fb2b 	bl	8003ce0 <HAL_I2C_Mem_Write>
 800a68a:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &value,
                           1U,
                           100U);
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3708      	adds	r7, #8
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}
 800a694:	240080ac 	.word	0x240080ac

0800a698 <adau1979_read_reg>:

static HAL_StatusTypeDef adau1979_read_reg(uint8_t addr, uint8_t reg, uint8_t *value)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b086      	sub	sp, #24
 800a69c:	af04      	add	r7, sp, #16
 800a69e:	4603      	mov	r3, r0
 800a6a0:	603a      	str	r2, [r7, #0]
 800a6a2:	71fb      	strb	r3, [r7, #7]
 800a6a4:	460b      	mov	r3, r1
 800a6a6:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Read(&hi2c1,
 800a6a8:	79fb      	ldrb	r3, [r7, #7]
 800a6aa:	b29b      	uxth	r3, r3
 800a6ac:	005b      	lsls	r3, r3, #1
 800a6ae:	b299      	uxth	r1, r3
 800a6b0:	79bb      	ldrb	r3, [r7, #6]
 800a6b2:	b29a      	uxth	r2, r3
 800a6b4:	2364      	movs	r3, #100	@ 0x64
 800a6b6:	9302      	str	r3, [sp, #8]
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	9301      	str	r3, [sp, #4]
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	9300      	str	r3, [sp, #0]
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	4804      	ldr	r0, [pc, #16]	@ (800a6d4 <adau1979_read_reg+0x3c>)
 800a6c4:	f7f9 fc20 	bl	8003f08 <HAL_I2C_Mem_Read>
 800a6c8:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          value,
                          1U,
                          100U);
}
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	3708      	adds	r7, #8
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}
 800a6d2:	bf00      	nop
 800a6d4:	240080ac 	.word	0x240080ac

0800a6d8 <adau1979_write_verify>:

static bool adau1979_write_verify(uint8_t addr, uint8_t reg, uint8_t value, uint8_t mask)
{
 800a6d8:	b590      	push	{r4, r7, lr}
 800a6da:	b085      	sub	sp, #20
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	4604      	mov	r4, r0
 800a6e0:	4608      	mov	r0, r1
 800a6e2:	4611      	mov	r1, r2
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	4623      	mov	r3, r4
 800a6e8:	71fb      	strb	r3, [r7, #7]
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	71bb      	strb	r3, [r7, #6]
 800a6ee:	460b      	mov	r3, r1
 800a6f0:	717b      	strb	r3, [r7, #5]
 800a6f2:	4613      	mov	r3, r2
 800a6f4:	713b      	strb	r3, [r7, #4]
  uint8_t readback = 0;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	73fb      	strb	r3, [r7, #15]

  if (adau1979_write_reg(addr, reg, value) != HAL_OK)
 800a6fa:	797a      	ldrb	r2, [r7, #5]
 800a6fc:	79b9      	ldrb	r1, [r7, #6]
 800a6fe:	79fb      	ldrb	r3, [r7, #7]
 800a700:	4618      	mov	r0, r3
 800a702:	f7ff ffa9 	bl	800a658 <adau1979_write_reg>
 800a706:	4603      	mov	r3, r0
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d001      	beq.n	800a710 <adau1979_write_verify+0x38>
  {
    return false;
 800a70c:	2300      	movs	r3, #0
 800a70e:	e017      	b.n	800a740 <adau1979_write_verify+0x68>
  }

  if (adau1979_read_reg(addr, reg, &readback) != HAL_OK)
 800a710:	f107 020f 	add.w	r2, r7, #15
 800a714:	79b9      	ldrb	r1, [r7, #6]
 800a716:	79fb      	ldrb	r3, [r7, #7]
 800a718:	4618      	mov	r0, r3
 800a71a:	f7ff ffbd 	bl	800a698 <adau1979_read_reg>
 800a71e:	4603      	mov	r3, r0
 800a720:	2b00      	cmp	r3, #0
 800a722:	d001      	beq.n	800a728 <adau1979_write_verify+0x50>
  {
    return false;
 800a724:	2300      	movs	r3, #0
 800a726:	e00b      	b.n	800a740 <adau1979_write_verify+0x68>
  }

  return (uint8_t)(readback & mask) == (uint8_t)(value & mask);
 800a728:	7bfa      	ldrb	r2, [r7, #15]
 800a72a:	797b      	ldrb	r3, [r7, #5]
 800a72c:	4053      	eors	r3, r2
 800a72e:	b2da      	uxtb	r2, r3
 800a730:	793b      	ldrb	r3, [r7, #4]
 800a732:	4013      	ands	r3, r2
 800a734:	b2db      	uxtb	r3, r3
 800a736:	2b00      	cmp	r3, #0
 800a738:	bf0c      	ite	eq
 800a73a:	2301      	moveq	r3, #1
 800a73c:	2300      	movne	r3, #0
 800a73e:	b2db      	uxtb	r3, r3
}
 800a740:	4618      	mov	r0, r3
 800a742:	3714      	adds	r7, #20
 800a744:	46bd      	mov	sp, r7
 800a746:	bd90      	pop	{r4, r7, pc}

0800a748 <adau1979_is_present>:

static bool adau1979_is_present(uint8_t addr)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b082      	sub	sp, #8
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	4603      	mov	r3, r0
 800a750:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(addr << 1), 3U, 100U) == HAL_OK;
 800a752:	79fb      	ldrb	r3, [r7, #7]
 800a754:	b29b      	uxth	r3, r3
 800a756:	005b      	lsls	r3, r3, #1
 800a758:	b299      	uxth	r1, r3
 800a75a:	2364      	movs	r3, #100	@ 0x64
 800a75c:	2203      	movs	r2, #3
 800a75e:	4806      	ldr	r0, [pc, #24]	@ (800a778 <adau1979_is_present+0x30>)
 800a760:	f7f9 fcec 	bl	800413c <HAL_I2C_IsDeviceReady>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	bf0c      	ite	eq
 800a76a:	2301      	moveq	r3, #1
 800a76c:	2300      	movne	r3, #0
 800a76e:	b2db      	uxtb	r3, r3
}
 800a770:	4618      	mov	r0, r3
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}
 800a778:	240080ac 	.word	0x240080ac

0800a77c <adau1979_init>:

void adau1979_init(uint8_t addr, uint8_t first_slot)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b084      	sub	sp, #16
 800a780:	af00      	add	r7, sp, #0
 800a782:	4603      	mov	r3, r0
 800a784:	460a      	mov	r2, r1
 800a786:	71fb      	strb	r3, [r7, #7]
 800a788:	4613      	mov	r3, r2
 800a78a:	71bb      	strb	r3, [r7, #6]
  /* Slot mapping values follow the datasheet slot numbering:
   * code 0 -> slot 1, code 7 -> slot 8 in TDM8 mode.
   */
  uint8_t slot0 = (uint8_t)(first_slot + 0U);
 800a78c:	79bb      	ldrb	r3, [r7, #6]
 800a78e:	73fb      	strb	r3, [r7, #15]
  uint8_t slot1 = (uint8_t)(first_slot + 1U);
 800a790:	79bb      	ldrb	r3, [r7, #6]
 800a792:	3301      	adds	r3, #1
 800a794:	73bb      	strb	r3, [r7, #14]
  uint8_t slot2 = (uint8_t)(first_slot + 2U);
 800a796:	79bb      	ldrb	r3, [r7, #6]
 800a798:	3302      	adds	r3, #2
 800a79a:	737b      	strb	r3, [r7, #13]
  uint8_t slot3 = (uint8_t)(first_slot + 3U);
 800a79c:	79bb      	ldrb	r3, [r7, #6]
 800a79e:	3303      	adds	r3, #3
 800a7a0:	733b      	strb	r3, [r7, #12]
  uint8_t cmap12 = (uint8_t)((slot1 << 4) | slot0);
 800a7a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a7a6:	011b      	lsls	r3, r3, #4
 800a7a8:	b25a      	sxtb	r2, r3
 800a7aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	b25b      	sxtb	r3, r3
 800a7b2:	72fb      	strb	r3, [r7, #11]
  uint8_t cmap34 = (uint8_t)((slot3 << 4) | slot2);
 800a7b4:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800a7b8:	011b      	lsls	r3, r3, #4
 800a7ba:	b25a      	sxtb	r2, r3
 800a7bc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	b25b      	sxtb	r3, r3
 800a7c4:	72bb      	strb	r3, [r7, #10]

  if (!adau1979_is_present(addr))
 800a7c6:	79fb      	ldrb	r3, [r7, #7]
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f7ff ffbd 	bl	800a748 <adau1979_is_present>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	f083 0301 	eor.w	r3, r3, #1
 800a7d4:	b2db      	uxtb	r3, r3
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d13c      	bne.n	800a854 <adau1979_init+0xd8>
  {
    return;
  }

  /* Reset the ADC core. */
  (void)adau1979_write_reg(addr, ADAU1979_REG_M_POWER, ADAU1979_M_POWER_SOFT_RESET);
 800a7da:	79fb      	ldrb	r3, [r7, #7]
 800a7dc:	2280      	movs	r2, #128	@ 0x80
 800a7de:	2100      	movs	r1, #0
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	f7ff ff39 	bl	800a658 <adau1979_write_reg>
  HAL_Delay(2);
 800a7e6:	2002      	movs	r0, #2
 800a7e8:	f7f5 fffa 	bl	80007e0 <HAL_Delay>

  /* Configure PLL for 256 x FS in slave mode (BCLK/LRCLK provided externally). */
  (void)adau1979_write_verify(addr,
 800a7ec:	79f8      	ldrb	r0, [r7, #7]
 800a7ee:	237f      	movs	r3, #127	@ 0x7f
 800a7f0:	2241      	movs	r2, #65	@ 0x41
 800a7f2:	2101      	movs	r1, #1
 800a7f4:	f7ff ff70 	bl	800a6d8 <adau1979_write_verify>
                              ADAU1979_REG_PLL_CONTROL,
                              ADAU1979_PLL_CONTROL_256FS,
                              ADAU1979_PLL_CONTROL_MASK);

  /* Enable ADC channels and SAI block. */
  (void)adau1979_write_verify(addr,
 800a7f8:	79f8      	ldrb	r0, [r7, #7]
 800a7fa:	233f      	movs	r3, #63	@ 0x3f
 800a7fc:	223f      	movs	r2, #63	@ 0x3f
 800a7fe:	2104      	movs	r1, #4
 800a800:	f7ff ff6a 	bl	800a6d8 <adau1979_write_verify>
                              ADAU1979_REG_BLOCK_POWER_SAI,
                              ADAU1979_BLOCK_POWER_ENABLE,
                              ADAU1979_BLOCK_POWER_MASK);

  /* SAI: TDM8, 48 kHz, left-justified 24-bit data in 32-bit slots. */
  (void)adau1979_write_verify(addr,
 800a804:	79f8      	ldrb	r0, [r7, #7]
 800a806:	237a      	movs	r3, #122	@ 0x7a
 800a808:	225a      	movs	r2, #90	@ 0x5a
 800a80a:	2105      	movs	r1, #5
 800a80c:	f7ff ff64 	bl	800a6d8 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CTRL0,
                              (uint8_t)(ADAU1979_SAI_CTRL0_LJ | ADAU1979_SAI_CTRL0_TDM8 | ADAU1979_SAI_CTRL0_FS_48K),
                              ADAU1979_SAI_CTRL0_MASK);
  (void)adau1979_write_verify(addr,
 800a810:	79f8      	ldrb	r0, [r7, #7]
 800a812:	2300      	movs	r3, #0
 800a814:	2200      	movs	r2, #0
 800a816:	2106      	movs	r1, #6
 800a818:	f7ff ff5e 	bl	800a6d8 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CTRL1,
                              ADAU1979_SAI_CTRL1_32BIT_24DATA,
                              ADAU1979_SAI_CTRL1_MASK);

  /* Channel-to-slot map: slots are 0..7 for TDM8 (slot code 0 is first slot). */
  (void)adau1979_write_verify(addr,
 800a81c:	7afa      	ldrb	r2, [r7, #11]
 800a81e:	79f8      	ldrb	r0, [r7, #7]
 800a820:	23ff      	movs	r3, #255	@ 0xff
 800a822:	2107      	movs	r1, #7
 800a824:	f7ff ff58 	bl	800a6d8 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CMAP12,
                              cmap12,
                              0xFF);
  (void)adau1979_write_verify(addr,
 800a828:	7aba      	ldrb	r2, [r7, #10]
 800a82a:	79f8      	ldrb	r0, [r7, #7]
 800a82c:	23ff      	movs	r3, #255	@ 0xff
 800a82e:	2108      	movs	r1, #8
 800a830:	f7ff ff52 	bl	800a6d8 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CMAP34,
                              cmap34,
                              0xFF);

  /* Drive all SAI output pins, disable overtemp shutdown output tri-state. */
  (void)adau1979_write_verify(addr,
 800a834:	79f8      	ldrb	r0, [r7, #7]
 800a836:	23f0      	movs	r3, #240	@ 0xf0
 800a838:	22f0      	movs	r2, #240	@ 0xf0
 800a83a:	2109      	movs	r1, #9
 800a83c:	f7ff ff4c 	bl	800a6d8 <adau1979_write_verify>
                              ADAU1979_REG_SAI_OVERTEMP,
                              ADAU1979_SAI_DRIVE_ALL,
                              ADAU1979_SAI_DRIVE_MASK);

  HAL_Delay(10);
 800a840:	200a      	movs	r0, #10
 800a842:	f7f5 ffcd 	bl	80007e0 <HAL_Delay>

  /* Power up the ADC. */
  (void)adau1979_write_verify(addr, ADAU1979_REG_M_POWER, ADAU1979_M_POWER_POWER_UP, ADAU1979_M_POWER_POWER_UP);
 800a846:	79f8      	ldrb	r0, [r7, #7]
 800a848:	2301      	movs	r3, #1
 800a84a:	2201      	movs	r2, #1
 800a84c:	2100      	movs	r1, #0
 800a84e:	f7ff ff43 	bl	800a6d8 <adau1979_write_verify>
 800a852:	e000      	b.n	800a856 <adau1979_init+0xda>
    return;
 800a854:	bf00      	nop
}
 800a856:	3710      	adds	r7, #16
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}

0800a85c <adau1979_init_all>:

void adau1979_init_all(void)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	af00      	add	r7, sp, #0
  adau1979_init(ADAU1979_ADDR_0, 0U);
 800a860:	2100      	movs	r1, #0
 800a862:	2011      	movs	r0, #17
 800a864:	f7ff ff8a 	bl	800a77c <adau1979_init>
  adau1979_init(ADAU1979_ADDR_1, 4U);
 800a868:	2104      	movs	r1, #4
 800a86a:	2031      	movs	r0, #49	@ 0x31
 800a86c:	f7ff ff86 	bl	800a77c <adau1979_init>
}
 800a870:	bf00      	nop
 800a872:	bd80      	pop	{r7, pc}

0800a874 <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b082      	sub	sp, #8
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 800a87c:	4a0c      	ldr	r2, [pc, #48]	@ (800a8b0 <AudioIn_Init+0x3c>)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 800a882:	4b0c      	ldr	r3, [pc, #48]	@ (800a8b4 <AudioIn_Init+0x40>)
 800a884:	2200      	movs	r2, #0
 800a886:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 800a888:	4b0b      	ldr	r3, [pc, #44]	@ (800a8b8 <AudioIn_Init+0x44>)
 800a88a:	2200      	movs	r2, #0
 800a88c:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 800a88e:	4b0b      	ldr	r3, [pc, #44]	@ (800a8bc <AudioIn_Init+0x48>)
 800a890:	2200      	movs	r2, #0
 800a892:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 800a894:	4b0a      	ldr	r3, [pc, #40]	@ (800a8c0 <AudioIn_Init+0x4c>)
 800a896:	2200      	movs	r2, #0
 800a898:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 800a89a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a89e:	2100      	movs	r1, #0
 800a8a0:	4808      	ldr	r0, [pc, #32]	@ (800a8c4 <AudioIn_Init+0x50>)
 800a8a2:	f001 fa67 	bl	800bd74 <memset>
}
 800a8a6:	bf00      	nop
 800a8a8:	3708      	adds	r7, #8
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}
 800a8ae:	bf00      	nop
 800a8b0:	24004090 	.word	0x24004090
 800a8b4:	24004080 	.word	0x24004080
 800a8b8:	24004084 	.word	0x24004084
 800a8bc:	24004088 	.word	0x24004088
 800a8c0:	2400408c 	.word	0x2400408c
 800a8c4:	24000080 	.word	0x24000080

0800a8c8 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 800a8cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a8f8 <AudioIn_ProcessHalf+0x30>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d00b      	beq.n	800a8ec <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 800a8d4:	4b09      	ldr	r3, [pc, #36]	@ (800a8fc <AudioIn_ProcessHalf+0x34>)
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 800a8da:	4b09      	ldr	r3, [pc, #36]	@ (800a900 <AudioIn_ProcessHalf+0x38>)
 800a8dc:	2201      	movs	r2, #1
 800a8de:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 800a8e0:	4b08      	ldr	r3, [pc, #32]	@ (800a904 <AudioIn_ProcessHalf+0x3c>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	3301      	adds	r3, #1
 800a8e6:	4a07      	ldr	r2, [pc, #28]	@ (800a904 <AudioIn_ProcessHalf+0x3c>)
 800a8e8:	6013      	str	r3, [r2, #0]
 800a8ea:	e000      	b.n	800a8ee <AudioIn_ProcessHalf+0x26>
    return;
 800a8ec:	bf00      	nop
}
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f4:	4770      	bx	lr
 800a8f6:	bf00      	nop
 800a8f8:	24004090 	.word	0x24004090
 800a8fc:	24004088 	.word	0x24004088
 800a900:	2400408c 	.word	0x2400408c
 800a904:	24004080 	.word	0x24004080

0800a908 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 800a908:	b480      	push	{r7}
 800a90a:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 800a90c:	4b0a      	ldr	r3, [pc, #40]	@ (800a938 <AudioIn_ProcessFull+0x30>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d00b      	beq.n	800a92c <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 800a914:	4b09      	ldr	r3, [pc, #36]	@ (800a93c <AudioIn_ProcessFull+0x34>)
 800a916:	2201      	movs	r2, #1
 800a918:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 800a91a:	4b09      	ldr	r3, [pc, #36]	@ (800a940 <AudioIn_ProcessFull+0x38>)
 800a91c:	2201      	movs	r2, #1
 800a91e:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 800a920:	4b08      	ldr	r3, [pc, #32]	@ (800a944 <AudioIn_ProcessFull+0x3c>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	3301      	adds	r3, #1
 800a926:	4a07      	ldr	r2, [pc, #28]	@ (800a944 <AudioIn_ProcessFull+0x3c>)
 800a928:	6013      	str	r3, [r2, #0]
 800a92a:	e000      	b.n	800a92e <AudioIn_ProcessFull+0x26>
    return;
 800a92c:	bf00      	nop
}
 800a92e:	46bd      	mov	sp, r7
 800a930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a934:	4770      	bx	lr
 800a936:	bf00      	nop
 800a938:	24004090 	.word	0x24004090
 800a93c:	24004088 	.word	0x24004088
 800a940:	2400408c 	.word	0x2400408c
 800a944:	24004084 	.word	0x24004084

0800a948 <AudioIn_DebugDump>:

void AudioIn_DebugDump(void)
{
 800a948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a94a:	b0c5      	sub	sp, #276	@ 0x114
 800a94c:	af08      	add	r7, sp, #32
  char buf[200];

  const char *header = "\r\n--- TDM8 RX DUMP ---\r\n";
 800a94e:	4b51      	ldr	r3, [pc, #324]	@ (800aa94 <AudioIn_DebugDump+0x14c>)
 800a950:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 800a954:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 800a958:	f7f5 fcc2 	bl	80002e0 <strlen>
 800a95c:	4603      	mov	r3, r0
 800a95e:	b29a      	uxth	r2, r3
 800a960:	2364      	movs	r3, #100	@ 0x64
 800a962:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800a966:	484c      	ldr	r0, [pc, #304]	@ (800aa98 <AudioIn_DebugDump+0x150>)
 800a968:	f7fe fd5c 	bl	8009424 <HAL_UART_Transmit>

  const int32_t *block = AudioIn_GetLatestBlock();
 800a96c:	f000 f8a4 	bl	800aab8 <AudioIn_GetLatestBlock>
 800a970:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

  if (block == NULL)
 800a974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d10f      	bne.n	800a99c <AudioIn_DebugDump+0x54>
  {
    const char *no_data = "No completed RX block available.\r\n";
 800a97c:	4b47      	ldr	r3, [pc, #284]	@ (800aa9c <AudioIn_DebugDump+0x154>)
 800a97e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_UART_Transmit(&huart1, (uint8_t *)no_data, (uint16_t)strlen(no_data), 100);
 800a982:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800a986:	f7f5 fcab 	bl	80002e0 <strlen>
 800a98a:	4603      	mov	r3, r0
 800a98c:	b29a      	uxth	r2, r3
 800a98e:	2364      	movs	r3, #100	@ 0x64
 800a990:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 800a994:	4840      	ldr	r0, [pc, #256]	@ (800aa98 <AudioIn_DebugDump+0x150>)
 800a996:	f7fe fd45 	bl	8009424 <HAL_UART_Transmit>
 800a99a:	e077      	b.n	800aa8c <AudioIn_DebugDump+0x144>
    return;
  }

  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 800a99c:	2300      	movs	r3, #0
 800a99e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a9a2:	e06f      	b.n	800aa84 <AudioIn_DebugDump+0x13c>
  {
    uint32_t idx = frame * AUDIO_IN_WORDS_PER_FRAME;
 800a9a4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800a9a8:	00db      	lsls	r3, r3, #3
 800a9aa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    snprintf(buf, sizeof(buf),
             "F%02lu: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             (unsigned long)frame,
             (unsigned long)block[idx + 0],
 800a9ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9b2:	009b      	lsls	r3, r3, #2
 800a9b4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a9b8:	4413      	add	r3, r2
 800a9ba:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800a9bc:	4619      	mov	r1, r3
             (unsigned long)block[idx + 1],
 800a9be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9c2:	3301      	adds	r3, #1
 800a9c4:	009b      	lsls	r3, r3, #2
 800a9c6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a9ca:	4413      	add	r3, r2
 800a9cc:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800a9ce:	461c      	mov	r4, r3
             (unsigned long)block[idx + 2],
 800a9d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9d4:	3302      	adds	r3, #2
 800a9d6:	009b      	lsls	r3, r3, #2
 800a9d8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a9dc:	4413      	add	r3, r2
 800a9de:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800a9e0:	461d      	mov	r5, r3
             (unsigned long)block[idx + 3],
 800a9e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9e6:	3303      	adds	r3, #3
 800a9e8:	009b      	lsls	r3, r3, #2
 800a9ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a9ee:	4413      	add	r3, r2
 800a9f0:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800a9f2:	461e      	mov	r6, r3
             (unsigned long)block[idx + 4],
 800a9f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9f8:	3304      	adds	r3, #4
 800a9fa:	009b      	lsls	r3, r3, #2
 800a9fc:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800aa00:	4413      	add	r3, r2
 800aa02:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800aa04:	60fb      	str	r3, [r7, #12]
             (unsigned long)block[idx + 5],
 800aa06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa0a:	3305      	adds	r3, #5
 800aa0c:	009b      	lsls	r3, r3, #2
 800aa0e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800aa12:	4413      	add	r3, r2
 800aa14:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800aa16:	60bb      	str	r3, [r7, #8]
             (unsigned long)block[idx + 6],
 800aa18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa1c:	3306      	adds	r3, #6
 800aa1e:	009b      	lsls	r3, r3, #2
 800aa20:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800aa24:	4413      	add	r3, r2
 800aa26:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800aa28:	607b      	str	r3, [r7, #4]
             (unsigned long)block[idx + 7]);
 800aa2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa2e:	3307      	adds	r3, #7
 800aa30:	009b      	lsls	r3, r3, #2
 800aa32:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800aa36:	4413      	add	r3, r2
 800aa38:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800aa3a:	f107 0014 	add.w	r0, r7, #20
 800aa3e:	9307      	str	r3, [sp, #28]
 800aa40:	687a      	ldr	r2, [r7, #4]
 800aa42:	9206      	str	r2, [sp, #24]
 800aa44:	68ba      	ldr	r2, [r7, #8]
 800aa46:	9205      	str	r2, [sp, #20]
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	9304      	str	r3, [sp, #16]
 800aa4c:	9603      	str	r6, [sp, #12]
 800aa4e:	9502      	str	r5, [sp, #8]
 800aa50:	9401      	str	r4, [sp, #4]
 800aa52:	9100      	str	r1, [sp, #0]
 800aa54:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800aa58:	4a11      	ldr	r2, [pc, #68]	@ (800aaa0 <AudioIn_DebugDump+0x158>)
 800aa5a:	21c8      	movs	r1, #200	@ 0xc8
 800aa5c:	f001 f954 	bl	800bd08 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 800aa60:	f107 0314 	add.w	r3, r7, #20
 800aa64:	4618      	mov	r0, r3
 800aa66:	f7f5 fc3b 	bl	80002e0 <strlen>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	b29a      	uxth	r2, r3
 800aa6e:	f107 0114 	add.w	r1, r7, #20
 800aa72:	2364      	movs	r3, #100	@ 0x64
 800aa74:	4808      	ldr	r0, [pc, #32]	@ (800aa98 <AudioIn_DebugDump+0x150>)
 800aa76:	f7fe fcd5 	bl	8009424 <HAL_UART_Transmit>
  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 800aa7a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800aa7e:	3301      	adds	r3, #1
 800aa80:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800aa84:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800aa88:	2b07      	cmp	r3, #7
 800aa8a:	d98b      	bls.n	800a9a4 <AudioIn_DebugDump+0x5c>
  }
}
 800aa8c:	37f4      	adds	r7, #244	@ 0xf4
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa92:	bf00      	nop
 800aa94:	0800c688 	.word	0x0800c688
 800aa98:	24008334 	.word	0x24008334
 800aa9c:	0800c6a4 	.word	0x0800c6a4
 800aaa0:	0800c6c8 	.word	0x0800c6c8

0800aaa4 <AudioIn_GetBuffer>:

int32_t *AudioIn_GetBuffer(void)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 800aaa8:	4b02      	ldr	r3, [pc, #8]	@ (800aab4 <AudioIn_GetBuffer+0x10>)
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	46bd      	mov	sp, r7
 800aaae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab2:	4770      	bx	lr
 800aab4:	24000080 	.word	0x24000080

0800aab8 <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 800aab8:	b480      	push	{r7}
 800aaba:	b083      	sub	sp, #12
 800aabc:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 800aabe:	4b0c      	ldr	r3, [pc, #48]	@ (800aaf0 <AudioIn_GetLatestBlock+0x38>)
 800aac0:	781b      	ldrb	r3, [r3, #0]
 800aac2:	b2db      	uxtb	r3, r3
 800aac4:	f083 0301 	eor.w	r3, r3, #1
 800aac8:	b2db      	uxtb	r3, r3
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d001      	beq.n	800aad2 <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 800aace:	2300      	movs	r3, #0
 800aad0:	e007      	b.n	800aae2 <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 800aad2:	4b08      	ldr	r3, [pc, #32]	@ (800aaf4 <AudioIn_GetLatestBlock+0x3c>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	02db      	lsls	r3, r3, #11
 800aad8:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	009b      	lsls	r3, r3, #2
 800aade:	4a06      	ldr	r2, [pc, #24]	@ (800aaf8 <AudioIn_GetLatestBlock+0x40>)
 800aae0:	4413      	add	r3, r2
}
 800aae2:	4618      	mov	r0, r3
 800aae4:	370c      	adds	r7, #12
 800aae6:	46bd      	mov	sp, r7
 800aae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaec:	4770      	bx	lr
 800aaee:	bf00      	nop
 800aaf0:	2400408c 	.word	0x2400408c
 800aaf4:	24004088 	.word	0x24004088
 800aaf8:	24000080 	.word	0x24000080

0800aafc <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 800aafc:	b480      	push	{r7}
 800aafe:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 800ab00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	46bd      	mov	sp, r7
 800ab08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0c:	4770      	bx	lr
	...

0800ab10 <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 800ab10:	b480      	push	{r7}
 800ab12:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 800ab14:	4b03      	ldr	r3, [pc, #12]	@ (800ab24 <AudioIn_GetHalfEvents+0x14>)
 800ab16:	681b      	ldr	r3, [r3, #0]
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab20:	4770      	bx	lr
 800ab22:	bf00      	nop
 800ab24:	24004080 	.word	0x24004080

0800ab28 <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 800ab2c:	4b03      	ldr	r3, [pc, #12]	@ (800ab3c <AudioIn_GetFullEvents+0x14>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	46bd      	mov	sp, r7
 800ab34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab38:	4770      	bx	lr
 800ab3a:	bf00      	nop
 800ab3c:	24004084 	.word	0x24004084

0800ab40 <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b08c      	sub	sp, #48	@ 0x30
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	00db      	lsls	r3, r3, #3
 800ab4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 800ab50:	f7ff ffb2 	bl	800aab8 <AudioIn_GetLatestBlock>
 800ab54:	6178      	str	r0, [r7, #20]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 800ab56:	2300      	movs	r3, #0
 800ab58:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab5a:	e084      	b.n	800ac66 <audio_out_fill_samples+0x126>
  {
    if (audio_test_sine_enable)
 800ab5c:	4b47      	ldr	r3, [pc, #284]	@ (800ac7c <audio_out_fill_samples+0x13c>)
 800ab5e:	781b      	ldrb	r3, [r3, #0]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d039      	beq.n	800abd8 <audio_out_fill_samples+0x98>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 800ab64:	4b46      	ldr	r3, [pc, #280]	@ (800ac80 <audio_out_fill_samples+0x140>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	0c1b      	lsrs	r3, r3, #16
 800ab6a:	b2db      	uxtb	r3, r3
 800ab6c:	60fb      	str	r3, [r7, #12]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 800ab6e:	4a45      	ldr	r2, [pc, #276]	@ (800ac84 <audio_out_fill_samples+0x144>)
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800ab76:	021b      	lsls	r3, r3, #8
 800ab78:	60bb      	str	r3, [r7, #8]

      audio_out_buffer[index + 0] = sample24;
 800ab7a:	4943      	ldr	r1, [pc, #268]	@ (800ac88 <audio_out_fill_samples+0x148>)
 800ab7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab7e:	68ba      	ldr	r2, [r7, #8]
 800ab80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      audio_out_buffer[index + 1] = sample24;
 800ab84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab86:	3301      	adds	r3, #1
 800ab88:	493f      	ldr	r1, [pc, #252]	@ (800ac88 <audio_out_fill_samples+0x148>)
 800ab8a:	68ba      	ldr	r2, [r7, #8]
 800ab8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      audio_out_buffer[index + 2] = sample24;
 800ab90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab92:	3302      	adds	r3, #2
 800ab94:	493c      	ldr	r1, [pc, #240]	@ (800ac88 <audio_out_fill_samples+0x148>)
 800ab96:	68ba      	ldr	r2, [r7, #8]
 800ab98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      audio_out_buffer[index + 3] = sample24;
 800ab9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab9e:	3303      	adds	r3, #3
 800aba0:	4939      	ldr	r1, [pc, #228]	@ (800ac88 <audio_out_fill_samples+0x148>)
 800aba2:	68ba      	ldr	r2, [r7, #8]
 800aba4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800aba8:	2304      	movs	r3, #4
 800abaa:	627b      	str	r3, [r7, #36]	@ 0x24
 800abac:	e009      	b.n	800abc2 <audio_out_fill_samples+0x82>
      {
        audio_out_buffer[index + slot] = 0;
 800abae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb2:	4413      	add	r3, r2
 800abb4:	4a34      	ldr	r2, [pc, #208]	@ (800ac88 <audio_out_fill_samples+0x148>)
 800abb6:	2100      	movs	r1, #0
 800abb8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800abbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abbe:	3301      	adds	r3, #1
 800abc0:	627b      	str	r3, [r7, #36]	@ 0x24
 800abc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc4:	2b07      	cmp	r3, #7
 800abc6:	d9f2      	bls.n	800abae <audio_out_fill_samples+0x6e>
      }

      audio_out_phase += audio_out_phase_inc;
 800abc8:	4b2d      	ldr	r3, [pc, #180]	@ (800ac80 <audio_out_fill_samples+0x140>)
 800abca:	681a      	ldr	r2, [r3, #0]
 800abcc:	4b2f      	ldr	r3, [pc, #188]	@ (800ac8c <audio_out_fill_samples+0x14c>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4413      	add	r3, r2
 800abd2:	4a2b      	ldr	r2, [pc, #172]	@ (800ac80 <audio_out_fill_samples+0x140>)
 800abd4:	6013      	str	r3, [r2, #0]
 800abd6:	e040      	b.n	800ac5a <audio_out_fill_samples+0x11a>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 800abd8:	4b2d      	ldr	r3, [pc, #180]	@ (800ac90 <audio_out_fill_samples+0x150>)
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d02c      	beq.n	800ac3a <audio_out_fill_samples+0xfa>
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d029      	beq.n	800ac3a <audio_out_fill_samples+0xfa>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 800abe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe8:	00db      	lsls	r3, r3, #3
 800abea:	613b      	str	r3, [r7, #16]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 800abec:	2300      	movs	r3, #0
 800abee:	623b      	str	r3, [r7, #32]
 800abf0:	e00f      	b.n	800ac12 <audio_out_fill_samples+0xd2>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 800abf2:	693a      	ldr	r2, [r7, #16]
 800abf4:	6a3b      	ldr	r3, [r7, #32]
 800abf6:	4413      	add	r3, r2
 800abf8:	009b      	lsls	r3, r3, #2
 800abfa:	697a      	ldr	r2, [r7, #20]
 800abfc:	441a      	add	r2, r3
 800abfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ac00:	6a3b      	ldr	r3, [r7, #32]
 800ac02:	440b      	add	r3, r1
 800ac04:	6812      	ldr	r2, [r2, #0]
 800ac06:	4920      	ldr	r1, [pc, #128]	@ (800ac88 <audio_out_fill_samples+0x148>)
 800ac08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 800ac0c:	6a3b      	ldr	r3, [r7, #32]
 800ac0e:	3301      	adds	r3, #1
 800ac10:	623b      	str	r3, [r7, #32]
 800ac12:	6a3b      	ldr	r3, [r7, #32]
 800ac14:	2b03      	cmp	r3, #3
 800ac16:	d9ec      	bls.n	800abf2 <audio_out_fill_samples+0xb2>
      }

      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ac18:	2304      	movs	r3, #4
 800ac1a:	61fb      	str	r3, [r7, #28]
 800ac1c:	e009      	b.n	800ac32 <audio_out_fill_samples+0xf2>
      {
        audio_out_buffer[index + slot] = 0;
 800ac1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	4413      	add	r3, r2
 800ac24:	4a18      	ldr	r2, [pc, #96]	@ (800ac88 <audio_out_fill_samples+0x148>)
 800ac26:	2100      	movs	r1, #0
 800ac28:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ac2c:	69fb      	ldr	r3, [r7, #28]
 800ac2e:	3301      	adds	r3, #1
 800ac30:	61fb      	str	r3, [r7, #28]
 800ac32:	69fb      	ldr	r3, [r7, #28]
 800ac34:	2b07      	cmp	r3, #7
 800ac36:	d9f2      	bls.n	800ac1e <audio_out_fill_samples+0xde>
    {
 800ac38:	e00f      	b.n	800ac5a <audio_out_fill_samples+0x11a>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	61bb      	str	r3, [r7, #24]
 800ac3e:	e009      	b.n	800ac54 <audio_out_fill_samples+0x114>
      {
        audio_out_buffer[index + slot] = 0;
 800ac40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac42:	69bb      	ldr	r3, [r7, #24]
 800ac44:	4413      	add	r3, r2
 800ac46:	4a10      	ldr	r2, [pc, #64]	@ (800ac88 <audio_out_fill_samples+0x148>)
 800ac48:	2100      	movs	r1, #0
 800ac4a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ac4e:	69bb      	ldr	r3, [r7, #24]
 800ac50:	3301      	adds	r3, #1
 800ac52:	61bb      	str	r3, [r7, #24]
 800ac54:	69bb      	ldr	r3, [r7, #24]
 800ac56:	2b07      	cmp	r3, #7
 800ac58:	d9f2      	bls.n	800ac40 <audio_out_fill_samples+0x100>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 800ac5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac5c:	3308      	adds	r3, #8
 800ac5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 800ac60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac62:	3301      	adds	r3, #1
 800ac64:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	f4ff af76 	bcc.w	800ab5c <audio_out_fill_samples+0x1c>
  }
}
 800ac70:	bf00      	nop
 800ac72:	bf00      	nop
 800ac74:	3730      	adds	r7, #48	@ 0x30
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
 800ac7a:	bf00      	nop
 800ac7c:	24000005 	.word	0x24000005
 800ac80:	2400809c 	.word	0x2400809c
 800ac84:	0800c838 	.word	0x0800c838
 800ac88:	24004094 	.word	0x24004094
 800ac8c:	240080a0 	.word	0x240080a0
 800ac90:	240080a8 	.word	0x240080a8

0800ac94 <AudioOut_DebugDump>:

void AudioOut_DebugDump(void)
{
 800ac94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac96:	b0b9      	sub	sp, #228	@ 0xe4
 800ac98:	af08      	add	r7, sp, #32
  char buf[160];

  const char *header = "\r\n--- TDM8 TX DUMP ---\r\n";
 800ac9a:	4b3e      	ldr	r3, [pc, #248]	@ (800ad94 <AudioOut_DebugDump+0x100>)
 800ac9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 800aca0:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800aca4:	f7f5 fb1c 	bl	80002e0 <strlen>
 800aca8:	4603      	mov	r3, r0
 800acaa:	b29a      	uxth	r2, r3
 800acac:	2364      	movs	r3, #100	@ 0x64
 800acae:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800acb2:	4839      	ldr	r0, [pc, #228]	@ (800ad98 <AudioOut_DebugDump+0x104>)
 800acb4:	f7fe fbb6 	bl	8009424 <HAL_UART_Transmit>

  for (int frame = 0; frame < 8; frame++)
 800acb8:	2300      	movs	r3, #0
 800acba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800acbe:	e05f      	b.n	800ad80 <AudioOut_DebugDump+0xec>
  {
    int idx = frame * (int)AUDIO_OUT_WORDS_PER_FRAME;
 800acc0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800acc4:	00db      	lsls	r3, r3, #3
 800acc6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    snprintf(buf, sizeof(buf),
             "F%02d: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             frame,
             (unsigned long)audio_out_buffer[idx + 0],
 800acca:	4a34      	ldr	r2, [pc, #208]	@ (800ad9c <AudioOut_DebugDump+0x108>)
 800accc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800acd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800acd4:	4619      	mov	r1, r3
             (unsigned long)audio_out_buffer[idx + 1],
 800acd6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800acda:	3301      	adds	r3, #1
 800acdc:	4a2f      	ldr	r2, [pc, #188]	@ (800ad9c <AudioOut_DebugDump+0x108>)
 800acde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800ace2:	461c      	mov	r4, r3
             (unsigned long)audio_out_buffer[idx + 2],
 800ace4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ace8:	3302      	adds	r3, #2
 800acea:	4a2c      	ldr	r2, [pc, #176]	@ (800ad9c <AudioOut_DebugDump+0x108>)
 800acec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800acf0:	461d      	mov	r5, r3
             (unsigned long)audio_out_buffer[idx + 3],
 800acf2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800acf6:	3303      	adds	r3, #3
 800acf8:	4a28      	ldr	r2, [pc, #160]	@ (800ad9c <AudioOut_DebugDump+0x108>)
 800acfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800acfe:	461e      	mov	r6, r3
             (unsigned long)audio_out_buffer[idx + 4],
 800ad00:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ad04:	3304      	adds	r3, #4
 800ad06:	4a25      	ldr	r2, [pc, #148]	@ (800ad9c <AudioOut_DebugDump+0x108>)
 800ad08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800ad0c:	60fb      	str	r3, [r7, #12]
             (unsigned long)audio_out_buffer[idx + 5],
 800ad0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ad12:	3305      	adds	r3, #5
 800ad14:	4a21      	ldr	r2, [pc, #132]	@ (800ad9c <AudioOut_DebugDump+0x108>)
 800ad16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800ad1a:	60bb      	str	r3, [r7, #8]
             (unsigned long)audio_out_buffer[idx + 6],
 800ad1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ad20:	3306      	adds	r3, #6
 800ad22:	4a1e      	ldr	r2, [pc, #120]	@ (800ad9c <AudioOut_DebugDump+0x108>)
 800ad24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800ad28:	607b      	str	r3, [r7, #4]
             (unsigned long)audio_out_buffer[idx + 7]);
 800ad2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ad2e:	3307      	adds	r3, #7
 800ad30:	4a1a      	ldr	r2, [pc, #104]	@ (800ad9c <AudioOut_DebugDump+0x108>)
 800ad32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800ad36:	f107 0014 	add.w	r0, r7, #20
 800ad3a:	9307      	str	r3, [sp, #28]
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	9206      	str	r2, [sp, #24]
 800ad40:	68ba      	ldr	r2, [r7, #8]
 800ad42:	9205      	str	r2, [sp, #20]
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	9304      	str	r3, [sp, #16]
 800ad48:	9603      	str	r6, [sp, #12]
 800ad4a:	9502      	str	r5, [sp, #8]
 800ad4c:	9401      	str	r4, [sp, #4]
 800ad4e:	9100      	str	r1, [sp, #0]
 800ad50:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ad54:	4a12      	ldr	r2, [pc, #72]	@ (800ada0 <AudioOut_DebugDump+0x10c>)
 800ad56:	21a0      	movs	r1, #160	@ 0xa0
 800ad58:	f000 ffd6 	bl	800bd08 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 800ad5c:	f107 0314 	add.w	r3, r7, #20
 800ad60:	4618      	mov	r0, r3
 800ad62:	f7f5 fabd 	bl	80002e0 <strlen>
 800ad66:	4603      	mov	r3, r0
 800ad68:	b29a      	uxth	r2, r3
 800ad6a:	f107 0114 	add.w	r1, r7, #20
 800ad6e:	2364      	movs	r3, #100	@ 0x64
 800ad70:	4809      	ldr	r0, [pc, #36]	@ (800ad98 <AudioOut_DebugDump+0x104>)
 800ad72:	f7fe fb57 	bl	8009424 <HAL_UART_Transmit>
  for (int frame = 0; frame < 8; frame++)
 800ad76:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ad7a:	3301      	adds	r3, #1
 800ad7c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ad80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ad84:	2b07      	cmp	r3, #7
 800ad86:	dd9b      	ble.n	800acc0 <AudioOut_DebugDump+0x2c>
  }
}
 800ad88:	bf00      	nop
 800ad8a:	bf00      	nop
 800ad8c:	37c4      	adds	r7, #196	@ 0xc4
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad92:	bf00      	nop
 800ad94:	0800c704 	.word	0x0800c704
 800ad98:	24008334 	.word	0x24008334
 800ad9c:	24004094 	.word	0x24004094
 800ada0:	0800c720 	.word	0x0800c720

0800ada4 <AudioOut_Init>:

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b082      	sub	sp, #8
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 800adac:	4a0c      	ldr	r2, [pc, #48]	@ (800ade0 <AudioOut_Init+0x3c>)
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 800adb2:	4b0c      	ldr	r3, [pc, #48]	@ (800ade4 <AudioOut_Init+0x40>)
 800adb4:	2200      	movs	r2, #0
 800adb6:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 800adb8:	4b0b      	ldr	r3, [pc, #44]	@ (800ade8 <AudioOut_Init+0x44>)
 800adba:	f648 0288 	movw	r2, #34952	@ 0x8888
 800adbe:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 800adc0:	4b0a      	ldr	r3, [pc, #40]	@ (800adec <AudioOut_Init+0x48>)
 800adc2:	2200      	movs	r2, #0
 800adc4:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 800adc6:	4b0a      	ldr	r3, [pc, #40]	@ (800adf0 <AudioOut_Init+0x4c>)
 800adc8:	2200      	movs	r2, #0
 800adca:	601a      	str	r2, [r3, #0]

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 800adcc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800add0:	2000      	movs	r0, #0
 800add2:	f7ff feb5 	bl	800ab40 <audio_out_fill_samples>
}
 800add6:	bf00      	nop
 800add8:	3708      	adds	r7, #8
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}
 800adde:	bf00      	nop
 800ade0:	240080a4 	.word	0x240080a4
 800ade4:	2400809c 	.word	0x2400809c
 800ade8:	240080a0 	.word	0x240080a0
 800adec:	24008094 	.word	0x24008094
 800adf0:	24008098 	.word	0x24008098

0800adf4 <AudioOut_Start>:

void AudioOut_Start(void)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 800adf8:	4b07      	ldr	r3, [pc, #28]	@ (800ae18 <AudioOut_Start+0x24>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d008      	beq.n	800ae12 <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 800ae00:	4b05      	ldr	r3, [pc, #20]	@ (800ae18 <AudioOut_Start+0x24>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ae08:	4904      	ldr	r1, [pc, #16]	@ (800ae1c <AudioOut_Start+0x28>)
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	f7fd fe4e 	bl	8008aac <HAL_SAI_Transmit_DMA>
 800ae10:	e000      	b.n	800ae14 <AudioOut_Start+0x20>
    return;
 800ae12:	bf00      	nop
}
 800ae14:	bd80      	pop	{r7, pc}
 800ae16:	bf00      	nop
 800ae18:	240080a4 	.word	0x240080a4
 800ae1c:	24004094 	.word	0x24004094

0800ae20 <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	af00      	add	r7, sp, #0
  audio_out_fill_samples(0U, AUDIO_OUT_FRAMES_PER_HALF);
 800ae24:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ae28:	2000      	movs	r0, #0
 800ae2a:	f7ff fe89 	bl	800ab40 <audio_out_fill_samples>
  audio_out_half_events++;
 800ae2e:	4b03      	ldr	r3, [pc, #12]	@ (800ae3c <AudioOut_ProcessHalf+0x1c>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	3301      	adds	r3, #1
 800ae34:	4a01      	ldr	r2, [pc, #4]	@ (800ae3c <AudioOut_ProcessHalf+0x1c>)
 800ae36:	6013      	str	r3, [r2, #0]
}
 800ae38:	bf00      	nop
 800ae3a:	bd80      	pop	{r7, pc}
 800ae3c:	24008094 	.word	0x24008094

0800ae40 <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	af00      	add	r7, sp, #0
  audio_out_fill_samples(AUDIO_OUT_FRAMES_PER_HALF, AUDIO_OUT_FRAMES_PER_HALF);
 800ae44:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ae48:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800ae4c:	f7ff fe78 	bl	800ab40 <audio_out_fill_samples>
  audio_out_full_events++;
 800ae50:	4b03      	ldr	r3, [pc, #12]	@ (800ae60 <AudioOut_ProcessFull+0x20>)
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	3301      	adds	r3, #1
 800ae56:	4a02      	ldr	r2, [pc, #8]	@ (800ae60 <AudioOut_ProcessFull+0x20>)
 800ae58:	6013      	str	r3, [r2, #0]
}
 800ae5a:	bf00      	nop
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	24008098 	.word	0x24008098

0800ae64 <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 800ae64:	b480      	push	{r7}
 800ae66:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 800ae68:	4b03      	ldr	r3, [pc, #12]	@ (800ae78 <AudioOut_GetHalfEvents+0x14>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae74:	4770      	bx	lr
 800ae76:	bf00      	nop
 800ae78:	24008094 	.word	0x24008094

0800ae7c <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 800ae80:	4b03      	ldr	r3, [pc, #12]	@ (800ae90 <AudioOut_GetFullEvents+0x14>)
 800ae82:	681b      	ldr	r3, [r3, #0]
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	46bd      	mov	sp, r7
 800ae88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8c:	4770      	bx	lr
 800ae8e:	bf00      	nop
 800ae90:	24008098 	.word	0x24008098

0800ae94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b082      	sub	sp, #8
 800ae98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800ae9a:	4b11      	ldr	r3, [pc, #68]	@ (800aee0 <MX_DMA_Init+0x4c>)
 800ae9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800aea0:	4a0f      	ldr	r2, [pc, #60]	@ (800aee0 <MX_DMA_Init+0x4c>)
 800aea2:	f043 0301 	orr.w	r3, r3, #1
 800aea6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800aeaa:	4b0d      	ldr	r3, [pc, #52]	@ (800aee0 <MX_DMA_Init+0x4c>)
 800aeac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800aeb0:	f003 0301 	and.w	r3, r3, #1
 800aeb4:	607b      	str	r3, [r7, #4]
 800aeb6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800aeb8:	2200      	movs	r2, #0
 800aeba:	2100      	movs	r1, #0
 800aebc:	200b      	movs	r0, #11
 800aebe:	f7f5 fd9a 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800aec2:	200b      	movs	r0, #11
 800aec4:	f7f5 fdb1 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800aec8:	2200      	movs	r2, #0
 800aeca:	2100      	movs	r1, #0
 800aecc:	200c      	movs	r0, #12
 800aece:	f7f5 fd92 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800aed2:	200c      	movs	r0, #12
 800aed4:	f7f5 fda9 	bl	8000a2a <HAL_NVIC_EnableIRQ>

}
 800aed8:	bf00      	nop
 800aeda:	3708      	adds	r7, #8
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}
 800aee0:	58024400 	.word	0x58024400

0800aee4 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b08a      	sub	sp, #40	@ 0x28
 800aee8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aeea:	f107 0314 	add.w	r3, r7, #20
 800aeee:	2200      	movs	r2, #0
 800aef0:	601a      	str	r2, [r3, #0]
 800aef2:	605a      	str	r2, [r3, #4]
 800aef4:	609a      	str	r2, [r3, #8]
 800aef6:	60da      	str	r2, [r3, #12]
 800aef8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800aefa:	4b29      	ldr	r3, [pc, #164]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800aefc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af00:	4a27      	ldr	r2, [pc, #156]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af02:	f043 0310 	orr.w	r3, r3, #16
 800af06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800af0a:	4b25      	ldr	r3, [pc, #148]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af10:	f003 0310 	and.w	r3, r3, #16
 800af14:	613b      	str	r3, [r7, #16]
 800af16:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800af18:	4b21      	ldr	r3, [pc, #132]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af1e:	4a20      	ldr	r2, [pc, #128]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800af28:	4b1d      	ldr	r3, [pc, #116]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af32:	60fb      	str	r3, [r7, #12]
 800af34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800af36:	4b1a      	ldr	r3, [pc, #104]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af3c:	4a18      	ldr	r2, [pc, #96]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af3e:	f043 0301 	orr.w	r3, r3, #1
 800af42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800af46:	4b16      	ldr	r3, [pc, #88]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af4c:	f003 0301 	and.w	r3, r3, #1
 800af50:	60bb      	str	r3, [r7, #8]
 800af52:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800af54:	4b12      	ldr	r3, [pc, #72]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af5a:	4a11      	ldr	r2, [pc, #68]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af5c:	f043 0302 	orr.w	r3, r3, #2
 800af60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800af64:	4b0e      	ldr	r3, [pc, #56]	@ (800afa0 <MX_GPIO_Init+0xbc>)
 800af66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af6a:	f003 0302 	and.w	r3, r3, #2
 800af6e:	607b      	str	r3, [r7, #4]
 800af70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 800af72:	2200      	movs	r2, #0
 800af74:	2180      	movs	r1, #128	@ 0x80
 800af76:	480b      	ldr	r0, [pc, #44]	@ (800afa4 <MX_GPIO_Init+0xc0>)
 800af78:	f7f8 fde2 	bl	8003b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 800af7c:	2380      	movs	r3, #128	@ 0x80
 800af7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800af80:	2301      	movs	r3, #1
 800af82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af84:	2300      	movs	r3, #0
 800af86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800af88:	2300      	movs	r3, #0
 800af8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 800af8c:	f107 0314 	add.w	r3, r7, #20
 800af90:	4619      	mov	r1, r3
 800af92:	4804      	ldr	r0, [pc, #16]	@ (800afa4 <MX_GPIO_Init+0xc0>)
 800af94:	f7f8 fc24 	bl	80037e0 <HAL_GPIO_Init>

}
 800af98:	bf00      	nop
 800af9a:	3728      	adds	r7, #40	@ 0x28
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}
 800afa0:	58024400 	.word	0x58024400
 800afa4:	58021c00 	.word	0x58021c00

0800afa8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800afac:	4b1b      	ldr	r3, [pc, #108]	@ (800b01c <MX_I2C1_Init+0x74>)
 800afae:	4a1c      	ldr	r2, [pc, #112]	@ (800b020 <MX_I2C1_Init+0x78>)
 800afb0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 800afb2:	4b1a      	ldr	r3, [pc, #104]	@ (800b01c <MX_I2C1_Init+0x74>)
 800afb4:	4a1b      	ldr	r2, [pc, #108]	@ (800b024 <MX_I2C1_Init+0x7c>)
 800afb6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800afb8:	4b18      	ldr	r3, [pc, #96]	@ (800b01c <MX_I2C1_Init+0x74>)
 800afba:	2200      	movs	r2, #0
 800afbc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800afbe:	4b17      	ldr	r3, [pc, #92]	@ (800b01c <MX_I2C1_Init+0x74>)
 800afc0:	2201      	movs	r2, #1
 800afc2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800afc4:	4b15      	ldr	r3, [pc, #84]	@ (800b01c <MX_I2C1_Init+0x74>)
 800afc6:	2200      	movs	r2, #0
 800afc8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800afca:	4b14      	ldr	r3, [pc, #80]	@ (800b01c <MX_I2C1_Init+0x74>)
 800afcc:	2200      	movs	r2, #0
 800afce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800afd0:	4b12      	ldr	r3, [pc, #72]	@ (800b01c <MX_I2C1_Init+0x74>)
 800afd2:	2200      	movs	r2, #0
 800afd4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800afd6:	4b11      	ldr	r3, [pc, #68]	@ (800b01c <MX_I2C1_Init+0x74>)
 800afd8:	2200      	movs	r2, #0
 800afda:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800afdc:	4b0f      	ldr	r3, [pc, #60]	@ (800b01c <MX_I2C1_Init+0x74>)
 800afde:	2200      	movs	r2, #0
 800afe0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800afe2:	480e      	ldr	r0, [pc, #56]	@ (800b01c <MX_I2C1_Init+0x74>)
 800afe4:	f7f8 fde0 	bl	8003ba8 <HAL_I2C_Init>
 800afe8:	4603      	mov	r3, r0
 800afea:	2b00      	cmp	r3, #0
 800afec:	d001      	beq.n	800aff2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800afee:	f000 fa7b 	bl	800b4e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800aff2:	2100      	movs	r1, #0
 800aff4:	4809      	ldr	r0, [pc, #36]	@ (800b01c <MX_I2C1_Init+0x74>)
 800aff6:	f7f9 fc69 	bl	80048cc <HAL_I2CEx_ConfigAnalogFilter>
 800affa:	4603      	mov	r3, r0
 800affc:	2b00      	cmp	r3, #0
 800affe:	d001      	beq.n	800b004 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800b000:	f000 fa72 	bl	800b4e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800b004:	2100      	movs	r1, #0
 800b006:	4805      	ldr	r0, [pc, #20]	@ (800b01c <MX_I2C1_Init+0x74>)
 800b008:	f7f9 fcab 	bl	8004962 <HAL_I2CEx_ConfigDigitalFilter>
 800b00c:	4603      	mov	r3, r0
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d001      	beq.n	800b016 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800b012:	f000 fa69 	bl	800b4e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800b016:	bf00      	nop
 800b018:	bd80      	pop	{r7, pc}
 800b01a:	bf00      	nop
 800b01c:	240080ac 	.word	0x240080ac
 800b020:	40005400 	.word	0x40005400
 800b024:	10c0ecff 	.word	0x10c0ecff

0800b028 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b0ba      	sub	sp, #232	@ 0xe8
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b030:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800b034:	2200      	movs	r2, #0
 800b036:	601a      	str	r2, [r3, #0]
 800b038:	605a      	str	r2, [r3, #4]
 800b03a:	609a      	str	r2, [r3, #8]
 800b03c:	60da      	str	r2, [r3, #12]
 800b03e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b040:	f107 0310 	add.w	r3, r7, #16
 800b044:	22c0      	movs	r2, #192	@ 0xc0
 800b046:	2100      	movs	r1, #0
 800b048:	4618      	mov	r0, r3
 800b04a:	f000 fe93 	bl	800bd74 <memset>
  if(i2cHandle->Instance==I2C1)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	4a26      	ldr	r2, [pc, #152]	@ (800b0ec <HAL_I2C_MspInit+0xc4>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d145      	bne.n	800b0e4 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800b058:	f04f 0208 	mov.w	r2, #8
 800b05c:	f04f 0300 	mov.w	r3, #0
 800b060:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800b064:	2300      	movs	r3, #0
 800b066:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b06a:	f107 0310 	add.w	r3, r7, #16
 800b06e:	4618      	mov	r0, r3
 800b070:	f7fa fce4 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 800b074:	4603      	mov	r3, r0
 800b076:	2b00      	cmp	r3, #0
 800b078:	d001      	beq.n	800b07e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800b07a:	f000 fa35 	bl	800b4e8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b07e:	4b1c      	ldr	r3, [pc, #112]	@ (800b0f0 <HAL_I2C_MspInit+0xc8>)
 800b080:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b084:	4a1a      	ldr	r2, [pc, #104]	@ (800b0f0 <HAL_I2C_MspInit+0xc8>)
 800b086:	f043 0302 	orr.w	r3, r3, #2
 800b08a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b08e:	4b18      	ldr	r3, [pc, #96]	@ (800b0f0 <HAL_I2C_MspInit+0xc8>)
 800b090:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b094:	f003 0302 	and.w	r3, r3, #2
 800b098:	60fb      	str	r3, [r7, #12]
 800b09a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800b09c:	23c0      	movs	r3, #192	@ 0xc0
 800b09e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800b0a2:	2312      	movs	r3, #18
 800b0a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800b0b4:	2304      	movs	r3, #4
 800b0b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b0ba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800b0be:	4619      	mov	r1, r3
 800b0c0:	480c      	ldr	r0, [pc, #48]	@ (800b0f4 <HAL_I2C_MspInit+0xcc>)
 800b0c2:	f7f8 fb8d 	bl	80037e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800b0c6:	4b0a      	ldr	r3, [pc, #40]	@ (800b0f0 <HAL_I2C_MspInit+0xc8>)
 800b0c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b0cc:	4a08      	ldr	r2, [pc, #32]	@ (800b0f0 <HAL_I2C_MspInit+0xc8>)
 800b0ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b0d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800b0d6:	4b06      	ldr	r3, [pc, #24]	@ (800b0f0 <HAL_I2C_MspInit+0xc8>)
 800b0d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b0dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b0e0:	60bb      	str	r3, [r7, #8]
 800b0e2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800b0e4:	bf00      	nop
 800b0e6:	37e8      	adds	r7, #232	@ 0xe8
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}
 800b0ec:	40005400 	.word	0x40005400
 800b0f0:	58024400 	.word	0x58024400
 800b0f4:	58020400 	.word	0x58020400

0800b0f8 <uart_log>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_log(const char *message)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b082      	sub	sp, #8
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f7f5 f8ed 	bl	80002e0 <strlen>
 800b106:	4603      	mov	r3, r0
 800b108:	b29a      	uxth	r2, r3
 800b10a:	230a      	movs	r3, #10
 800b10c:	6879      	ldr	r1, [r7, #4]
 800b10e:	4803      	ldr	r0, [pc, #12]	@ (800b11c <uart_log+0x24>)
 800b110:	f7fe f988 	bl	8009424 <HAL_UART_Transmit>
}
 800b114:	bf00      	nop
 800b116:	3708      	adds	r7, #8
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}
 800b11c:	24008334 	.word	0x24008334

0800b120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800b120:	b590      	push	{r4, r7, lr}
 800b122:	b0af      	sub	sp, #188	@ 0xbc
 800b124:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800b126:	f000 f9b3 	bl	800b490 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800b12a:	f7f5 fac7 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800b12e:	f000 f8bd 	bl	800b2ac <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800b132:	f000 f935 	bl	800b3a0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800b136:	f7ff fed5 	bl	800aee4 <MX_GPIO_Init>
  MX_DMA_Init();
 800b13a:	f7ff feab 	bl	800ae94 <MX_DMA_Init>
  MX_SAI1_Init();
 800b13e:	f000 f9d9 	bl	800b4f4 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 800b142:	f000 fcff 	bl	800bb44 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800b146:	f7ff ff2f 	bl	800afa8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  char log_buffer[128];
  AudioOut_Init(&hsai_BlockA1);
 800b14a:	484e      	ldr	r0, [pc, #312]	@ (800b284 <main+0x164>)
 800b14c:	f7ff fe2a 	bl	800ada4 <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 800b150:	484d      	ldr	r0, [pc, #308]	@ (800b288 <main+0x168>)
 800b152:	f7ff fb8f 	bl	800a874 <AudioIn_Init>
  adau1979_init_all();
 800b156:	f7ff fb81 	bl	800a85c <adau1979_init_all>

  uart_log("SAI1 PCM4104 audio start\r\n");
 800b15a:	484c      	ldr	r0, [pc, #304]	@ (800b28c <main+0x16c>)
 800b15c:	f7ff ffcc 	bl	800b0f8 <uart_log>
  AudioOut_Start();
 800b160:	f7ff fe48 	bl	800adf4 <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 800b164:	f7ff fc9e 	bl	800aaa4 <AudioIn_GetBuffer>
 800b168:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 800b16a:	f7ff fcc7 	bl	800aafc <AudioIn_GetBufferSamples>
 800b16e:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 800b170:	b29b      	uxth	r3, r3
 800b172:	461a      	mov	r2, r3
 800b174:	4621      	mov	r1, r4
 800b176:	4844      	ldr	r0, [pc, #272]	@ (800b288 <main+0x168>)
 800b178:	f7fd fd4e 	bl	8008c18 <HAL_SAI_Receive_DMA>
  uart_log("SAI1 DMA started\r\n");
 800b17c:	4844      	ldr	r0, [pc, #272]	@ (800b290 <main+0x170>)
 800b17e:	f7ff ffbb 	bl	800b0f8 <uart_log>

  HAL_Delay(200);        // on laisse le DMA dmarrer
 800b182:	20c8      	movs	r0, #200	@ 0xc8
 800b184:	f7f5 fb2c 	bl	80007e0 <HAL_Delay>
  AudioOut_DebugDump();
 800b188:	f7ff fd84 	bl	800ac94 <AudioOut_DebugDump>
  AudioIn_DebugDump();
 800b18c:	f7ff fbdc 	bl	800a948 <AudioIn_DebugDump>

    /* USER CODE BEGIN 3 */
    static uint32_t last_led_tick = 0;
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;
    uint32_t now = HAL_GetTick();
 800b190:	f7f5 fb1a 	bl	80007c8 <HAL_GetTick>
 800b194:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    if ((now - last_led_tick) >= 500U)
 800b198:	4b3e      	ldr	r3, [pc, #248]	@ (800b294 <main+0x174>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800b1a0:	1ad3      	subs	r3, r2, r3
 800b1a2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800b1a6:	d307      	bcc.n	800b1b8 <main+0x98>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800b1a8:	2180      	movs	r1, #128	@ 0x80
 800b1aa:	483b      	ldr	r0, [pc, #236]	@ (800b298 <main+0x178>)
 800b1ac:	f7f8 fce1 	bl	8003b72 <HAL_GPIO_TogglePin>
      last_led_tick = now;
 800b1b0:	4a38      	ldr	r2, [pc, #224]	@ (800b294 <main+0x174>)
 800b1b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b1b6:	6013      	str	r3, [r2, #0]
    }

    if ((now - last_log_tick) >= 1000U)
 800b1b8:	4b38      	ldr	r3, [pc, #224]	@ (800b29c <main+0x17c>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800b1c0:	1ad3      	subs	r3, r2, r3
 800b1c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b1c6:	d3e3      	bcc.n	800b190 <main+0x70>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 800b1c8:	482e      	ldr	r0, [pc, #184]	@ (800b284 <main+0x164>)
 800b1ca:	f7fd ff7b 	bl	80090c4 <HAL_SAI_GetError>
 800b1ce:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
      uint32_t half = AudioOut_GetHalfEvents();
 800b1d2:	f7ff fe47 	bl	800ae64 <AudioOut_GetHalfEvents>
 800b1d6:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
      uint32_t full = AudioOut_GetFullEvents();
 800b1da:	f7ff fe4f 	bl	800ae7c <AudioOut_GetFullEvents>
 800b1de:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      uint32_t rx_half = AudioIn_GetHalfEvents();
 800b1e2:	f7ff fc95 	bl	800ab10 <AudioIn_GetHalfEvents>
 800b1e6:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
      uint32_t rx_full = AudioIn_GetFullEvents();
 800b1ea:	f7ff fc9d 	bl	800ab28 <AudioIn_GetFullEvents>
 800b1ee:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

      uint32_t frames_per_sec = full * 512;  // 512 = AUDIO_BUFFER_FRAMES
 800b1f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b1f6:	025b      	lsls	r3, r3, #9
 800b1f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      snprintf(log_buffer, sizeof(log_buffer),
               "SAI TX state=%lu err=0x%08lX tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu frames/s=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 800b1fc:	4b21      	ldr	r3, [pc, #132]	@ (800b284 <main+0x164>)
 800b1fe:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800b202:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 800b204:	461a      	mov	r2, r3
 800b206:	1d38      	adds	r0, r7, #4
 800b208:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b20c:	9305      	str	r3, [sp, #20]
 800b20e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b212:	9304      	str	r3, [sp, #16]
 800b214:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b218:	9303      	str	r3, [sp, #12]
 800b21a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b21e:	9302      	str	r3, [sp, #8]
 800b220:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b224:	9301      	str	r3, [sp, #4]
 800b226:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b22a:	9300      	str	r3, [sp, #0]
 800b22c:	4613      	mov	r3, r2
 800b22e:	4a1c      	ldr	r2, [pc, #112]	@ (800b2a0 <main+0x180>)
 800b230:	2180      	movs	r1, #128	@ 0x80
 800b232:	f000 fd69 	bl	800bd08 <sniprintf>
               (unsigned long)full,
               (unsigned long)rx_half,
               (unsigned long)rx_full,
               (unsigned long)frames_per_sec);

      uart_log(log_buffer);
 800b236:	1d3b      	adds	r3, r7, #4
 800b238:	4618      	mov	r0, r3
 800b23a:	f7ff ff5d 	bl	800b0f8 <uart_log>

      uart_log(log_buffer);
 800b23e:	1d3b      	adds	r3, r7, #4
 800b240:	4618      	mov	r0, r3
 800b242:	f7ff ff59 	bl	800b0f8 <uart_log>

      if (error != 0U && error != last_error)
 800b246:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d014      	beq.n	800b278 <main+0x158>
 800b24e:	4b15      	ldr	r3, [pc, #84]	@ (800b2a4 <main+0x184>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b256:	429a      	cmp	r2, r3
 800b258:	d00e      	beq.n	800b278 <main+0x158>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 800b25a:	1d38      	adds	r0, r7, #4
 800b25c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b260:	4a11      	ldr	r2, [pc, #68]	@ (800b2a8 <main+0x188>)
 800b262:	2180      	movs	r1, #128	@ 0x80
 800b264:	f000 fd50 	bl	800bd08 <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 800b268:	1d3b      	adds	r3, r7, #4
 800b26a:	4618      	mov	r0, r3
 800b26c:	f7ff ff44 	bl	800b0f8 <uart_log>
        last_error = error;
 800b270:	4a0c      	ldr	r2, [pc, #48]	@ (800b2a4 <main+0x184>)
 800b272:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b276:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 800b278:	4a08      	ldr	r2, [pc, #32]	@ (800b29c <main+0x17c>)
 800b27a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b27e:	6013      	str	r3, [r2, #0]
  {
 800b280:	e786      	b.n	800b190 <main+0x70>
 800b282:	bf00      	nop
 800b284:	2400810c 	.word	0x2400810c
 800b288:	240081a4 	.word	0x240081a4
 800b28c:	0800c75c 	.word	0x0800c75c
 800b290:	0800c778 	.word	0x0800c778
 800b294:	24008100 	.word	0x24008100
 800b298:	58021c00 	.word	0x58021c00
 800b29c:	24008104 	.word	0x24008104
 800b2a0:	0800c78c 	.word	0x0800c78c
 800b2a4:	24008108 	.word	0x24008108
 800b2a8:	0800c7e8 	.word	0x0800c7e8

0800b2ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b09c      	sub	sp, #112	@ 0x70
 800b2b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b2b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2b6:	224c      	movs	r2, #76	@ 0x4c
 800b2b8:	2100      	movs	r1, #0
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	f000 fd5a 	bl	800bd74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b2c0:	1d3b      	adds	r3, r7, #4
 800b2c2:	2220      	movs	r2, #32
 800b2c4:	2100      	movs	r1, #0
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f000 fd54 	bl	800bd74 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800b2cc:	2002      	movs	r0, #2
 800b2ce:	f7f9 fb95 	bl	80049fc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	603b      	str	r3, [r7, #0]
 800b2d6:	4b30      	ldr	r3, [pc, #192]	@ (800b398 <SystemClock_Config+0xec>)
 800b2d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2da:	4a2f      	ldr	r2, [pc, #188]	@ (800b398 <SystemClock_Config+0xec>)
 800b2dc:	f023 0301 	bic.w	r3, r3, #1
 800b2e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b2e2:	4b2d      	ldr	r3, [pc, #180]	@ (800b398 <SystemClock_Config+0xec>)
 800b2e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2e6:	f003 0301 	and.w	r3, r3, #1
 800b2ea:	603b      	str	r3, [r7, #0]
 800b2ec:	4b2b      	ldr	r3, [pc, #172]	@ (800b39c <SystemClock_Config+0xf0>)
 800b2ee:	699b      	ldr	r3, [r3, #24]
 800b2f0:	4a2a      	ldr	r2, [pc, #168]	@ (800b39c <SystemClock_Config+0xf0>)
 800b2f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b2f6:	6193      	str	r3, [r2, #24]
 800b2f8:	4b28      	ldr	r3, [pc, #160]	@ (800b39c <SystemClock_Config+0xf0>)
 800b2fa:	699b      	ldr	r3, [r3, #24]
 800b2fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b300:	603b      	str	r3, [r7, #0]
 800b302:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800b304:	bf00      	nop
 800b306:	4b25      	ldr	r3, [pc, #148]	@ (800b39c <SystemClock_Config+0xf0>)
 800b308:	699b      	ldr	r3, [r3, #24]
 800b30a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b30e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b312:	d1f8      	bne.n	800b306 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800b314:	2301      	movs	r3, #1
 800b316:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800b318:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800b31c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b31e:	2302      	movs	r3, #2
 800b320:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b322:	2302      	movs	r3, #2
 800b324:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800b326:	2305      	movs	r3, #5
 800b328:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 800b32a:	23a0      	movs	r3, #160	@ 0xa0
 800b32c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800b32e:	2302      	movs	r3, #2
 800b330:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800b332:	2304      	movs	r3, #4
 800b334:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800b336:	2302      	movs	r3, #2
 800b338:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800b33a:	2308      	movs	r3, #8
 800b33c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800b33e:	2300      	movs	r3, #0
 800b340:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800b342:	2300      	movs	r3, #0
 800b344:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b346:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b34a:	4618      	mov	r0, r3
 800b34c:	f7f9 fb90 	bl	8004a70 <HAL_RCC_OscConfig>
 800b350:	4603      	mov	r3, r0
 800b352:	2b00      	cmp	r3, #0
 800b354:	d001      	beq.n	800b35a <SystemClock_Config+0xae>
  {
    Error_Handler();
 800b356:	f000 f8c7 	bl	800b4e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b35a:	233f      	movs	r3, #63	@ 0x3f
 800b35c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b35e:	2303      	movs	r3, #3
 800b360:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800b362:	2300      	movs	r3, #0
 800b364:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800b366:	2308      	movs	r3, #8
 800b368:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800b36a:	2340      	movs	r3, #64	@ 0x40
 800b36c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800b36e:	2340      	movs	r3, #64	@ 0x40
 800b370:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800b372:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b376:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800b378:	2340      	movs	r3, #64	@ 0x40
 800b37a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800b37c:	1d3b      	adds	r3, r7, #4
 800b37e:	2102      	movs	r1, #2
 800b380:	4618      	mov	r0, r3
 800b382:	f7f9 ffcf 	bl	8005324 <HAL_RCC_ClockConfig>
 800b386:	4603      	mov	r3, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d001      	beq.n	800b390 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800b38c:	f000 f8ac 	bl	800b4e8 <Error_Handler>
  }
}
 800b390:	bf00      	nop
 800b392:	3770      	adds	r7, #112	@ 0x70
 800b394:	46bd      	mov	sp, r7
 800b396:	bd80      	pop	{r7, pc}
 800b398:	58000400 	.word	0x58000400
 800b39c:	58024800 	.word	0x58024800

0800b3a0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b0b0      	sub	sp, #192	@ 0xc0
 800b3a4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b3a6:	463b      	mov	r3, r7
 800b3a8:	22c0      	movs	r2, #192	@ 0xc0
 800b3aa:	2100      	movs	r1, #0
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	f000 fce1 	bl	800bd74 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800b3b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b3b6:	f04f 0300 	mov.w	r3, #0
 800b3ba:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 800b3be:	2319      	movs	r3, #25
 800b3c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 491;
 800b3c2:	f240 13eb 	movw	r3, #491	@ 0x1eb
 800b3c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 40;
 800b3c8:	2328      	movs	r3, #40	@ 0x28
 800b3ca:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 800b3cc:	2302      	movs	r3, #2
 800b3ce:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 800b3d0:	2302      	movs	r3, #2
 800b3d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 4260;
 800b3dc:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 800b3e0:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 800b3e2:	2302      	movs	r3, #2
 800b3e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b3e6:	463b      	mov	r3, r7
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f7fa fb27 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d001      	beq.n	800b3f8 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 800b3f4:	f000 f878 	bl	800b4e8 <Error_Handler>
  }
}
 800b3f8:	bf00      	nop
 800b3fa:	37c0      	adds	r7, #192	@ 0xc0
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b082      	sub	sp, #8
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	4a04      	ldr	r2, [pc, #16]	@ (800b420 <HAL_SAI_TxHalfCpltCallback+0x20>)
 800b40e:	4293      	cmp	r3, r2
 800b410:	d101      	bne.n	800b416 <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    AudioOut_ProcessHalf();
 800b412:	f7ff fd05 	bl	800ae20 <AudioOut_ProcessHalf>
  }
}
 800b416:	bf00      	nop
 800b418:	3708      	adds	r7, #8
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}
 800b41e:	bf00      	nop
 800b420:	40015804 	.word	0x40015804

0800b424 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b082      	sub	sp, #8
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	4a04      	ldr	r2, [pc, #16]	@ (800b444 <HAL_SAI_TxCpltCallback+0x20>)
 800b432:	4293      	cmp	r3, r2
 800b434:	d101      	bne.n	800b43a <HAL_SAI_TxCpltCallback+0x16>
  {
    AudioOut_ProcessFull();
 800b436:	f7ff fd03 	bl	800ae40 <AudioOut_ProcessFull>
  }
}
 800b43a:	bf00      	nop
 800b43c:	3708      	adds	r7, #8
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}
 800b442:	bf00      	nop
 800b444:	40015804 	.word	0x40015804

0800b448 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b082      	sub	sp, #8
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4a04      	ldr	r2, [pc, #16]	@ (800b468 <HAL_SAI_RxHalfCpltCallback+0x20>)
 800b456:	4293      	cmp	r3, r2
 800b458:	d101      	bne.n	800b45e <HAL_SAI_RxHalfCpltCallback+0x16>
  {
    AudioIn_ProcessHalf();
 800b45a:	f7ff fa35 	bl	800a8c8 <AudioIn_ProcessHalf>
  }
}
 800b45e:	bf00      	nop
 800b460:	3708      	adds	r7, #8
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}
 800b466:	bf00      	nop
 800b468:	40015824 	.word	0x40015824

0800b46c <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b082      	sub	sp, #8
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	4a04      	ldr	r2, [pc, #16]	@ (800b48c <HAL_SAI_RxCpltCallback+0x20>)
 800b47a:	4293      	cmp	r3, r2
 800b47c:	d101      	bne.n	800b482 <HAL_SAI_RxCpltCallback+0x16>
  {
    AudioIn_ProcessFull();
 800b47e:	f7ff fa43 	bl	800a908 <AudioIn_ProcessFull>
  }
}
 800b482:	bf00      	nop
 800b484:	3708      	adds	r7, #8
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop
 800b48c:	40015824 	.word	0x40015824

0800b490 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b084      	sub	sp, #16
 800b494:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800b496:	463b      	mov	r3, r7
 800b498:	2200      	movs	r2, #0
 800b49a:	601a      	str	r2, [r3, #0]
 800b49c:	605a      	str	r2, [r3, #4]
 800b49e:	609a      	str	r2, [r3, #8]
 800b4a0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800b4a2:	f7f5 fadd 	bl	8000a60 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800b4b2:	231f      	movs	r3, #31
 800b4b4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800b4b6:	2387      	movs	r3, #135	@ 0x87
 800b4b8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800b4d2:	463b      	mov	r3, r7
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f7f5 fafb 	bl	8000ad0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800b4da:	2004      	movs	r0, #4
 800b4dc:	f7f5 fad8 	bl	8000a90 <HAL_MPU_Enable>

}
 800b4e0:	bf00      	nop
 800b4e2:	3710      	adds	r7, #16
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}

0800b4e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800b4ec:	b672      	cpsid	i
}
 800b4ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800b4f0:	bf00      	nop
 800b4f2:	e7fd      	b.n	800b4f0 <Error_Handler+0x8>

0800b4f4 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 800b4f8:	4b5d      	ldr	r3, [pc, #372]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b4fa:	4a5e      	ldr	r2, [pc, #376]	@ (800b674 <MX_SAI1_Init+0x180>)
 800b4fc:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800b4fe:	4b5c      	ldr	r3, [pc, #368]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b500:	2200      	movs	r2, #0
 800b502:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800b504:	4b5a      	ldr	r3, [pc, #360]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b506:	2200      	movs	r2, #0
 800b508:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 800b50a:	4b59      	ldr	r3, [pc, #356]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b50c:	22c0      	movs	r2, #192	@ 0xc0
 800b50e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800b510:	4b57      	ldr	r3, [pc, #348]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b512:	2200      	movs	r2, #0
 800b514:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800b516:	4b56      	ldr	r3, [pc, #344]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b518:	2200      	movs	r2, #0
 800b51a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800b51c:	4b54      	ldr	r3, [pc, #336]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b51e:	2200      	movs	r2, #0
 800b520:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800b522:	4b53      	ldr	r3, [pc, #332]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b524:	2200      	movs	r2, #0
 800b526:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 800b528:	4b51      	ldr	r3, [pc, #324]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b52a:	2200      	movs	r2, #0
 800b52c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800b52e:	4b50      	ldr	r3, [pc, #320]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b530:	2200      	movs	r2, #0
 800b532:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800b534:	4b4e      	ldr	r3, [pc, #312]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b536:	2201      	movs	r2, #1
 800b538:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 800b53a:	4b4d      	ldr	r3, [pc, #308]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b53c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800b540:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800b542:	4b4b      	ldr	r3, [pc, #300]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b544:	2200      	movs	r2, #0
 800b546:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800b548:	4b49      	ldr	r3, [pc, #292]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b54a:	2200      	movs	r2, #0
 800b54c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800b54e:	4b48      	ldr	r3, [pc, #288]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b550:	2200      	movs	r2, #0
 800b552:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800b554:	4b46      	ldr	r3, [pc, #280]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b556:	2200      	movs	r2, #0
 800b558:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 800b55a:	4b45      	ldr	r3, [pc, #276]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b55c:	2200      	movs	r2, #0
 800b55e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 800b562:	4b43      	ldr	r3, [pc, #268]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b564:	2201      	movs	r2, #1
 800b566:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800b568:	4b41      	ldr	r3, [pc, #260]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b56a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b56e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 800b570:	4b3f      	ldr	r3, [pc, #252]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b572:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b576:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 800b578:	4b3d      	ldr	r3, [pc, #244]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b57a:	2201      	movs	r2, #1
 800b57c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800b57e:	4b3c      	ldr	r3, [pc, #240]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b580:	2200      	movs	r2, #0
 800b582:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800b584:	4b3a      	ldr	r3, [pc, #232]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b586:	2200      	movs	r2, #0
 800b588:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800b58a:	4b39      	ldr	r3, [pc, #228]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b58c:	2200      	movs	r2, #0
 800b58e:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 800b590:	4b37      	ldr	r3, [pc, #220]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b592:	2200      	movs	r2, #0
 800b594:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b596:	4b36      	ldr	r3, [pc, #216]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b598:	2280      	movs	r2, #128	@ 0x80
 800b59a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 800b59c:	4b34      	ldr	r3, [pc, #208]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b59e:	2208      	movs	r2, #8
 800b5a0:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x0000000F;
 800b5a2:	4b33      	ldr	r3, [pc, #204]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b5a4:	220f      	movs	r2, #15
 800b5a6:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800b5a8:	4831      	ldr	r0, [pc, #196]	@ (800b670 <MX_SAI1_Init+0x17c>)
 800b5aa:	f7fc ff45 	bl	8008438 <HAL_SAI_Init>
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d001      	beq.n	800b5b8 <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 800b5b4:	f7ff ff98 	bl	800b4e8 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 800b5b8:	4b2f      	ldr	r3, [pc, #188]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5ba:	4a30      	ldr	r2, [pc, #192]	@ (800b67c <MX_SAI1_Init+0x188>)
 800b5bc:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 800b5be:	4b2e      	ldr	r3, [pc, #184]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 800b5c4:	4b2c      	ldr	r3, [pc, #176]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5c6:	2203      	movs	r2, #3
 800b5c8:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 800b5ca:	4b2b      	ldr	r3, [pc, #172]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5cc:	22c0      	movs	r2, #192	@ 0xc0
 800b5ce:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800b5d0:	4b29      	ldr	r3, [pc, #164]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800b5d6:	4b28      	ldr	r3, [pc, #160]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5d8:	2200      	movs	r2, #0
 800b5da:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 800b5dc:	4b26      	ldr	r3, [pc, #152]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5de:	2201      	movs	r2, #1
 800b5e0:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800b5e2:	4b25      	ldr	r3, [pc, #148]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800b5e8:	4b23      	ldr	r3, [pc, #140]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800b5ee:	4b22      	ldr	r3, [pc, #136]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800b5f4:	4b20      	ldr	r3, [pc, #128]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800b5fa:	4b1f      	ldr	r3, [pc, #124]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800b600:	4b1d      	ldr	r3, [pc, #116]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b602:	2200      	movs	r2, #0
 800b604:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800b606:	4b1c      	ldr	r3, [pc, #112]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b608:	2200      	movs	r2, #0
 800b60a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 800b60c:	4b1a      	ldr	r3, [pc, #104]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b60e:	2200      	movs	r2, #0
 800b610:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 800b614:	4b18      	ldr	r3, [pc, #96]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b616:	2201      	movs	r2, #1
 800b618:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800b61a:	4b17      	ldr	r3, [pc, #92]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b61c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b620:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 800b622:	4b15      	ldr	r3, [pc, #84]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b624:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b628:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 800b62a:	4b13      	ldr	r3, [pc, #76]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b62c:	2201      	movs	r2, #1
 800b62e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800b630:	4b11      	ldr	r3, [pc, #68]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b632:	2200      	movs	r2, #0
 800b634:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800b636:	4b10      	ldr	r3, [pc, #64]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b638:	2200      	movs	r2, #0
 800b63a:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800b63c:	4b0e      	ldr	r3, [pc, #56]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b63e:	2200      	movs	r2, #0
 800b640:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 800b642:	4b0d      	ldr	r3, [pc, #52]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b644:	2200      	movs	r2, #0
 800b646:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800b648:	4b0b      	ldr	r3, [pc, #44]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b64a:	2280      	movs	r2, #128	@ 0x80
 800b64c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 800b64e:	4b0a      	ldr	r3, [pc, #40]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b650:	2208      	movs	r2, #8
 800b652:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000FFFF;
 800b654:	4b08      	ldr	r3, [pc, #32]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b656:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b65a:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 800b65c:	4806      	ldr	r0, [pc, #24]	@ (800b678 <MX_SAI1_Init+0x184>)
 800b65e:	f7fc feeb 	bl	8008438 <HAL_SAI_Init>
 800b662:	4603      	mov	r3, r0
 800b664:	2b00      	cmp	r3, #0
 800b666:	d001      	beq.n	800b66c <MX_SAI1_Init+0x178>
  {
    Error_Handler();
 800b668:	f7ff ff3e 	bl	800b4e8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800b66c:	bf00      	nop
 800b66e:	bd80      	pop	{r7, pc}
 800b670:	2400810c 	.word	0x2400810c
 800b674:	40015804 	.word	0x40015804
 800b678:	240081a4 	.word	0x240081a4
 800b67c:	40015824 	.word	0x40015824

0800b680 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b08a      	sub	sp, #40	@ 0x28
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	4a77      	ldr	r2, [pc, #476]	@ (800b86c <HAL_SAI_MspInit+0x1ec>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d171      	bne.n	800b776 <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 800b692:	4b77      	ldr	r3, [pc, #476]	@ (800b870 <HAL_SAI_MspInit+0x1f0>)
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d116      	bne.n	800b6c8 <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800b69a:	4b76      	ldr	r3, [pc, #472]	@ (800b874 <HAL_SAI_MspInit+0x1f4>)
 800b69c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b6a0:	4a74      	ldr	r2, [pc, #464]	@ (800b874 <HAL_SAI_MspInit+0x1f4>)
 800b6a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b6a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b6aa:	4b72      	ldr	r3, [pc, #456]	@ (800b874 <HAL_SAI_MspInit+0x1f4>)
 800b6ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b6b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b6b4:	613b      	str	r3, [r7, #16]
 800b6b6:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	2105      	movs	r1, #5
 800b6bc:	2057      	movs	r0, #87	@ 0x57
 800b6be:	f7f5 f99a 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 800b6c2:	2057      	movs	r0, #87	@ 0x57
 800b6c4:	f7f5 f9b1 	bl	8000a2a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 800b6c8:	4b69      	ldr	r3, [pc, #420]	@ (800b870 <HAL_SAI_MspInit+0x1f0>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	3301      	adds	r3, #1
 800b6ce:	4a68      	ldr	r2, [pc, #416]	@ (800b870 <HAL_SAI_MspInit+0x1f0>)
 800b6d0:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800b6d2:	2374      	movs	r3, #116	@ 0x74
 800b6d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6d6:	2302      	movs	r3, #2
 800b6d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6da:	2300      	movs	r3, #0
 800b6dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b6de:	2300      	movs	r3, #0
 800b6e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800b6e2:	2306      	movs	r3, #6
 800b6e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b6e6:	f107 0314 	add.w	r3, r7, #20
 800b6ea:	4619      	mov	r1, r3
 800b6ec:	4862      	ldr	r0, [pc, #392]	@ (800b878 <HAL_SAI_MspInit+0x1f8>)
 800b6ee:	f7f8 f877 	bl	80037e0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 800b6f2:	4b62      	ldr	r3, [pc, #392]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b6f4:	4a62      	ldr	r2, [pc, #392]	@ (800b880 <HAL_SAI_MspInit+0x200>)
 800b6f6:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 800b6f8:	4b60      	ldr	r3, [pc, #384]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b6fa:	2257      	movs	r2, #87	@ 0x57
 800b6fc:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b6fe:	4b5f      	ldr	r3, [pc, #380]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b700:	2240      	movs	r2, #64	@ 0x40
 800b702:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800b704:	4b5d      	ldr	r3, [pc, #372]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b706:	2200      	movs	r2, #0
 800b708:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 800b70a:	4b5c      	ldr	r3, [pc, #368]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b70c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b710:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800b712:	4b5a      	ldr	r3, [pc, #360]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b714:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b718:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800b71a:	4b58      	ldr	r3, [pc, #352]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b71c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800b720:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800b722:	4b56      	ldr	r3, [pc, #344]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b724:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b728:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 800b72a:	4b54      	ldr	r3, [pc, #336]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b72c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b730:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800b732:	4b52      	ldr	r3, [pc, #328]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b734:	2204      	movs	r2, #4
 800b736:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800b738:	4b50      	ldr	r3, [pc, #320]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b73a:	2200      	movs	r2, #0
 800b73c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 800b73e:	4b4f      	ldr	r3, [pc, #316]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b740:	2200      	movs	r2, #0
 800b742:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800b744:	4b4d      	ldr	r3, [pc, #308]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b746:	2200      	movs	r2, #0
 800b748:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 800b74a:	484c      	ldr	r0, [pc, #304]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b74c:	f7f5 fa00 	bl	8000b50 <HAL_DMA_Init>
 800b750:	4603      	mov	r3, r0
 800b752:	2b00      	cmp	r3, #0
 800b754:	d001      	beq.n	800b75a <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 800b756:	f7ff fec7 	bl	800b4e8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	4a47      	ldr	r2, [pc, #284]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b75e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800b762:	4a46      	ldr	r2, [pc, #280]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	4a44      	ldr	r2, [pc, #272]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b76c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800b770:	4a42      	ldr	r2, [pc, #264]	@ (800b87c <HAL_SAI_MspInit+0x1fc>)
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4a42      	ldr	r2, [pc, #264]	@ (800b884 <HAL_SAI_MspInit+0x204>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d171      	bne.n	800b864 <HAL_SAI_MspInit+0x1e4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 800b780:	4b3b      	ldr	r3, [pc, #236]	@ (800b870 <HAL_SAI_MspInit+0x1f0>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d116      	bne.n	800b7b6 <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800b788:	4b3a      	ldr	r3, [pc, #232]	@ (800b874 <HAL_SAI_MspInit+0x1f4>)
 800b78a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b78e:	4a39      	ldr	r2, [pc, #228]	@ (800b874 <HAL_SAI_MspInit+0x1f4>)
 800b790:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b794:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800b798:	4b36      	ldr	r3, [pc, #216]	@ (800b874 <HAL_SAI_MspInit+0x1f4>)
 800b79a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b79e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b7a2:	60fb      	str	r3, [r7, #12]
 800b7a4:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	2105      	movs	r1, #5
 800b7aa:	2057      	movs	r0, #87	@ 0x57
 800b7ac:	f7f5 f923 	bl	80009f6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 800b7b0:	2057      	movs	r0, #87	@ 0x57
 800b7b2:	f7f5 f93a 	bl	8000a2a <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 800b7b6:	4b2e      	ldr	r3, [pc, #184]	@ (800b870 <HAL_SAI_MspInit+0x1f0>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	3301      	adds	r3, #1
 800b7bc:	4a2c      	ldr	r2, [pc, #176]	@ (800b870 <HAL_SAI_MspInit+0x1f0>)
 800b7be:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800b7c0:	2308      	movs	r3, #8
 800b7c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b7c4:	2302      	movs	r3, #2
 800b7c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800b7d0:	2306      	movs	r3, #6
 800b7d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800b7d4:	f107 0314 	add.w	r3, r7, #20
 800b7d8:	4619      	mov	r1, r3
 800b7da:	4827      	ldr	r0, [pc, #156]	@ (800b878 <HAL_SAI_MspInit+0x1f8>)
 800b7dc:	f7f8 f800 	bl	80037e0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 800b7e0:	4b29      	ldr	r3, [pc, #164]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b7e2:	4a2a      	ldr	r2, [pc, #168]	@ (800b88c <HAL_SAI_MspInit+0x20c>)
 800b7e4:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 800b7e6:	4b28      	ldr	r3, [pc, #160]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b7e8:	2258      	movs	r2, #88	@ 0x58
 800b7ea:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b7ec:	4b26      	ldr	r3, [pc, #152]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800b7f2:	4b25      	ldr	r3, [pc, #148]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 800b7f8:	4b23      	ldr	r3, [pc, #140]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b7fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b7fe:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800b800:	4b21      	ldr	r3, [pc, #132]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b802:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800b806:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800b808:	4b1f      	ldr	r3, [pc, #124]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b80a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800b80e:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 800b810:	4b1d      	ldr	r3, [pc, #116]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b812:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b816:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 800b818:	4b1b      	ldr	r3, [pc, #108]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b81a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800b81e:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800b820:	4b19      	ldr	r3, [pc, #100]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b822:	2204      	movs	r2, #4
 800b824:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800b826:	4b18      	ldr	r3, [pc, #96]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b828:	2200      	movs	r2, #0
 800b82a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 800b82c:	4b16      	ldr	r3, [pc, #88]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b82e:	2200      	movs	r2, #0
 800b830:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800b832:	4b15      	ldr	r3, [pc, #84]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b834:	2200      	movs	r2, #0
 800b836:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 800b838:	4813      	ldr	r0, [pc, #76]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b83a:	f7f5 f989 	bl	8000b50 <HAL_DMA_Init>
 800b83e:	4603      	mov	r3, r0
 800b840:	2b00      	cmp	r3, #0
 800b842:	d001      	beq.n	800b848 <HAL_SAI_MspInit+0x1c8>
    {
      Error_Handler();
 800b844:	f7ff fe50 	bl	800b4e8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	4a0f      	ldr	r2, [pc, #60]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b84c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800b850:	4a0d      	ldr	r2, [pc, #52]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	4a0b      	ldr	r2, [pc, #44]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b85a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800b85e:	4a0a      	ldr	r2, [pc, #40]	@ (800b888 <HAL_SAI_MspInit+0x208>)
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 800b864:	bf00      	nop
 800b866:	3728      	adds	r7, #40	@ 0x28
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}
 800b86c:	40015804 	.word	0x40015804
 800b870:	2400832c 	.word	0x2400832c
 800b874:	58024400 	.word	0x58024400
 800b878:	58021000 	.word	0x58021000
 800b87c:	2400823c 	.word	0x2400823c
 800b880:	40020010 	.word	0x40020010
 800b884:	40015824 	.word	0x40015824
 800b888:	240082b4 	.word	0x240082b4
 800b88c:	40020028 	.word	0x40020028

0800b890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800b890:	b480      	push	{r7}
 800b892:	b083      	sub	sp, #12
 800b894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b896:	4b0a      	ldr	r3, [pc, #40]	@ (800b8c0 <HAL_MspInit+0x30>)
 800b898:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b89c:	4a08      	ldr	r2, [pc, #32]	@ (800b8c0 <HAL_MspInit+0x30>)
 800b89e:	f043 0302 	orr.w	r3, r3, #2
 800b8a2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800b8a6:	4b06      	ldr	r3, [pc, #24]	@ (800b8c0 <HAL_MspInit+0x30>)
 800b8a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b8ac:	f003 0302 	and.w	r3, r3, #2
 800b8b0:	607b      	str	r3, [r7, #4]
 800b8b2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b8b4:	bf00      	nop
 800b8b6:	370c      	adds	r7, #12
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8be:	4770      	bx	lr
 800b8c0:	58024400 	.word	0x58024400

0800b8c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800b8c8:	bf00      	nop
 800b8ca:	e7fd      	b.n	800b8c8 <NMI_Handler+0x4>

0800b8cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800b8d0:	bf00      	nop
 800b8d2:	e7fd      	b.n	800b8d0 <HardFault_Handler+0x4>

0800b8d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800b8d8:	bf00      	nop
 800b8da:	e7fd      	b.n	800b8d8 <MemManage_Handler+0x4>

0800b8dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800b8e0:	bf00      	nop
 800b8e2:	e7fd      	b.n	800b8e0 <BusFault_Handler+0x4>

0800b8e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800b8e8:	bf00      	nop
 800b8ea:	e7fd      	b.n	800b8e8 <UsageFault_Handler+0x4>

0800b8ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800b8f0:	bf00      	nop
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f8:	4770      	bx	lr

0800b8fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b8fa:	b480      	push	{r7}
 800b8fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800b8fe:	bf00      	nop
 800b900:	46bd      	mov	sp, r7
 800b902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b906:	4770      	bx	lr

0800b908 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800b908:	b480      	push	{r7}
 800b90a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800b90c:	bf00      	nop
 800b90e:	46bd      	mov	sp, r7
 800b910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b914:	4770      	bx	lr

0800b916 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800b916:	b580      	push	{r7, lr}
 800b918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800b91a:	f7f4 ff41 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800b91e:	bf00      	nop
 800b920:	bd80      	pop	{r7, pc}
	...

0800b924 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 800b928:	4802      	ldr	r0, [pc, #8]	@ (800b934 <DMA1_Stream0_IRQHandler+0x10>)
 800b92a:	f7f6 fc3b 	bl	80021a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800b92e:	bf00      	nop
 800b930:	bd80      	pop	{r7, pc}
 800b932:	bf00      	nop
 800b934:	2400823c 	.word	0x2400823c

0800b938 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 800b93c:	4802      	ldr	r0, [pc, #8]	@ (800b948 <DMA1_Stream1_IRQHandler+0x10>)
 800b93e:	f7f6 fc31 	bl	80021a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800b942:	bf00      	nop
 800b944:	bd80      	pop	{r7, pc}
 800b946:	bf00      	nop
 800b948:	240082b4 	.word	0x240082b4

0800b94c <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 800b950:	4803      	ldr	r0, [pc, #12]	@ (800b960 <SAI1_IRQHandler+0x14>)
 800b952:	f7fd f9f5 	bl	8008d40 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 800b956:	4803      	ldr	r0, [pc, #12]	@ (800b964 <SAI1_IRQHandler+0x18>)
 800b958:	f7fd f9f2 	bl	8008d40 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800b95c:	bf00      	nop
 800b95e:	bd80      	pop	{r7, pc}
 800b960:	2400810c 	.word	0x2400810c
 800b964:	240081a4 	.word	0x240081a4

0800b968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b086      	sub	sp, #24
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b970:	4a14      	ldr	r2, [pc, #80]	@ (800b9c4 <_sbrk+0x5c>)
 800b972:	4b15      	ldr	r3, [pc, #84]	@ (800b9c8 <_sbrk+0x60>)
 800b974:	1ad3      	subs	r3, r2, r3
 800b976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b978:	697b      	ldr	r3, [r7, #20]
 800b97a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b97c:	4b13      	ldr	r3, [pc, #76]	@ (800b9cc <_sbrk+0x64>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d102      	bne.n	800b98a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b984:	4b11      	ldr	r3, [pc, #68]	@ (800b9cc <_sbrk+0x64>)
 800b986:	4a12      	ldr	r2, [pc, #72]	@ (800b9d0 <_sbrk+0x68>)
 800b988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b98a:	4b10      	ldr	r3, [pc, #64]	@ (800b9cc <_sbrk+0x64>)
 800b98c:	681a      	ldr	r2, [r3, #0]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	4413      	add	r3, r2
 800b992:	693a      	ldr	r2, [r7, #16]
 800b994:	429a      	cmp	r2, r3
 800b996:	d207      	bcs.n	800b9a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b998:	f000 f9f4 	bl	800bd84 <__errno>
 800b99c:	4603      	mov	r3, r0
 800b99e:	220c      	movs	r2, #12
 800b9a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800b9a2:	f04f 33ff 	mov.w	r3, #4294967295
 800b9a6:	e009      	b.n	800b9bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b9a8:	4b08      	ldr	r3, [pc, #32]	@ (800b9cc <_sbrk+0x64>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b9ae:	4b07      	ldr	r3, [pc, #28]	@ (800b9cc <_sbrk+0x64>)
 800b9b0:	681a      	ldr	r2, [r3, #0]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	4413      	add	r3, r2
 800b9b6:	4a05      	ldr	r2, [pc, #20]	@ (800b9cc <_sbrk+0x64>)
 800b9b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3718      	adds	r7, #24
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}
 800b9c4:	24080000 	.word	0x24080000
 800b9c8:	00000400 	.word	0x00000400
 800b9cc:	24008330 	.word	0x24008330
 800b9d0:	24008510 	.word	0x24008510

0800b9d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800b9d8:	4b43      	ldr	r3, [pc, #268]	@ (800bae8 <SystemInit+0x114>)
 800b9da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b9de:	4a42      	ldr	r2, [pc, #264]	@ (800bae8 <SystemInit+0x114>)
 800b9e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b9e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800b9e8:	4b40      	ldr	r3, [pc, #256]	@ (800baec <SystemInit+0x118>)
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	f003 030f 	and.w	r3, r3, #15
 800b9f0:	2b06      	cmp	r3, #6
 800b9f2:	d807      	bhi.n	800ba04 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800b9f4:	4b3d      	ldr	r3, [pc, #244]	@ (800baec <SystemInit+0x118>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	f023 030f 	bic.w	r3, r3, #15
 800b9fc:	4a3b      	ldr	r2, [pc, #236]	@ (800baec <SystemInit+0x118>)
 800b9fe:	f043 0307 	orr.w	r3, r3, #7
 800ba02:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800ba04:	4b3a      	ldr	r3, [pc, #232]	@ (800baf0 <SystemInit+0x11c>)
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	4a39      	ldr	r2, [pc, #228]	@ (800baf0 <SystemInit+0x11c>)
 800ba0a:	f043 0301 	orr.w	r3, r3, #1
 800ba0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800ba10:	4b37      	ldr	r3, [pc, #220]	@ (800baf0 <SystemInit+0x11c>)
 800ba12:	2200      	movs	r2, #0
 800ba14:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800ba16:	4b36      	ldr	r3, [pc, #216]	@ (800baf0 <SystemInit+0x11c>)
 800ba18:	681a      	ldr	r2, [r3, #0]
 800ba1a:	4935      	ldr	r1, [pc, #212]	@ (800baf0 <SystemInit+0x11c>)
 800ba1c:	4b35      	ldr	r3, [pc, #212]	@ (800baf4 <SystemInit+0x120>)
 800ba1e:	4013      	ands	r3, r2
 800ba20:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800ba22:	4b32      	ldr	r3, [pc, #200]	@ (800baec <SystemInit+0x118>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f003 0308 	and.w	r3, r3, #8
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d007      	beq.n	800ba3e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800ba2e:	4b2f      	ldr	r3, [pc, #188]	@ (800baec <SystemInit+0x118>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f023 030f 	bic.w	r3, r3, #15
 800ba36:	4a2d      	ldr	r2, [pc, #180]	@ (800baec <SystemInit+0x118>)
 800ba38:	f043 0307 	orr.w	r3, r3, #7
 800ba3c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800ba3e:	4b2c      	ldr	r3, [pc, #176]	@ (800baf0 <SystemInit+0x11c>)
 800ba40:	2200      	movs	r2, #0
 800ba42:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800ba44:	4b2a      	ldr	r3, [pc, #168]	@ (800baf0 <SystemInit+0x11c>)
 800ba46:	2200      	movs	r2, #0
 800ba48:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800ba4a:	4b29      	ldr	r3, [pc, #164]	@ (800baf0 <SystemInit+0x11c>)
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800ba50:	4b27      	ldr	r3, [pc, #156]	@ (800baf0 <SystemInit+0x11c>)
 800ba52:	4a29      	ldr	r2, [pc, #164]	@ (800baf8 <SystemInit+0x124>)
 800ba54:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800ba56:	4b26      	ldr	r3, [pc, #152]	@ (800baf0 <SystemInit+0x11c>)
 800ba58:	4a28      	ldr	r2, [pc, #160]	@ (800bafc <SystemInit+0x128>)
 800ba5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800ba5c:	4b24      	ldr	r3, [pc, #144]	@ (800baf0 <SystemInit+0x11c>)
 800ba5e:	4a28      	ldr	r2, [pc, #160]	@ (800bb00 <SystemInit+0x12c>)
 800ba60:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800ba62:	4b23      	ldr	r3, [pc, #140]	@ (800baf0 <SystemInit+0x11c>)
 800ba64:	2200      	movs	r2, #0
 800ba66:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800ba68:	4b21      	ldr	r3, [pc, #132]	@ (800baf0 <SystemInit+0x11c>)
 800ba6a:	4a25      	ldr	r2, [pc, #148]	@ (800bb00 <SystemInit+0x12c>)
 800ba6c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800ba6e:	4b20      	ldr	r3, [pc, #128]	@ (800baf0 <SystemInit+0x11c>)
 800ba70:	2200      	movs	r2, #0
 800ba72:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800ba74:	4b1e      	ldr	r3, [pc, #120]	@ (800baf0 <SystemInit+0x11c>)
 800ba76:	4a22      	ldr	r2, [pc, #136]	@ (800bb00 <SystemInit+0x12c>)
 800ba78:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800ba7a:	4b1d      	ldr	r3, [pc, #116]	@ (800baf0 <SystemInit+0x11c>)
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800ba80:	4b1b      	ldr	r3, [pc, #108]	@ (800baf0 <SystemInit+0x11c>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	4a1a      	ldr	r2, [pc, #104]	@ (800baf0 <SystemInit+0x11c>)
 800ba86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ba8a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800ba8c:	4b18      	ldr	r3, [pc, #96]	@ (800baf0 <SystemInit+0x11c>)
 800ba8e:	2200      	movs	r2, #0
 800ba90:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800ba92:	4b1c      	ldr	r3, [pc, #112]	@ (800bb04 <SystemInit+0x130>)
 800ba94:	681a      	ldr	r2, [r3, #0]
 800ba96:	4b1c      	ldr	r3, [pc, #112]	@ (800bb08 <SystemInit+0x134>)
 800ba98:	4013      	ands	r3, r2
 800ba9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba9e:	d202      	bcs.n	800baa6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800baa0:	4b1a      	ldr	r3, [pc, #104]	@ (800bb0c <SystemInit+0x138>)
 800baa2:	2201      	movs	r2, #1
 800baa4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800baa6:	4b12      	ldr	r3, [pc, #72]	@ (800baf0 <SystemInit+0x11c>)
 800baa8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800baac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d113      	bne.n	800badc <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800bab4:	4b0e      	ldr	r3, [pc, #56]	@ (800baf0 <SystemInit+0x11c>)
 800bab6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800baba:	4a0d      	ldr	r2, [pc, #52]	@ (800baf0 <SystemInit+0x11c>)
 800babc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800bac0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800bac4:	4b12      	ldr	r3, [pc, #72]	@ (800bb10 <SystemInit+0x13c>)
 800bac6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800baca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800bacc:	4b08      	ldr	r3, [pc, #32]	@ (800baf0 <SystemInit+0x11c>)
 800bace:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800bad2:	4a07      	ldr	r2, [pc, #28]	@ (800baf0 <SystemInit+0x11c>)
 800bad4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bad8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800badc:	bf00      	nop
 800bade:	46bd      	mov	sp, r7
 800bae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae4:	4770      	bx	lr
 800bae6:	bf00      	nop
 800bae8:	e000ed00 	.word	0xe000ed00
 800baec:	52002000 	.word	0x52002000
 800baf0:	58024400 	.word	0x58024400
 800baf4:	eaf6ed7f 	.word	0xeaf6ed7f
 800baf8:	02020200 	.word	0x02020200
 800bafc:	01ff0000 	.word	0x01ff0000
 800bb00:	01010280 	.word	0x01010280
 800bb04:	5c001000 	.word	0x5c001000
 800bb08:	ffff0000 	.word	0xffff0000
 800bb0c:	51008108 	.word	0x51008108
 800bb10:	52004000 	.word	0x52004000

0800bb14 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800bb14:	b480      	push	{r7}
 800bb16:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800bb18:	4b09      	ldr	r3, [pc, #36]	@ (800bb40 <ExitRun0Mode+0x2c>)
 800bb1a:	68db      	ldr	r3, [r3, #12]
 800bb1c:	4a08      	ldr	r2, [pc, #32]	@ (800bb40 <ExitRun0Mode+0x2c>)
 800bb1e:	f043 0302 	orr.w	r3, r3, #2
 800bb22:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800bb24:	bf00      	nop
 800bb26:	4b06      	ldr	r3, [pc, #24]	@ (800bb40 <ExitRun0Mode+0x2c>)
 800bb28:	685b      	ldr	r3, [r3, #4]
 800bb2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d0f9      	beq.n	800bb26 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800bb32:	bf00      	nop
 800bb34:	bf00      	nop
 800bb36:	46bd      	mov	sp, r7
 800bb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3c:	4770      	bx	lr
 800bb3e:	bf00      	nop
 800bb40:	58024800 	.word	0x58024800

0800bb44 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800bb48:	4b22      	ldr	r3, [pc, #136]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb4a:	4a23      	ldr	r2, [pc, #140]	@ (800bbd8 <MX_USART1_UART_Init+0x94>)
 800bb4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800bb4e:	4b21      	ldr	r3, [pc, #132]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800bb54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800bb56:	4b1f      	ldr	r3, [pc, #124]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb58:	2200      	movs	r2, #0
 800bb5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800bb5c:	4b1d      	ldr	r3, [pc, #116]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb5e:	2200      	movs	r2, #0
 800bb60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800bb62:	4b1c      	ldr	r3, [pc, #112]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb64:	2200      	movs	r2, #0
 800bb66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800bb68:	4b1a      	ldr	r3, [pc, #104]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb6a:	220c      	movs	r2, #12
 800bb6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bb6e:	4b19      	ldr	r3, [pc, #100]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb70:	2200      	movs	r2, #0
 800bb72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800bb74:	4b17      	ldr	r3, [pc, #92]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb76:	2200      	movs	r2, #0
 800bb78:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800bb7a:	4b16      	ldr	r3, [pc, #88]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800bb80:	4b14      	ldr	r3, [pc, #80]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb82:	2200      	movs	r2, #0
 800bb84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800bb86:	4b13      	ldr	r3, [pc, #76]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb88:	2200      	movs	r2, #0
 800bb8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800bb8c:	4811      	ldr	r0, [pc, #68]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bb8e:	f7fd fbf9 	bl	8009384 <HAL_UART_Init>
 800bb92:	4603      	mov	r3, r0
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d001      	beq.n	800bb9c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800bb98:	f7ff fca6 	bl	800b4e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800bb9c:	2100      	movs	r1, #0
 800bb9e:	480d      	ldr	r0, [pc, #52]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bba0:	f7fe fc8f 	bl	800a4c2 <HAL_UARTEx_SetTxFifoThreshold>
 800bba4:	4603      	mov	r3, r0
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d001      	beq.n	800bbae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800bbaa:	f7ff fc9d 	bl	800b4e8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800bbae:	2100      	movs	r1, #0
 800bbb0:	4808      	ldr	r0, [pc, #32]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bbb2:	f7fe fcc4 	bl	800a53e <HAL_UARTEx_SetRxFifoThreshold>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d001      	beq.n	800bbc0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800bbbc:	f7ff fc94 	bl	800b4e8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800bbc0:	4804      	ldr	r0, [pc, #16]	@ (800bbd4 <MX_USART1_UART_Init+0x90>)
 800bbc2:	f7fe fc45 	bl	800a450 <HAL_UARTEx_DisableFifoMode>
 800bbc6:	4603      	mov	r3, r0
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d001      	beq.n	800bbd0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800bbcc:	f7ff fc8c 	bl	800b4e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800bbd0:	bf00      	nop
 800bbd2:	bd80      	pop	{r7, pc}
 800bbd4:	24008334 	.word	0x24008334
 800bbd8:	40011000 	.word	0x40011000

0800bbdc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b0ba      	sub	sp, #232	@ 0xe8
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bbe4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800bbe8:	2200      	movs	r2, #0
 800bbea:	601a      	str	r2, [r3, #0]
 800bbec:	605a      	str	r2, [r3, #4]
 800bbee:	609a      	str	r2, [r3, #8]
 800bbf0:	60da      	str	r2, [r3, #12]
 800bbf2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800bbf4:	f107 0310 	add.w	r3, r7, #16
 800bbf8:	22c0      	movs	r2, #192	@ 0xc0
 800bbfa:	2100      	movs	r1, #0
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	f000 f8b9 	bl	800bd74 <memset>
  if(uartHandle->Instance==USART1)
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	4a27      	ldr	r2, [pc, #156]	@ (800bca4 <HAL_UART_MspInit+0xc8>)
 800bc08:	4293      	cmp	r3, r2
 800bc0a:	d146      	bne.n	800bc9a <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800bc0c:	f04f 0201 	mov.w	r2, #1
 800bc10:	f04f 0300 	mov.w	r3, #0
 800bc14:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800bc1e:	f107 0310 	add.w	r3, r7, #16
 800bc22:	4618      	mov	r0, r3
 800bc24:	f7f9 ff0a 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 800bc28:	4603      	mov	r3, r0
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d001      	beq.n	800bc32 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800bc2e:	f7ff fc5b 	bl	800b4e8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800bc32:	4b1d      	ldr	r3, [pc, #116]	@ (800bca8 <HAL_UART_MspInit+0xcc>)
 800bc34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bc38:	4a1b      	ldr	r2, [pc, #108]	@ (800bca8 <HAL_UART_MspInit+0xcc>)
 800bc3a:	f043 0310 	orr.w	r3, r3, #16
 800bc3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800bc42:	4b19      	ldr	r3, [pc, #100]	@ (800bca8 <HAL_UART_MspInit+0xcc>)
 800bc44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bc48:	f003 0310 	and.w	r3, r3, #16
 800bc4c:	60fb      	str	r3, [r7, #12]
 800bc4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc50:	4b15      	ldr	r3, [pc, #84]	@ (800bca8 <HAL_UART_MspInit+0xcc>)
 800bc52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bc56:	4a14      	ldr	r2, [pc, #80]	@ (800bca8 <HAL_UART_MspInit+0xcc>)
 800bc58:	f043 0301 	orr.w	r3, r3, #1
 800bc5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bc60:	4b11      	ldr	r3, [pc, #68]	@ (800bca8 <HAL_UART_MspInit+0xcc>)
 800bc62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bc66:	f003 0301 	and.w	r3, r3, #1
 800bc6a:	60bb      	str	r3, [r7, #8]
 800bc6c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800bc6e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800bc72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc76:	2302      	movs	r3, #2
 800bc78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bc82:	2300      	movs	r3, #0
 800bc84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800bc88:	2307      	movs	r3, #7
 800bc8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc8e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800bc92:	4619      	mov	r1, r3
 800bc94:	4805      	ldr	r0, [pc, #20]	@ (800bcac <HAL_UART_MspInit+0xd0>)
 800bc96:	f7f7 fda3 	bl	80037e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800bc9a:	bf00      	nop
 800bc9c:	37e8      	adds	r7, #232	@ 0xe8
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}
 800bca2:	bf00      	nop
 800bca4:	40011000 	.word	0x40011000
 800bca8:	58024400 	.word	0x58024400
 800bcac:	58020000 	.word	0x58020000

0800bcb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800bcb0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800bcec <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800bcb4:	f7ff ff2e 	bl	800bb14 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800bcb8:	f7ff fe8c 	bl	800b9d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800bcbc:	480c      	ldr	r0, [pc, #48]	@ (800bcf0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800bcbe:	490d      	ldr	r1, [pc, #52]	@ (800bcf4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800bcc0:	4a0d      	ldr	r2, [pc, #52]	@ (800bcf8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800bcc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800bcc4:	e002      	b.n	800bccc <LoopCopyDataInit>

0800bcc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800bcc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800bcc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800bcca:	3304      	adds	r3, #4

0800bccc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800bccc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800bcce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800bcd0:	d3f9      	bcc.n	800bcc6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800bcd2:	4a0a      	ldr	r2, [pc, #40]	@ (800bcfc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800bcd4:	4c0a      	ldr	r4, [pc, #40]	@ (800bd00 <LoopFillZerobss+0x22>)
  movs r3, #0
 800bcd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 800bcd8:	e001      	b.n	800bcde <LoopFillZerobss>

0800bcda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800bcda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800bcdc:	3204      	adds	r2, #4

0800bcde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800bcde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800bce0:	d3fb      	bcc.n	800bcda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800bce2:	f000 f855 	bl	800bd90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800bce6:	f7ff fa1b 	bl	800b120 <main>
  bx  lr
 800bcea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800bcec:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800bcf0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800bcf4:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 800bcf8:	0800ca8c 	.word	0x0800ca8c
  ldr r2, =_sbss
 800bcfc:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 800bd00:	24008510 	.word	0x24008510

0800bd04 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800bd04:	e7fe      	b.n	800bd04 <ADC3_IRQHandler>
	...

0800bd08 <sniprintf>:
 800bd08:	b40c      	push	{r2, r3}
 800bd0a:	b530      	push	{r4, r5, lr}
 800bd0c:	4b18      	ldr	r3, [pc, #96]	@ (800bd70 <sniprintf+0x68>)
 800bd0e:	1e0c      	subs	r4, r1, #0
 800bd10:	681d      	ldr	r5, [r3, #0]
 800bd12:	b09d      	sub	sp, #116	@ 0x74
 800bd14:	da08      	bge.n	800bd28 <sniprintf+0x20>
 800bd16:	238b      	movs	r3, #139	@ 0x8b
 800bd18:	602b      	str	r3, [r5, #0]
 800bd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd1e:	b01d      	add	sp, #116	@ 0x74
 800bd20:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bd24:	b002      	add	sp, #8
 800bd26:	4770      	bx	lr
 800bd28:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bd2c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bd30:	f04f 0300 	mov.w	r3, #0
 800bd34:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bd36:	bf14      	ite	ne
 800bd38:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bd3c:	4623      	moveq	r3, r4
 800bd3e:	9304      	str	r3, [sp, #16]
 800bd40:	9307      	str	r3, [sp, #28]
 800bd42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bd46:	9002      	str	r0, [sp, #8]
 800bd48:	9006      	str	r0, [sp, #24]
 800bd4a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bd4e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bd50:	ab21      	add	r3, sp, #132	@ 0x84
 800bd52:	a902      	add	r1, sp, #8
 800bd54:	4628      	mov	r0, r5
 800bd56:	9301      	str	r3, [sp, #4]
 800bd58:	f000 f994 	bl	800c084 <_svfiprintf_r>
 800bd5c:	1c43      	adds	r3, r0, #1
 800bd5e:	bfbc      	itt	lt
 800bd60:	238b      	movlt	r3, #139	@ 0x8b
 800bd62:	602b      	strlt	r3, [r5, #0]
 800bd64:	2c00      	cmp	r4, #0
 800bd66:	d0da      	beq.n	800bd1e <sniprintf+0x16>
 800bd68:	9b02      	ldr	r3, [sp, #8]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	701a      	strb	r2, [r3, #0]
 800bd6e:	e7d6      	b.n	800bd1e <sniprintf+0x16>
 800bd70:	24000010 	.word	0x24000010

0800bd74 <memset>:
 800bd74:	4402      	add	r2, r0
 800bd76:	4603      	mov	r3, r0
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d100      	bne.n	800bd7e <memset+0xa>
 800bd7c:	4770      	bx	lr
 800bd7e:	f803 1b01 	strb.w	r1, [r3], #1
 800bd82:	e7f9      	b.n	800bd78 <memset+0x4>

0800bd84 <__errno>:
 800bd84:	4b01      	ldr	r3, [pc, #4]	@ (800bd8c <__errno+0x8>)
 800bd86:	6818      	ldr	r0, [r3, #0]
 800bd88:	4770      	bx	lr
 800bd8a:	bf00      	nop
 800bd8c:	24000010 	.word	0x24000010

0800bd90 <__libc_init_array>:
 800bd90:	b570      	push	{r4, r5, r6, lr}
 800bd92:	4d0d      	ldr	r5, [pc, #52]	@ (800bdc8 <__libc_init_array+0x38>)
 800bd94:	4c0d      	ldr	r4, [pc, #52]	@ (800bdcc <__libc_init_array+0x3c>)
 800bd96:	1b64      	subs	r4, r4, r5
 800bd98:	10a4      	asrs	r4, r4, #2
 800bd9a:	2600      	movs	r6, #0
 800bd9c:	42a6      	cmp	r6, r4
 800bd9e:	d109      	bne.n	800bdb4 <__libc_init_array+0x24>
 800bda0:	4d0b      	ldr	r5, [pc, #44]	@ (800bdd0 <__libc_init_array+0x40>)
 800bda2:	4c0c      	ldr	r4, [pc, #48]	@ (800bdd4 <__libc_init_array+0x44>)
 800bda4:	f000 fc64 	bl	800c670 <_init>
 800bda8:	1b64      	subs	r4, r4, r5
 800bdaa:	10a4      	asrs	r4, r4, #2
 800bdac:	2600      	movs	r6, #0
 800bdae:	42a6      	cmp	r6, r4
 800bdb0:	d105      	bne.n	800bdbe <__libc_init_array+0x2e>
 800bdb2:	bd70      	pop	{r4, r5, r6, pc}
 800bdb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdb8:	4798      	blx	r3
 800bdba:	3601      	adds	r6, #1
 800bdbc:	e7ee      	b.n	800bd9c <__libc_init_array+0xc>
 800bdbe:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdc2:	4798      	blx	r3
 800bdc4:	3601      	adds	r6, #1
 800bdc6:	e7f2      	b.n	800bdae <__libc_init_array+0x1e>
 800bdc8:	0800ca84 	.word	0x0800ca84
 800bdcc:	0800ca84 	.word	0x0800ca84
 800bdd0:	0800ca84 	.word	0x0800ca84
 800bdd4:	0800ca88 	.word	0x0800ca88

0800bdd8 <__retarget_lock_acquire_recursive>:
 800bdd8:	4770      	bx	lr

0800bdda <__retarget_lock_release_recursive>:
 800bdda:	4770      	bx	lr

0800bddc <_free_r>:
 800bddc:	b538      	push	{r3, r4, r5, lr}
 800bdde:	4605      	mov	r5, r0
 800bde0:	2900      	cmp	r1, #0
 800bde2:	d041      	beq.n	800be68 <_free_r+0x8c>
 800bde4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bde8:	1f0c      	subs	r4, r1, #4
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	bfb8      	it	lt
 800bdee:	18e4      	addlt	r4, r4, r3
 800bdf0:	f000 f8e0 	bl	800bfb4 <__malloc_lock>
 800bdf4:	4a1d      	ldr	r2, [pc, #116]	@ (800be6c <_free_r+0x90>)
 800bdf6:	6813      	ldr	r3, [r2, #0]
 800bdf8:	b933      	cbnz	r3, 800be08 <_free_r+0x2c>
 800bdfa:	6063      	str	r3, [r4, #4]
 800bdfc:	6014      	str	r4, [r2, #0]
 800bdfe:	4628      	mov	r0, r5
 800be00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be04:	f000 b8dc 	b.w	800bfc0 <__malloc_unlock>
 800be08:	42a3      	cmp	r3, r4
 800be0a:	d908      	bls.n	800be1e <_free_r+0x42>
 800be0c:	6820      	ldr	r0, [r4, #0]
 800be0e:	1821      	adds	r1, r4, r0
 800be10:	428b      	cmp	r3, r1
 800be12:	bf01      	itttt	eq
 800be14:	6819      	ldreq	r1, [r3, #0]
 800be16:	685b      	ldreq	r3, [r3, #4]
 800be18:	1809      	addeq	r1, r1, r0
 800be1a:	6021      	streq	r1, [r4, #0]
 800be1c:	e7ed      	b.n	800bdfa <_free_r+0x1e>
 800be1e:	461a      	mov	r2, r3
 800be20:	685b      	ldr	r3, [r3, #4]
 800be22:	b10b      	cbz	r3, 800be28 <_free_r+0x4c>
 800be24:	42a3      	cmp	r3, r4
 800be26:	d9fa      	bls.n	800be1e <_free_r+0x42>
 800be28:	6811      	ldr	r1, [r2, #0]
 800be2a:	1850      	adds	r0, r2, r1
 800be2c:	42a0      	cmp	r0, r4
 800be2e:	d10b      	bne.n	800be48 <_free_r+0x6c>
 800be30:	6820      	ldr	r0, [r4, #0]
 800be32:	4401      	add	r1, r0
 800be34:	1850      	adds	r0, r2, r1
 800be36:	4283      	cmp	r3, r0
 800be38:	6011      	str	r1, [r2, #0]
 800be3a:	d1e0      	bne.n	800bdfe <_free_r+0x22>
 800be3c:	6818      	ldr	r0, [r3, #0]
 800be3e:	685b      	ldr	r3, [r3, #4]
 800be40:	6053      	str	r3, [r2, #4]
 800be42:	4408      	add	r0, r1
 800be44:	6010      	str	r0, [r2, #0]
 800be46:	e7da      	b.n	800bdfe <_free_r+0x22>
 800be48:	d902      	bls.n	800be50 <_free_r+0x74>
 800be4a:	230c      	movs	r3, #12
 800be4c:	602b      	str	r3, [r5, #0]
 800be4e:	e7d6      	b.n	800bdfe <_free_r+0x22>
 800be50:	6820      	ldr	r0, [r4, #0]
 800be52:	1821      	adds	r1, r4, r0
 800be54:	428b      	cmp	r3, r1
 800be56:	bf04      	itt	eq
 800be58:	6819      	ldreq	r1, [r3, #0]
 800be5a:	685b      	ldreq	r3, [r3, #4]
 800be5c:	6063      	str	r3, [r4, #4]
 800be5e:	bf04      	itt	eq
 800be60:	1809      	addeq	r1, r1, r0
 800be62:	6021      	streq	r1, [r4, #0]
 800be64:	6054      	str	r4, [r2, #4]
 800be66:	e7ca      	b.n	800bdfe <_free_r+0x22>
 800be68:	bd38      	pop	{r3, r4, r5, pc}
 800be6a:	bf00      	nop
 800be6c:	2400850c 	.word	0x2400850c

0800be70 <sbrk_aligned>:
 800be70:	b570      	push	{r4, r5, r6, lr}
 800be72:	4e0f      	ldr	r6, [pc, #60]	@ (800beb0 <sbrk_aligned+0x40>)
 800be74:	460c      	mov	r4, r1
 800be76:	6831      	ldr	r1, [r6, #0]
 800be78:	4605      	mov	r5, r0
 800be7a:	b911      	cbnz	r1, 800be82 <sbrk_aligned+0x12>
 800be7c:	f000 fba4 	bl	800c5c8 <_sbrk_r>
 800be80:	6030      	str	r0, [r6, #0]
 800be82:	4621      	mov	r1, r4
 800be84:	4628      	mov	r0, r5
 800be86:	f000 fb9f 	bl	800c5c8 <_sbrk_r>
 800be8a:	1c43      	adds	r3, r0, #1
 800be8c:	d103      	bne.n	800be96 <sbrk_aligned+0x26>
 800be8e:	f04f 34ff 	mov.w	r4, #4294967295
 800be92:	4620      	mov	r0, r4
 800be94:	bd70      	pop	{r4, r5, r6, pc}
 800be96:	1cc4      	adds	r4, r0, #3
 800be98:	f024 0403 	bic.w	r4, r4, #3
 800be9c:	42a0      	cmp	r0, r4
 800be9e:	d0f8      	beq.n	800be92 <sbrk_aligned+0x22>
 800bea0:	1a21      	subs	r1, r4, r0
 800bea2:	4628      	mov	r0, r5
 800bea4:	f000 fb90 	bl	800c5c8 <_sbrk_r>
 800bea8:	3001      	adds	r0, #1
 800beaa:	d1f2      	bne.n	800be92 <sbrk_aligned+0x22>
 800beac:	e7ef      	b.n	800be8e <sbrk_aligned+0x1e>
 800beae:	bf00      	nop
 800beb0:	24008508 	.word	0x24008508

0800beb4 <_malloc_r>:
 800beb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800beb8:	1ccd      	adds	r5, r1, #3
 800beba:	f025 0503 	bic.w	r5, r5, #3
 800bebe:	3508      	adds	r5, #8
 800bec0:	2d0c      	cmp	r5, #12
 800bec2:	bf38      	it	cc
 800bec4:	250c      	movcc	r5, #12
 800bec6:	2d00      	cmp	r5, #0
 800bec8:	4606      	mov	r6, r0
 800beca:	db01      	blt.n	800bed0 <_malloc_r+0x1c>
 800becc:	42a9      	cmp	r1, r5
 800bece:	d904      	bls.n	800beda <_malloc_r+0x26>
 800bed0:	230c      	movs	r3, #12
 800bed2:	6033      	str	r3, [r6, #0]
 800bed4:	2000      	movs	r0, #0
 800bed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800beda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bfb0 <_malloc_r+0xfc>
 800bede:	f000 f869 	bl	800bfb4 <__malloc_lock>
 800bee2:	f8d8 3000 	ldr.w	r3, [r8]
 800bee6:	461c      	mov	r4, r3
 800bee8:	bb44      	cbnz	r4, 800bf3c <_malloc_r+0x88>
 800beea:	4629      	mov	r1, r5
 800beec:	4630      	mov	r0, r6
 800beee:	f7ff ffbf 	bl	800be70 <sbrk_aligned>
 800bef2:	1c43      	adds	r3, r0, #1
 800bef4:	4604      	mov	r4, r0
 800bef6:	d158      	bne.n	800bfaa <_malloc_r+0xf6>
 800bef8:	f8d8 4000 	ldr.w	r4, [r8]
 800befc:	4627      	mov	r7, r4
 800befe:	2f00      	cmp	r7, #0
 800bf00:	d143      	bne.n	800bf8a <_malloc_r+0xd6>
 800bf02:	2c00      	cmp	r4, #0
 800bf04:	d04b      	beq.n	800bf9e <_malloc_r+0xea>
 800bf06:	6823      	ldr	r3, [r4, #0]
 800bf08:	4639      	mov	r1, r7
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	eb04 0903 	add.w	r9, r4, r3
 800bf10:	f000 fb5a 	bl	800c5c8 <_sbrk_r>
 800bf14:	4581      	cmp	r9, r0
 800bf16:	d142      	bne.n	800bf9e <_malloc_r+0xea>
 800bf18:	6821      	ldr	r1, [r4, #0]
 800bf1a:	1a6d      	subs	r5, r5, r1
 800bf1c:	4629      	mov	r1, r5
 800bf1e:	4630      	mov	r0, r6
 800bf20:	f7ff ffa6 	bl	800be70 <sbrk_aligned>
 800bf24:	3001      	adds	r0, #1
 800bf26:	d03a      	beq.n	800bf9e <_malloc_r+0xea>
 800bf28:	6823      	ldr	r3, [r4, #0]
 800bf2a:	442b      	add	r3, r5
 800bf2c:	6023      	str	r3, [r4, #0]
 800bf2e:	f8d8 3000 	ldr.w	r3, [r8]
 800bf32:	685a      	ldr	r2, [r3, #4]
 800bf34:	bb62      	cbnz	r2, 800bf90 <_malloc_r+0xdc>
 800bf36:	f8c8 7000 	str.w	r7, [r8]
 800bf3a:	e00f      	b.n	800bf5c <_malloc_r+0xa8>
 800bf3c:	6822      	ldr	r2, [r4, #0]
 800bf3e:	1b52      	subs	r2, r2, r5
 800bf40:	d420      	bmi.n	800bf84 <_malloc_r+0xd0>
 800bf42:	2a0b      	cmp	r2, #11
 800bf44:	d917      	bls.n	800bf76 <_malloc_r+0xc2>
 800bf46:	1961      	adds	r1, r4, r5
 800bf48:	42a3      	cmp	r3, r4
 800bf4a:	6025      	str	r5, [r4, #0]
 800bf4c:	bf18      	it	ne
 800bf4e:	6059      	strne	r1, [r3, #4]
 800bf50:	6863      	ldr	r3, [r4, #4]
 800bf52:	bf08      	it	eq
 800bf54:	f8c8 1000 	streq.w	r1, [r8]
 800bf58:	5162      	str	r2, [r4, r5]
 800bf5a:	604b      	str	r3, [r1, #4]
 800bf5c:	4630      	mov	r0, r6
 800bf5e:	f000 f82f 	bl	800bfc0 <__malloc_unlock>
 800bf62:	f104 000b 	add.w	r0, r4, #11
 800bf66:	1d23      	adds	r3, r4, #4
 800bf68:	f020 0007 	bic.w	r0, r0, #7
 800bf6c:	1ac2      	subs	r2, r0, r3
 800bf6e:	bf1c      	itt	ne
 800bf70:	1a1b      	subne	r3, r3, r0
 800bf72:	50a3      	strne	r3, [r4, r2]
 800bf74:	e7af      	b.n	800bed6 <_malloc_r+0x22>
 800bf76:	6862      	ldr	r2, [r4, #4]
 800bf78:	42a3      	cmp	r3, r4
 800bf7a:	bf0c      	ite	eq
 800bf7c:	f8c8 2000 	streq.w	r2, [r8]
 800bf80:	605a      	strne	r2, [r3, #4]
 800bf82:	e7eb      	b.n	800bf5c <_malloc_r+0xa8>
 800bf84:	4623      	mov	r3, r4
 800bf86:	6864      	ldr	r4, [r4, #4]
 800bf88:	e7ae      	b.n	800bee8 <_malloc_r+0x34>
 800bf8a:	463c      	mov	r4, r7
 800bf8c:	687f      	ldr	r7, [r7, #4]
 800bf8e:	e7b6      	b.n	800befe <_malloc_r+0x4a>
 800bf90:	461a      	mov	r2, r3
 800bf92:	685b      	ldr	r3, [r3, #4]
 800bf94:	42a3      	cmp	r3, r4
 800bf96:	d1fb      	bne.n	800bf90 <_malloc_r+0xdc>
 800bf98:	2300      	movs	r3, #0
 800bf9a:	6053      	str	r3, [r2, #4]
 800bf9c:	e7de      	b.n	800bf5c <_malloc_r+0xa8>
 800bf9e:	230c      	movs	r3, #12
 800bfa0:	6033      	str	r3, [r6, #0]
 800bfa2:	4630      	mov	r0, r6
 800bfa4:	f000 f80c 	bl	800bfc0 <__malloc_unlock>
 800bfa8:	e794      	b.n	800bed4 <_malloc_r+0x20>
 800bfaa:	6005      	str	r5, [r0, #0]
 800bfac:	e7d6      	b.n	800bf5c <_malloc_r+0xa8>
 800bfae:	bf00      	nop
 800bfb0:	2400850c 	.word	0x2400850c

0800bfb4 <__malloc_lock>:
 800bfb4:	4801      	ldr	r0, [pc, #4]	@ (800bfbc <__malloc_lock+0x8>)
 800bfb6:	f7ff bf0f 	b.w	800bdd8 <__retarget_lock_acquire_recursive>
 800bfba:	bf00      	nop
 800bfbc:	24008504 	.word	0x24008504

0800bfc0 <__malloc_unlock>:
 800bfc0:	4801      	ldr	r0, [pc, #4]	@ (800bfc8 <__malloc_unlock+0x8>)
 800bfc2:	f7ff bf0a 	b.w	800bdda <__retarget_lock_release_recursive>
 800bfc6:	bf00      	nop
 800bfc8:	24008504 	.word	0x24008504

0800bfcc <__ssputs_r>:
 800bfcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfd0:	688e      	ldr	r6, [r1, #8]
 800bfd2:	461f      	mov	r7, r3
 800bfd4:	42be      	cmp	r6, r7
 800bfd6:	680b      	ldr	r3, [r1, #0]
 800bfd8:	4682      	mov	sl, r0
 800bfda:	460c      	mov	r4, r1
 800bfdc:	4690      	mov	r8, r2
 800bfde:	d82d      	bhi.n	800c03c <__ssputs_r+0x70>
 800bfe0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bfe4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bfe8:	d026      	beq.n	800c038 <__ssputs_r+0x6c>
 800bfea:	6965      	ldr	r5, [r4, #20]
 800bfec:	6909      	ldr	r1, [r1, #16]
 800bfee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bff2:	eba3 0901 	sub.w	r9, r3, r1
 800bff6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bffa:	1c7b      	adds	r3, r7, #1
 800bffc:	444b      	add	r3, r9
 800bffe:	106d      	asrs	r5, r5, #1
 800c000:	429d      	cmp	r5, r3
 800c002:	bf38      	it	cc
 800c004:	461d      	movcc	r5, r3
 800c006:	0553      	lsls	r3, r2, #21
 800c008:	d527      	bpl.n	800c05a <__ssputs_r+0x8e>
 800c00a:	4629      	mov	r1, r5
 800c00c:	f7ff ff52 	bl	800beb4 <_malloc_r>
 800c010:	4606      	mov	r6, r0
 800c012:	b360      	cbz	r0, 800c06e <__ssputs_r+0xa2>
 800c014:	6921      	ldr	r1, [r4, #16]
 800c016:	464a      	mov	r2, r9
 800c018:	f000 fae6 	bl	800c5e8 <memcpy>
 800c01c:	89a3      	ldrh	r3, [r4, #12]
 800c01e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c022:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c026:	81a3      	strh	r3, [r4, #12]
 800c028:	6126      	str	r6, [r4, #16]
 800c02a:	6165      	str	r5, [r4, #20]
 800c02c:	444e      	add	r6, r9
 800c02e:	eba5 0509 	sub.w	r5, r5, r9
 800c032:	6026      	str	r6, [r4, #0]
 800c034:	60a5      	str	r5, [r4, #8]
 800c036:	463e      	mov	r6, r7
 800c038:	42be      	cmp	r6, r7
 800c03a:	d900      	bls.n	800c03e <__ssputs_r+0x72>
 800c03c:	463e      	mov	r6, r7
 800c03e:	6820      	ldr	r0, [r4, #0]
 800c040:	4632      	mov	r2, r6
 800c042:	4641      	mov	r1, r8
 800c044:	f000 faa6 	bl	800c594 <memmove>
 800c048:	68a3      	ldr	r3, [r4, #8]
 800c04a:	1b9b      	subs	r3, r3, r6
 800c04c:	60a3      	str	r3, [r4, #8]
 800c04e:	6823      	ldr	r3, [r4, #0]
 800c050:	4433      	add	r3, r6
 800c052:	6023      	str	r3, [r4, #0]
 800c054:	2000      	movs	r0, #0
 800c056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c05a:	462a      	mov	r2, r5
 800c05c:	f000 fad2 	bl	800c604 <_realloc_r>
 800c060:	4606      	mov	r6, r0
 800c062:	2800      	cmp	r0, #0
 800c064:	d1e0      	bne.n	800c028 <__ssputs_r+0x5c>
 800c066:	6921      	ldr	r1, [r4, #16]
 800c068:	4650      	mov	r0, sl
 800c06a:	f7ff feb7 	bl	800bddc <_free_r>
 800c06e:	230c      	movs	r3, #12
 800c070:	f8ca 3000 	str.w	r3, [sl]
 800c074:	89a3      	ldrh	r3, [r4, #12]
 800c076:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c07a:	81a3      	strh	r3, [r4, #12]
 800c07c:	f04f 30ff 	mov.w	r0, #4294967295
 800c080:	e7e9      	b.n	800c056 <__ssputs_r+0x8a>
	...

0800c084 <_svfiprintf_r>:
 800c084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c088:	4698      	mov	r8, r3
 800c08a:	898b      	ldrh	r3, [r1, #12]
 800c08c:	061b      	lsls	r3, r3, #24
 800c08e:	b09d      	sub	sp, #116	@ 0x74
 800c090:	4607      	mov	r7, r0
 800c092:	460d      	mov	r5, r1
 800c094:	4614      	mov	r4, r2
 800c096:	d510      	bpl.n	800c0ba <_svfiprintf_r+0x36>
 800c098:	690b      	ldr	r3, [r1, #16]
 800c09a:	b973      	cbnz	r3, 800c0ba <_svfiprintf_r+0x36>
 800c09c:	2140      	movs	r1, #64	@ 0x40
 800c09e:	f7ff ff09 	bl	800beb4 <_malloc_r>
 800c0a2:	6028      	str	r0, [r5, #0]
 800c0a4:	6128      	str	r0, [r5, #16]
 800c0a6:	b930      	cbnz	r0, 800c0b6 <_svfiprintf_r+0x32>
 800c0a8:	230c      	movs	r3, #12
 800c0aa:	603b      	str	r3, [r7, #0]
 800c0ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c0b0:	b01d      	add	sp, #116	@ 0x74
 800c0b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0b6:	2340      	movs	r3, #64	@ 0x40
 800c0b8:	616b      	str	r3, [r5, #20]
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0be:	2320      	movs	r3, #32
 800c0c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c0c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c0c8:	2330      	movs	r3, #48	@ 0x30
 800c0ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c268 <_svfiprintf_r+0x1e4>
 800c0ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c0d2:	f04f 0901 	mov.w	r9, #1
 800c0d6:	4623      	mov	r3, r4
 800c0d8:	469a      	mov	sl, r3
 800c0da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0de:	b10a      	cbz	r2, 800c0e4 <_svfiprintf_r+0x60>
 800c0e0:	2a25      	cmp	r2, #37	@ 0x25
 800c0e2:	d1f9      	bne.n	800c0d8 <_svfiprintf_r+0x54>
 800c0e4:	ebba 0b04 	subs.w	fp, sl, r4
 800c0e8:	d00b      	beq.n	800c102 <_svfiprintf_r+0x7e>
 800c0ea:	465b      	mov	r3, fp
 800c0ec:	4622      	mov	r2, r4
 800c0ee:	4629      	mov	r1, r5
 800c0f0:	4638      	mov	r0, r7
 800c0f2:	f7ff ff6b 	bl	800bfcc <__ssputs_r>
 800c0f6:	3001      	adds	r0, #1
 800c0f8:	f000 80a7 	beq.w	800c24a <_svfiprintf_r+0x1c6>
 800c0fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0fe:	445a      	add	r2, fp
 800c100:	9209      	str	r2, [sp, #36]	@ 0x24
 800c102:	f89a 3000 	ldrb.w	r3, [sl]
 800c106:	2b00      	cmp	r3, #0
 800c108:	f000 809f 	beq.w	800c24a <_svfiprintf_r+0x1c6>
 800c10c:	2300      	movs	r3, #0
 800c10e:	f04f 32ff 	mov.w	r2, #4294967295
 800c112:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c116:	f10a 0a01 	add.w	sl, sl, #1
 800c11a:	9304      	str	r3, [sp, #16]
 800c11c:	9307      	str	r3, [sp, #28]
 800c11e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c122:	931a      	str	r3, [sp, #104]	@ 0x68
 800c124:	4654      	mov	r4, sl
 800c126:	2205      	movs	r2, #5
 800c128:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c12c:	484e      	ldr	r0, [pc, #312]	@ (800c268 <_svfiprintf_r+0x1e4>)
 800c12e:	f7f4 f8df 	bl	80002f0 <memchr>
 800c132:	9a04      	ldr	r2, [sp, #16]
 800c134:	b9d8      	cbnz	r0, 800c16e <_svfiprintf_r+0xea>
 800c136:	06d0      	lsls	r0, r2, #27
 800c138:	bf44      	itt	mi
 800c13a:	2320      	movmi	r3, #32
 800c13c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c140:	0711      	lsls	r1, r2, #28
 800c142:	bf44      	itt	mi
 800c144:	232b      	movmi	r3, #43	@ 0x2b
 800c146:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c14a:	f89a 3000 	ldrb.w	r3, [sl]
 800c14e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c150:	d015      	beq.n	800c17e <_svfiprintf_r+0xfa>
 800c152:	9a07      	ldr	r2, [sp, #28]
 800c154:	4654      	mov	r4, sl
 800c156:	2000      	movs	r0, #0
 800c158:	f04f 0c0a 	mov.w	ip, #10
 800c15c:	4621      	mov	r1, r4
 800c15e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c162:	3b30      	subs	r3, #48	@ 0x30
 800c164:	2b09      	cmp	r3, #9
 800c166:	d94b      	bls.n	800c200 <_svfiprintf_r+0x17c>
 800c168:	b1b0      	cbz	r0, 800c198 <_svfiprintf_r+0x114>
 800c16a:	9207      	str	r2, [sp, #28]
 800c16c:	e014      	b.n	800c198 <_svfiprintf_r+0x114>
 800c16e:	eba0 0308 	sub.w	r3, r0, r8
 800c172:	fa09 f303 	lsl.w	r3, r9, r3
 800c176:	4313      	orrs	r3, r2
 800c178:	9304      	str	r3, [sp, #16]
 800c17a:	46a2      	mov	sl, r4
 800c17c:	e7d2      	b.n	800c124 <_svfiprintf_r+0xa0>
 800c17e:	9b03      	ldr	r3, [sp, #12]
 800c180:	1d19      	adds	r1, r3, #4
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	9103      	str	r1, [sp, #12]
 800c186:	2b00      	cmp	r3, #0
 800c188:	bfbb      	ittet	lt
 800c18a:	425b      	neglt	r3, r3
 800c18c:	f042 0202 	orrlt.w	r2, r2, #2
 800c190:	9307      	strge	r3, [sp, #28]
 800c192:	9307      	strlt	r3, [sp, #28]
 800c194:	bfb8      	it	lt
 800c196:	9204      	strlt	r2, [sp, #16]
 800c198:	7823      	ldrb	r3, [r4, #0]
 800c19a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c19c:	d10a      	bne.n	800c1b4 <_svfiprintf_r+0x130>
 800c19e:	7863      	ldrb	r3, [r4, #1]
 800c1a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1a2:	d132      	bne.n	800c20a <_svfiprintf_r+0x186>
 800c1a4:	9b03      	ldr	r3, [sp, #12]
 800c1a6:	1d1a      	adds	r2, r3, #4
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	9203      	str	r2, [sp, #12]
 800c1ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c1b0:	3402      	adds	r4, #2
 800c1b2:	9305      	str	r3, [sp, #20]
 800c1b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c278 <_svfiprintf_r+0x1f4>
 800c1b8:	7821      	ldrb	r1, [r4, #0]
 800c1ba:	2203      	movs	r2, #3
 800c1bc:	4650      	mov	r0, sl
 800c1be:	f7f4 f897 	bl	80002f0 <memchr>
 800c1c2:	b138      	cbz	r0, 800c1d4 <_svfiprintf_r+0x150>
 800c1c4:	9b04      	ldr	r3, [sp, #16]
 800c1c6:	eba0 000a 	sub.w	r0, r0, sl
 800c1ca:	2240      	movs	r2, #64	@ 0x40
 800c1cc:	4082      	lsls	r2, r0
 800c1ce:	4313      	orrs	r3, r2
 800c1d0:	3401      	adds	r4, #1
 800c1d2:	9304      	str	r3, [sp, #16]
 800c1d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1d8:	4824      	ldr	r0, [pc, #144]	@ (800c26c <_svfiprintf_r+0x1e8>)
 800c1da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c1de:	2206      	movs	r2, #6
 800c1e0:	f7f4 f886 	bl	80002f0 <memchr>
 800c1e4:	2800      	cmp	r0, #0
 800c1e6:	d036      	beq.n	800c256 <_svfiprintf_r+0x1d2>
 800c1e8:	4b21      	ldr	r3, [pc, #132]	@ (800c270 <_svfiprintf_r+0x1ec>)
 800c1ea:	bb1b      	cbnz	r3, 800c234 <_svfiprintf_r+0x1b0>
 800c1ec:	9b03      	ldr	r3, [sp, #12]
 800c1ee:	3307      	adds	r3, #7
 800c1f0:	f023 0307 	bic.w	r3, r3, #7
 800c1f4:	3308      	adds	r3, #8
 800c1f6:	9303      	str	r3, [sp, #12]
 800c1f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1fa:	4433      	add	r3, r6
 800c1fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1fe:	e76a      	b.n	800c0d6 <_svfiprintf_r+0x52>
 800c200:	fb0c 3202 	mla	r2, ip, r2, r3
 800c204:	460c      	mov	r4, r1
 800c206:	2001      	movs	r0, #1
 800c208:	e7a8      	b.n	800c15c <_svfiprintf_r+0xd8>
 800c20a:	2300      	movs	r3, #0
 800c20c:	3401      	adds	r4, #1
 800c20e:	9305      	str	r3, [sp, #20]
 800c210:	4619      	mov	r1, r3
 800c212:	f04f 0c0a 	mov.w	ip, #10
 800c216:	4620      	mov	r0, r4
 800c218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c21c:	3a30      	subs	r2, #48	@ 0x30
 800c21e:	2a09      	cmp	r2, #9
 800c220:	d903      	bls.n	800c22a <_svfiprintf_r+0x1a6>
 800c222:	2b00      	cmp	r3, #0
 800c224:	d0c6      	beq.n	800c1b4 <_svfiprintf_r+0x130>
 800c226:	9105      	str	r1, [sp, #20]
 800c228:	e7c4      	b.n	800c1b4 <_svfiprintf_r+0x130>
 800c22a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c22e:	4604      	mov	r4, r0
 800c230:	2301      	movs	r3, #1
 800c232:	e7f0      	b.n	800c216 <_svfiprintf_r+0x192>
 800c234:	ab03      	add	r3, sp, #12
 800c236:	9300      	str	r3, [sp, #0]
 800c238:	462a      	mov	r2, r5
 800c23a:	4b0e      	ldr	r3, [pc, #56]	@ (800c274 <_svfiprintf_r+0x1f0>)
 800c23c:	a904      	add	r1, sp, #16
 800c23e:	4638      	mov	r0, r7
 800c240:	f3af 8000 	nop.w
 800c244:	1c42      	adds	r2, r0, #1
 800c246:	4606      	mov	r6, r0
 800c248:	d1d6      	bne.n	800c1f8 <_svfiprintf_r+0x174>
 800c24a:	89ab      	ldrh	r3, [r5, #12]
 800c24c:	065b      	lsls	r3, r3, #25
 800c24e:	f53f af2d 	bmi.w	800c0ac <_svfiprintf_r+0x28>
 800c252:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c254:	e72c      	b.n	800c0b0 <_svfiprintf_r+0x2c>
 800c256:	ab03      	add	r3, sp, #12
 800c258:	9300      	str	r3, [sp, #0]
 800c25a:	462a      	mov	r2, r5
 800c25c:	4b05      	ldr	r3, [pc, #20]	@ (800c274 <_svfiprintf_r+0x1f0>)
 800c25e:	a904      	add	r1, sp, #16
 800c260:	4638      	mov	r0, r7
 800c262:	f000 f879 	bl	800c358 <_printf_i>
 800c266:	e7ed      	b.n	800c244 <_svfiprintf_r+0x1c0>
 800c268:	0800ca48 	.word	0x0800ca48
 800c26c:	0800ca52 	.word	0x0800ca52
 800c270:	00000000 	.word	0x00000000
 800c274:	0800bfcd 	.word	0x0800bfcd
 800c278:	0800ca4e 	.word	0x0800ca4e

0800c27c <_printf_common>:
 800c27c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c280:	4616      	mov	r6, r2
 800c282:	4698      	mov	r8, r3
 800c284:	688a      	ldr	r2, [r1, #8]
 800c286:	690b      	ldr	r3, [r1, #16]
 800c288:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c28c:	4293      	cmp	r3, r2
 800c28e:	bfb8      	it	lt
 800c290:	4613      	movlt	r3, r2
 800c292:	6033      	str	r3, [r6, #0]
 800c294:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c298:	4607      	mov	r7, r0
 800c29a:	460c      	mov	r4, r1
 800c29c:	b10a      	cbz	r2, 800c2a2 <_printf_common+0x26>
 800c29e:	3301      	adds	r3, #1
 800c2a0:	6033      	str	r3, [r6, #0]
 800c2a2:	6823      	ldr	r3, [r4, #0]
 800c2a4:	0699      	lsls	r1, r3, #26
 800c2a6:	bf42      	ittt	mi
 800c2a8:	6833      	ldrmi	r3, [r6, #0]
 800c2aa:	3302      	addmi	r3, #2
 800c2ac:	6033      	strmi	r3, [r6, #0]
 800c2ae:	6825      	ldr	r5, [r4, #0]
 800c2b0:	f015 0506 	ands.w	r5, r5, #6
 800c2b4:	d106      	bne.n	800c2c4 <_printf_common+0x48>
 800c2b6:	f104 0a19 	add.w	sl, r4, #25
 800c2ba:	68e3      	ldr	r3, [r4, #12]
 800c2bc:	6832      	ldr	r2, [r6, #0]
 800c2be:	1a9b      	subs	r3, r3, r2
 800c2c0:	42ab      	cmp	r3, r5
 800c2c2:	dc26      	bgt.n	800c312 <_printf_common+0x96>
 800c2c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c2c8:	6822      	ldr	r2, [r4, #0]
 800c2ca:	3b00      	subs	r3, #0
 800c2cc:	bf18      	it	ne
 800c2ce:	2301      	movne	r3, #1
 800c2d0:	0692      	lsls	r2, r2, #26
 800c2d2:	d42b      	bmi.n	800c32c <_printf_common+0xb0>
 800c2d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c2d8:	4641      	mov	r1, r8
 800c2da:	4638      	mov	r0, r7
 800c2dc:	47c8      	blx	r9
 800c2de:	3001      	adds	r0, #1
 800c2e0:	d01e      	beq.n	800c320 <_printf_common+0xa4>
 800c2e2:	6823      	ldr	r3, [r4, #0]
 800c2e4:	6922      	ldr	r2, [r4, #16]
 800c2e6:	f003 0306 	and.w	r3, r3, #6
 800c2ea:	2b04      	cmp	r3, #4
 800c2ec:	bf02      	ittt	eq
 800c2ee:	68e5      	ldreq	r5, [r4, #12]
 800c2f0:	6833      	ldreq	r3, [r6, #0]
 800c2f2:	1aed      	subeq	r5, r5, r3
 800c2f4:	68a3      	ldr	r3, [r4, #8]
 800c2f6:	bf0c      	ite	eq
 800c2f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c2fc:	2500      	movne	r5, #0
 800c2fe:	4293      	cmp	r3, r2
 800c300:	bfc4      	itt	gt
 800c302:	1a9b      	subgt	r3, r3, r2
 800c304:	18ed      	addgt	r5, r5, r3
 800c306:	2600      	movs	r6, #0
 800c308:	341a      	adds	r4, #26
 800c30a:	42b5      	cmp	r5, r6
 800c30c:	d11a      	bne.n	800c344 <_printf_common+0xc8>
 800c30e:	2000      	movs	r0, #0
 800c310:	e008      	b.n	800c324 <_printf_common+0xa8>
 800c312:	2301      	movs	r3, #1
 800c314:	4652      	mov	r2, sl
 800c316:	4641      	mov	r1, r8
 800c318:	4638      	mov	r0, r7
 800c31a:	47c8      	blx	r9
 800c31c:	3001      	adds	r0, #1
 800c31e:	d103      	bne.n	800c328 <_printf_common+0xac>
 800c320:	f04f 30ff 	mov.w	r0, #4294967295
 800c324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c328:	3501      	adds	r5, #1
 800c32a:	e7c6      	b.n	800c2ba <_printf_common+0x3e>
 800c32c:	18e1      	adds	r1, r4, r3
 800c32e:	1c5a      	adds	r2, r3, #1
 800c330:	2030      	movs	r0, #48	@ 0x30
 800c332:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c336:	4422      	add	r2, r4
 800c338:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c33c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c340:	3302      	adds	r3, #2
 800c342:	e7c7      	b.n	800c2d4 <_printf_common+0x58>
 800c344:	2301      	movs	r3, #1
 800c346:	4622      	mov	r2, r4
 800c348:	4641      	mov	r1, r8
 800c34a:	4638      	mov	r0, r7
 800c34c:	47c8      	blx	r9
 800c34e:	3001      	adds	r0, #1
 800c350:	d0e6      	beq.n	800c320 <_printf_common+0xa4>
 800c352:	3601      	adds	r6, #1
 800c354:	e7d9      	b.n	800c30a <_printf_common+0x8e>
	...

0800c358 <_printf_i>:
 800c358:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c35c:	7e0f      	ldrb	r7, [r1, #24]
 800c35e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c360:	2f78      	cmp	r7, #120	@ 0x78
 800c362:	4691      	mov	r9, r2
 800c364:	4680      	mov	r8, r0
 800c366:	460c      	mov	r4, r1
 800c368:	469a      	mov	sl, r3
 800c36a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c36e:	d807      	bhi.n	800c380 <_printf_i+0x28>
 800c370:	2f62      	cmp	r7, #98	@ 0x62
 800c372:	d80a      	bhi.n	800c38a <_printf_i+0x32>
 800c374:	2f00      	cmp	r7, #0
 800c376:	f000 80d1 	beq.w	800c51c <_printf_i+0x1c4>
 800c37a:	2f58      	cmp	r7, #88	@ 0x58
 800c37c:	f000 80b8 	beq.w	800c4f0 <_printf_i+0x198>
 800c380:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c384:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c388:	e03a      	b.n	800c400 <_printf_i+0xa8>
 800c38a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c38e:	2b15      	cmp	r3, #21
 800c390:	d8f6      	bhi.n	800c380 <_printf_i+0x28>
 800c392:	a101      	add	r1, pc, #4	@ (adr r1, 800c398 <_printf_i+0x40>)
 800c394:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c398:	0800c3f1 	.word	0x0800c3f1
 800c39c:	0800c405 	.word	0x0800c405
 800c3a0:	0800c381 	.word	0x0800c381
 800c3a4:	0800c381 	.word	0x0800c381
 800c3a8:	0800c381 	.word	0x0800c381
 800c3ac:	0800c381 	.word	0x0800c381
 800c3b0:	0800c405 	.word	0x0800c405
 800c3b4:	0800c381 	.word	0x0800c381
 800c3b8:	0800c381 	.word	0x0800c381
 800c3bc:	0800c381 	.word	0x0800c381
 800c3c0:	0800c381 	.word	0x0800c381
 800c3c4:	0800c503 	.word	0x0800c503
 800c3c8:	0800c42f 	.word	0x0800c42f
 800c3cc:	0800c4bd 	.word	0x0800c4bd
 800c3d0:	0800c381 	.word	0x0800c381
 800c3d4:	0800c381 	.word	0x0800c381
 800c3d8:	0800c525 	.word	0x0800c525
 800c3dc:	0800c381 	.word	0x0800c381
 800c3e0:	0800c42f 	.word	0x0800c42f
 800c3e4:	0800c381 	.word	0x0800c381
 800c3e8:	0800c381 	.word	0x0800c381
 800c3ec:	0800c4c5 	.word	0x0800c4c5
 800c3f0:	6833      	ldr	r3, [r6, #0]
 800c3f2:	1d1a      	adds	r2, r3, #4
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	6032      	str	r2, [r6, #0]
 800c3f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c3fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c400:	2301      	movs	r3, #1
 800c402:	e09c      	b.n	800c53e <_printf_i+0x1e6>
 800c404:	6833      	ldr	r3, [r6, #0]
 800c406:	6820      	ldr	r0, [r4, #0]
 800c408:	1d19      	adds	r1, r3, #4
 800c40a:	6031      	str	r1, [r6, #0]
 800c40c:	0606      	lsls	r6, r0, #24
 800c40e:	d501      	bpl.n	800c414 <_printf_i+0xbc>
 800c410:	681d      	ldr	r5, [r3, #0]
 800c412:	e003      	b.n	800c41c <_printf_i+0xc4>
 800c414:	0645      	lsls	r5, r0, #25
 800c416:	d5fb      	bpl.n	800c410 <_printf_i+0xb8>
 800c418:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c41c:	2d00      	cmp	r5, #0
 800c41e:	da03      	bge.n	800c428 <_printf_i+0xd0>
 800c420:	232d      	movs	r3, #45	@ 0x2d
 800c422:	426d      	negs	r5, r5
 800c424:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c428:	4858      	ldr	r0, [pc, #352]	@ (800c58c <_printf_i+0x234>)
 800c42a:	230a      	movs	r3, #10
 800c42c:	e011      	b.n	800c452 <_printf_i+0xfa>
 800c42e:	6821      	ldr	r1, [r4, #0]
 800c430:	6833      	ldr	r3, [r6, #0]
 800c432:	0608      	lsls	r0, r1, #24
 800c434:	f853 5b04 	ldr.w	r5, [r3], #4
 800c438:	d402      	bmi.n	800c440 <_printf_i+0xe8>
 800c43a:	0649      	lsls	r1, r1, #25
 800c43c:	bf48      	it	mi
 800c43e:	b2ad      	uxthmi	r5, r5
 800c440:	2f6f      	cmp	r7, #111	@ 0x6f
 800c442:	4852      	ldr	r0, [pc, #328]	@ (800c58c <_printf_i+0x234>)
 800c444:	6033      	str	r3, [r6, #0]
 800c446:	bf14      	ite	ne
 800c448:	230a      	movne	r3, #10
 800c44a:	2308      	moveq	r3, #8
 800c44c:	2100      	movs	r1, #0
 800c44e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c452:	6866      	ldr	r6, [r4, #4]
 800c454:	60a6      	str	r6, [r4, #8]
 800c456:	2e00      	cmp	r6, #0
 800c458:	db05      	blt.n	800c466 <_printf_i+0x10e>
 800c45a:	6821      	ldr	r1, [r4, #0]
 800c45c:	432e      	orrs	r6, r5
 800c45e:	f021 0104 	bic.w	r1, r1, #4
 800c462:	6021      	str	r1, [r4, #0]
 800c464:	d04b      	beq.n	800c4fe <_printf_i+0x1a6>
 800c466:	4616      	mov	r6, r2
 800c468:	fbb5 f1f3 	udiv	r1, r5, r3
 800c46c:	fb03 5711 	mls	r7, r3, r1, r5
 800c470:	5dc7      	ldrb	r7, [r0, r7]
 800c472:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c476:	462f      	mov	r7, r5
 800c478:	42bb      	cmp	r3, r7
 800c47a:	460d      	mov	r5, r1
 800c47c:	d9f4      	bls.n	800c468 <_printf_i+0x110>
 800c47e:	2b08      	cmp	r3, #8
 800c480:	d10b      	bne.n	800c49a <_printf_i+0x142>
 800c482:	6823      	ldr	r3, [r4, #0]
 800c484:	07df      	lsls	r7, r3, #31
 800c486:	d508      	bpl.n	800c49a <_printf_i+0x142>
 800c488:	6923      	ldr	r3, [r4, #16]
 800c48a:	6861      	ldr	r1, [r4, #4]
 800c48c:	4299      	cmp	r1, r3
 800c48e:	bfde      	ittt	le
 800c490:	2330      	movle	r3, #48	@ 0x30
 800c492:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c496:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c49a:	1b92      	subs	r2, r2, r6
 800c49c:	6122      	str	r2, [r4, #16]
 800c49e:	f8cd a000 	str.w	sl, [sp]
 800c4a2:	464b      	mov	r3, r9
 800c4a4:	aa03      	add	r2, sp, #12
 800c4a6:	4621      	mov	r1, r4
 800c4a8:	4640      	mov	r0, r8
 800c4aa:	f7ff fee7 	bl	800c27c <_printf_common>
 800c4ae:	3001      	adds	r0, #1
 800c4b0:	d14a      	bne.n	800c548 <_printf_i+0x1f0>
 800c4b2:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b6:	b004      	add	sp, #16
 800c4b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4bc:	6823      	ldr	r3, [r4, #0]
 800c4be:	f043 0320 	orr.w	r3, r3, #32
 800c4c2:	6023      	str	r3, [r4, #0]
 800c4c4:	4832      	ldr	r0, [pc, #200]	@ (800c590 <_printf_i+0x238>)
 800c4c6:	2778      	movs	r7, #120	@ 0x78
 800c4c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c4cc:	6823      	ldr	r3, [r4, #0]
 800c4ce:	6831      	ldr	r1, [r6, #0]
 800c4d0:	061f      	lsls	r7, r3, #24
 800c4d2:	f851 5b04 	ldr.w	r5, [r1], #4
 800c4d6:	d402      	bmi.n	800c4de <_printf_i+0x186>
 800c4d8:	065f      	lsls	r7, r3, #25
 800c4da:	bf48      	it	mi
 800c4dc:	b2ad      	uxthmi	r5, r5
 800c4de:	6031      	str	r1, [r6, #0]
 800c4e0:	07d9      	lsls	r1, r3, #31
 800c4e2:	bf44      	itt	mi
 800c4e4:	f043 0320 	orrmi.w	r3, r3, #32
 800c4e8:	6023      	strmi	r3, [r4, #0]
 800c4ea:	b11d      	cbz	r5, 800c4f4 <_printf_i+0x19c>
 800c4ec:	2310      	movs	r3, #16
 800c4ee:	e7ad      	b.n	800c44c <_printf_i+0xf4>
 800c4f0:	4826      	ldr	r0, [pc, #152]	@ (800c58c <_printf_i+0x234>)
 800c4f2:	e7e9      	b.n	800c4c8 <_printf_i+0x170>
 800c4f4:	6823      	ldr	r3, [r4, #0]
 800c4f6:	f023 0320 	bic.w	r3, r3, #32
 800c4fa:	6023      	str	r3, [r4, #0]
 800c4fc:	e7f6      	b.n	800c4ec <_printf_i+0x194>
 800c4fe:	4616      	mov	r6, r2
 800c500:	e7bd      	b.n	800c47e <_printf_i+0x126>
 800c502:	6833      	ldr	r3, [r6, #0]
 800c504:	6825      	ldr	r5, [r4, #0]
 800c506:	6961      	ldr	r1, [r4, #20]
 800c508:	1d18      	adds	r0, r3, #4
 800c50a:	6030      	str	r0, [r6, #0]
 800c50c:	062e      	lsls	r6, r5, #24
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	d501      	bpl.n	800c516 <_printf_i+0x1be>
 800c512:	6019      	str	r1, [r3, #0]
 800c514:	e002      	b.n	800c51c <_printf_i+0x1c4>
 800c516:	0668      	lsls	r0, r5, #25
 800c518:	d5fb      	bpl.n	800c512 <_printf_i+0x1ba>
 800c51a:	8019      	strh	r1, [r3, #0]
 800c51c:	2300      	movs	r3, #0
 800c51e:	6123      	str	r3, [r4, #16]
 800c520:	4616      	mov	r6, r2
 800c522:	e7bc      	b.n	800c49e <_printf_i+0x146>
 800c524:	6833      	ldr	r3, [r6, #0]
 800c526:	1d1a      	adds	r2, r3, #4
 800c528:	6032      	str	r2, [r6, #0]
 800c52a:	681e      	ldr	r6, [r3, #0]
 800c52c:	6862      	ldr	r2, [r4, #4]
 800c52e:	2100      	movs	r1, #0
 800c530:	4630      	mov	r0, r6
 800c532:	f7f3 fedd 	bl	80002f0 <memchr>
 800c536:	b108      	cbz	r0, 800c53c <_printf_i+0x1e4>
 800c538:	1b80      	subs	r0, r0, r6
 800c53a:	6060      	str	r0, [r4, #4]
 800c53c:	6863      	ldr	r3, [r4, #4]
 800c53e:	6123      	str	r3, [r4, #16]
 800c540:	2300      	movs	r3, #0
 800c542:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c546:	e7aa      	b.n	800c49e <_printf_i+0x146>
 800c548:	6923      	ldr	r3, [r4, #16]
 800c54a:	4632      	mov	r2, r6
 800c54c:	4649      	mov	r1, r9
 800c54e:	4640      	mov	r0, r8
 800c550:	47d0      	blx	sl
 800c552:	3001      	adds	r0, #1
 800c554:	d0ad      	beq.n	800c4b2 <_printf_i+0x15a>
 800c556:	6823      	ldr	r3, [r4, #0]
 800c558:	079b      	lsls	r3, r3, #30
 800c55a:	d413      	bmi.n	800c584 <_printf_i+0x22c>
 800c55c:	68e0      	ldr	r0, [r4, #12]
 800c55e:	9b03      	ldr	r3, [sp, #12]
 800c560:	4298      	cmp	r0, r3
 800c562:	bfb8      	it	lt
 800c564:	4618      	movlt	r0, r3
 800c566:	e7a6      	b.n	800c4b6 <_printf_i+0x15e>
 800c568:	2301      	movs	r3, #1
 800c56a:	4632      	mov	r2, r6
 800c56c:	4649      	mov	r1, r9
 800c56e:	4640      	mov	r0, r8
 800c570:	47d0      	blx	sl
 800c572:	3001      	adds	r0, #1
 800c574:	d09d      	beq.n	800c4b2 <_printf_i+0x15a>
 800c576:	3501      	adds	r5, #1
 800c578:	68e3      	ldr	r3, [r4, #12]
 800c57a:	9903      	ldr	r1, [sp, #12]
 800c57c:	1a5b      	subs	r3, r3, r1
 800c57e:	42ab      	cmp	r3, r5
 800c580:	dcf2      	bgt.n	800c568 <_printf_i+0x210>
 800c582:	e7eb      	b.n	800c55c <_printf_i+0x204>
 800c584:	2500      	movs	r5, #0
 800c586:	f104 0619 	add.w	r6, r4, #25
 800c58a:	e7f5      	b.n	800c578 <_printf_i+0x220>
 800c58c:	0800ca59 	.word	0x0800ca59
 800c590:	0800ca6a 	.word	0x0800ca6a

0800c594 <memmove>:
 800c594:	4288      	cmp	r0, r1
 800c596:	b510      	push	{r4, lr}
 800c598:	eb01 0402 	add.w	r4, r1, r2
 800c59c:	d902      	bls.n	800c5a4 <memmove+0x10>
 800c59e:	4284      	cmp	r4, r0
 800c5a0:	4623      	mov	r3, r4
 800c5a2:	d807      	bhi.n	800c5b4 <memmove+0x20>
 800c5a4:	1e43      	subs	r3, r0, #1
 800c5a6:	42a1      	cmp	r1, r4
 800c5a8:	d008      	beq.n	800c5bc <memmove+0x28>
 800c5aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c5ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c5b2:	e7f8      	b.n	800c5a6 <memmove+0x12>
 800c5b4:	4402      	add	r2, r0
 800c5b6:	4601      	mov	r1, r0
 800c5b8:	428a      	cmp	r2, r1
 800c5ba:	d100      	bne.n	800c5be <memmove+0x2a>
 800c5bc:	bd10      	pop	{r4, pc}
 800c5be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c5c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c5c6:	e7f7      	b.n	800c5b8 <memmove+0x24>

0800c5c8 <_sbrk_r>:
 800c5c8:	b538      	push	{r3, r4, r5, lr}
 800c5ca:	4d06      	ldr	r5, [pc, #24]	@ (800c5e4 <_sbrk_r+0x1c>)
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	4604      	mov	r4, r0
 800c5d0:	4608      	mov	r0, r1
 800c5d2:	602b      	str	r3, [r5, #0]
 800c5d4:	f7ff f9c8 	bl	800b968 <_sbrk>
 800c5d8:	1c43      	adds	r3, r0, #1
 800c5da:	d102      	bne.n	800c5e2 <_sbrk_r+0x1a>
 800c5dc:	682b      	ldr	r3, [r5, #0]
 800c5de:	b103      	cbz	r3, 800c5e2 <_sbrk_r+0x1a>
 800c5e0:	6023      	str	r3, [r4, #0]
 800c5e2:	bd38      	pop	{r3, r4, r5, pc}
 800c5e4:	24008500 	.word	0x24008500

0800c5e8 <memcpy>:
 800c5e8:	440a      	add	r2, r1
 800c5ea:	4291      	cmp	r1, r2
 800c5ec:	f100 33ff 	add.w	r3, r0, #4294967295
 800c5f0:	d100      	bne.n	800c5f4 <memcpy+0xc>
 800c5f2:	4770      	bx	lr
 800c5f4:	b510      	push	{r4, lr}
 800c5f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c5fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c5fe:	4291      	cmp	r1, r2
 800c600:	d1f9      	bne.n	800c5f6 <memcpy+0xe>
 800c602:	bd10      	pop	{r4, pc}

0800c604 <_realloc_r>:
 800c604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c608:	4607      	mov	r7, r0
 800c60a:	4614      	mov	r4, r2
 800c60c:	460d      	mov	r5, r1
 800c60e:	b921      	cbnz	r1, 800c61a <_realloc_r+0x16>
 800c610:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c614:	4611      	mov	r1, r2
 800c616:	f7ff bc4d 	b.w	800beb4 <_malloc_r>
 800c61a:	b92a      	cbnz	r2, 800c628 <_realloc_r+0x24>
 800c61c:	f7ff fbde 	bl	800bddc <_free_r>
 800c620:	4625      	mov	r5, r4
 800c622:	4628      	mov	r0, r5
 800c624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c628:	f000 f81a 	bl	800c660 <_malloc_usable_size_r>
 800c62c:	4284      	cmp	r4, r0
 800c62e:	4606      	mov	r6, r0
 800c630:	d802      	bhi.n	800c638 <_realloc_r+0x34>
 800c632:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c636:	d8f4      	bhi.n	800c622 <_realloc_r+0x1e>
 800c638:	4621      	mov	r1, r4
 800c63a:	4638      	mov	r0, r7
 800c63c:	f7ff fc3a 	bl	800beb4 <_malloc_r>
 800c640:	4680      	mov	r8, r0
 800c642:	b908      	cbnz	r0, 800c648 <_realloc_r+0x44>
 800c644:	4645      	mov	r5, r8
 800c646:	e7ec      	b.n	800c622 <_realloc_r+0x1e>
 800c648:	42b4      	cmp	r4, r6
 800c64a:	4622      	mov	r2, r4
 800c64c:	4629      	mov	r1, r5
 800c64e:	bf28      	it	cs
 800c650:	4632      	movcs	r2, r6
 800c652:	f7ff ffc9 	bl	800c5e8 <memcpy>
 800c656:	4629      	mov	r1, r5
 800c658:	4638      	mov	r0, r7
 800c65a:	f7ff fbbf 	bl	800bddc <_free_r>
 800c65e:	e7f1      	b.n	800c644 <_realloc_r+0x40>

0800c660 <_malloc_usable_size_r>:
 800c660:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c664:	1f18      	subs	r0, r3, #4
 800c666:	2b00      	cmp	r3, #0
 800c668:	bfbc      	itt	lt
 800c66a:	580b      	ldrlt	r3, [r1, r0]
 800c66c:	18c0      	addlt	r0, r0, r3
 800c66e:	4770      	bx	lr

0800c670 <_init>:
 800c670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c672:	bf00      	nop
 800c674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c676:	bc08      	pop	{r3}
 800c678:	469e      	mov	lr, r3
 800c67a:	4770      	bx	lr

0800c67c <_fini>:
 800c67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c67e:	bf00      	nop
 800c680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c682:	bc08      	pop	{r3}
 800c684:	469e      	mov	lr, r3
 800c686:	4770      	bx	lr
