#Build: Fabric Compiler 2021.4-SP1.2, Build 96435, May 30 04:40 2022
#Install: E:\pango\PDS_2021.4-SP1.2\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2021.4-SP1.2 build 96435) at Wed Sep  7 15:54:32 2022
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports sys_clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/90/ip_pll/prj/ip_pll.fdc(line number: 13)] | Port clk_25m has been placed at location G4, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/90/ip_pll/prj/ip_pll.fdc(line number: 20)] | Port clk_25m_75 has been placed at location C2, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/90/ip_pll/prj/ip_pll.fdc(line number: 27)] | Port clk_50m has been placed at location C1, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/90/ip_pll/prj/ip_pll.fdc(line number: 34)] | Port clk_100m has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/ch/Desktop/90/ip_pll/prj/ip_pll.fdc(line number: 41)] | Port clk_100m_180deg has been placed at location A2, whose type is share pin.
W: ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (152.1%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E1                    1 use

I/O ports: 8
GTP_INBUF                   2 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 1 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 8 of 240 (3.33%)


Number of unique control sets : 0


Design 'ip_pll' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ip_pll_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'clk_25m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_25m_75' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_50m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'clk_100m_180deg' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'locked' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 3.000 sec
Action synthesize: CPU time elapsed is 2.000 sec
Action synthesize: Process CPU time elapsed is 2.000 sec
Current time: Wed Sep  7 15:54:33 2022
Action synthesize: Peak memory pool usage is 198,361,088 bytes
