/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  reg [15:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  reg [6:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [4:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [13:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [24:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_62z;
  wire [14:0] celloutsig_0_63z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = ~(celloutsig_0_48z | celloutsig_0_15z[4]);
  assign celloutsig_0_11z = ~(in_data[45] | celloutsig_0_7z);
  assign celloutsig_0_4z = ~((in_data[32] | celloutsig_0_0z[1]) & (in_data[38] | celloutsig_0_1z));
  assign celloutsig_0_58z = ~((celloutsig_0_31z | celloutsig_0_25z[3]) & (celloutsig_0_11z | celloutsig_0_48z));
  assign celloutsig_1_6z = ~((celloutsig_1_0z | celloutsig_1_1z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_35z = celloutsig_0_19z[3] | ~(celloutsig_0_33z[16]);
  assign celloutsig_0_48z = celloutsig_0_26z[0] | ~(celloutsig_0_39z[0]);
  assign celloutsig_0_0z = in_data[60:56] + in_data[30:26];
  assign celloutsig_0_39z = { celloutsig_0_19z[3], celloutsig_0_23z, celloutsig_0_13z } + celloutsig_0_12z[4:2];
  assign celloutsig_1_17z = { celloutsig_1_4z[2:1], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_7z } + { celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_26z = { celloutsig_0_9z, celloutsig_0_19z } + { celloutsig_0_17z[1], celloutsig_0_19z };
  assign celloutsig_0_5z = { in_data[24:19], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } > { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_29z = celloutsig_0_27z[10:8] > celloutsig_0_16z[7:5];
  assign celloutsig_0_40z = ! { celloutsig_0_28z[5:0], celloutsig_0_24z, celloutsig_0_31z };
  assign celloutsig_0_44z = ! { celloutsig_0_6z[14:5], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_40z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_9z };
  assign celloutsig_1_3z = ! { in_data[136:117], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_7z = ! celloutsig_1_4z[13:1];
  assign celloutsig_0_7z = ! { in_data[9], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_13z = ! { celloutsig_1_12z[4:1], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_8z = ! { in_data[35:26], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_14z = ! { celloutsig_0_0z[2:0], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_22z = ! { in_data[68:59], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_24z = ! celloutsig_0_12z[4:2];
  assign celloutsig_0_41z = { celloutsig_0_18z[6:3], celloutsig_0_19z } % { 1'h1, celloutsig_0_0z[3:2], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_9z % { 1'h1, celloutsig_1_17z[4:3] };
  assign celloutsig_0_10z = in_data[72:68] % { 1'h1, in_data[88:86], celloutsig_0_5z };
  assign celloutsig_0_19z = celloutsig_0_12z[4:0] % { 1'h1, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_21z = celloutsig_0_0z % { 1'h1, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_0_27z = in_data[18:5] % { 1'h1, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_1_4z[13:1] = in_data[164] ? { in_data[169:168], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } : { in_data[144:133], celloutsig_1_0z };
  assign celloutsig_1_16z = celloutsig_1_3z ? { in_data[117], 1'h1, celloutsig_1_1z } : celloutsig_1_4z[9:7];
  assign celloutsig_0_17z = celloutsig_0_10z[2] ? celloutsig_0_15z[7:5] : { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_30z = celloutsig_0_3z ? { celloutsig_0_28z[4:3], celloutsig_0_23z } : { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_52z = { celloutsig_0_6z[9:0], celloutsig_0_36z } != { celloutsig_0_21z[3:0], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_35z };
  assign celloutsig_0_9z = in_data[60:58] != celloutsig_0_6z[16:14];
  assign celloutsig_0_1z = in_data[43:36] != { in_data[45:43], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_5z } != { celloutsig_0_12z[4:2], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_50z = - { celloutsig_0_19z[1:0], celloutsig_0_24z };
  assign celloutsig_1_18z = { in_data[139], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z } !== celloutsig_1_17z[6:3];
  assign celloutsig_1_0z = | in_data[161:156];
  assign celloutsig_1_1z = | { in_data[180:179], celloutsig_1_0z };
  assign celloutsig_0_13z = | { celloutsig_0_6z[11:10], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_3z = | { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_31z = | { celloutsig_0_28z[6:4], celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_21z };
  assign celloutsig_0_55z = | { celloutsig_0_50z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_5z = | { celloutsig_1_3z, in_data[128:124] };
  assign celloutsig_0_36z = ~^ celloutsig_0_21z[3:0];
  assign celloutsig_0_57z = ~^ { celloutsig_0_15z[2], celloutsig_0_35z, celloutsig_0_51z };
  assign celloutsig_0_59z = ~^ { celloutsig_0_21z[2:1], celloutsig_0_44z, celloutsig_0_55z, celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_52z, celloutsig_0_36z, celloutsig_0_51z };
  assign celloutsig_1_2z = ~^ { in_data[131:128], celloutsig_1_0z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_2z = ~^ { in_data[5:4], celloutsig_0_1z };
  assign celloutsig_0_62z = celloutsig_0_18z >> { celloutsig_0_6z[5:0], celloutsig_0_40z };
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z } >> { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_6z = { in_data[23:21], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z } << { in_data[54:39], celloutsig_0_3z };
  assign celloutsig_0_63z = { celloutsig_0_4z, celloutsig_0_36z, celloutsig_0_58z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_41z, celloutsig_0_59z } >>> { celloutsig_0_6z[8:2], celloutsig_0_52z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_57z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_4z[8], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_6z[10], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z } - { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_28z = { celloutsig_0_0z[4], celloutsig_0_10z, celloutsig_0_3z } - { celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_33z = { celloutsig_0_6z[10:1], celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_30z } ~^ { celloutsig_0_26z[5:3], celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_23z };
  assign celloutsig_1_12z = { celloutsig_1_9z[1], celloutsig_1_0z, celloutsig_1_10z } ^ celloutsig_1_4z[7:2];
  assign celloutsig_0_34z = ~((celloutsig_0_26z[3] & celloutsig_0_24z) | celloutsig_0_6z[6]);
  always_latch
    if (clkin_data[96]) celloutsig_1_9z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_4z[7], celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_16z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_16z = { celloutsig_0_6z[11:8], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_14z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_18z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_18z = celloutsig_0_16z[15:9];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_25z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_15z[2:1], celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_1_4z[0] = celloutsig_1_1z;
  assign { out_data[128], out_data[98:96], out_data[38:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
