--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf K7.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Mm5/XLXN_3                        SLICE_X79Y50.D    SLICE_X78Y50.D3  !
 ! Mm5/XLXN_2                        SLICE_X79Y50.C    SLICE_X78Y50.A3  !
 ! LED_7_OBUF                        SLICE_X79Y50.B    SLICE_X79Y50.A4  !
 ! LED_4_OBUF                        SLICE_X32Y37.B    SLICE_X33Y37.B2  !
 ! LED_6_OBUF                        SLICE_X33Y37.A    SLICE_X64Y37.B4  !
 ! LED_2_OBUF                        SLICE_X32Y42.B    SLICE_X33Y42.A2  !
 ! LED_0_OBUF                        SLICE_X32Y44.C    SLICE_X33Y44.A3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 757 paths analyzed, 185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.563ns.
--------------------------------------------------------------------------------

Paths for end point U7/Q_8 (SLICE_X33Y43.A1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.443ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (1.176 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y35.CQ      Tcko                  0.308   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X64Y37.A6      net (fanout=2)        0.262   m0/clkdiv<26>
    SLICE_X64Y37.A       Tilo                  0.053   Mm4/XLXN_5
                                                       m0/Mmux_CK11
    SLICE_X79Y50.C6      net (fanout=10)       0.984   CK
    SLICE_X79Y50.C       Tilo                  0.053   Mm5/XLXN_3
                                                       Mm5/XLXI_2
    SLICE_X79Y50.D4      net (fanout=3)        0.316   Mm5/XLXN_2
    SLICE_X79Y50.D       Tilo                  0.053   Mm5/XLXN_3
                                                       Mm5/XLXI_3
    SLICE_X79Y50.B1      net (fanout=2)        0.466   Mm5/XLXN_3
    SLICE_X79Y50.B       Tilo                  0.053   Mm5/XLXN_3
                                                       Mm5/XLXI_6
    SLICE_X33Y43.A1      net (fanout=3)        1.877   LED_7_OBUF
    SLICE_X33Y43.CLK     Tas                   0.018   U7/Q<10>
                                                       U7/Q_8_rstpot
                                                       U7/Q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.443ns (0.538ns logic, 3.905ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (1.176 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y35.CQ      Tcko                  0.308   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X64Y37.A6      net (fanout=2)        0.262   m0/clkdiv<26>
    SLICE_X64Y37.A       Tilo                  0.053   Mm4/XLXN_5
                                                       m0/Mmux_CK11
    SLICE_X79Y50.D6      net (fanout=10)       0.988   CK
    SLICE_X79Y50.D       Tilo                  0.053   Mm5/XLXN_3
                                                       Mm5/XLXI_3
    SLICE_X79Y50.B1      net (fanout=2)        0.466   Mm5/XLXN_3
    SLICE_X79Y50.B       Tilo                  0.053   Mm5/XLXN_3
                                                       Mm5/XLXI_6
    SLICE_X33Y43.A1      net (fanout=3)        1.877   LED_7_OBUF
    SLICE_X33Y43.CLK     Tas                   0.018   U7/Q<10>
                                                       U7/Q_8_rstpot
                                                       U7/Q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (0.485ns logic, 3.593ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (1.176 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y35.CQ      Tcko                  0.308   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X64Y37.A6      net (fanout=2)        0.262   m0/clkdiv<26>
    SLICE_X64Y37.A       Tilo                  0.053   Mm4/XLXN_5
                                                       m0/Mmux_CK11
    SLICE_X79Y50.C6      net (fanout=10)       0.984   CK
    SLICE_X79Y50.C       Tilo                  0.053   Mm5/XLXN_3
                                                       Mm5/XLXI_2
    SLICE_X79Y50.A6      net (fanout=3)        0.141   Mm5/XLXN_2
    SLICE_X79Y50.A       Tilo                  0.053   Mm5/XLXN_3
                                                       Mm5/XLXI_5
    SLICE_X79Y50.B5      net (fanout=2)        0.204   LED8
    SLICE_X79Y50.B       Tilo                  0.053   Mm5/XLXN_3
                                                       Mm5/XLXI_6
    SLICE_X33Y43.A1      net (fanout=3)        1.877   LED_7_OBUF
    SLICE_X33Y43.CLK     Tas                   0.018   U7/Q<10>
                                                       U7/Q_8_rstpot
                                                       U7/Q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (0.538ns logic, 3.468ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point U7/Q_9 (SLICE_X33Y43.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (1.176 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y35.CQ      Tcko                  0.308   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X64Y37.A6      net (fanout=2)        0.262   m0/clkdiv<26>
    SLICE_X64Y37.A       Tilo                  0.053   Mm4/XLXN_5
                                                       m0/Mmux_CK11
    SLICE_X79Y50.C6      net (fanout=10)       0.984   CK
    SLICE_X79Y50.C       Tilo                  0.053   Mm5/XLXN_3
                                                       Mm5/XLXI_2
    SLICE_X79Y50.A6      net (fanout=3)        0.141   Mm5/XLXN_2
    SLICE_X79Y50.A       Tilo                  0.053   Mm5/XLXN_3
                                                       Mm5/XLXI_5
    SLICE_X33Y43.B6      net (fanout=2)        1.384   LED8
    SLICE_X33Y43.CLK     Tas                   0.019   U7/Q<10>
                                                       U7/Q_9_rstpot
                                                       U7/Q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.486ns logic, 2.771ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point U7/Q_5 (SLICE_X32Y37.A4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (1.173 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y35.CQ      Tcko                  0.308   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X64Y37.A6      net (fanout=2)        0.262   m0/clkdiv<26>
    SLICE_X64Y37.A       Tilo                  0.053   Mm4/XLXN_5
                                                       m0/Mmux_CK11
    SLICE_X33Y37.A2      net (fanout=10)       1.360   CK
    SLICE_X33Y37.A       Tilo                  0.053   U7/Go<1>
                                                       Mm4/XLXI_1/XLXI_3
    SLICE_X33Y37.B5      net (fanout=4)        0.226   LED_6_OBUF
    SLICE_X33Y37.B       Tilo                  0.053   U7/Go<1>
                                                       Mm4/XLXI_2/XLXI_3
    SLICE_X32Y37.B2      net (fanout=3)        0.460   LED_5_OBUF
    SLICE_X32Y37.B       Tilo                  0.053   U7/Q<7>
                                                       Mm4/XLXI_2/XLXI_4
    SLICE_X32Y37.A4      net (fanout=3)        0.329   LED_4_OBUF
    SLICE_X32Y37.CLK     Tas                   0.018   U7/Q<7>
                                                       U7/Q_5_rstpot
                                                       U7/Q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (0.538ns logic, 2.637ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.110ns (Levels of Logic = 6)
  Clock Path Skew:      -0.088ns (1.173 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y35.CQ      Tcko                  0.308   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X64Y37.A6      net (fanout=2)        0.262   m0/clkdiv<26>
    SLICE_X64Y37.A       Tilo                  0.053   Mm4/XLXN_5
                                                       m0/Mmux_CK11
    SLICE_X64Y37.B5      net (fanout=10)       0.234   CK
    SLICE_X64Y37.B       Tilo                  0.053   Mm4/XLXN_5
                                                       Mm4/XLXI_1/XLXI_4
    SLICE_X33Y37.A6      net (fanout=2)        1.008   Mm4/XLXN_5
    SLICE_X33Y37.A       Tilo                  0.053   U7/Go<1>
                                                       Mm4/XLXI_1/XLXI_3
    SLICE_X33Y37.B5      net (fanout=4)        0.226   LED_6_OBUF
    SLICE_X33Y37.B       Tilo                  0.053   U7/Go<1>
                                                       Mm4/XLXI_2/XLXI_3
    SLICE_X32Y37.B2      net (fanout=3)        0.460   LED_5_OBUF
    SLICE_X32Y37.B       Tilo                  0.053   U7/Q<7>
                                                       Mm4/XLXI_2/XLXI_4
    SLICE_X32Y37.A4      net (fanout=3)        0.329   LED_4_OBUF
    SLICE_X32Y37.CLK     Tas                   0.018   U7/Q<7>
                                                       U7/Q_5_rstpot
                                                       U7/Q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (0.591ns logic, 2.519ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/clkdiv_26 (FF)
  Destination:          U7/Q_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.754ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (1.173 - 1.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: m0/clkdiv_26 to U7/Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y35.CQ      Tcko                  0.308   m0/clkdiv<26>
                                                       m0/clkdiv_26
    SLICE_X64Y37.A6      net (fanout=2)        0.262   m0/clkdiv<26>
    SLICE_X64Y37.A       Tilo                  0.053   Mm4/XLXN_5
                                                       m0/Mmux_CK11
    SLICE_X33Y37.B4      net (fanout=10)       1.218   CK
    SLICE_X33Y37.B       Tilo                  0.053   U7/Go<1>
                                                       Mm4/XLXI_2/XLXI_3
    SLICE_X32Y37.B2      net (fanout=3)        0.460   LED_5_OBUF
    SLICE_X32Y37.B       Tilo                  0.053   U7/Q<7>
                                                       Mm4/XLXI_2/XLXI_4
    SLICE_X32Y37.A4      net (fanout=3)        0.329   LED_4_OBUF
    SLICE_X32Y37.CLK     Tas                   0.018   U7/Q<7>
                                                       U7/Q_5_rstpot
                                                       U7/Q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (0.485ns logic, 2.269ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U7/Q_15 (SLICE_X26Y49.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/Q_16 (FF)
  Destination:          U7/Q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.758 - 0.495)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/Q_16 to U7/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y51.AQ      Tcko                  0.100   ledsout_OBUF
                                                       U7/Q_16
    SLICE_X26Y49.A3      net (fanout=3)        0.212   ledsout_OBUF
    SLICE_X26Y49.CLK     Tah         (-Th)     0.032   U7/Q<15>
                                                       U7/mux18151
                                                       U7/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.068ns logic, 0.212ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point U7/Q_16 (SLICE_X26Y51.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/Q_15 (FF)
  Destination:          U7/Q_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.686 - 0.547)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/Q_15 to U7/Q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y49.AQ      Tcko                  0.100   U7/Q<15>
                                                       U7/Q_15
    SLICE_X26Y51.A5      net (fanout=2)        0.152   U7/Q<15>
    SLICE_X26Y51.CLK     Tah         (-Th)     0.032   ledsout_OBUF
                                                       U7/Q_16_rstpot
                                                       U7/Q_16
    -------------------------------------------------  ---------------------------
    Total                                      0.220ns (0.068ns logic, 0.152ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point U7/Q_7 (SLICE_X32Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/Go_1 (FF)
  Destination:          U7/Q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/Go_1 to U7/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y37.BQ      Tcko                  0.100   U7/Go<1>
                                                       U7/Go_1
    SLICE_X32Y37.D6      net (fanout=18)       0.081   U7/Go<1>
    SLICE_X32Y37.CLK     Tah         (-Th)     0.033   U7/Q<7>
                                                       U7/Q_7_rstpot
                                                       U7/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.067ns logic, 0.081ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.350ns (Tcl)
  Physical resource: m0/clkdiv<15>/CLK
  Logical resource: m0/clkdiv_12/CK
  Location pin: SLICE_X64Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.350ns (Tch)
  Physical resource: m0/clkdiv<15>/CLK
  Logical resource: m0/clkdiv_12/CK
  Location pin: SLICE_X64Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.563|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 757 paths, 0 nets, and 193 connections

Design statistics:
   Minimum period:   4.563ns{1}   (Maximum frequency: 219.154MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 12 21:04:03 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 499 MB



