{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737487928422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737487928423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 22:32:08 2025 " "Processing started: Tue Jan 21 22:32:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737487928423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737487928423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul " "Command: quartus_map --read_settings_files=on --write_settings_files=off Omdazz_CyclIV_Calcul -c Omdazz_CyclIV_Calcul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737487928423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737487928899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737487928899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "omdazz_calcul_top.v 8 8 " "Found 8 design units, including 8 entities, in source file omdazz_calcul_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Omdazz_calcul_top " "Found entity 1: Omdazz_calcul_top" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487937919 ""} { "Info" "ISGN_ENTITY_NAME" "2 CALCUL " "Found entity 2: CALCUL" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487937919 ""} { "Info" "ISGN_ENTITY_NAME" "3 Andei_choto_udumal_chertila " "Found entity 3: Andei_choto_udumal_chertila" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487937919 ""} { "Info" "ISGN_ENTITY_NAME" "4 Buzzer " "Found entity 4: Buzzer" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487937919 ""} { "Info" "ISGN_ENTITY_NAME" "5 select_seg " "Found entity 5: select_seg" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487937919 ""} { "Info" "ISGN_ENTITY_NAME" "6 sevenseg " "Found entity 6: sevenseg" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487937919 ""} { "Info" "ISGN_ENTITY_NAME" "7 key_v2 " "Found entity 7: key_v2" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487937919 ""} { "Info" "ISGN_ENTITY_NAME" "8 invert_data " "Found entity 8: invert_data" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487937919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737487937919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0 " "Found entity 1: pll_0" {  } { { "pll_0.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/pll_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737487937922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737487937922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASDO_EPCS4 Omdazz_calcul_top.v(110) " "Verilog HDL Implicit Net warning at Omdazz_calcul_top.v(110): created implicit net for \"ASDO_EPCS4\"" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487937922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nCSO_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL Implicit Net warning at Omdazz_calcul_top.v(111): created implicit net for \"nCSO_EPCS4\"" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487937922 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DCLK_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL Implicit Net warning at Omdazz_calcul_top.v(111): created implicit net for \"DCLK_EPCS4\"" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487937922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Omdazz_calcul_top " "Elaborating entity \"Omdazz_calcul_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737487937964 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ASDO_EPCS4 Omdazz_calcul_top.v(110) " "Verilog HDL or VHDL warning at Omdazz_calcul_top.v(110): object \"ASDO_EPCS4\" assigned a value but never read" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737487937965 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nCSO_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL or VHDL warning at Omdazz_calcul_top.v(111): object \"nCSO_EPCS4\" assigned a value but never read" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737487937965 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DCLK_EPCS4 Omdazz_calcul_top.v(111) " "Verilog HDL or VHDL warning at Omdazz_calcul_top.v(111): object \"DCLK_EPCS4\" assigned a value but never read" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737487937965 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Omdazz_calcul_top.v(28) " "Output port \"VGA_B\" at Omdazz_calcul_top.v(28) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937966 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD1_RS Omdazz_calcul_top.v(51) " "Output port \"LCD1_RS\" at Omdazz_calcul_top.v(51) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD2_RW Omdazz_calcul_top.v(52) " "Output port \"LCD2_RW\" at Omdazz_calcul_top.v(52) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD3_E Omdazz_calcul_top.v(53) " "Output port \"LCD3_E\" at Omdazz_calcul_top.v(53) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD4_D0 Omdazz_calcul_top.v(54) " "Output port \"LCD4_D0\" at Omdazz_calcul_top.v(54) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD5_D1 Omdazz_calcul_top.v(55) " "Output port \"LCD5_D1\" at Omdazz_calcul_top.v(55) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD6_D2 Omdazz_calcul_top.v(56) " "Output port \"LCD6_D2\" at Omdazz_calcul_top.v(56) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD7_D3 Omdazz_calcul_top.v(57) " "Output port \"LCD7_D3\" at Omdazz_calcul_top.v(57) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD8_D4 Omdazz_calcul_top.v(58) " "Output port \"LCD8_D4\" at Omdazz_calcul_top.v(58) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD9_D5 Omdazz_calcul_top.v(59) " "Output port \"LCD9_D5\" at Omdazz_calcul_top.v(59) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD10_D6 Omdazz_calcul_top.v(60) " "Output port \"LCD10_D6\" at Omdazz_calcul_top.v(60) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD11_D7 Omdazz_calcul_top.v(61) " "Output port \"LCD11_D7\" at Omdazz_calcul_top.v(61) has no driver" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737487937967 "|Omdazz_calcul_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_v2 key_v2:key_v2_add_inst " "Elaborating entity \"key_v2\" for hierarchy \"key_v2:key_v2_add_inst\"" {  } { { "Omdazz_calcul_top.v" "key_v2_add_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487937986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer Buzzer:Buzzer_440Hz_inst " "Elaborating entity \"Buzzer\" for hierarchy \"Buzzer:Buzzer_440Hz_inst\"" {  } { { "Omdazz_calcul_top.v" "Buzzer_440Hz_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487938000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Omdazz_calcul_top.v(408) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(408): truncated value with size 32 to match size of target (21)" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737487938004 "|Omdazz_calcul_top|Buzzer:Buzzer_440Hz_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CALCUL CALCUL:CALCUL_inst " "Elaborating entity \"CALCUL\" for hierarchy \"CALCUL:CALCUL_inst\"" {  } { { "Omdazz_calcul_top.v" "CALCUL_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487938015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Omdazz_calcul_top.v(306) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(306): truncated value with size 32 to match size of target (4)" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737487938016 "|Omdazz_calcul_top|CALCUL:CALCUL_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Omdazz_calcul_top.v(309) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(309): truncated value with size 32 to match size of target (4)" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737487938016 "|Omdazz_calcul_top|CALCUL:CALCUL_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andei_choto_udumal_chertila Andei_choto_udumal_chertila:Andei_choto_udumal_chertila_inst " "Elaborating entity \"Andei_choto_udumal_chertila\" for hierarchy \"Andei_choto_udumal_chertila:Andei_choto_udumal_chertila_inst\"" {  } { { "Omdazz_calcul_top.v" "Andei_choto_udumal_chertila_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487938026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Omdazz_calcul_top.v(331) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(331): truncated value with size 32 to match size of target (4)" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737487938027 "|Omdazz_calcul_top|Andei_choto_udumal_chertila:Andei_choto_udumal_chertila_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invert_data invert_data:invert_data_inst " "Elaborating entity \"invert_data\" for hierarchy \"invert_data:invert_data_inst\"" {  } { { "Omdazz_calcul_top.v" "invert_data_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487938034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Omdazz_calcul_top.v(576) " "Verilog HDL assignment warning at Omdazz_calcul_top.v(576): truncated value with size 32 to match size of target (28)" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737487938036 "|Omdazz_calcul_top|invert_data:invert_data_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_seg select_seg:select_seg_inst " "Elaborating entity \"select_seg\" for hierarchy \"select_seg:select_seg_inst\"" {  } { { "Omdazz_calcul_top.v" "select_seg_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487938047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:sevenseg_inst " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:sevenseg_inst\"" {  } { { "Omdazz_calcul_top.v" "sevenseg_inst" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487938054 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS_CLOCK GND " "Pin \"PS_CLOCK\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|PS_CLOCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "PS_DATA GND " "Pin \"PS_DATA\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|PS_DATA"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR GND " "Pin \"IR\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|IR"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HSYNC GND " "Pin \"VGA_HSYNC\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|VGA_HSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VSYNC GND " "Pin \"VGA_VSYNC\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|VGA_VSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B GND " "Pin \"VGA_B\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|VGA_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G GND " "Pin \"VGA_G\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|VGA_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R GND " "Pin \"VGA_R\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|VGA_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_7 VCC " "Pin \"SEG_7\" is stuck at VCC" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|SEG_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD1_RS GND " "Pin \"LCD1_RS\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD1_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD2_RW GND " "Pin \"LCD2_RW\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD2_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD3_E GND " "Pin \"LCD3_E\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD3_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD4_D0 GND " "Pin \"LCD4_D0\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD4_D0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD5_D1 GND " "Pin \"LCD5_D1\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD5_D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD6_D2 GND " "Pin \"LCD6_D2\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD6_D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD7_D3 GND " "Pin \"LCD7_D3\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD7_D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD8_D4 GND " "Pin \"LCD8_D4\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD8_D4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD9_D5 GND " "Pin \"LCD9_D5\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD9_D5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD10_D6 GND " "Pin \"LCD10_D6\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD10_D6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD11_D7 GND " "Pin \"LCD11_D7\" is stuck at GND" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737487938802 "|Omdazz_calcul_top|LCD11_D7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737487938802 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737487938910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737487939683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737487939683 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_BUT " "No output dependent on input pin \"RESET_BUT\"" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737487939816 "|Omdazz_calcul_top|RESET_BUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Omdazz_calcul_top.v" "" { Text "C:/Progect/classroom/Wersall_Lione/Project_3/Omdazz_calcul_top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737487939816 "|Omdazz_calcul_top|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737487939816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "358 " "Implemented 358 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737487939818 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737487939818 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "42 " "Implemented 42 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737487939818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "272 " "Implemented 272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737487939818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737487939818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737487939835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 22:32:19 2025 " "Processing ended: Tue Jan 21 22:32:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737487939835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737487939835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737487939835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737487939835 ""}
