# LearningSystemVerilog
A collection of ongoing small projects and exercises being developed in SystemVerilog, focusing on building skills in digital design, simulation, and verification.
