#ifndef _VTSS_JAGUAR2_REGS_ICPU_CFG_H_
#define _VTSS_JAGUAR2_REGS_ICPU_CFG_H_

/*
 *
 * VCore-III Register Definitions
 *
 * Copyright (C) 2012 Vitesse Semiconductor Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 */

#include "vtss_jaguar2_regs_common.h"

#define VTSS_ICPU_CFG_CPU_SYSTEM_CTRL_GPR(ri)  VTSS_IOREG(VTSS_TO_CFG,0x0 + (ri))

#define VTSS_ICPU_CFG_CPU_SYSTEM_CTRL_RESET  VTSS_IOREG(VTSS_TO_CFG,0x8)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_RESET_CORE_RST_CPU_ONLY  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_RESET_CORE_RST_PROTECT  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_RESET_CORE_RST_FORCE  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_RESET_MEM_RST_FORCE  VTSS_BIT(0)

#define VTSS_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL  VTSS_IOREG(VTSS_TO_CFG,0x9)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_CPU_BUSIF_SLEEP_DIS  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_CPU_BUSIF_WERR_ENA  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_CPU_8051_IROM_ENA  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_CPU_MIPS_DIS  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_MIIM_SLV_ENA  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_PI_SLV_DONEPOL  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_PI_MST_ENA  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_PI_SLV_ENA  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_SI0_OWNER(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_SI0_OWNER     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_SI0_OWNER(x)  VTSS_EXTRACT_BITFIELD(x,6,2)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_SI1_OWNER(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_SI1_OWNER     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_SI1_OWNER(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_SSI_MST_CONTENTION  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_CPU_BE_ENA  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_CPU_DIS  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_BOOT_MODE_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT  VTSS_IOREG(VTSS_TO_CFG,0xa)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_PI_SLV_WR_ERR  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_PI_SLV_RD_ERR  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_VCORE_CFG(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_VCORE_CFG     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_VCORE_CFG(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_REG_IF_ERR(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_REG_IF_ERR     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_REG_IF_ERR(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_CPU_SLEEP  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PI_MST_PI_MST_CFG      VTSS_IOREG(VTSS_TO_CFG,0xb)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CFG_ATE_MODE_DIS  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CFG_CLK_POL  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CFG_TRISTATE_CTRL  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CFG_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CFG_CLK_DIV     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CFG_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_ICPU_CFG_PI_MST_PI_MST_CTRL     VTSS_IOREG(VTSS_TO_CFG,0xc)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_DEVICE_PACED_XFER_ENA  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_DEVICE_PACED_TIMEOUT_ENA  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_DEVICE_PACED_TIMEOUT(x)  VTSS_ENCODE_BITFIELD(x,18,3)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CTRL_DEVICE_PACED_TIMEOUT     VTSS_ENCODE_BITMASK(18,3)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CTRL_DEVICE_PACED_TIMEOUT(x)  VTSS_EXTRACT_BITFIELD(x,18,3)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_CS_TRISTATE_CTRL  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_DONE_POL  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_SMPL_ON_DONE  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_WAITCC(x)  VTSS_ENCODE_BITFIELD(x,7,8)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CTRL_WAITCC     VTSS_ENCODE_BITMASK(7,8)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CTRL_WAITCC(x)  VTSS_EXTRACT_BITFIELD(x,7,8)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_CSCC(x)  VTSS_ENCODE_BITFIELD(x,5,2)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CTRL_CSCC     VTSS_ENCODE_BITMASK(5,2)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CTRL_CSCC(x)  VTSS_EXTRACT_BITFIELD(x,5,2)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_OECC(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CTRL_OECC     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CTRL_OECC(x)  VTSS_EXTRACT_BITFIELD(x,3,2)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_HLDCC(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CTRL_HLDCC     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CTRL_HLDCC(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ICPU_CFG_PI_MST_PI_MST_STATUS   VTSS_IOREG(VTSS_TO_CFG,0xd)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_STATUS_TIMEOUT_ERR_STICKY  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PI_MST_PI_SLV_CFG      VTSS_IOREG(VTSS_TO_CFG,0xe)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_SLV_CFG_DONEPOL_VAL  VTSS_BIT(28)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_SLV_CFG_DONEPOL_SET  VTSS_BIT(27)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_SLV_CFG_BIGENDIAN  VTSS_BIT(26)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_SLV_CFG_DONEPARK(x)  VTSS_ENCODE_BITFIELD(x,20,6)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_SLV_CFG_DONEPARK     VTSS_ENCODE_BITMASK(20,6)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_SLV_CFG_DONEPARK(x)  VTSS_EXTRACT_BITFIELD(x,20,6)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_SLV_CFG_DONEWAIT(x)  VTSS_ENCODE_BITFIELD(x,8,12)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_SLV_CFG_DONEWAIT     VTSS_ENCODE_BITMASK(8,12)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_SLV_CFG_DONEWAIT(x)  VTSS_EXTRACT_BITFIELD(x,8,12)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_SLV_CFG_CSWAIT(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_SLV_CFG_CSWAIT     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_SLV_CFG_CSWAIT(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_ICPU_CFG_SPI_MST_SPI_MST_CFG    VTSS_IOREG(VTSS_TO_CFG,0xf)
#define  VTSS_F_ICPU_CFG_SPI_MST_SPI_MST_CFG_A32B_ENA  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_SPI_MST_SPI_MST_CFG_FAST_READ_ENA  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_SPI_MST_SPI_MST_CFG_CS_DESELECT_TIME(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_ICPU_CFG_SPI_MST_SPI_MST_CFG_CS_DESELECT_TIME     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_ICPU_CFG_SPI_MST_SPI_MST_CFG_CS_DESELECT_TIME(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_ICPU_CFG_SPI_MST_SPI_MST_CFG_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ICPU_CFG_SPI_MST_SPI_MST_CFG_CLK_DIV     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ICPU_CFG_SPI_MST_SPI_MST_CFG_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_ICPU_CFG_SPI_MST_SPI_MST_STATUS(ri)  VTSS_IOREG(VTSS_TO_CFG,0x10 + (ri))
#define  VTSS_F_ICPU_CFG_SPI_MST_SPI_MST_STATUS_UNSUP_ERR  VTSS_BIT(0)

#define VTSS_ICPU_CFG_SPI_MST_SW_MODE        VTSS_IOREG(VTSS_TO_CFG,0x14)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_PIN_CTRL_MODE  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK_OE  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO_OE  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS(x)  VTSS_ENCODE_BITFIELD(x,5,4)
#define  VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS     VTSS_ENCODE_BITMASK(5,4)
#define  VTSS_X_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS(x)  VTSS_EXTRACT_BITFIELD(x,5,4)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS_OE(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS_OE     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS_OE(x)  VTSS_EXTRACT_BITFIELD(x,1,4)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDI  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MPU8051_MPU8051_CFG    VTSS_IOREG(VTSS_TO_CFG,0x15)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_CFG_UART_SYS_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MPU8051_MPU8051_STAT   VTSS_IOREG(VTSS_TO_CFG,0x16)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_STAT_MPU8051_SBA_ERR  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_STAT_MPU8051_STOP  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_STAT_MPU8051_GPR(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ICPU_CFG_MPU8051_MPU8051_STAT_MPU8051_GPR     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ICPU_CFG_MPU8051_MPU8051_STAT_MPU8051_GPR(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_ICPU_CFG_MPU8051_MPU8051_MMAP   VTSS_IOREG(VTSS_TO_CFG,0x17)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MSADDR_CODE_HIGH  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MSADDR_CODE_LOW  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MSADDR_DATA_HIGH  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MSADDR_DATA_LOW  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MAP_CODE_HIGH  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MAP_CODE_LOW  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MAP_DATA_HIGH  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MAP_DATA_LOW  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MPU8051_MEMACC_CTRL    VTSS_IOREG(VTSS_TO_CFG,0x18)
#define  VTSS_F_ICPU_CFG_MPU8051_MEMACC_CTRL_MEMACC_EXAMINE  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MPU8051_MEMACC_CTRL_MEMACC_DO  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MPU8051_MEMACC         VTSS_IOREG(VTSS_TO_CFG,0x19)
#define  VTSS_F_ICPU_CFG_MPU8051_MEMACC_MEMACC_STOP(x)  VTSS_ENCODE_BITFIELD(x,18,14)
#define  VTSS_M_ICPU_CFG_MPU8051_MEMACC_MEMACC_STOP     VTSS_ENCODE_BITMASK(18,14)
#define  VTSS_X_ICPU_CFG_MPU8051_MEMACC_MEMACC_STOP(x)  VTSS_EXTRACT_BITFIELD(x,18,14)
#define  VTSS_F_ICPU_CFG_MPU8051_MEMACC_MEMACC_START(x)  VTSS_ENCODE_BITFIELD(x,2,14)
#define  VTSS_M_ICPU_CFG_MPU8051_MEMACC_MEMACC_START     VTSS_ENCODE_BITMASK(2,14)
#define  VTSS_X_ICPU_CFG_MPU8051_MEMACC_MEMACC_START(x)  VTSS_EXTRACT_BITFIELD(x,2,14)

#define VTSS_ICPU_CFG_MPU8051_MEMACC_SBA     VTSS_IOREG(VTSS_TO_CFG,0x1a)
#define  VTSS_F_ICPU_CFG_MPU8051_MEMACC_SBA_MEMACC_SBA_START(x)  VTSS_ENCODE_BITFIELD(x,2,30)
#define  VTSS_M_ICPU_CFG_MPU8051_MEMACC_SBA_MEMACC_SBA_START     VTSS_ENCODE_BITMASK(2,30)
#define  VTSS_X_ICPU_CFG_MPU8051_MEMACC_SBA_MEMACC_SBA_START(x)  VTSS_EXTRACT_BITFIELD(x,2,30)

#define VTSS_ICPU_CFG_MPU8051_MPU8051_IROM   VTSS_IOREG(VTSS_TO_CFG,0x1b)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_IROM_ROM_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_ICPU_CFG_MPU8051_MPU8051_IROM_ROM_OFFSET     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_ICPU_CFG_MPU8051_MPU8051_IROM_ROM_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,16,16)

#define VTSS_ICPU_CFG_INTR_INTR_RAW          VTSS_IOREG(VTSS_TO_CFG,0x1c)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_INTR_RAW(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_INTR_RAW_INTR_RAW     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_INTR_RAW_INTR_RAW(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_INTR_TRIGGER(ri)  VTSS_IOREG(VTSS_TO_CFG,0x1d + (ri))
#define  VTSS_F_ICPU_CFG_INTR_INTR_TRIGGER_INTR_TRIGGER(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_INTR_TRIGGER_INTR_TRIGGER     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_INTR_TRIGGER_INTR_TRIGGER(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_INTR_FORCE        VTSS_IOREG(VTSS_TO_CFG,0x1f)
#define  VTSS_F_ICPU_CFG_INTR_INTR_FORCE_INTR_FORCE(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_INTR_FORCE_INTR_FORCE     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_INTR_FORCE_INTR_FORCE(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_INTR_STICKY       VTSS_IOREG(VTSS_TO_CFG,0x20)
#define  VTSS_F_ICPU_CFG_INTR_INTR_STICKY_INTR_STICKY(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_INTR_STICKY_INTR_STICKY     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_INTR_STICKY_INTR_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_INTR_BYPASS       VTSS_IOREG(VTSS_TO_CFG,0x21)
#define  VTSS_F_ICPU_CFG_INTR_INTR_BYPASS_INTR_BYPASS(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_INTR_BYPASS_INTR_BYPASS     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_INTR_BYPASS_INTR_BYPASS(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_INTR_ENA          VTSS_IOREG(VTSS_TO_CFG,0x22)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_INTR_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_INTR_ENA_INTR_ENA     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_INTR_ENA_INTR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_INTR_ENA_CLR      VTSS_IOREG(VTSS_TO_CFG,0x23)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_INTR_ENA_CLR(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_INTR_ENA_CLR_INTR_ENA_CLR     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_INTR_ENA_CLR_INTR_ENA_CLR(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_INTR_ENA_SET      VTSS_IOREG(VTSS_TO_CFG,0x24)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_INTR_ENA_SET(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_INTR_ENA_SET_INTR_ENA_SET     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_INTR_ENA_SET_INTR_ENA_SET(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_INTR_IDENT        VTSS_IOREG(VTSS_TO_CFG,0x25)
#define  VTSS_F_ICPU_CFG_INTR_INTR_IDENT_INTR_IDENT(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_INTR_IDENT_INTR_IDENT     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_INTR_IDENT_INTR_IDENT(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_DST_INTR_MAP(ri)  VTSS_IOREG(VTSS_TO_CFG,0x26 + (ri))
#define  VTSS_F_ICPU_CFG_INTR_DST_INTR_MAP_DST_INTR_MAP(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_DST_INTR_MAP_DST_INTR_MAP     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_DST_INTR_MAP_DST_INTR_MAP(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_DST_INTR_IDENT(ri)  VTSS_IOREG(VTSS_TO_CFG,0x2a + (ri))
#define  VTSS_F_ICPU_CFG_INTR_DST_INTR_IDENT_DST_INTR_IDENT(x)  VTSS_ENCODE_BITFIELD(x,0,29)
#define  VTSS_M_ICPU_CFG_INTR_DST_INTR_IDENT_DST_INTR_IDENT     VTSS_ENCODE_BITMASK(0,29)
#define  VTSS_X_ICPU_CFG_INTR_DST_INTR_IDENT_DST_INTR_IDENT(x)  VTSS_EXTRACT_BITFIELD(x,0,29)

#define VTSS_ICPU_CFG_INTR_EXT_SRC_INTR_POL  VTSS_IOREG(VTSS_TO_CFG,0x2e)
#define  VTSS_F_ICPU_CFG_INTR_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_EXT_DST_INTR_POL  VTSS_IOREG(VTSS_TO_CFG,0x2f)
#define  VTSS_F_ICPU_CFG_INTR_EXT_DST_INTR_POL_EXT_DST_INTR_POL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_EXT_DST_INTR_POL_EXT_DST_INTR_POL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_EXT_DST_INTR_POL_EXT_DST_INTR_POL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_EXT_DST_INTR_DRV  VTSS_IOREG(VTSS_TO_CFG,0x30)
#define  VTSS_F_ICPU_CFG_INTR_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_POL      VTSS_IOREG(VTSS_TO_CFG,0x31)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_POL1     VTSS_IOREG(VTSS_TO_CFG,0x32)
#define  VTSS_F_ICPU_CFG_INTR_DEV_INTR_POL1_DEV_INTR_POL1(x)  VTSS_ENCODE_BITFIELD(x,0,21)
#define  VTSS_M_ICPU_CFG_INTR_DEV_INTR_POL1_DEV_INTR_POL1     VTSS_ENCODE_BITMASK(0,21)
#define  VTSS_X_ICPU_CFG_INTR_DEV_INTR_POL1_DEV_INTR_POL1(x)  VTSS_EXTRACT_BITFIELD(x,0,21)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_RAW      VTSS_IOREG(VTSS_TO_CFG,0x33)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_RAW1     VTSS_IOREG(VTSS_TO_CFG,0x34)
#define  VTSS_F_ICPU_CFG_INTR_DEV_INTR_RAW1_DEV_INTR_RAW1(x)  VTSS_ENCODE_BITFIELD(x,0,21)
#define  VTSS_M_ICPU_CFG_INTR_DEV_INTR_RAW1_DEV_INTR_RAW1     VTSS_ENCODE_BITMASK(0,21)
#define  VTSS_X_ICPU_CFG_INTR_DEV_INTR_RAW1_DEV_INTR_RAW1(x)  VTSS_EXTRACT_BITFIELD(x,0,21)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_TRIGGER(ri)  VTSS_IOREG(VTSS_TO_CFG,0x35 + (ri))

#define VTSS_ICPU_CFG_INTR_DEV_INTR_TRIGGER1(ri)  VTSS_IOREG(VTSS_TO_CFG,0x37 + (ri))
#define  VTSS_F_ICPU_CFG_INTR_DEV_INTR_TRIGGER1_DEV_INTR_TRIGGER1(x)  VTSS_ENCODE_BITFIELD(x,0,21)
#define  VTSS_M_ICPU_CFG_INTR_DEV_INTR_TRIGGER1_DEV_INTR_TRIGGER1     VTSS_ENCODE_BITMASK(0,21)
#define  VTSS_X_ICPU_CFG_INTR_DEV_INTR_TRIGGER1_DEV_INTR_TRIGGER1(x)  VTSS_EXTRACT_BITFIELD(x,0,21)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_STICKY   VTSS_IOREG(VTSS_TO_CFG,0x39)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_STICKY1  VTSS_IOREG(VTSS_TO_CFG,0x3a)
#define  VTSS_F_ICPU_CFG_INTR_DEV_INTR_STICKY1_DEV_INTR_STICKY1(x)  VTSS_ENCODE_BITFIELD(x,0,21)
#define  VTSS_M_ICPU_CFG_INTR_DEV_INTR_STICKY1_DEV_INTR_STICKY1     VTSS_ENCODE_BITMASK(0,21)
#define  VTSS_X_ICPU_CFG_INTR_DEV_INTR_STICKY1_DEV_INTR_STICKY1(x)  VTSS_EXTRACT_BITFIELD(x,0,21)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_BYPASS   VTSS_IOREG(VTSS_TO_CFG,0x3b)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_BYPASS1  VTSS_IOREG(VTSS_TO_CFG,0x3c)
#define  VTSS_F_ICPU_CFG_INTR_DEV_INTR_BYPASS1_DEV_INTR_BYPASS1(x)  VTSS_ENCODE_BITFIELD(x,0,21)
#define  VTSS_M_ICPU_CFG_INTR_DEV_INTR_BYPASS1_DEV_INTR_BYPASS1     VTSS_ENCODE_BITMASK(0,21)
#define  VTSS_X_ICPU_CFG_INTR_DEV_INTR_BYPASS1_DEV_INTR_BYPASS1(x)  VTSS_EXTRACT_BITFIELD(x,0,21)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_ENA      VTSS_IOREG(VTSS_TO_CFG,0x3d)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_ENA1     VTSS_IOREG(VTSS_TO_CFG,0x3e)
#define  VTSS_F_ICPU_CFG_INTR_DEV_INTR_ENA1_DEV_INTR_ENA1(x)  VTSS_ENCODE_BITFIELD(x,0,21)
#define  VTSS_M_ICPU_CFG_INTR_DEV_INTR_ENA1_DEV_INTR_ENA1     VTSS_ENCODE_BITMASK(0,21)
#define  VTSS_X_ICPU_CFG_INTR_DEV_INTR_ENA1_DEV_INTR_ENA1(x)  VTSS_EXTRACT_BITFIELD(x,0,21)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_IDENT    VTSS_IOREG(VTSS_TO_CFG,0x3f)

#define VTSS_ICPU_CFG_INTR_DEV_INTR_IDENT1   VTSS_IOREG(VTSS_TO_CFG,0x40)
#define  VTSS_F_ICPU_CFG_INTR_DEV_INTR_IDENT1_DEV_INTR_IDENT1(x)  VTSS_ENCODE_BITFIELD(x,0,21)
#define  VTSS_M_ICPU_CFG_INTR_DEV_INTR_IDENT1_DEV_INTR_IDENT1     VTSS_ENCODE_BITMASK(0,21)
#define  VTSS_X_ICPU_CFG_INTR_DEV_INTR_IDENT1_DEV_INTR_IDENT1(x)  VTSS_EXTRACT_BITFIELD(x,0,21)

#define VTSS_ICPU_CFG_TIMERS_WDT             VTSS_IOREG(VTSS_TO_CFG,0x41)
#define  VTSS_F_ICPU_CFG_TIMERS_WDT_WDT_STATUS  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_TIMERS_WDT_WDT_ENABLE  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_TIMERS_WDT_WDT_LOCK(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ICPU_CFG_TIMERS_WDT_WDT_LOCK     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ICPU_CFG_TIMERS_WDT_WDT_LOCK(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_ICPU_CFG_TIMERS_TIMER_TICK_DIV  VTSS_IOREG(VTSS_TO_CFG,0x42)
#define  VTSS_F_ICPU_CFG_TIMERS_TIMER_TICK_DIV_TIMER_TICK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,18)
#define  VTSS_M_ICPU_CFG_TIMERS_TIMER_TICK_DIV_TIMER_TICK_DIV     VTSS_ENCODE_BITMASK(0,18)
#define  VTSS_X_ICPU_CFG_TIMERS_TIMER_TICK_DIV_TIMER_TICK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,18)

#define VTSS_ICPU_CFG_TIMERS_TIMER_VALUE(ri)  VTSS_IOREG(VTSS_TO_CFG,0x43 + (ri))

#define VTSS_ICPU_CFG_TIMERS_TIMER_RELOAD_VALUE(ri)  VTSS_IOREG(VTSS_TO_CFG,0x46 + (ri))

#define VTSS_ICPU_CFG_TIMERS_TIMER_CTRL(ri)  VTSS_IOREG(VTSS_TO_CFG,0x49 + (ri))
#define  VTSS_F_ICPU_CFG_TIMERS_TIMER_CTRL_MAX_FREQ_ENA  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_TIMERS_TIMER_CTRL_ONE_SHOT_ENA  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_TIMERS_TIMER_CTRL_TIMER_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_TIMERS_TIMER_CTRL_FORCE_RELOAD  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_CTRL   VTSS_IOREG(VTSS_TO_CFG,0x4c)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CTRL_PWR_DOWN  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CTRL_MDSET  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CTRL_STALL_REF_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CTRL_INITIALIZE  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_CFG    VTSS_IOREG(VTSS_TO_CFG,0x4d)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_DDR_512MBYTE_PLUS  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_DDR_ECC_ERR_ENA  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_DDR_ECC_COR_ENA  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_DDR_ECC_ENA  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_DDR_WIDTH  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_DDR_MODE  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_BURST_SIZE  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_BURST_LEN  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_BANK_CNT  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_ROW_ADDR(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_ROW_ADDR     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_ROW_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_COL_ADDR(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_COL_ADDR     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_COL_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_STAT   VTSS_IOREG(VTSS_TO_CFG,0x4e)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_STAT_RDATA_MASKED  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_STAT_RDATA_DUMMY  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_STAT_RDATA_ECC_ERR  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_STAT_RDATA_ECC_COR  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_STAT_PWR_DOWN_ACK  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_STAT_INIT_DONE  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD  VTSS_IOREG(VTSS_TO_CFG,0x4f)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_MAX_PEND_REF(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_MAX_PEND_REF     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_MAX_PEND_REF(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_REF_PERIOD(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_REF_PERIOD     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_REF_PERIOD(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_ZQCAL  VTSS_IOREG(VTSS_TO_CFG,0x50)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_ZQCAL_ZQCAL_LONG  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_ZQCAL_ZQCAL_SHORT  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0  VTSS_IOREG(VTSS_TO_CFG,0x51)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_WR_DLY(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_WR_DLY     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_WR_DLY(x)  VTSS_EXTRACT_BITFIELD(x,28,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_CS_CHANGE_DLY(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_CS_CHANGE_DLY     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_CS_CHANGE_DLY(x)  VTSS_EXTRACT_BITFIELD(x,24,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_CS_CHANGE_DLY(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_CS_CHANGE_DLY     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_CS_CHANGE_DLY(x)  VTSS_EXTRACT_BITFIELD(x,20,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RAS_TO_PRECH_DLY(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RAS_TO_PRECH_DLY     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RAS_TO_PRECH_DLY(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_TO_PRECH_DLY(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_TO_PRECH_DLY     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_TO_PRECH_DLY(x)  VTSS_EXTRACT_BITFIELD(x,12,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_PRECH_DLY(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_PRECH_DLY     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_PRECH_DLY(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_DATA_XFR_DLY(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_DATA_XFR_DLY     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_DATA_XFR_DLY(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_DATA_XFR_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_DATA_XFR_DLY     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_DATA_XFR_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1  VTSS_IOREG(VTSS_TO_CFG,0x52)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_SAME_BANK_DLY(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_SAME_BANK_DLY     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_SAME_BANK_DLY(x)  VTSS_EXTRACT_BITFIELD(x,24,8)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_BANK8_FAW_DLY(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_BANK8_FAW_DLY     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_BANK8_FAW_DLY(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_PRECH_TO_RAS_DLY(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_PRECH_TO_RAS_DLY     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_PRECH_TO_RAS_DLY(x)  VTSS_EXTRACT_BITFIELD(x,12,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_DLY(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_DLY     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_DLY(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_CAS_DLY(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_CAS_DLY     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_CAS_DLY(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_WR_TO_RD_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_WR_TO_RD_DLY     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_WR_TO_RD_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2  VTSS_IOREG(VTSS_TO_CFG,0x53)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_PRECH_ALL_DLY(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_PRECH_ALL_DLY     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_PRECH_ALL_DLY(x)  VTSS_EXTRACT_BITFIELD(x,28,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_MDSET_DLY(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_MDSET_DLY     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_MDSET_DLY(x)  VTSS_EXTRACT_BITFIELD(x,24,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_REF_DLY(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_REF_DLY     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_REF_DLY(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_INIT_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_INIT_DLY     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_INIT_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3  VTSS_IOREG(VTSS_TO_CFG,0x54)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_RMW_DLY(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_RMW_DLY     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_RMW_DLY(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_ODT_RD_DLY(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_ODT_RD_DLY     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_ODT_RD_DLY(x)  VTSS_EXTRACT_BITFIELD(x,12,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_ODT_WR_DLY(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_ODT_WR_DLY     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_ODT_WR_DLY(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_LOCAL_ODT_RD_DLY(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_LOCAL_ODT_RD_DLY     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_LOCAL_ODT_RD_DLY(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_WR_TO_RD_CS_CHANGE_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_WR_TO_RD_CS_CHANGE_DLY     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_WR_TO_RD_CS_CHANGE_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING4  VTSS_IOREG(VTSS_TO_CFG,0x55)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING4_ZQCAL_INIT_DLY(x)  VTSS_ENCODE_BITFIELD(x,20,12)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING4_ZQCAL_INIT_DLY     VTSS_ENCODE_BITMASK(20,12)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING4_ZQCAL_INIT_DLY(x)  VTSS_EXTRACT_BITFIELD(x,20,12)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING4_ZQCAL_LONG_DLY(x)  VTSS_ENCODE_BITFIELD(x,8,12)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING4_ZQCAL_LONG_DLY     VTSS_ENCODE_BITMASK(8,12)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING4_ZQCAL_LONG_DLY(x)  VTSS_EXTRACT_BITFIELD(x,8,12)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING4_ZQCAL_SHORT_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING4_ZQCAL_SHORT_DLY     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING4_ZQCAL_SHORT_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_MR0_VAL  VTSS_IOREG(VTSS_TO_CFG,0x56)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_MR0_VAL_MR0_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_MR0_VAL_MR0_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_MR0_VAL_MR0_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_MR1_VAL  VTSS_IOREG(VTSS_TO_CFG,0x57)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_MR1_VAL_MR1_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_MR1_VAL_MR1_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_MR1_VAL_MR1_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_MR2_VAL  VTSS_IOREG(VTSS_TO_CFG,0x58)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_MR2_VAL_MR2_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_MR2_VAL_MR2_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_MR2_VAL_MR2_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_MR3_VAL  VTSS_IOREG(VTSS_TO_CFG,0x59)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_MR3_VAL_MR3_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_MR3_VAL_MR3_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_MR3_VAL_MR3_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL  VTSS_IOREG(VTSS_TO_CFG,0x5a)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_ODT_RD_EXT  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_ODT_RD_ENA(x)  VTSS_ENCODE_BITFIELD(x,7,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_ODT_RD_ENA     VTSS_ENCODE_BITMASK(7,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_ODT_RD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_ODT_WR_EXT  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_ODT_WR_ENA(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_ODT_WR_ENA     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_ODT_WR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_LOCAL_ODT_RD_EXT  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_LOCAL_ODT_RD_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_DFT    VTSS_IOREG(VTSS_TO_CFG,0x5b)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DFT_DDRDFT_LBW  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DFT_DDRDFT_GATE_ENA  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DFT_DDRDFT_TERM_ENA  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DFT_DDRDFT_A10  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DFT_DDRDFT_STAT  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DFT_DDRDFT_MODE(x)  VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_DFT_DDRDFT_MODE     VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_DFT_DDRDFT_MODE(x)  VTSS_EXTRACT_BITFIELD(x,1,2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DFT_DDRDFT_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY(ri)  VTSS_IOREG(VTSS_TO_CFG,0x5c + (ri))
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_TRAIN_DQ_ENA  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY_TRM1(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY_TRM1     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY_TRM1(x)  VTSS_EXTRACT_BITFIELD(x,8,3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY_TRM0(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY_TRM0     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY_TRM0(x)  VTSS_EXTRACT_BITFIELD(x,5,3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO(ri)  VTSS_IOREG(VTSS_TO_CFG,0x5e + (ri))
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO_DQS_DRIFT(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO_DQS_DRIFT     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO_DQS_DRIFT(x)  VTSS_EXTRACT_BITFIELD(x,6,2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO_DQS_OVERFLOW  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO_DQS_UNDERFLOW  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO_DQS_AUTO_SRC  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO_DQS_AUTO_UP  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO_DQS_AUTO_DOWN  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO_DQS_AUTO_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_CFG     VTSS_IOREG(VTSS_TO_CFG,0x60)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_FLUSH_DIS  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_RD_ADJ_DIS  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_DQS_EXT  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_FIFO_RST  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_DLL_BL_RST  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_DLL_CL_RST  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_ODT_OE  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_CK_OE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_CL_OE  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_SSTL_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_RST  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_DFT     VTSS_IOREG(VTSS_TO_CFG,0x61)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DFT_PHY_DLL_BYPASS  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DFT_PHY_AT_OE  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DFT_PHY_DT_SSTL_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0(ri)  VTSS_IOREG(VTSS_TO_CFG,0x62 + (ri))
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES6(x)  VTSS_ENCODE_BITFIELD(x,30,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES6     VTSS_ENCODE_BITMASK(30,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES6(x)  VTSS_EXTRACT_BITFIELD(x,30,2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_LOCK_DET_EN  VTSS_BIT(29)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES5(x)  VTSS_ENCODE_BITFIELD(x,27,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES5     VTSS_ENCODE_BITMASK(27,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES5(x)  VTSS_EXTRACT_BITFIELD(x,27,2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM3(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM3     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM3(x)  VTSS_EXTRACT_BITFIELD(x,24,3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES4  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM2(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM2     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM2(x)  VTSS_EXTRACT_BITFIELD(x,20,3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES3  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM1(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM1     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM1(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES2  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM0(x)  VTSS_ENCODE_BITFIELD(x,12,3)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM0     VTSS_ENCODE_BITMASK(12,3)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_BIAS_TRM0(x)  VTSS_EXTRACT_BITFIELD(x,12,3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES1  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_TEST_CTRL_A(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_TEST_CTRL_A     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_TEST_CTRL_A(x)  VTSS_EXTRACT_BITFIELD(x,9,2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_TEST_CTRL_D(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_TEST_CTRL_D     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_TEST_CTRL_D(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_TEST_CTRL_EN  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_IPUMP_TRM(x)  VTSS_ENCODE_BITFIELD(x,2,3)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_IPUMP_TRM     VTSS_ENCODE_BITMASK(2,3)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_IPUMP_TRM(x)  VTSS_EXTRACT_BITFIELD(x,2,3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES0(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES0     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG0_DLLCFG_RES0(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1(ri)  VTSS_IOREG(VTSS_TO_CFG,0x65 + (ri))
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_RES9  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_TEST_HIZB_A  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_RES8(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_RES8     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_RES8(x)  VTSS_EXTRACT_BITFIELD(x,12,6)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_FF_TRM(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_FF_TRM     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_FF_TRM(x)  VTSS_EXTRACT_BITFIELD(x,9,3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_FB_TRM(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_FB_TRM     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_FB_TRM(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_RES7(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_RES7     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_DLLCFG1_DLLCFG_RES7(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_DQ_DLY_TRM(ri)  VTSS_IOREG(VTSS_TO_CFG,0x68 + (ri))

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL    VTSS_IOREG(VTSS_TO_CFG,0x6a)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_CLK_SEL  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG_ODT(x)  VTSS_ENCODE_BITFIELD(x,5,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG_ODT     VTSS_ENCODE_BITMASK(5,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG_ODT(x)  VTSS_EXTRACT_BITFIELD(x,5,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG(x)  VTSS_EXTRACT_BITFIELD(x,1,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT  VTSS_IOREG(VTSS_TO_CFG,0x6b)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_ZCTRL(x)  VTSS_ENCODE_BITFIELD(x,12,20)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_ZCTRL     VTSS_ENCODE_BITMASK(12,20)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_ZCTRL(x)  VTSS_EXTRACT_BITFIELD(x,12,20)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_ODTPU(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_ODTPU     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_ODTPU(x)  VTSS_EXTRACT_BITFIELD(x,8,2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_ODTPD(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_ODTPD     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_ODTPD(x)  VTSS_EXTRACT_BITFIELD(x,6,2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_PU(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_PU     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_PU(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_PD(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_PD     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_STAT_PD(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_ERR  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_STAT_ZCAL_DONE  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_OVR  VTSS_IOREG(VTSS_TO_CFG,0x6c)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_OVR_ZCAL_OVR_DATA(x)  VTSS_ENCODE_BITFIELD(x,12,20)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_OVR_ZCAL_OVR_DATA     VTSS_ENCODE_BITMASK(12,20)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_OVR_ZCAL_OVR_DATA(x)  VTSS_EXTRACT_BITFIELD(x,12,20)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_OVR_ZCAL_ENACLR_DIS  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_OVR_ZCAL_ZCOMP  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_OVR_ZCAL_OVR_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_FORCE  VTSS_IOREG(VTSS_TO_CFG,0x6d)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_FORCE_ZCAL_FORCE_ZCAL(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_FORCE_ZCAL_FORCE_ZCAL     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_FORCE_ZCAL_FORCE_ZCAL(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_FORCE_ZCAL_FORCE_ZQ_OFF  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_FORCE_ZCAL_FORCE_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_TWI_DELAY_TWI_CONFIG   VTSS_IOREG(VTSS_TO_CFG,0x6e)
#define  VTSS_F_ICPU_CFG_TWI_DELAY_TWI_CONFIG_TWI_CNT_RELOAD(x)  VTSS_ENCODE_BITFIELD(x,1,8)
#define  VTSS_M_ICPU_CFG_TWI_DELAY_TWI_CONFIG_TWI_CNT_RELOAD     VTSS_ENCODE_BITMASK(1,8)
#define  VTSS_X_ICPU_CFG_TWI_DELAY_TWI_CONFIG_TWI_CNT_RELOAD(x)  VTSS_EXTRACT_BITFIELD(x,1,8)
#define  VTSS_F_ICPU_CFG_TWI_DELAY_TWI_CONFIG_TWI_DELAY_ENABLE  VTSS_BIT(0)

#define VTSS_ICPU_CFG_TWI_SPIKE_FILTER_TWI_SPIKE_FILTER_CFG  VTSS_IOREG(VTSS_TO_CFG,0x6f)
#define  VTSS_F_ICPU_CFG_TWI_SPIKE_FILTER_TWI_SPIKE_FILTER_CFG_SPIKE_FILTER_CFG(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ICPU_CFG_TWI_SPIKE_FILTER_TWI_SPIKE_FILTER_CFG_SPIKE_FILTER_CFG     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ICPU_CFG_TWI_SPIKE_FILTER_TWI_SPIKE_FILTER_CFG_SPIKE_FILTER_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_ICPU_CFG_FDMA_FDMA_DCB_LLP(ri)  VTSS_IOREG(VTSS_TO_CFG,0x70 + (ri))

#define VTSS_ICPU_CFG_FDMA_FDMA_DCB_DATAP(ri)  VTSS_IOREG(VTSS_TO_CFG,0x7a + (ri))

#define VTSS_ICPU_CFG_FDMA_FDMA_DCB_DATAL(ri)  VTSS_IOREG(VTSS_TO_CFG,0x84 + (ri))
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_DCB_DATAL_TOKEN  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_DCB_DATAL_DATAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_DCB_DATAL_DATAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_DCB_DATAL_DATAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_FDMA_FDMA_DCB_STAT(ri)  VTSS_IOREG(VTSS_TO_CFG,0x8e + (ri))
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_DCB_STAT_BLOCKO(x)  VTSS_ENCODE_BITFIELD(x,20,12)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_DCB_STAT_BLOCKO     VTSS_ENCODE_BITMASK(20,12)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_DCB_STAT_BLOCKO(x)  VTSS_EXTRACT_BITFIELD(x,20,12)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_DCB_STAT_PD  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_DCB_STAT_ABORT  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_DCB_STAT_EOF  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_DCB_STAT_SOF  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_DCB_STAT_BLOCKL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_DCB_STAT_BLOCKL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_DCB_STAT_BLOCKL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_FDMA_FDMA_DCB_LLP_PREV(ri)  VTSS_IOREG(VTSS_TO_CFG,0x98 + (ri))
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_DCB_LLP_PREV_LLP_PREV(x)  VTSS_ENCODE_BITFIELD(x,2,30)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_DCB_LLP_PREV_LLP_PREV     VTSS_ENCODE_BITMASK(2,30)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_DCB_LLP_PREV_LLP_PREV(x)  VTSS_EXTRACT_BITFIELD(x,2,30)

#define VTSS_ICPU_CFG_FDMA_FDMA_CH_STAT      VTSS_IOREG(VTSS_TO_CFG,0xa2)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_STAT_CH_STAT(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CH_STAT_CH_STAT     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CH_STAT_CH_STAT(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_CH_SAFE      VTSS_IOREG(VTSS_TO_CFG,0xa3)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_SAFE_CH_SAFE(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CH_SAFE_CH_SAFE     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CH_SAFE_CH_SAFE(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_CH_ACTIVATE  VTSS_IOREG(VTSS_TO_CFG,0xa4)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_ACTIVATE_CH_ACTIVATE(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CH_ACTIVATE_CH_ACTIVATE     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CH_ACTIVATE_CH_ACTIVATE(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_CH_DISABLE   VTSS_IOREG(VTSS_TO_CFG,0xa5)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_DISABLE_CH_DISABLE(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CH_DISABLE_CH_DISABLE     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CH_DISABLE_CH_DISABLE(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_CH_FORCEDIS  VTSS_IOREG(VTSS_TO_CFG,0xa6)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_FORCEDIS_CH_FORCEDIS(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CH_FORCEDIS_CH_FORCEDIS     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CH_FORCEDIS_CH_FORCEDIS(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_CH_CNT(ri)   VTSS_IOREG(VTSS_TO_CFG,0xa7 + (ri))
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_CNT_CH_CNT_FRM(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CH_CNT_CH_CNT_FRM     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CH_CNT_CH_CNT_FRM(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_CNT_CH_CNT_DCB(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CH_CNT_CH_CNT_DCB     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CH_CNT_CH_CNT_DCB(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_CNT_CH_CNT_SIG(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CH_CNT_CH_CNT_SIG     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CH_CNT_CH_CNT_SIG(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_ICPU_CFG_FDMA_FDMA_CH_INJ_TOKEN_CNT(ri)  VTSS_IOREG(VTSS_TO_CFG,0xb1 + (ri))
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_ICPU_CFG_FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD(ri)  VTSS_IOREG(VTSS_TO_CFG,0xb9 + (ri))

#define VTSS_ICPU_CFG_FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT(ri)  VTSS_IOREG(VTSS_TO_CFG,0xc1 + (ri))

#define VTSS_ICPU_CFG_FDMA_FDMA_EVT_ERR      VTSS_IOREG(VTSS_TO_CFG,0xc9)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_EVT_ERR_EVT_ERR(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_EVT_ERR_EVT_ERR     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_EVT_ERR_EVT_ERR(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_EVT_ERR_CODE  VTSS_IOREG(VTSS_TO_CFG,0xca)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_EVT_ERR_CODE_EVT_ERR_CODE(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_EVT_ERR_CODE_EVT_ERR_CODE     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_EVT_ERR_CODE_EVT_ERR_CODE(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_ICPU_CFG_FDMA_FDMA_INTR_LLP     VTSS_IOREG(VTSS_TO_CFG,0xcb)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_INTR_LLP_INTR_LLP(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_INTR_LLP_INTR_LLP     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_INTR_LLP_INTR_LLP(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_INTR_LLP_ENA  VTSS_IOREG(VTSS_TO_CFG,0xcc)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_INTR_LLP_ENA_INTR_LLP_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_INTR_LLP_ENA_INTR_LLP_ENA     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_INTR_LLP_ENA_INTR_LLP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_INTR_FRM     VTSS_IOREG(VTSS_TO_CFG,0xcd)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_INTR_FRM_INTR_FRM(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_INTR_FRM_INTR_FRM     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_INTR_FRM_INTR_FRM(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_INTR_FRM_ENA  VTSS_IOREG(VTSS_TO_CFG,0xce)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_INTR_FRM_ENA_INTR_FRM_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_INTR_FRM_ENA_INTR_FRM_ENA     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_INTR_FRM_ENA_INTR_FRM_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_INTR_SIG     VTSS_IOREG(VTSS_TO_CFG,0xcf)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_INTR_SIG_INTR_SIG(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_INTR_SIG_INTR_SIG     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_INTR_SIG_INTR_SIG(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_INTR_SIG_ENA  VTSS_IOREG(VTSS_TO_CFG,0xd0)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_INTR_SIG_ENA_INTR_SIG_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_INTR_SIG_ENA_INTR_SIG_ENA     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_INTR_SIG_ENA_INTR_SIG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_INTR_ENA     VTSS_IOREG(VTSS_TO_CFG,0xd1)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_INTR_ENA_INTR_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_INTR_ENA_INTR_ENA     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_INTR_ENA_INTR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_INTR_IDENT   VTSS_IOREG(VTSS_TO_CFG,0xd2)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_INTR_IDENT_INTR_IDENT(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_INTR_IDENT_INTR_IDENT     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_INTR_IDENT_INTR_IDENT(x)  VTSS_EXTRACT_BITFIELD(x,0,10)

#define VTSS_ICPU_CFG_FDMA_FDMA_CH_CFG(ri)   VTSS_IOREG(VTSS_TO_CFG,0xd3 + (ri))
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_CFG_STAT_IN_DATA_ENA  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_CFG_CH_INJ_GRP  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_CFG_CH_PRIO(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CH_CFG_CH_PRIO     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CH_CFG_CH_PRIO(x)  VTSS_EXTRACT_BITFIELD(x,2,4)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_CFG_DONE_STOP_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CH_CFG_DONEEOF_STOP_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_FDMA_FDMA_GCFG         VTSS_IOREG(VTSS_TO_CFG,0xdd)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_GCFG_INJ_RF_WM(x)  VTSS_ENCODE_BITFIELD(x,7,5)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_GCFG_INJ_RF_WM     VTSS_ENCODE_BITMASK(7,5)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_GCFG_INJ_RF_WM(x)  VTSS_EXTRACT_BITFIELD(x,7,5)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_GCFG_XTR_RF_WM(x)  VTSS_ENCODE_BITFIELD(x,3,4)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_GCFG_XTR_RF_WM     VTSS_ENCODE_BITMASK(3,4)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_GCFG_XTR_RF_WM(x)  VTSS_EXTRACT_BITFIELD(x,3,4)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_GCFG_XTR_AVAIL_EXT_DIS  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_GCFG_XTR_PRIO_BP_DIS  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_GCFG_PD_IGNORE  VTSS_BIT(0)

#define VTSS_ICPU_CFG_FDMA_FDMA_GSTAT        VTSS_IOREG(VTSS_TO_CFG,0xde)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_GSTAT_INJ_RF_HIGH(x)  VTSS_ENCODE_BITFIELD(x,5,6)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_GSTAT_INJ_RF_HIGH     VTSS_ENCODE_BITMASK(5,6)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_GSTAT_INJ_RF_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,5,6)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_GSTAT_XTR_RF_HIGH(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_GSTAT_XTR_RF_HIGH     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_GSTAT_XTR_RF_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_ICPU_CFG_FDMA_FDMA_IDLECNT      VTSS_IOREG(VTSS_TO_CFG,0xdf)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_IDLECNT_IDLECNT(x)  VTSS_ENCODE_BITFIELD(x,0,24)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_IDLECNT_IDLECNT     VTSS_ENCODE_BITMASK(0,24)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_IDLECNT_IDLECNT(x)  VTSS_EXTRACT_BITFIELD(x,0,24)

#define VTSS_ICPU_CFG_FDMA_FDMA_CONST        VTSS_IOREG(VTSS_TO_CFG,0xe0)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CONST_CH_INJ_CNT(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CONST_CH_INJ_CNT     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CONST_CH_INJ_CNT(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_ICPU_CFG_FDMA_FDMA_CONST_CH_XTR_CNT(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ICPU_CFG_FDMA_FDMA_CONST_CH_XTR_CNT     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ICPU_CFG_FDMA_FDMA_CONST_CH_XTR_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_ICPU_CFG_PCIe_PCIE_CTRL         VTSS_IOREG(VTSS_TO_CFG,0xe1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_CTRL_POWERUP  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PCIe_PCIE_CFG          VTSS_IOREG(VTSS_TO_CFG,0xe2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_CFG_CG_DIS  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_CFG_MEM_CG_DIS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_CFG_CONF_REQ_RETRY_ENA  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_CFG_PCIE_BAR_WR_ENA  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_CFG_LTSSM_DIS  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_CFG_MEM_RING_CORE_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PCIe_PCIE_STAT         VTSS_IOREG(VTSS_TO_CFG,0xe3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_STAT_SLV_ERROR_REPLY  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_STAT_LTSSM_STATE(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_ICPU_CFG_PCIe_PCIE_STAT_LTSSM_STATE     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_ICPU_CFG_PCIe_PCIE_STAT_LTSSM_STATE(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_STAT_LINK_STATE(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_ICPU_CFG_PCIe_PCIE_STAT_LINK_STATE     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_ICPU_CFG_PCIe_PCIE_STAT_LINK_STATE(x)  VTSS_EXTRACT_BITFIELD(x,3,3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_STAT_PM_STATE(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ICPU_CFG_PCIe_PCIE_STAT_PM_STATE     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ICPU_CFG_PCIe_PCIE_STAT_PM_STATE(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ICPU_CFG_PCIe_PCIE_AUX_CFG      VTSS_IOREG(VTSS_TO_CFG,0xe4)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_AUX_CFG_AUX_POWER_VAL  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PCIe_PCIE_DBG_STAT     VTSS_IOREG(VTSS_TO_CFG,0xe5)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_DBG_STAT_TBI_RX_CE  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_DBG_STAT_TBI_RX_LOS  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_DBG_STAT_TBI_RX_SDET  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_DBG_STAT_TBI_RX_DATA(x)  VTSS_ENCODE_BITFIELD(x,2,10)
#define  VTSS_M_ICPU_CFG_PCIe_PCIE_DBG_STAT_TBI_RX_DATA     VTSS_ENCODE_BITMASK(2,10)
#define  VTSS_X_ICPU_CFG_PCIe_PCIE_DBG_STAT_TBI_RX_DATA(x)  VTSS_EXTRACT_BITFIELD(x,2,10)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_DBG_STAT_PM_L2_EXIT  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_DBG_STAT_DATA_LINK_LAYER_UP  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PCIe_PCIEMST_REPLY_INFO  VTSS_IOREG(VTSS_TO_CFG,0xe6)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEMST_REPLY_INFO_MST_REPLY_INFO(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ICPU_CFG_PCIe_PCIEMST_REPLY_INFO_MST_REPLY_INFO     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ICPU_CFG_PCIe_PCIEMST_REPLY_INFO_MST_REPLY_INFO(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_ICPU_CFG_PCIe_PCIEMST_BAR1_OFFSET  VTSS_IOREG(VTSS_TO_CFG,0xe7)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEMST_BAR1_OFFSET_BAR1_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,8,24)
#define  VTSS_M_ICPU_CFG_PCIe_PCIEMST_BAR1_OFFSET_BAR1_OFFSET     VTSS_ENCODE_BITMASK(8,24)
#define  VTSS_X_ICPU_CFG_PCIe_PCIEMST_BAR1_OFFSET_BAR1_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,8,24)

#define VTSS_ICPU_CFG_PCIe_PCIEMST_BAR1_MASK  VTSS_IOREG(VTSS_TO_CFG,0xe8)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEMST_BAR1_MASK_BAR1_MASK(x)  VTSS_ENCODE_BITFIELD(x,8,24)
#define  VTSS_M_ICPU_CFG_PCIe_PCIEMST_BAR1_MASK_BAR1_MASK     VTSS_ENCODE_BITMASK(8,24)
#define  VTSS_X_ICPU_CFG_PCIe_PCIEMST_BAR1_MASK_BAR1_MASK(x)  VTSS_EXTRACT_BITFIELD(x,8,24)

#define VTSS_ICPU_CFG_PCIe_PCIEMST_BAR2_OFFSET  VTSS_IOREG(VTSS_TO_CFG,0xe9)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEMST_BAR2_OFFSET_BAR2_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_ICPU_CFG_PCIe_PCIEMST_BAR2_OFFSET_BAR2_OFFSET     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_ICPU_CFG_PCIe_PCIEMST_BAR2_OFFSET_BAR2_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,24,8)

#define VTSS_ICPU_CFG_PCIe_PCIEMST_BAR2_MASK  VTSS_IOREG(VTSS_TO_CFG,0xea)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEMST_BAR2_MASK_BAR2_MASK(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_ICPU_CFG_PCIe_PCIEMST_BAR2_MASK_BAR2_MASK     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_ICPU_CFG_PCIe_PCIEMST_BAR2_MASK_BAR2_MASK(x)  VTSS_EXTRACT_BITFIELD(x,24,8)

#define VTSS_ICPU_CFG_PCIe_PCIESLV_FDMA      VTSS_IOREG(VTSS_TO_CFG,0xeb)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_FDMA_FDMA_TC(x)  VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_ICPU_CFG_PCIe_PCIESLV_FDMA_FDMA_TC     VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_ICPU_CFG_PCIe_PCIESLV_FDMA_FDMA_TC(x)  VTSS_EXTRACT_BITFIELD(x,4,3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_FDMA_FDMA_ATTR(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_ICPU_CFG_PCIe_PCIESLV_FDMA_FDMA_ATTR     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_ICPU_CFG_PCIe_PCIESLV_FDMA_FDMA_ATTR(x)  VTSS_EXTRACT_BITFIELD(x,2,2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_FDMA_FDMA_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_PCIe_PCIESLV_FDMA_FDMA_OFFSET     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_PCIe_PCIESLV_FDMA_FDMA_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_PCIe_PCIESLV_SBA       VTSS_IOREG(VTSS_TO_CFG,0xec)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_BE(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_BE     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_BE(x)  VTSS_EXTRACT_BITFIELD(x,24,4)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_RESERVED1  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_MSG_CODE(x)  VTSS_ENCODE_BITFIELD(x,15,8)
#define  VTSS_M_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_MSG_CODE     VTSS_ENCODE_BITMASK(15,8)
#define  VTSS_X_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_MSG_CODE(x)  VTSS_EXTRACT_BITFIELD(x,15,8)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_TC(x)  VTSS_ENCODE_BITFIELD(x,12,3)
#define  VTSS_M_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_TC     VTSS_ENCODE_BITMASK(12,3)
#define  VTSS_X_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_TC(x)  VTSS_EXTRACT_BITFIELD(x,12,3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_ATTR(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_ATTR     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_ATTR(x)  VTSS_EXTRACT_BITFIELD(x,10,2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_TD  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_EP  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_RESERVED0  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_TYPE(x)  VTSS_ENCODE_BITFIELD(x,2,5)
#define  VTSS_M_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_TYPE     VTSS_ENCODE_BITMASK(2,5)
#define  VTSS_X_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,2,5)
#define  VTSS_F_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_OFFSET     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_PCIe_PCIESLV_SBA_SBA_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_PCIe_PCIEPCS_CFG       VTSS_IOREG(VTSS_TO_CFG,0xed)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_TXRX_DETECT  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_SDETCOM_PERM  VTSS_BIT(20)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_SDETCOM_DIS  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_BEACON_FORCE  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_RXRST_FORCE  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_RXRST_VAL  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_TXRST_FORCE  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_TXRST_VAL  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_RXSDET_XOR  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_RXSDET_FORCE  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_RXINV_ENA  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_RXSWAP_ENA  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_TXSWAP_ENA  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_IDLE_DATA_DIS  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_IDLE_DIS  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_IDLE_DLY(x)  VTSS_ENCODE_BITFIELD(x,5,2)
#define  VTSS_M_ICPU_CFG_PCIe_PCIEPCS_CFG_IDLE_DLY     VTSS_ENCODE_BITMASK(5,2)
#define  VTSS_X_ICPU_CFG_PCIe_PCIEPCS_CFG_IDLE_DLY(x)  VTSS_EXTRACT_BITFIELD(x,5,2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_RXLP_FORCE  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_TXLP_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_WAKE_POL  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_WAKE_OE  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_CFG_BEACON_DIS  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PCIe_PCIEPCS_BEACON    VTSS_IOREG(VTSS_TO_CFG,0xee)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_BEACON_BEACON_VAL(x)  VTSS_ENCODE_BITFIELD(x,16,10)
#define  VTSS_M_ICPU_CFG_PCIe_PCIEPCS_BEACON_BEACON_VAL     VTSS_ENCODE_BITMASK(16,10)
#define  VTSS_X_ICPU_CFG_PCIe_PCIEPCS_BEACON_BEACON_VAL(x)  VTSS_EXTRACT_BITFIELD(x,16,10)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_BEACON_BEACON_MAX_DIS  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_PCIe_PCIEPCS_BEACON_BEACON_MAX_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,15)
#define  VTSS_M_ICPU_CFG_PCIe_PCIEPCS_BEACON_BEACON_MAX_DLY     VTSS_ENCODE_BITMASK(0,15)
#define  VTSS_X_ICPU_CFG_PCIe_PCIEPCS_BEACON_BEACON_MAX_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,15)

#define VTSS_ICPU_CFG_PCIe_PCIE_INTR         VTSS_IOREG(VTSS_TO_CFG,0xef)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_INTR_LTSSM_STATE  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_INTR_LINK_STATE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_INTR_BAR1_WR  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_INTR_BAR1_RD  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_INTR_PM_STATE  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PCIe_PCIE_INTR_ENA     VTSS_IOREG(VTSS_TO_CFG,0xf0)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_ENA_INTR_LTSSM_STATE_ENA  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_ENA_INTR_LINK_STATE_ENA  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_ENA_INTR_BAR1_WR_ENA  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_ENA_INTR_BAR1_RD_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_ENA_INTR_PM_STATE_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PCIe_PCIE_INTR_IDENT   VTSS_IOREG(VTSS_TO_CFG,0xf1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_IDENT_INTR_LTSSM_STATE_IDENT  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_IDENT_INTR_LINK_STATE_IDENT  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_IDENT_INTR_BAR1_WR_IDENT  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_IDENT_INTR_BAR1_RD_IDENT  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_IDENT_INTR_PM_STATE_IDENT  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PCIe_PCIE_INTR_COMMON_CFG  VTSS_IOREG(VTSS_TO_CFG,0xf2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_COMMON_CFG_WAKEUP_ON_INTR_DIS  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_COMMON_CFG_LEGACY_MODE_INTR_SEL  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_COMMON_CFG_PCIE_INTR_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PCIe_PCIE_INTR_CFG(ri)  VTSS_IOREG(VTSS_TO_CFG,0xf3 + (ri))
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_CFG_FUNCTION_NUMBER(x)  VTSS_ENCODE_BITFIELD(x,15,3)
#define  VTSS_M_ICPU_CFG_PCIe_PCIE_INTR_CFG_FUNCTION_NUMBER     VTSS_ENCODE_BITMASK(15,3)
#define  VTSS_X_ICPU_CFG_PCIe_PCIE_INTR_CFG_FUNCTION_NUMBER(x)  VTSS_EXTRACT_BITFIELD(x,15,3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_CFG_TRAFFIC_CLASS(x)  VTSS_ENCODE_BITFIELD(x,12,3)
#define  VTSS_M_ICPU_CFG_PCIe_PCIE_INTR_CFG_TRAFFIC_CLASS     VTSS_ENCODE_BITMASK(12,3)
#define  VTSS_X_ICPU_CFG_PCIe_PCIE_INTR_CFG_TRAFFIC_CLASS(x)  VTSS_EXTRACT_BITFIELD(x,12,3)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_CFG_FALLING_VECTOR_VAL(x)  VTSS_ENCODE_BITFIELD(x,7,5)
#define  VTSS_M_ICPU_CFG_PCIe_PCIE_INTR_CFG_FALLING_VECTOR_VAL     VTSS_ENCODE_BITMASK(7,5)
#define  VTSS_X_ICPU_CFG_PCIe_PCIE_INTR_CFG_FALLING_VECTOR_VAL(x)  VTSS_EXTRACT_BITFIELD(x,7,5)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_CFG_RISING_VECTOR_VAL(x)  VTSS_ENCODE_BITFIELD(x,2,5)
#define  VTSS_M_ICPU_CFG_PCIe_PCIE_INTR_CFG_RISING_VECTOR_VAL     VTSS_ENCODE_BITMASK(2,5)
#define  VTSS_X_ICPU_CFG_PCIe_PCIE_INTR_CFG_RISING_VECTOR_VAL(x)  VTSS_EXTRACT_BITFIELD(x,2,5)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_CFG_INTR_FALLING_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_CFG_INTR_RISING_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PCIe_PCIE_INTR_STAT(ri)  VTSS_IOREG(VTSS_TO_CFG,0xf5 + (ri))
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_STAT_INTR_PENDING_FALLING  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_PCIe_PCIE_INTR_STAT_INTR_PENDING_RISING  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_XTR(ri)  VTSS_IOREG(VTSS_TO_CFG,0x1000 + (ri))

#define VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INJ(ri)  VTSS_IOREG(VTSS_TO_CFG,0x2000 + (ri))

#define VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_CFG  VTSS_IOREG(VTSS_TO_CFG,0x3000)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_CFG_XTR_FLUSH_DIS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_CFG_INJ_SWAP_ENA  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_CFG_XTR_SWAP_ENA  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_CFG_INJ_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_CFG_XTR_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INTR  VTSS_IOREG(VTSS_TO_CFG,0x3001)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INTR_INTR_INJ_RDY  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INTR_INTR_XTR_ANY_RDY  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INTR_INTR_XTR_SOF_RDY  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INTR_ENA  VTSS_IOREG(VTSS_TO_CFG,0x3002)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INTR_ENA_INTR_INJ_RDY_ENA  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INTR_ENA_INTR_XTR_ANY_RDY_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MANUAL_XTRINJ_MANUAL_INTR_ENA_INTR_XTR_SOF_RDY_ENA  VTSS_BIT(0)


#endif /* _VTSS_JAGUAR2_REGS_ICPU_CFG_H_ */
