// VERILOG netlist-file
`timescale 1ns / 1ns

module lab11_top (o_BOTRED, DIP, o_DIS1, o_TOPRED, o_MIDRED, o_DIS2, o_DIS3, o_DIS4, o_LED_YELLOW, i_S1_NC, i_S1_NO, i_S2_NC, i_S2_NO, o_JUMBO);

  output [7:0] o_BOTRED;
  input [7:0] DIP;
  output [6:0] o_DIS1;
  output [7:0] o_TOPRED;
  output [7:0] o_MIDRED;
  output [6:0] o_DIS2;
  output [6:0] o_DIS3;
  output [6:0] o_DIS4;
  output [1:0] o_LED_YELLOW;
  input i_S1_NC;
  input i_S1_NO;
  input i_S2_NC;
  input i_S2_NO;
  output [2:0] o_JUMBO;

  wire o_BOTRED_2XCOM;
  wire o_BOTRED_1XCOM;
  wire DIP_7XPIN;
  wire o_BOTRED_0XCOM;
  wire o_DIS1_5XQ;
  wire o_TOPRED_7XCOM;
  wire o_DIS1_4XQ;
  wire o_DIS1_3XQ;
  wire o_MIDRED_7XQ;
  wire o_DIS1_2XQ;
  wire o_DIS1_1XQ;
  wire o_BOTRED_7XCOM;
  wire o_DIS1_0XQ;
  wire o_DIS2_5XQ;
  wire o_DIS1_6XQ;
  wire o_DIS2_4XQ;
  wire o_DIS2_3XQ;
  wire o_DIS2_6XQ;
  wire o_DIS2_2XQ;
  wire o_DIS2_1XQ;
  wire o_DIS3_6XQ;
  wire o_DIS2_0XQ;
  wire o_DIS3_5XQ;
  wire o_DIS4_6XQ;
  wire o_DIS3_4XQ;
  wire o_DIS3_3XQ;
  wire o_DIS3_2XQ;
  wire o_DIS3_1XQ;
  wire o_LED_YELLOW_1XQ;
  wire o_DIS3_0XQ;
  wire i_S1_NCPIN;
  wire o_DIS4_5XQ;
  wire i_S1_NOPIN;
  wire o_DIS4_4XQ;
  wire i_S2_NCPIN;
  wire o_DIS4_3XQ;
  wire i_S2_NOPIN;
  wire o_DIS4_2XQ;
  wire o_DIS4_1XQ;
  wire o_DIS4_0XQ;
  wire o_JUMBO_1XQ;
  wire o_JUMBO_0XCOM;
  wire o_LED_YELLOW_0XQ;
  wire DIP_6XPIN;
  wire DIP_5XPIN;
  wire DIP_4XPIN;
  wire DIP_3XPIN;
  wire DIP_2XPIN;
  wire DIP_1XPIN;
  wire DIP_0XPIN;
  wire o_TOPRED_6XCOM;
  wire o_TOPRED_5XCOM;
  wire o_TOPRED_4XCOM;
  wire o_TOPRED_3XCOM;
  wire o_TOPRED_2XCOM;
  wire o_TOPRED_1XCOM;
  wire o_TOPRED_0XCOM;
  wire o_MIDRED_6XQ;
  wire o_MIDRED_5XQ;
  wire o_MIDRED_4XQ;
  wire o_MIDRED_3XQ;
  wire o_MIDRED_2XQ;
  wire o_MIDRED_1XQ;
  wire o_MIDRED_0XQ;
  wire o_BOTRED_6XCOM;
  wire o_BOTRED_5XCOM;
  wire o_BOTRED_4XCOM;
  wire o_BOTRED_3XCOM;
  wire o_JUMBO_2XQ;
  wire tmr_out;
  wire LFTPB_QQ;
  wire FDIVBY2_clk_outQ;
  wire FDIVBY4_clk_outQ;
  wire RGTPB_QQ;
  wire STEP5_outNMSG_1_0_busQ;
  wire STEP5_outNMSG_1_1_busQ;
  wire STEP1A_outCHAR_0_busQ;
  wire STEP1A_outCHAR_1_busQ;
  wire STEP1A_outCHAR_2_busQ;
  wire STEP1A_outCHAR_3_busQ;
  wire STEP1A_outCHAR_4_busQ;
  wire STEP1A_outCHAR_5_busQ;
  wire STEP1A_outCHAR_6_busQ;
  wire STEP1B_outDISP_0_busQ;
  wire STEP1B_outDISP_1_busQ;
  wire STEP1B_outDISP_2_busQ;
  wire STEP1B_outDISP_3_busQ;
  wire STEP1B_outDISP_4_busQ;
  wire STEP1B_outDISP_5_busQ;
  wire STEP1B_outDISP_6_busQ;
  wire STEP1B_outDISP_7_busQ;
  wire STEP1B_outDISP_8_busQ;
  wire STEP1B_outDISP_9_busQ;
  wire STEP1B_outDISP_10_busQ;
  wire STEP1B_outDISP_11_busQ;
  wire STEP1B_outDISP_12_busQ;
  wire STEP1B_outDISP_13_busQ;
  wire STEP1B_outDISP_14_busQ;
  wire STEP1B_outDISP_15_busQ;
  wire STEP1B_outDISP_16_busQ;
  wire STEP1B_outDISP_17_busQ;
  wire STEP1B_outDISP_18_busQ;
  wire STEP1B_outDISP_19_busQ;
  wire STEP1B_outDISP_20_busQ;
  wire STEP5_outSRSTQ;
  wire STEP2_count_state_0_busQ;
  wire STEP2_count_state_1_busQ;
  wire STEP2_count_state_2_busQ;
  wire STEP3_qcombo_0_busQ;
  wire STEP3_qcombo_1_busQ;
  wire STEP3_qcombo_2_busQ;
  wire STEP3_qcombo_3_busQ;
  wire STEP3_qcombo_4_busQ;
  wire STEP3_qcombo_5_busQ;
  wire STEP3_qcombo_6_busQ;
  wire STEP3_qcombo_7_busQ;
  wire STEP5_outENQ;
  wire STEP1B_Di1_0_busQ;
  wire STEP1B_Di1_1_busQ;
  wire STEP1B_Di1_2_busQ;
  wire STEP1B_Di1_3_busQ;
  wire STEP1B_Di1_4_busQ;
  wire STEP1B_Di1_5_busQ;
  wire STEP1B_Di1_6_busQ;
  wire STEP5_qstate_1_busQ;
  wire STEP5_qstate_2_busQ;
  wire STEP5_qstate_0_busQ;
  wire STEP5_qstate_3_busQ;
  wire STEP5_outLED_1_0_busQ;
  wire STEP5_next_qstate_0_busQ;
  wire STEP5_next_qstate_1_busQ;
  wire STEP5_next_qstate_2_busQ;
  wire STEP5_next_qstate_3_busQ;
  wire STEP2_next_count_state_0_busQ;
  wire STEP2_next_count_state_1_busQ;
  wire STEP2_next_count_state_2_busQ;
  wire STEP1A_CQ_0_busQ;
  wire STEP1A_CQ_1_busQ;
  wire STEP1A_CQ_2_busQ;
  wire STEP1A_CQ_3_busQ;
  wire STEP1A_CQ_4_busQ;
  wire STEP1A_CQ_5_busQ;
  wire STEP1A_count_0_busQ;
  wire STEP1A_count_1_busQ;
  wire STEP1A_count_2_busQ;
  wire STEP1A_count_3_busQ;
  wire STEP1A_next_CQ_0_busQ;
  wire STEP1A_next_CQ_1_busQ;
  wire STEP1A_next_CQ_2_busQ;
  wire STEP1A_next_CQ_3_busQ;
  wire STEP1A_next_CQ_4_busQ;
  wire STEP1A_next_0_busQ;
  wire STEP1A_next_1_busQ;
  wire STEP1A_next_2_busQ;
  wire STEP1A_next_3_busQ;
  wire STEP1A_next_4_busQ;
  wire STEP1A_next_5_busQ;
  wire STEP1A_next_6_busQ;
  wire A0_OSCOUT;
  wire o_DIS1_5X_D;
  wire T_0;
  wire o_DIS1_4X_D;
  wire o_DIS1_3X_D;
  wire T_1;
  wire o_DIS1_2X_D;
  wire o_DIS1_1X_D;
  wire o_DIS1_0X_D;
  wire o_DIS2_5X_D;
  wire o_DIS1_6X_D;
  wire o_DIS2_4X_D;
  wire o_DIS2_3X_D;
  wire o_DIS2_6X_D;
  wire o_DIS2_2X_D;
  wire o_DIS2_1X_D;
  wire o_DIS3_6X_D;
  wire o_DIS2_0X_D;
  wire o_DIS3_5X_D;
  wire o_DIS4_6X_D;
  wire o_DIS3_4X_D;
  wire o_DIS3_3X_D;
  wire o_DIS3_2X_D;
  wire o_DIS3_1X_D;
  wire o_LED_YELLOW_1X_C;
  wire o_LED_YELLOW_1X_AR;
  wire o_LED_YELLOW_1X_AP;
  wire o_DIS3_0X_D;
  wire o_DIS4_5X_D;
  wire o_DIS4_4X_D;
  wire o_DIS4_3X_D;
  wire o_DIS4_2X_D;
  wire o_DIS4_1X_D;
  wire o_DIS4_0X_D;
  wire T_2;
  wire o_LED_YELLOW_0X_C;
  wire o_LED_YELLOW_0X_AR;
  wire o_LED_YELLOW_0X_AP;
  wire T_3;
  wire T_4;
  wire T_5;
  wire T_6;
  wire T_7;
  wire T_8;
  wire T_9;
  wire T_10;
  wire T_11;
  wire T_12;
  wire T_13;
  wire T_14;
  wire T_15;
  wire T_16;
  wire o_JUMBO_2X_AR;
  wire LFTPB_Q_C;
  wire LFTPB_Q_AR;
  wire LFTPB_Q_AP;
  wire FDIVBY2_clk_out_D;
  wire FDIVBY4_clk_out_D;
  wire RGTPB_Q_C;
  wire RGTPB_Q_AR;
  wire RGTPB_Q_AP;
  wire STEP5_outNMSG_1_0_bus_AR;
  wire STEP5_outNMSG_1_1_bus_LH;
  wire STEP5_outNMSG_1_1_bus_AR;
  wire STEP1A_outCHAR_0_bus_D;
  wire STEP1A_outCHAR_1_bus_D;
  wire STEP1A_outCHAR_2_bus_D;
  wire STEP1A_outCHAR_3_bus_D;
  wire STEP1A_outCHAR_4_bus_D;
  wire STEP1A_outCHAR_5_bus_D;
  wire STEP1A_outCHAR_6_bus_D;
  wire STEP5_outSRST_AP;
  wire STEP2_count_state_0_bus_D;
  wire STEP2_count_state_1_bus_D;
  wire STEP2_count_state_2_bus_D;
  wire STEP3_qcombo_0_bus_T;
  wire STEP5_qstate_1_bus_D;
  wire STEP5_qstate_2_bus_D;
  wire T_17;
  wire T_18;
  wire STEP5_outLED_1_0_bus_AR;
  wire step5_next_qstate53_n;
  wire STEP5_next_qstate_0_bus_D;
  wire STEP5_next_qstate_0_bus_AP;
  wire STEP5_next_qstate_1_bus_D;
  wire STEP5_next_qstate_1_bus_AR;
  wire STEP5_next_qstate_2_bus_D;
  wire STEP5_next_qstate_2_bus_AR;
  wire STEP5_next_qstate_3_bus_D;
  wire STEP5_next_qstate_3_bus_AP;
  wire STEP2_next_count_state_0_bus_D;
  wire STEP2_next_count_state_1_bus_D;
  wire STEP2_next_count_state_2_bus_D;
  wire STEP1A_count_0_bus_D;
  wire STEP1A_count_0_bus_LH;
  wire STEP1A_count_1_bus_D;
  wire STEP1A_count_1_bus_LH;
  wire STEP1A_count_2_bus_D;
  wire STEP1A_count_2_bus_LH;
  wire STEP1A_count_3_bus_D;
  wire STEP1A_count_3_bus_LH;
  wire STEP1A_next_CQ_0_bus_D;
  wire STEP1A_next_CQ_1_bus_D;
  wire STEP1A_next_CQ_2_bus_D_X1;
  wire STEP1A_next_CQ_2_bus_D_X2;
  wire STEP1A_next_CQ_3_bus_D_X1;
  wire STEP1A_next_CQ_3_bus_D_X2;
  wire STEP1A_next_CQ_4_bus_D;
  wire STEP5_outLED_1_0_bus_LH;
  wire STEP1A_next_0_bus_D_X1;
  wire STEP1A_next_0_bus_D_X2;
  wire o_JUMBO_1X_AP;
  wire STEP1A_next_1_bus_D;
  wire STEP1A_next_2_bus_D_X1;
  wire STEP5_outSRST_LH;
  wire STEP1A_next_3_bus_D;
  wire STEP1A_next_4_bus_D;
  wire STEP1A_next_5_bus_D;
  wire STEP1A_next_6_bus_D;
  wire STEP1A_next_CQ_0_bus_LH;
  wire STEP1A_next_0_bus_LH;
  wire o_JUMBO_1X_LH;
  wire o_JUMBO_2X_LH;
  wire STEP5_outNMSG_1_0_bus_LH;
  wire STEP5_outNMSG_1_0__1;
  wire STEP1A_next_CQ_2_bus_D;
  wire STEP1A_next_CQ_3_bus_D;
  wire STEP1A_next_0_bus_D;
  wire STEP1A_next_2_bus_D;
  wire o_MIDRED_7X_D;
  wire o_MIDRED_6X_D;
  wire o_MIDRED_5X_D;
  wire o_MIDRED_4X_D;
  wire o_MIDRED_3X_D;
  wire o_MIDRED_2X_D;
  wire o_MIDRED_1X_D;
  wire o_MIDRED_0X_D;
  wire STEP5_qstate_0_bus_D;
  wire STEP5_qstate_3_bus_D;
  wire T_19;
  wire T_20;
  wire T_21;
  wire T_22;
  wire T_23;
  wire T_24;
  wire T_25;
  wire T_26;
  wire T_27;
  wire T_28;
  wire T_29;
  wire T_30;
  wire T_31;
  wire T_32;
  wire T_33;
  wire T_34;
  wire T_35;
  wire T_36;
  wire T_37;
  wire T_38;
  wire T_39;
  wire T_40;
  wire T_41;
  wire T_42;
  wire T_43;
  wire T_44;
  wire T_45;
  wire T_46;
  wire T_47;
  wire T_48;
  wire T_49;
  wire T_50;
  wire T_51;
  wire T_52;
  wire T_53;
  wire T_54;
  wire T_55;
  wire T_56;
  wire T_57;
  wire T_58;
  wire T_59;
  wire T_60;
  wire T_61;
  wire T_62;
  wire T_63;
  wire T_64;
  wire T_65;
  wire T_66;
  wire T_67;
  wire T_68;
  wire T_69;
  wire T_70;
  wire T_71;
  wire T_72;
  wire T_73;
  wire T_74;
  wire T_75;
  wire T_76;
  wire T_77;
  wire T_78;
  wire T_79;
  wire T_80;
  wire T_81;
  wire T_82;
  wire T_83;
  wire T_84;
  wire T_85;
  wire T_86;
  wire T_87;
  wire T_88;
  wire T_89;
  wire T_90;
  wire T_91;
  wire T_92;
  wire T_93;
  wire T_94;
  wire T_95;
  wire T_96;
  wire T_97;
  wire T_98;
  wire T_99;
  wire T_100;
  wire T_101;
  wire T_102;
  wire T_103;
  wire T_104;
  wire T_105;
  wire T_106;
  wire T_107;
  wire T_108;
  wire T_109;
  wire T_110;
  wire T_111;
  wire T_112;
  wire T_113;
  wire T_114;
  wire T_115;
  wire T_116;
  wire T_117;
  wire T_118;
  wire T_119;
  wire T_120;
  wire T_121;
  wire T_122;
  wire T_123;
  wire T_124;
  wire T_125;
  wire T_126;
  wire T_127;
  wire T_128;
  wire T_129;
  wire T_130;
  wire T_131;
  wire T_132;
  wire T_133;
  wire T_134;
  wire T_135;
  wire T_136;
  wire T_137;
  wire T_138;
  wire T_139;
  wire T_140;
  wire T_141;
  wire T_142;
  wire T_143;
  wire T_144;
  wire T_145;
  wire T_146;
  wire T_147;
  wire T_148;
  wire T_149;
  wire T_150;
  wire T_151;
  wire T_152;
  wire T_153;
  wire T_154;
  wire T_155;
  wire T_156;
  wire T_157;
  wire T_158;
  wire T_159;
  wire T_160;
  wire T_161;
  wire T_162;
  wire T_163;
  wire T_164;
  wire T_165;
  wire T_166;
  wire T_167;
  wire T_168;
  wire T_169;
  wire T_170;
  wire T_171;
  wire T_172;
  wire T_173;
  wire T_174;
  wire T_175;
  wire T_176;
  wire T_177;
  wire T_178;
  wire T_179;
  wire T_180;
  wire T_181;
  wire T_182;
  wire T_183;
  wire T_184;
  wire T_185;
  wire T_186;
  wire T_187;
  wire T_188;
  wire T_189;
  wire T_190;
  wire T_191;
  wire T_192;
  wire T_193;
  wire T_194;
  wire T_195;
  wire T_196;
  wire T_197;
  wire T_198;
  wire T_199;
  wire T_200;
  wire T_201;
  wire T_202;
  wire T_203;
  wire T_204;
  wire T_205;
  wire T_206;
  wire T_207;
  wire T_208;
  wire T_209;
  wire T_210;
  wire T_211;
  wire T_212;
  wire T_213;
  wire T_214;
  wire T_215;
  wire T_216;
  wire T_217;
  wire T_218;
  wire T_219;
  wire T_220;
  wire T_221;
  wire T_222;
  wire T_223;
  wire T_224;
  wire T_225;
  wire T_226;
  wire T_227;
  wire T_228;
  wire T_229;
  wire T_230;
  wire T_231;
  wire T_232;
  wire T_233;
  wire T_234;
  wire T_235;
  wire T_236;
  wire T_237;
  wire T_238;
  wire T_239;
  wire T_240;
  wire T_241;
  wire T_242;
  wire T_243;
  wire T_244;
  wire T_245;
  wire T_246;
  wire T_247;
  wire T_248;
  wire T_249;
  wire T_250;
  wire T_251;
  wire T_252;
  wire T_253;
  wire T_254;
  wire T_255;
  wire T_256;
  wire T_257;
  wire T_258;
  wire T_259;
  wire T_260;
  wire T_261;
  wire T_262;
  wire T_263;
  wire T_264;
  wire T_265;
  wire T_266;
  wire T_267;
  wire T_268;
  wire T_269;
  wire T_270;
  wire T_271;
  wire T_272;
  wire T_273;
  wire T_274;
  wire T_275;
  wire T_276;
  wire T_277;
  wire T_278;
  wire T_279;
  wire T_280;
  wire T_281;
  wire T_282;
  wire T_283;
  wire T_284;
  wire T_285;
  wire T_286;
  wire T_287;
  wire T_288;
  wire T_289;
  wire T_290;
  wire T_291;
  wire T_292;
  wire T_293;
  wire T_294;
  wire T_295;
  wire T_296;
  wire T_297;
  wire T_298;
  wire T_299;
  wire T_300;
  wire T_301;
  wire T_302;
  wire T_303;
  wire T_304;
  wire T_305;
  wire T_306;
  wire T_307;
  wire T_308;
  wire T_309;
  wire T_310;
  wire T_311;
  wire T_312;
  wire T_313;
  wire T_314;
  wire T_315;
  wire T_316;
  wire T_317;
  wire T_318;
  wire T_319;
  wire T_320;
  wire T_321;
  wire T_322;
  wire T_323;
  wire T_324;
  wire T_325;
  wire T_326;
  wire T_327;
  wire T_328;
  wire T_329;
  wire T_330;
  wire T_331;
  wire T_332;
  wire T_333;
  wire T_334;
  wire T_335;
  wire T_336;
  wire T_337;
  wire T_338;
  wire T_339;
  wire T_340;
  wire T_341;
  wire T_342;
  wire T_343;
  wire T_344;
  wire T_345;
  wire T_346;
  wire T_347;
  wire T_348;
  wire T_349;
  wire T_350;
  wire T_351;
  wire T_352;
  wire T_353;
  wire T_354;
  wire T_355;
  wire T_356;
  wire T_357;
  wire T_358;
  wire T_359;
  wire T_360;
  wire T_361;
  wire T_362;
  wire T_363;
  wire T_364;
  wire T_365;
  wire T_366;
  wire T_367;
  wire T_368;
  wire T_369;
  wire T_370;
  wire T_371;
  wire T_372;
  wire T_373;
  wire T_374;
  wire T_375;
  wire T_376;
  wire T_377;
  wire T_378;
  wire T_379;
  wire T_380;
  wire T_381;
  wire T_382;
  wire T_383;
  wire T_384;
  wire T_385;
  wire T_386;
  wire T_387;
  wire T_388;
  wire T_389;
  wire T_390;
  wire T_391;
  wire T_392;
  wire T_393;
  wire T_394;
  wire T_395;
  wire T_396;
  wire T_397;
  wire T_398;
  wire T_399;
  wire T_400;
  wire T_401;
  wire T_402;
  wire T_403;
  wire T_404;
  wire T_405;
  wire T_406;
  wire T_407;
  wire T_408;
  wire T_409;
  wire T_410;
  wire T_411;
  wire T_412;
  wire T_413;
  wire T_414;
  wire T_415;
  wire T_416;
  wire T_417;
  wire T_418;
  wire T_419;
  wire T_420;
  wire T_421;
  wire T_422;
  wire T_423;
  wire T_424;
  wire T_425;
  wire T_426;
  wire T_427;
  wire T_428;
  wire T_429;
  wire T_430;
  wire T_431;
  wire T_432;
  wire T_433;
  wire T_434;
  wire T_435;
  wire T_436;
  wire T_437;
  wire T_438;
  wire T_439;
  wire T_440;
  wire T_441;
  wire T_442;
  wire T_443;
  wire T_444;
  wire T_445;
  wire T_446;
  wire T_447;
  wire T_448;
  wire T_449;
  wire T_450;
  wire T_451;
  wire T_452;
  wire T_453;
  wire T_454;
  wire T_455;
  wire T_456;
  wire T_457;
  wire T_458;
  wire T_459;
  wire T_460;
  wire T_461;
  wire T_462;
  wire T_463;
  wire T_464;
  wire T_465;
  wire T_466;
  wire T_467;
  wire T_468;
  wire T_469;
  wire T_470;
  wire T_471;
  wire T_472;
  wire T_473;
  wire T_474;
  wire T_475;
  wire T_476;
  wire T_477;
  wire T_478;
  wire T_479;
  wire T_480;
  wire T_481;
  wire T_482;
  wire T_483;
  wire T_484;
  wire T_485;
  wire T_486;
  wire T_487;
  wire T_488;
  wire T_489;
  wire T_490;
  wire T_491;
  wire T_492;
  wire T_493;
  wire T_494;
  wire T_495;
  wire T_496;
  wire T_497;
  wire T_498;
  wire T_499;
  wire T_500;
  wire T_501;
  wire T_502;
  wire T_503;
  wire T_504;
  wire T_505;
  wire T_506;
  wire T_507;
  wire T_508;
  wire T_509;
  wire T_510;
  wire T_511;
  wire T_512;
  wire T_513;
  wire T_514;
  wire T_515;
  wire T_516;
  wire T_517;
  wire T_518;
  wire T_519;
  wire T_520;
  wire T_521;
  wire VCC_net;
  wire GND_net;
  wire FF_STEP3_qcombo_0_bus_T1;
  wire GATE_T_2_A;
  wire GATE_T_10_A;
  wire GATE_T_11_A;
  wire GATE_T_12_A;
  wire GATE_T_12_B;
  wire GATE_T_13_A;
  wire GATE_T_14_A;
  wire GATE_T_14_B;
  wire GATE_T_15_A;
  wire GATE_T_15_B;
  wire GATE_o_JUMBO_2X_AR_A;
  wire GATE_STEP5_outNMSG_1_1_bus_LH_DN;
  wire GATE_STEP1A_outCHAR_0_bus_D_A;
  wire GATE_STEP1A_outCHAR_1_bus_D_A;
  wire GATE_STEP1A_outCHAR_2_bus_D_A;
  wire GATE_STEP1A_outCHAR_3_bus_D_A;
  wire GATE_STEP1A_outCHAR_4_bus_D_A;
  wire GATE_STEP1A_outCHAR_5_bus_D_A;
  wire GATE_STEP1A_outCHAR_6_bus_D_A;
  wire GATE_STEP5_outSRST_AP_DN;
  wire GATE_STEP2_count_state_0_bus_D_A;
  wire GATE_STEP2_count_state_1_bus_D_A;
  wire GATE_STEP2_count_state_2_bus_D_A;
  wire GATE_STEP5_outLED_1_0_bus_AR_A;
  wire GATE_STEP5_next_qstate_0_bus_AP_A;
  wire GATE_STEP5_next_qstate_1_bus_AR_A;
  wire GATE_STEP5_next_qstate_2_bus_AR_A;
  wire GATE_STEP5_next_qstate_3_bus_AP_A;
  wire GATE_STEP1A_count_1_bus_D_A;
  wire GATE_STEP1A_count_2_bus_D_A;
  wire GATE_STEP1A_next_0_bus_D_X2_A;
  wire GATE_STEP5_outNMSG_1_0__1_A;
  wire GATE_STEP1A_next_2_bus_D_Y;
  wire GATE_T_19_A;
  wire GATE_T_20_DN;
  wire GATE_T_23_B;
  wire GATE_T_23_A;
  wire GATE_T_24_A;
  wire GATE_T_24_B;
  wire GATE_T_25_A;
  wire GATE_T_25_B;
  wire GATE_T_26_A;
  wire GATE_T_27_A;
  wire GATE_T_30_A;
  wire GATE_T_31_A;
  wire GATE_T_35_A;
  wire GATE_T_37_DN;
  wire GATE_T_38_DN;
  wire GATE_T_39_A;
  wire GATE_T_40_A;
  wire GATE_T_40_B;
  wire GATE_T_41_A;
  wire GATE_T_42_A;
  wire GATE_T_43_DN;
  wire GATE_T_44_DN;
  wire GATE_T_45_B;
  wire GATE_T_45_A;
  wire GATE_T_46_DN;
  wire GATE_T_47_A;
  wire GATE_T_47_B;
  wire GATE_T_48_A;
  wire GATE_T_48_B;
  wire GATE_T_50_DN;
  wire GATE_T_51_DN;
  wire GATE_T_52_A;
  wire GATE_T_53_A;
  wire GATE_T_53_B;
  wire GATE_T_55_B;
  wire GATE_T_55_A;
  wire GATE_T_56_B;
  wire GATE_T_56_A;
  wire GATE_T_57_A;
  wire GATE_T_71_A;
  wire GATE_T_72_A;
  wire GATE_T_74_A;
  wire GATE_T_76_B;
  wire GATE_T_76_A;
  wire GATE_T_77_A;
  wire GATE_T_78_A;
  wire GATE_T_79_A;
  wire GATE_T_81_A;
  wire GATE_T_82_B;
  wire GATE_T_82_A;
  wire GATE_T_83_A;
  wire GATE_T_83_B;
  wire GATE_T_84_A;
  wire GATE_T_84_B;
  wire GATE_T_85_A;
  wire GATE_T_85_B;
  wire GATE_T_86_A;
  wire GATE_T_86_B;
  wire GATE_T_88_A;
  wire GATE_T_88_B;
  wire GATE_T_89_A;
  wire GATE_T_89_B;
  wire GATE_T_106_A;
  wire GATE_T_123_A;
  wire GATE_T_158_A;
  wire GATE_T_158_B;
  wire GATE_T_159_A;
  wire GATE_T_159_B;
  wire GATE_T_160_A;
  wire GATE_T_160_B;
  wire GATE_T_165_A;
  wire GATE_T_167_A;
  wire GATE_T_171_DN;
  wire GATE_T_173_A;
  wire GATE_T_173_B;
  wire GATE_T_174_A;
  wire GATE_T_174_B;
  wire GATE_T_175_A;
  wire GATE_T_175_B;
  wire GATE_T_178_A;
  wire GATE_T_181_A;
  wire GATE_T_182_A;
  wire GATE_T_183_A;
  wire GATE_T_186_A;
  wire GATE_T_187_A;
  wire GATE_T_188_A;
  wire GATE_T_189_A;
  wire GATE_T_190_A;
  wire GATE_T_192_A;
  wire GATE_T_198_A;
  wire GATE_T_199_A;
  wire GATE_T_200_A;
  wire GATE_T_201_A;
  wire GATE_T_205_A;
  wire GATE_T_208_A;
  wire GATE_T_209_A;
  wire GATE_T_210_A;
  wire GATE_T_211_A;
  wire GATE_T_212_A;
  wire GATE_T_214_A;
  wire GATE_T_215_A;
  wire GATE_T_216_A;
  wire GATE_T_218_A;
  wire GATE_T_224_A;
  wire GATE_T_225_A;
  wire GATE_T_228_A;
  wire GATE_T_229_A;
  wire GATE_T_232_A;
  wire GATE_T_234_A;
  wire GATE_T_235_A;
  wire GATE_T_237_A;
  wire GATE_T_238_A;
  wire GATE_T_239_A;
  wire GATE_T_240_A;
  wire GATE_T_241_A;
  wire GATE_T_242_A;
  wire GATE_T_243_A;
  wire GATE_T_244_A;
  wire GATE_T_246_A;
  wire GATE_T_249_A;
  wire GATE_T_251_A;
  wire GATE_T_257_A;
  wire GATE_T_259_A;
  wire GATE_T_262_A;
  wire GATE_T_265_A;
  wire GATE_T_266_A;
  wire GATE_T_267_A;
  wire GATE_T_290_A;
  wire GATE_T_292_A;
  wire GATE_T_294_A;
  wire GATE_T_298_A;
  wire GATE_T_303_A;
  wire GATE_T_304_A;
  wire GATE_T_305_A;
  wire GATE_T_306_A;
  wire GATE_T_308_A;
  wire GATE_T_310_A;
  wire GATE_T_311_A;
  wire GATE_T_314_A;
  wire GATE_T_315_A;
  wire GATE_T_316_A;
  wire GATE_T_317_A;
  wire GATE_T_318_A;
  wire GATE_T_320_A;
  wire GATE_T_322_A;
  wire GATE_T_323_A;
  wire GATE_T_326_A;
  wire GATE_T_327_A;
  wire GATE_T_328_A;
  wire GATE_T_330_A;
  wire GATE_T_334_A;
  wire GATE_T_339_A;
  wire GATE_T_350_A;
  wire GATE_T_352_A;
  wire GATE_T_354_A;
  wire GATE_T_358_A;
  wire GATE_T_363_A;
  wire GATE_T_364_A;
  wire GATE_T_365_A;
  wire GATE_T_366_A;
  wire GATE_T_368_A;
  wire GATE_T_370_A;
  wire GATE_T_371_A;
  wire GATE_T_374_A;
  wire GATE_T_375_A;
  wire GATE_T_376_A;
  wire GATE_T_377_A;
  wire GATE_T_378_A;
  wire GATE_T_380_A;
  wire GATE_T_382_A;
  wire GATE_T_383_A;
  wire GATE_T_386_A;
  wire GATE_T_387_A;
  wire GATE_T_388_A;
  wire GATE_T_390_A;
  wire GATE_T_394_A;
  wire GATE_T_399_A;
  wire GATE_T_410_A;
  wire GATE_T_414_A;
  wire GATE_T_415_A;
  wire GATE_T_421_A;
  wire GATE_T_423_A;
  wire GATE_T_425_A;
  wire GATE_T_426_A;
  wire GATE_T_427_A;
  wire GATE_T_428_A;
  wire GATE_T_431_A;
  wire GATE_T_433_A;
  wire GATE_T_434_A;
  wire GATE_T_435_A;
  wire GATE_T_437_A;
  wire GATE_T_438_A;
  wire GATE_T_439_A;
  wire GATE_T_440_A;
  wire GATE_T_443_A;
  wire GATE_T_445_A;
  wire GATE_T_446_A;
  wire GATE_T_447_A;
  wire GATE_T_450_A;
  wire GATE_T_451_A;
  wire GATE_T_457_A;
  wire GATE_T_459_A;
  wire GATE_T_470_A;
  wire GATE_T_474_A;
  wire GATE_T_475_A;
  wire GATE_T_481_A;
  wire GATE_T_483_A;
  wire GATE_T_485_A;
  wire GATE_T_486_A;
  wire GATE_T_487_A;
  wire GATE_T_488_A;
  wire GATE_T_491_A;
  wire GATE_T_493_A;
  wire GATE_T_494_A;
  wire GATE_T_495_A;
  wire GATE_T_497_A;
  wire GATE_T_498_A;
  wire GATE_T_499_A;
  wire GATE_T_500_A;
  wire GATE_T_503_A;
  wire GATE_T_505_A;
  wire GATE_T_506_A;
  wire GATE_T_507_A;
  wire GATE_T_510_A;
  wire GATE_T_511_A;
  wire GATE_T_517_A;
  wire GATE_T_519_A;
  wire GATE_T_520_A;

  defparam I1.TIMER_DIV = "1048576", I1.NORM_FREQ = 500, I1.CO_DELAY = 1250;
  OSCTIMER   I1 ( .TIMEROUT(tmr_out), .OSCOUT(A0_OSCOUT), .DYNOSCDIS(GND_net), .TIMERRES(GND_net) );
  VCC   VCC_I_I_1 ( .X(VCC_net) );
  GND   GND_I_I_1 ( .X(GND_net) );
  defparam OUT_o_BOTRED_2_XI_1.PULL = "Down";
  OBUF   OUT_o_BOTRED_2_XI_1 ( .O(o_BOTRED[2]), .I0(o_BOTRED_2XCOM) );
  defparam OUT_o_BOTRED_1_XI_1.PULL = "Down";
  OBUF   OUT_o_BOTRED_1_XI_1 ( .O(o_BOTRED[1]), .I0(o_BOTRED_1XCOM) );
  defparam IN_DIP_7_XI_1.PULL = "Down";
  IBUF   IN_DIP_7_XI_1 ( .O(DIP_7XPIN), .I0(DIP[7]) );
  defparam OUT_o_BOTRED_0_XI_1.PULL = "Down";
  OBUF   OUT_o_BOTRED_0_XI_1 ( .O(o_BOTRED[0]), .I0(o_BOTRED_0XCOM) );
  defparam OUT_o_DIS1_5_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS1_5_XI_1 ( .O(o_DIS1[5]), .I0(o_DIS1_5XQ) );
  defparam OUT_o_TOPRED_7_XI_1.PULL = "Down";
  OBUF   OUT_o_TOPRED_7_XI_1 ( .O(o_TOPRED[7]), .I0(o_TOPRED_7XCOM) );
  defparam OUT_o_DIS1_4_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS1_4_XI_1 ( .O(o_DIS1[4]), .I0(o_DIS1_4XQ) );
  defparam OUT_o_DIS1_3_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS1_3_XI_1 ( .O(o_DIS1[3]), .I0(o_DIS1_3XQ) );
  defparam OUT_o_MIDRED_7_XI_1.PULL = "Down";
  OBUF   OUT_o_MIDRED_7_XI_1 ( .O(o_MIDRED[7]), .I0(o_MIDRED_7XQ) );
  defparam OUT_o_DIS1_2_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS1_2_XI_1 ( .O(o_DIS1[2]), .I0(o_DIS1_2XQ) );
  defparam OUT_o_DIS1_1_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS1_1_XI_1 ( .O(o_DIS1[1]), .I0(o_DIS1_1XQ) );
  defparam OUT_o_BOTRED_7_XI_1.PULL = "Down";
  OBUF   OUT_o_BOTRED_7_XI_1 ( .O(o_BOTRED[7]), .I0(o_BOTRED_7XCOM) );
  defparam OUT_o_DIS1_0_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS1_0_XI_1 ( .O(o_DIS1[0]), .I0(o_DIS1_0XQ) );
  defparam OUT_o_DIS2_5_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS2_5_XI_1 ( .O(o_DIS2[5]), .I0(o_DIS2_5XQ) );
  defparam OUT_o_DIS1_6_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS1_6_XI_1 ( .O(o_DIS1[6]), .I0(o_DIS1_6XQ) );
  defparam OUT_o_DIS2_4_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS2_4_XI_1 ( .O(o_DIS2[4]), .I0(o_DIS2_4XQ) );
  defparam OUT_o_DIS2_3_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS2_3_XI_1 ( .O(o_DIS2[3]), .I0(o_DIS2_3XQ) );
  defparam OUT_o_DIS2_6_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS2_6_XI_1 ( .O(o_DIS2[6]), .I0(o_DIS2_6XQ) );
  defparam OUT_o_DIS2_2_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS2_2_XI_1 ( .O(o_DIS2[2]), .I0(o_DIS2_2XQ) );
  defparam OUT_o_DIS2_1_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS2_1_XI_1 ( .O(o_DIS2[1]), .I0(o_DIS2_1XQ) );
  defparam OUT_o_DIS3_6_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS3_6_XI_1 ( .O(o_DIS3[6]), .I0(o_DIS3_6XQ) );
  defparam OUT_o_DIS2_0_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS2_0_XI_1 ( .O(o_DIS2[0]), .I0(o_DIS2_0XQ) );
  defparam OUT_o_DIS3_5_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS3_5_XI_1 ( .O(o_DIS3[5]), .I0(o_DIS3_5XQ) );
  defparam OUT_o_DIS4_6_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS4_6_XI_1 ( .O(o_DIS4[6]), .I0(o_DIS4_6XQ) );
  defparam OUT_o_DIS3_4_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS3_4_XI_1 ( .O(o_DIS3[4]), .I0(o_DIS3_4XQ) );
  defparam OUT_o_DIS3_3_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS3_3_XI_1 ( .O(o_DIS3[3]), .I0(o_DIS3_3XQ) );
  defparam OUT_o_DIS3_2_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS3_2_XI_1 ( .O(o_DIS3[2]), .I0(o_DIS3_2XQ) );
  defparam OUT_o_DIS3_1_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS3_1_XI_1 ( .O(o_DIS3[1]), .I0(o_DIS3_1XQ) );
  defparam OUT_o_LED_YELLOW_1_XI_1.PULL = "Down";
  OBUF   OUT_o_LED_YELLOW_1_XI_1 ( .O(o_LED_YELLOW[1]), .I0(o_LED_YELLOW_1XQ) );
  defparam OUT_o_DIS3_0_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS3_0_XI_1 ( .O(o_DIS3[0]), .I0(o_DIS3_0XQ) );
  defparam IN_i_S1_NC_I_1.PULL = "Down";
  IBUF   IN_i_S1_NC_I_1 ( .O(i_S1_NCPIN), .I0(i_S1_NC) );
  defparam OUT_o_DIS4_5_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS4_5_XI_1 ( .O(o_DIS4[5]), .I0(o_DIS4_5XQ) );
  defparam IN_i_S1_NO_I_1.PULL = "Down";
  IBUF   IN_i_S1_NO_I_1 ( .O(i_S1_NOPIN), .I0(i_S1_NO) );
  defparam OUT_o_DIS4_4_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS4_4_XI_1 ( .O(o_DIS4[4]), .I0(o_DIS4_4XQ) );
  defparam IN_i_S2_NC_I_1.PULL = "Down";
  IBUF   IN_i_S2_NC_I_1 ( .O(i_S2_NCPIN), .I0(i_S2_NC) );
  defparam OUT_o_DIS4_3_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS4_3_XI_1 ( .O(o_DIS4[3]), .I0(o_DIS4_3XQ) );
  defparam IN_i_S2_NO_I_1.PULL = "Down";
  IBUF   IN_i_S2_NO_I_1 ( .O(i_S2_NOPIN), .I0(i_S2_NO) );
  defparam OUT_o_DIS4_2_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS4_2_XI_1 ( .O(o_DIS4[2]), .I0(o_DIS4_2XQ) );
  defparam OUT_o_DIS4_1_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS4_1_XI_1 ( .O(o_DIS4[1]), .I0(o_DIS4_1XQ) );
  defparam OUT_o_DIS4_0_XI_1.PULL = "Down";
  OBUF   OUT_o_DIS4_0_XI_1 ( .O(o_DIS4[0]), .I0(o_DIS4_0XQ) );
  defparam OUT_o_JUMBO_1_XI_1.PULL = "Down";
  OBUF   OUT_o_JUMBO_1_XI_1 ( .O(o_JUMBO[1]), .I0(o_JUMBO_1XQ) );
  defparam OUT_o_JUMBO_0_XI_1.PULL = "Down";
  OBUF   OUT_o_JUMBO_0_XI_1 ( .O(o_JUMBO[0]), .I0(o_JUMBO_0XCOM) );
  defparam OUT_o_LED_YELLOW_0_XI_1.PULL = "Down";
  OBUF   OUT_o_LED_YELLOW_0_XI_1 ( .O(o_LED_YELLOW[0]), .I0(o_LED_YELLOW_0XQ) );
  defparam IN_DIP_6_XI_1.PULL = "Down";
  IBUF   IN_DIP_6_XI_1 ( .O(DIP_6XPIN), .I0(DIP[6]) );
  defparam IN_DIP_5_XI_1.PULL = "Down";
  IBUF   IN_DIP_5_XI_1 ( .O(DIP_5XPIN), .I0(DIP[5]) );
  defparam IN_DIP_4_XI_1.PULL = "Down";
  IBUF   IN_DIP_4_XI_1 ( .O(DIP_4XPIN), .I0(DIP[4]) );
  defparam IN_DIP_3_XI_1.PULL = "Down";
  IBUF   IN_DIP_3_XI_1 ( .O(DIP_3XPIN), .I0(DIP[3]) );
  defparam IN_DIP_2_XI_1.PULL = "Down";
  IBUF   IN_DIP_2_XI_1 ( .O(DIP_2XPIN), .I0(DIP[2]) );
  defparam IN_DIP_1_XI_1.PULL = "Down";
  IBUF   IN_DIP_1_XI_1 ( .O(DIP_1XPIN), .I0(DIP[1]) );
  defparam IN_DIP_0_XI_1.PULL = "Down";
  IBUF   IN_DIP_0_XI_1 ( .O(DIP_0XPIN), .I0(DIP[0]) );
  defparam OUT_o_TOPRED_6_XI_1.PULL = "Down";
  OBUF   OUT_o_TOPRED_6_XI_1 ( .O(o_TOPRED[6]), .I0(o_TOPRED_6XCOM) );
  defparam OUT_o_TOPRED_5_XI_1.PULL = "Down";
  OBUF   OUT_o_TOPRED_5_XI_1 ( .O(o_TOPRED[5]), .I0(o_TOPRED_5XCOM) );
  defparam OUT_o_TOPRED_4_XI_1.PULL = "Down";
  OBUF   OUT_o_TOPRED_4_XI_1 ( .O(o_TOPRED[4]), .I0(o_TOPRED_4XCOM) );
  defparam OUT_o_TOPRED_3_XI_1.PULL = "Down";
  OBUF   OUT_o_TOPRED_3_XI_1 ( .O(o_TOPRED[3]), .I0(o_TOPRED_3XCOM) );
  defparam OUT_o_TOPRED_2_XI_1.PULL = "Down";
  OBUF   OUT_o_TOPRED_2_XI_1 ( .O(o_TOPRED[2]), .I0(o_TOPRED_2XCOM) );
  defparam OUT_o_TOPRED_1_XI_1.PULL = "Down";
  OBUF   OUT_o_TOPRED_1_XI_1 ( .O(o_TOPRED[1]), .I0(o_TOPRED_1XCOM) );
  defparam OUT_o_TOPRED_0_XI_1.PULL = "Down";
  OBUF   OUT_o_TOPRED_0_XI_1 ( .O(o_TOPRED[0]), .I0(o_TOPRED_0XCOM) );
  defparam OUT_o_MIDRED_6_XI_1.PULL = "Down";
  OBUF   OUT_o_MIDRED_6_XI_1 ( .O(o_MIDRED[6]), .I0(o_MIDRED_6XQ) );
  defparam OUT_o_MIDRED_5_XI_1.PULL = "Down";
  OBUF   OUT_o_MIDRED_5_XI_1 ( .O(o_MIDRED[5]), .I0(o_MIDRED_5XQ) );
  defparam OUT_o_MIDRED_4_XI_1.PULL = "Down";
  OBUF   OUT_o_MIDRED_4_XI_1 ( .O(o_MIDRED[4]), .I0(o_MIDRED_4XQ) );
  defparam OUT_o_MIDRED_3_XI_1.PULL = "Down";
  OBUF   OUT_o_MIDRED_3_XI_1 ( .O(o_MIDRED[3]), .I0(o_MIDRED_3XQ) );
  defparam OUT_o_MIDRED_2_XI_1.PULL = "Down";
  OBUF   OUT_o_MIDRED_2_XI_1 ( .O(o_MIDRED[2]), .I0(o_MIDRED_2XQ) );
  defparam OUT_o_MIDRED_1_XI_1.PULL = "Down";
  OBUF   OUT_o_MIDRED_1_XI_1 ( .O(o_MIDRED[1]), .I0(o_MIDRED_1XQ) );
  defparam OUT_o_MIDRED_0_XI_1.PULL = "Down";
  OBUF   OUT_o_MIDRED_0_XI_1 ( .O(o_MIDRED[0]), .I0(o_MIDRED_0XQ) );
  defparam OUT_o_BOTRED_6_XI_1.PULL = "Down";
  OBUF   OUT_o_BOTRED_6_XI_1 ( .O(o_BOTRED[6]), .I0(o_BOTRED_6XCOM) );
  defparam OUT_o_BOTRED_5_XI_1.PULL = "Down";
  OBUF   OUT_o_BOTRED_5_XI_1 ( .O(o_BOTRED[5]), .I0(o_BOTRED_5XCOM) );
  defparam OUT_o_BOTRED_4_XI_1.PULL = "Down";
  OBUF   OUT_o_BOTRED_4_XI_1 ( .O(o_BOTRED[4]), .I0(o_BOTRED_4XCOM) );
  defparam OUT_o_BOTRED_3_XI_1.PULL = "Down";
  OBUF   OUT_o_BOTRED_3_XI_1 ( .O(o_BOTRED[3]), .I0(o_BOTRED_3XCOM) );
  defparam OUT_o_JUMBO_2_XI_1.PULL = "Down";
  OBUF   OUT_o_JUMBO_2_XI_1 ( .O(o_JUMBO[2]), .I0(o_JUMBO_2XQ) );
  DFFSH   FF_o_DIS1_5_XI_1 ( .Q(o_DIS1_5XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS1_5X_D) );
  DFFSH   FF_o_DIS1_4_XI_1 ( .Q(o_DIS1_4XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS1_4X_D) );
  DFFSH   FF_o_DIS1_3_XI_1 ( .Q(o_DIS1_3XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS1_3X_D) );
  DLAT   LATCH_o_MIDRED_7_XI_1 ( .Q(o_MIDRED_7XQ), .LAT(STEP5_outENQ), .D(o_MIDRED_7X_D) );
  DFFSH   FF_o_DIS1_2_XI_1 ( .Q(o_DIS1_2XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS1_2X_D) );
  DFFSH   FF_o_DIS1_1_XI_1 ( .Q(o_DIS1_1XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS1_1X_D) );
  DFFSH   FF_o_DIS1_0_XI_1 ( .Q(o_DIS1_0XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS1_0X_D) );
  DFFSH   FF_o_DIS2_5_XI_1 ( .Q(o_DIS2_5XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS2_5X_D) );
  DFFSH   FF_o_DIS1_6_XI_1 ( .Q(o_DIS1_6XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS1_6X_D) );
  DFFSH   FF_o_DIS2_4_XI_1 ( .Q(o_DIS2_4XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS2_4X_D) );
  DFFSH   FF_o_DIS2_3_XI_1 ( .Q(o_DIS2_3XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS2_3X_D) );
  DFFSH   FF_o_DIS2_6_XI_1 ( .Q(o_DIS2_6XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS2_6X_D) );
  DFFSH   FF_o_DIS2_2_XI_1 ( .Q(o_DIS2_2XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS2_2X_D) );
  DFFSH   FF_o_DIS2_1_XI_1 ( .Q(o_DIS2_1XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS2_1X_D) );
  DFFSH   FF_o_DIS3_6_XI_1 ( .Q(o_DIS3_6XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS3_6X_D) );
  DFFSH   FF_o_DIS2_0_XI_1 ( .Q(o_DIS2_0XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS2_0X_D) );
  DFFSH   FF_o_DIS3_5_XI_1 ( .Q(o_DIS3_5XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS3_5X_D) );
  DFFSH   FF_o_DIS4_6_XI_1 ( .Q(o_DIS4_6XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS4_6X_D) );
  DFFSH   FF_o_DIS3_4_XI_1 ( .Q(o_DIS3_4XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS3_4X_D) );
  DFFSH   FF_o_DIS3_3_XI_1 ( .Q(o_DIS3_3XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS3_3X_D) );
  DFFSH   FF_o_DIS3_2_XI_1 ( .Q(o_DIS3_2XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS3_2X_D) );
  DFFSH   FF_o_DIS3_1_XI_1 ( .Q(o_DIS3_1XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS3_1X_D) );
  DFFRSH   FF_o_LED_YELLOW_1_XI_1 ( .Q(o_LED_YELLOW_1XQ), .R(o_LED_YELLOW_1X_AR), .S(o_LED_YELLOW_1X_AP), .CLK(o_LED_YELLOW_1X_C), .D(GND_net) );
  DFFSH   FF_o_DIS3_0_XI_1 ( .Q(o_DIS3_0XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS3_0X_D) );
  DFFSH   FF_o_DIS4_5_XI_1 ( .Q(o_DIS4_5XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS4_5X_D) );
  DFFSH   FF_o_DIS4_4_XI_1 ( .Q(o_DIS4_4XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS4_4X_D) );
  DFFSH   FF_o_DIS4_3_XI_1 ( .Q(o_DIS4_3XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS4_3X_D) );
  DFFSH   FF_o_DIS4_2_XI_1 ( .Q(o_DIS4_2XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS4_2X_D) );
  DFFSH   FF_o_DIS4_1_XI_1 ( .Q(o_DIS4_1XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS4_1X_D) );
  DFFSH   FF_o_DIS4_0_XI_1 ( .Q(o_DIS4_0XQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(o_DIS4_0X_D) );
  DLATSH   LATCH_o_JUMBO_1_XI_I ( .Q(o_JUMBO_1XQ), .LAT(o_JUMBO_1X_LH), .S(o_JUMBO_1X_AP), .D(GND_net) );
  DFFRSH   FF_o_LED_YELLOW_0_XI_1 ( .Q(o_LED_YELLOW_0XQ), .R(o_LED_YELLOW_0X_AR), .S(o_LED_YELLOW_0X_AP), .CLK(o_LED_YELLOW_0X_C), .D(GND_net) );
  DLAT   LATCH_o_MIDRED_6_XI_1 ( .Q(o_MIDRED_6XQ), .LAT(STEP5_outENQ), .D(o_MIDRED_6X_D) );
  DLAT   LATCH_o_MIDRED_5_XI_1 ( .Q(o_MIDRED_5XQ), .LAT(STEP5_outENQ), .D(o_MIDRED_5X_D) );
  DLAT   LATCH_o_MIDRED_4_XI_1 ( .Q(o_MIDRED_4XQ), .LAT(STEP5_outENQ), .D(o_MIDRED_4X_D) );
  DLAT   LATCH_o_MIDRED_3_XI_1 ( .Q(o_MIDRED_3XQ), .LAT(STEP5_outENQ), .D(o_MIDRED_3X_D) );
  DLAT   LATCH_o_MIDRED_2_XI_1 ( .Q(o_MIDRED_2XQ), .LAT(STEP5_outENQ), .D(o_MIDRED_2X_D) );
  DLAT   LATCH_o_MIDRED_1_XI_1 ( .Q(o_MIDRED_1XQ), .LAT(STEP5_outENQ), .D(o_MIDRED_1X_D) );
  DLAT   LATCH_o_MIDRED_0_XI_1 ( .Q(o_MIDRED_0XQ), .LAT(STEP5_outENQ), .D(o_MIDRED_0X_D) );
  DLATRH   LATCH_o_JUMBO_2_XI_I ( .Q(o_JUMBO_2XQ), .LAT(o_JUMBO_2X_LH), .R(o_JUMBO_2X_AR), .D(VCC_net) );
  DFFRSH   FF_LFTPB_Q_I_1 ( .Q(LFTPB_QQ), .R(LFTPB_Q_AR), .S(LFTPB_Q_AP), .CLK(LFTPB_Q_C), .D(VCC_net) );
  DFFRH   FF_FDIVBY2_clk_out_I_1 ( .Q(FDIVBY2_clk_outQ), .R(LFTPB_QQ), .CLK(tmr_out), .D(FDIVBY2_clk_out_D) );
  DFFRH   FF_FDIVBY4_clk_out_I_1 ( .Q(FDIVBY4_clk_outQ), .R(LFTPB_QQ), .CLK(FDIVBY2_clk_outQ), .D(FDIVBY4_clk_out_D) );
  DFFRSH   FF_RGTPB_Q_I_1 ( .Q(RGTPB_QQ), .R(RGTPB_Q_AR), .S(RGTPB_Q_AP), .CLK(RGTPB_Q_C), .D(VCC_net) );
  DLATRH   LATCH_STEP5_outNMSG_1_0_bus_I_I ( .Q(STEP5_outNMSG_1_0_busQ), .LAT(STEP5_outNMSG_1_0_bus_LH), .R(STEP5_outNMSG_1_0_bus_AR), .D(VCC_net) );
  DLATRH   LATCH_STEP5_outNMSG_1_1_bus_I_I ( .Q(STEP5_outNMSG_1_1_busQ), .LAT(STEP5_outNMSG_1_1_bus_LH), .R(STEP5_outNMSG_1_1_bus_AR), .D(VCC_net) );
  DFF   FF_STEP1A_outCHAR_0_bus_I_1 ( .D(STEP1A_outCHAR_0_bus_D), .Q(STEP1A_outCHAR_0_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_outCHAR_1_bus_I_1 ( .D(STEP1A_outCHAR_1_bus_D), .Q(STEP1A_outCHAR_1_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_outCHAR_2_bus_I_1 ( .D(STEP1A_outCHAR_2_bus_D), .Q(STEP1A_outCHAR_2_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_outCHAR_3_bus_I_1 ( .D(STEP1A_outCHAR_3_bus_D), .Q(STEP1A_outCHAR_3_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_outCHAR_4_bus_I_1 ( .D(STEP1A_outCHAR_4_bus_D), .Q(STEP1A_outCHAR_4_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_outCHAR_5_bus_I_1 ( .D(STEP1A_outCHAR_5_bus_D), .Q(STEP1A_outCHAR_5_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_outCHAR_6_bus_I_1 ( .D(STEP1A_outCHAR_6_bus_D), .Q(STEP1A_outCHAR_6_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFFRH   FF_STEP1B_outDISP_0_bus_I_1 ( .Q(STEP1B_outDISP_0_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_Di1_0_busQ) );
  DFFRH   FF_STEP1B_outDISP_1_bus_I_1 ( .Q(STEP1B_outDISP_1_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_Di1_1_busQ) );
  DFFRH   FF_STEP1B_outDISP_2_bus_I_1 ( .Q(STEP1B_outDISP_2_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_Di1_2_busQ) );
  DFFRH   FF_STEP1B_outDISP_3_bus_I_1 ( .Q(STEP1B_outDISP_3_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_Di1_3_busQ) );
  DFFRH   FF_STEP1B_outDISP_4_bus_I_1 ( .Q(STEP1B_outDISP_4_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_Di1_4_busQ) );
  DFFRH   FF_STEP1B_outDISP_5_bus_I_1 ( .Q(STEP1B_outDISP_5_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_Di1_5_busQ) );
  DFFRH   FF_STEP1B_outDISP_6_bus_I_1 ( .Q(STEP1B_outDISP_6_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_Di1_6_busQ) );
  DFFRH   FF_STEP1B_outDISP_7_bus_I_1 ( .Q(STEP1B_outDISP_7_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_0_busQ) );
  DFFRH   FF_STEP1B_outDISP_8_bus_I_1 ( .Q(STEP1B_outDISP_8_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_1_busQ) );
  DFFRH   FF_STEP1B_outDISP_9_bus_I_1 ( .Q(STEP1B_outDISP_9_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_2_busQ) );
  DFFRH   FF_STEP1B_outDISP_10_bus_I_1 ( .Q(STEP1B_outDISP_10_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_3_busQ) );
  DFFRH   FF_STEP1B_outDISP_11_bus_I_1 ( .Q(STEP1B_outDISP_11_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_4_busQ) );
  DFFRH   FF_STEP1B_outDISP_12_bus_I_1 ( .Q(STEP1B_outDISP_12_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_5_busQ) );
  DFFRH   FF_STEP1B_outDISP_13_bus_I_1 ( .Q(STEP1B_outDISP_13_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_6_busQ) );
  DFFRH   FF_STEP1B_outDISP_14_bus_I_1 ( .Q(STEP1B_outDISP_14_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_7_busQ) );
  DFFRH   FF_STEP1B_outDISP_15_bus_I_1 ( .Q(STEP1B_outDISP_15_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_8_busQ) );
  DFFRH   FF_STEP1B_outDISP_16_bus_I_1 ( .Q(STEP1B_outDISP_16_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_9_busQ) );
  DFFRH   FF_STEP1B_outDISP_17_bus_I_1 ( .Q(STEP1B_outDISP_17_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_10_busQ) );
  DFFRH   FF_STEP1B_outDISP_18_bus_I_1 ( .Q(STEP1B_outDISP_18_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_11_busQ) );
  DFFRH   FF_STEP1B_outDISP_19_bus_I_1 ( .Q(STEP1B_outDISP_19_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_12_busQ) );
  DFFRH   FF_STEP1B_outDISP_20_bus_I_1 ( .Q(STEP1B_outDISP_20_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1B_outDISP_13_busQ) );
  DLATSH   LATCH_STEP5_outSRST_I_I ( .Q(STEP5_outSRSTQ), .LAT(STEP5_outSRST_LH), .S(STEP5_outSRST_AP), .D(DIP_6XPIN) );
  DFFRH   FF_STEP2_count_state_0_bus_I_1 ( .Q(STEP2_count_state_0_busQ), .R(LFTPB_QQ), .CLK(RGTPB_QQ), .D(STEP2_count_state_0_bus_D) );
  DFFRH   FF_STEP2_count_state_1_bus_I_1 ( .Q(STEP2_count_state_1_busQ), .R(LFTPB_QQ), .CLK(RGTPB_QQ), .D(STEP2_count_state_1_bus_D) );
  DFFRH   FF_STEP2_count_state_2_bus_I_1 ( .Q(STEP2_count_state_2_busQ), .R(LFTPB_QQ), .CLK(RGTPB_QQ), .D(STEP2_count_state_2_bus_D) );
  TFFSH   FF_STEP3_qcombo_0_bus_I_1 ( .S(LFTPB_QQ), .Q(STEP3_qcombo_0_busQ), .T(FF_STEP3_qcombo_0_bus_T1), .CLK(FDIVBY4_clk_outQ) );
  AND2   FF_STEP3_qcombo_0_bus_I_2 ( .I1(STEP3_qcombo_0_bus_T), .O(FF_STEP3_qcombo_0_bus_T1), .I0(DIP_4XPIN) );
  DFFCSH   FF_STEP3_qcombo_1_bus_I_1 ( .Q(STEP3_qcombo_1_busQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .CE(DIP_4XPIN), .D(STEP3_qcombo_0_busQ) );
  DFFCSH   FF_STEP3_qcombo_2_bus_I_1 ( .Q(STEP3_qcombo_2_busQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .CE(DIP_4XPIN), .D(STEP3_qcombo_1_busQ) );
  DFFCSH   FF_STEP3_qcombo_3_bus_I_1 ( .Q(STEP3_qcombo_3_busQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .CE(DIP_4XPIN), .D(STEP3_qcombo_2_busQ) );
  DFFCSH   FF_STEP3_qcombo_4_bus_I_1 ( .Q(STEP3_qcombo_4_busQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .CE(DIP_4XPIN), .D(STEP3_qcombo_3_busQ) );
  DFFCSH   FF_STEP3_qcombo_5_bus_I_1 ( .Q(STEP3_qcombo_5_busQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .CE(DIP_4XPIN), .D(STEP3_qcombo_4_busQ) );
  DFFCSH   FF_STEP3_qcombo_6_bus_I_1 ( .Q(STEP3_qcombo_6_busQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .CE(DIP_4XPIN), .D(STEP3_qcombo_5_busQ) );
  DFFCSH   FF_STEP3_qcombo_7_bus_I_1 ( .Q(STEP3_qcombo_7_busQ), .S(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .CE(DIP_4XPIN), .D(STEP3_qcombo_6_busQ) );
  DLATRH   LATCH_STEP5_outEN_I_I ( .Q(STEP5_outENQ), .LAT(o_JUMBO_1X_LH), .R(o_JUMBO_1X_AP), .D(VCC_net) );
  DFFRH   FF_STEP1B_Di1_0_bus_I_1 ( .Q(STEP1B_Di1_0_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1A_outCHAR_0_busQ) );
  DFFRH   FF_STEP1B_Di1_1_bus_I_1 ( .Q(STEP1B_Di1_1_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1A_outCHAR_1_busQ) );
  DFFRH   FF_STEP1B_Di1_2_bus_I_1 ( .Q(STEP1B_Di1_2_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1A_outCHAR_2_busQ) );
  DFFRH   FF_STEP1B_Di1_3_bus_I_1 ( .Q(STEP1B_Di1_3_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1A_outCHAR_3_busQ) );
  DFFRH   FF_STEP1B_Di1_4_bus_I_1 ( .Q(STEP1B_Di1_4_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1A_outCHAR_4_busQ) );
  DFFRH   FF_STEP1B_Di1_5_bus_I_1 ( .Q(STEP1B_Di1_5_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1A_outCHAR_5_busQ) );
  DFFRH   FF_STEP1B_Di1_6_bus_I_1 ( .Q(STEP1B_Di1_6_busQ), .R(LFTPB_QQ), .CLK(FDIVBY4_clk_outQ), .D(STEP1A_outCHAR_6_busQ) );
  DFFRH   FF_STEP5_qstate_1_bus_I_1 ( .Q(STEP5_qstate_1_busQ), .R(LFTPB_QQ), .CLK(RGTPB_QQ), .D(STEP5_qstate_1_bus_D) );
  DFFRH   FF_STEP5_qstate_2_bus_I_1 ( .Q(STEP5_qstate_2_busQ), .R(LFTPB_QQ), .CLK(RGTPB_QQ), .D(STEP5_qstate_2_bus_D) );
  DFFRH   FF_STEP5_qstate_0_bus_I_1 ( .Q(STEP5_qstate_0_busQ), .R(LFTPB_QQ), .CLK(RGTPB_QQ), .D(STEP5_qstate_0_bus_D) );
  DFFRH   FF_STEP5_qstate_3_bus_I_1 ( .Q(STEP5_qstate_3_busQ), .R(LFTPB_QQ), .CLK(RGTPB_QQ), .D(STEP5_qstate_3_bus_D) );
  DLATRH   LATCH_STEP5_outLED_1_0_bus_I_I ( .Q(STEP5_outLED_1_0_busQ), .LAT(STEP5_outLED_1_0_bus_LH), .R(STEP5_outLED_1_0_bus_AR), .D(VCC_net) );
  DLATSH   LATCH_STEP5_next_qstate_0_bus_I_I ( .Q(STEP5_next_qstate_0_busQ), .LAT(STEP5_outSRST_LH), .S(STEP5_next_qstate_0_bus_AP), .D(STEP5_next_qstate_0_bus_D) );
  DLATRH   LATCH_STEP5_next_qstate_1_bus_I_I ( .Q(STEP5_next_qstate_1_busQ), .LAT(STEP5_outSRST_LH), .R(STEP5_next_qstate_1_bus_AR), .D(STEP5_next_qstate_1_bus_D) );
  DLATRH   LATCH_STEP5_next_qstate_2_bus_I_I ( .Q(STEP5_next_qstate_2_busQ), .LAT(STEP5_outSRST_LH), .R(STEP5_next_qstate_2_bus_AR), .D(STEP5_next_qstate_2_bus_D) );
  DLATSH   LATCH_STEP5_next_qstate_3_bus_I_I ( .Q(STEP5_next_qstate_3_busQ), .LAT(STEP5_outSRST_LH), .S(STEP5_next_qstate_3_bus_AP), .D(STEP5_next_qstate_3_bus_D) );
  DLAT   LATCH_STEP2_next_count_state_0_bus_I_1 ( .Q(STEP2_next_count_state_0_busQ), .LAT(STEP5_outENQ), .D(STEP2_next_count_state_0_bus_D) );
  DLAT   LATCH_STEP2_next_count_state_1_bus_I_1 ( .Q(STEP2_next_count_state_1_busQ), .LAT(STEP5_outENQ), .D(STEP2_next_count_state_1_bus_D) );
  DLAT   LATCH_STEP2_next_count_state_2_bus_I_1 ( .Q(STEP2_next_count_state_2_busQ), .LAT(STEP5_outENQ), .D(STEP2_next_count_state_2_bus_D) );
  DFF   FF_STEP1A_CQ_0_bus_I_1 ( .D(STEP1A_next_CQ_0_busQ), .Q(STEP1A_CQ_0_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_CQ_1_bus_I_1 ( .D(STEP1A_next_CQ_1_busQ), .Q(STEP1A_CQ_1_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_CQ_2_bus_I_1 ( .D(STEP1A_next_CQ_2_busQ), .Q(STEP1A_CQ_2_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_CQ_3_bus_I_1 ( .D(STEP1A_next_CQ_3_busQ), .Q(STEP1A_CQ_3_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_CQ_4_bus_I_1 ( .D(STEP1A_next_CQ_4_busQ), .Q(STEP1A_CQ_4_busQ), .CLK(FDIVBY4_clk_outQ) );
  DFF   FF_STEP1A_CQ_5_bus_I_1 ( .D(GND_net), .Q(STEP1A_CQ_5_busQ), .CLK(FDIVBY4_clk_outQ) );
  DLAT   LATCH_STEP1A_count_0_bus_I_1 ( .Q(STEP1A_count_0_busQ), .LAT(STEP1A_count_0_bus_LH), .D(STEP1A_count_0_bus_D) );
  DLAT   LATCH_STEP1A_count_1_bus_I_1 ( .Q(STEP1A_count_1_busQ), .LAT(STEP1A_count_1_bus_LH), .D(STEP1A_count_1_bus_D) );
  DLAT   LATCH_STEP1A_count_2_bus_I_1 ( .Q(STEP1A_count_2_busQ), .LAT(STEP1A_count_2_bus_LH), .D(STEP1A_count_2_bus_D) );
  DLAT   LATCH_STEP1A_count_3_bus_I_1 ( .Q(STEP1A_count_3_busQ), .LAT(STEP1A_count_3_bus_LH), .D(STEP1A_count_3_bus_D) );
  DLAT   LATCH_STEP1A_next_CQ_0_bus_I_1 ( .Q(STEP1A_next_CQ_0_busQ), .LAT(STEP1A_next_CQ_0_bus_LH), .D(STEP1A_next_CQ_0_bus_D) );
  DLAT   LATCH_STEP1A_next_CQ_1_bus_I_1 ( .Q(STEP1A_next_CQ_1_busQ), .LAT(STEP1A_next_CQ_0_bus_LH), .D(STEP1A_next_CQ_1_bus_D) );
  DLAT   LATCH_STEP1A_next_CQ_2_bus_I_1 ( .Q(STEP1A_next_CQ_2_busQ), .LAT(STEP1A_next_CQ_0_bus_LH), .D(STEP1A_next_CQ_2_bus_D) );
  DLAT   LATCH_STEP1A_next_CQ_3_bus_I_1 ( .Q(STEP1A_next_CQ_3_busQ), .LAT(STEP1A_next_CQ_0_bus_LH), .D(STEP1A_next_CQ_3_bus_D) );
  DLAT   LATCH_STEP1A_next_CQ_4_bus_I_1 ( .Q(STEP1A_next_CQ_4_busQ), .LAT(STEP1A_next_CQ_0_bus_LH), .D(STEP1A_next_CQ_4_bus_D) );
  DLAT   LATCH_STEP1A_next_0_bus_I_1 ( .Q(STEP1A_next_0_busQ), .LAT(STEP1A_next_0_bus_LH), .D(STEP1A_next_0_bus_D) );
  DLAT   LATCH_STEP1A_next_1_bus_I_1 ( .Q(STEP1A_next_1_busQ), .LAT(STEP1A_next_0_bus_LH), .D(STEP1A_next_1_bus_D) );
  DLAT   LATCH_STEP1A_next_2_bus_I_1 ( .Q(STEP1A_next_2_busQ), .LAT(STEP1A_next_0_bus_LH), .D(STEP1A_next_2_bus_D) );
  DLAT   LATCH_STEP1A_next_3_bus_I_1 ( .Q(STEP1A_next_3_busQ), .LAT(STEP1A_next_0_bus_LH), .D(STEP1A_next_3_bus_D) );
  DLAT   LATCH_STEP1A_next_4_bus_I_1 ( .Q(STEP1A_next_4_busQ), .LAT(STEP1A_next_0_bus_LH), .D(STEP1A_next_4_bus_D) );
  DLAT   LATCH_STEP1A_next_5_bus_I_1 ( .Q(STEP1A_next_5_busQ), .LAT(STEP1A_next_0_bus_LH), .D(STEP1A_next_5_bus_D) );
  DLAT   LATCH_STEP1A_next_6_bus_I_1 ( .Q(STEP1A_next_6_busQ), .LAT(STEP1A_next_0_bus_LH), .D(STEP1A_next_6_bus_D) );
  INV   GATE_o_BOTRED_2_XI_1 ( .I0(DIP_2XPIN), .O(o_BOTRED_2XCOM) );
  INV   GATE_o_BOTRED_1_XI_1 ( .I0(DIP_1XPIN), .O(o_BOTRED_1XCOM) );
  INV   GATE_o_BOTRED_0_XI_1 ( .I0(DIP_0XPIN), .O(o_BOTRED_0XCOM) );
  INV   GATE_o_DIS1_5X_D_I_1 ( .I0(STEP1B_Di1_5_busQ), .O(o_DIS1_5X_D) );
  AND2   GATE_T_0_I_1 ( .O(T_0), .I1(STEP3_qcombo_7_busQ), .I0(DIP_5XPIN) );
  INV   GATE_o_DIS1_4X_D_I_1 ( .I0(STEP1B_Di1_4_busQ), .O(o_DIS1_4X_D) );
  INV   GATE_o_DIS1_3X_D_I_1 ( .I0(STEP1B_Di1_3_busQ), .O(o_DIS1_3X_D) );
  AND3   GATE_T_1_I_1 ( .O(T_1), .I2(STEP2_count_state_1_busQ), .I1(STEP2_count_state_0_busQ), .I0(STEP2_count_state_2_busQ) );
  INV   GATE_o_DIS1_2X_D_I_1 ( .I0(STEP1B_Di1_2_busQ), .O(o_DIS1_2X_D) );
  INV   GATE_o_DIS1_1X_D_I_1 ( .I0(STEP1B_Di1_1_busQ), .O(o_DIS1_1X_D) );
  INV   GATE_o_BOTRED_7_XI_1 ( .I0(DIP_7XPIN), .O(o_BOTRED_7XCOM) );
  INV   GATE_o_DIS1_0X_D_I_1 ( .I0(STEP1B_Di1_0_busQ), .O(o_DIS1_0X_D) );
  INV   GATE_o_DIS2_5X_D_I_1 ( .I0(STEP1B_outDISP_5_busQ), .O(o_DIS2_5X_D) );
  INV   GATE_o_DIS1_6X_D_I_1 ( .I0(STEP1B_Di1_6_busQ), .O(o_DIS1_6X_D) );
  INV   GATE_o_DIS2_4X_D_I_1 ( .I0(STEP1B_outDISP_4_busQ), .O(o_DIS2_4X_D) );
  INV   GATE_o_DIS2_3X_D_I_1 ( .I0(STEP1B_outDISP_3_busQ), .O(o_DIS2_3X_D) );
  INV   GATE_o_DIS2_6X_D_I_1 ( .I0(STEP1B_outDISP_6_busQ), .O(o_DIS2_6X_D) );
  INV   GATE_o_DIS2_2X_D_I_1 ( .I0(STEP1B_outDISP_2_busQ), .O(o_DIS2_2X_D) );
  INV   GATE_o_DIS2_1X_D_I_1 ( .I0(STEP1B_outDISP_1_busQ), .O(o_DIS2_1X_D) );
  INV   GATE_o_DIS3_6X_D_I_1 ( .I0(STEP1B_outDISP_13_busQ), .O(o_DIS3_6X_D) );
  INV   GATE_o_DIS2_0X_D_I_1 ( .I0(STEP1B_outDISP_0_busQ), .O(o_DIS2_0X_D) );
  INV   GATE_o_DIS3_5X_D_I_1 ( .I0(STEP1B_outDISP_12_busQ), .O(o_DIS3_5X_D) );
  INV   GATE_o_DIS4_6X_D_I_1 ( .I0(STEP1B_outDISP_20_busQ), .O(o_DIS4_6X_D) );
  INV   GATE_o_DIS3_4X_D_I_1 ( .I0(STEP1B_outDISP_11_busQ), .O(o_DIS3_4X_D) );
  INV   GATE_o_DIS3_3X_D_I_1 ( .I0(STEP1B_outDISP_10_busQ), .O(o_DIS3_3X_D) );
  INV   GATE_o_DIS3_2X_D_I_1 ( .I0(STEP1B_outDISP_9_busQ), .O(o_DIS3_2X_D) );
  INV   GATE_o_DIS3_1X_D_I_1 ( .I0(STEP1B_outDISP_8_busQ), .O(o_DIS3_1X_D) );
  INV   GATE_o_LED_YELLOW_1X_C_I_1 ( .I0(i_S2_NOPIN), .O(o_LED_YELLOW_1X_C) );
  INV   GATE_o_LED_YELLOW_1X_AR_I_1 ( .I0(i_S2_NOPIN), .O(o_LED_YELLOW_1X_AR) );
  INV   GATE_o_LED_YELLOW_1X_AP_I_1 ( .I0(i_S2_NCPIN), .O(o_LED_YELLOW_1X_AP) );
  INV   GATE_o_DIS3_0X_D_I_1 ( .I0(STEP1B_outDISP_7_busQ), .O(o_DIS3_0X_D) );
  INV   GATE_o_DIS4_5X_D_I_1 ( .I0(STEP1B_outDISP_19_busQ), .O(o_DIS4_5X_D) );
  INV   GATE_o_DIS4_4X_D_I_1 ( .I0(STEP1B_outDISP_18_busQ), .O(o_DIS4_4X_D) );
  INV   GATE_o_DIS4_3X_D_I_1 ( .I0(STEP1B_outDISP_17_busQ), .O(o_DIS4_3X_D) );
  INV   GATE_o_DIS4_2X_D_I_1 ( .I0(STEP1B_outDISP_16_busQ), .O(o_DIS4_2X_D) );
  INV   GATE_o_DIS4_1X_D_I_1 ( .I0(STEP1B_outDISP_15_busQ), .O(o_DIS4_1X_D) );
  INV   GATE_o_DIS4_0X_D_I_1 ( .I0(STEP1B_outDISP_14_busQ), .O(o_DIS4_0X_D) );
  AND2   GATE_T_2_I_1 ( .O(T_2), .I1(FDIVBY2_clk_outQ), .I0(GATE_T_2_A) );
  INV   GATE_T_2_I_2 ( .O(GATE_T_2_A), .I0(STEP5_outLED_1_0_busQ) );
  INV   GATE_o_LED_YELLOW_0X_C_I_1 ( .I0(i_S1_NOPIN), .O(o_LED_YELLOW_0X_C) );
  INV   GATE_o_LED_YELLOW_0X_AR_I_1 ( .I0(i_S1_NOPIN), .O(o_LED_YELLOW_0X_AR) );
  INV   GATE_o_LED_YELLOW_0X_AP_I_1 ( .I0(i_S1_NCPIN), .O(o_LED_YELLOW_0X_AP) );
  AND2   GATE_T_3_I_1 ( .O(T_3), .I1(STEP3_qcombo_6_busQ), .I0(DIP_5XPIN) );
  AND2   GATE_T_4_I_1 ( .O(T_4), .I1(STEP3_qcombo_5_busQ), .I0(DIP_5XPIN) );
  AND2   GATE_T_5_I_1 ( .O(T_5), .I1(STEP3_qcombo_4_busQ), .I0(DIP_5XPIN) );
  AND2   GATE_T_6_I_1 ( .O(T_6), .I1(STEP3_qcombo_3_busQ), .I0(DIP_5XPIN) );
  AND2   GATE_T_7_I_1 ( .O(T_7), .I1(STEP3_qcombo_2_busQ), .I0(DIP_5XPIN) );
  AND2   GATE_T_8_I_1 ( .O(T_8), .I1(STEP3_qcombo_1_busQ), .I0(DIP_5XPIN) );
  AND2   GATE_T_9_I_1 ( .O(T_9), .I1(STEP3_qcombo_0_busQ), .I0(DIP_5XPIN) );
  INV   GATE_T_10_I_1 ( .I0(STEP2_count_state_0_busQ), .O(GATE_T_10_A) );
  AND3   GATE_T_10_I_2 ( .O(T_10), .I2(STEP2_count_state_1_busQ), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_10_A) );
  INV   GATE_T_11_I_1 ( .I0(STEP2_count_state_1_busQ), .O(GATE_T_11_A) );
  AND3   GATE_T_11_I_2 ( .O(T_11), .I2(STEP2_count_state_0_busQ), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_11_A) );
  INV   GATE_T_12_I_1 ( .I0(STEP2_count_state_1_busQ), .O(GATE_T_12_A) );
  INV   GATE_T_12_I_2 ( .I0(STEP2_count_state_0_busQ), .O(GATE_T_12_B) );
  AND3   GATE_T_12_I_3 ( .O(T_12), .I0(STEP2_count_state_2_busQ), .I2(GATE_T_12_A), .I1(GATE_T_12_B) );
  INV   GATE_T_13_I_1 ( .I0(STEP2_count_state_2_busQ), .O(GATE_T_13_A) );
  AND3   GATE_T_13_I_2 ( .O(T_13), .I2(STEP2_count_state_1_busQ), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_13_A) );
  INV   GATE_T_14_I_1 ( .I0(STEP2_count_state_2_busQ), .O(GATE_T_14_A) );
  INV   GATE_T_14_I_2 ( .I0(STEP2_count_state_0_busQ), .O(GATE_T_14_B) );
  AND3   GATE_T_14_I_3 ( .O(T_14), .I0(STEP2_count_state_1_busQ), .I2(GATE_T_14_A), .I1(GATE_T_14_B) );
  INV   GATE_T_15_I_1 ( .I0(STEP2_count_state_2_busQ), .O(GATE_T_15_A) );
  INV   GATE_T_15_I_2 ( .I0(STEP2_count_state_1_busQ), .O(GATE_T_15_B) );
  AND3   GATE_T_15_I_3 ( .O(T_15), .I0(STEP2_count_state_0_busQ), .I2(GATE_T_15_A), .I1(GATE_T_15_B) );
  NOR3   GATE_T_16_I_1 ( .O(T_16), .I2(STEP2_count_state_1_busQ), .I1(STEP2_count_state_0_busQ), .I0(STEP2_count_state_2_busQ) );
  INV   GATE_o_BOTRED_6_XI_1 ( .I0(DIP_6XPIN), .O(o_BOTRED_6XCOM) );
  INV   GATE_o_BOTRED_5_XI_1 ( .I0(DIP_5XPIN), .O(o_BOTRED_5XCOM) );
  INV   GATE_o_BOTRED_4_XI_1 ( .I0(DIP_4XPIN), .O(o_BOTRED_4XCOM) );
  INV   GATE_o_BOTRED_3_XI_1 ( .I0(DIP_3XPIN), .O(o_BOTRED_3XCOM) );
  INV   GATE_o_JUMBO_2X_AR_I_1 ( .I0(step5_next_qstate53_n), .O(GATE_o_JUMBO_2X_AR_A) );
  AND3   GATE_o_JUMBO_2X_AR_I_2 ( .O(o_JUMBO_2X_AR), .I2(T_521), .I1(T_520), .I0(GATE_o_JUMBO_2X_AR_A) );
  INV   GATE_LFTPB_Q_C_I_1 ( .I0(i_S2_NOPIN), .O(LFTPB_Q_C) );
  INV   GATE_LFTPB_Q_AR_I_1 ( .I0(i_S2_NCPIN), .O(LFTPB_Q_AR) );
  INV   GATE_LFTPB_Q_AP_I_1 ( .I0(i_S2_NOPIN), .O(LFTPB_Q_AP) );
  INV   GATE_FDIVBY2_clk_out_D_I_1 ( .I0(FDIVBY2_clk_outQ), .O(FDIVBY2_clk_out_D) );
  INV   GATE_FDIVBY4_clk_out_D_I_1 ( .I0(FDIVBY4_clk_outQ), .O(FDIVBY4_clk_out_D) );
  INV   GATE_RGTPB_Q_C_I_1 ( .I0(i_S1_NOPIN), .O(RGTPB_Q_C) );
  INV   GATE_RGTPB_Q_AR_I_1 ( .I0(i_S1_NCPIN), .O(RGTPB_Q_AR) );
  INV   GATE_RGTPB_Q_AP_I_1 ( .I0(i_S1_NOPIN), .O(RGTPB_Q_AP) );
  INV   GATE_STEP5_outNMSG_1_0_bus_AR_I_1 ( .I0(STEP5_outNMSG_1_0__1), .O(STEP5_outNMSG_1_0_bus_AR) );
  NOR4   GATE_STEP5_outNMSG_1_1_bus_LH_I_1 ( .I0(STEP5_qstate_1_busQ), .I1(STEP5_qstate_2_busQ), .O(STEP5_outNMSG_1_1_bus_LH), .I2(step5_next_qstate53_n), .I3(GATE_STEP5_outNMSG_1_1_bus_LH_DN) );
  INV   GATE_STEP5_outNMSG_1_1_bus_LH_I_2 ( .I0(STEP5_qstate_3_busQ), .O(GATE_STEP5_outNMSG_1_1_bus_LH_DN) );
  NOR2   GATE_STEP5_outNMSG_1_1_bus_AR_I_1 ( .O(STEP5_outNMSG_1_1_bus_AR), .I1(step5_next_qstate53_n), .I0(STEP5_qstate_3_busQ) );
  AND2   GATE_STEP1A_outCHAR_0_bus_D_I_1 ( .O(STEP1A_outCHAR_0_bus_D), .I1(STEP1A_next_0_busQ), .I0(GATE_STEP1A_outCHAR_0_bus_D_A) );
  INV   GATE_STEP1A_outCHAR_0_bus_D_I_2 ( .O(GATE_STEP1A_outCHAR_0_bus_D_A), .I0(LFTPB_QQ) );
  AND2   GATE_STEP1A_outCHAR_1_bus_D_I_1 ( .O(STEP1A_outCHAR_1_bus_D), .I1(STEP1A_next_1_busQ), .I0(GATE_STEP1A_outCHAR_1_bus_D_A) );
  INV   GATE_STEP1A_outCHAR_1_bus_D_I_2 ( .O(GATE_STEP1A_outCHAR_1_bus_D_A), .I0(LFTPB_QQ) );
  AND2   GATE_STEP1A_outCHAR_2_bus_D_I_1 ( .O(STEP1A_outCHAR_2_bus_D), .I1(STEP1A_next_2_busQ), .I0(GATE_STEP1A_outCHAR_2_bus_D_A) );
  INV   GATE_STEP1A_outCHAR_2_bus_D_I_2 ( .O(GATE_STEP1A_outCHAR_2_bus_D_A), .I0(LFTPB_QQ) );
  AND2   GATE_STEP1A_outCHAR_3_bus_D_I_1 ( .O(STEP1A_outCHAR_3_bus_D), .I1(STEP1A_next_3_busQ), .I0(GATE_STEP1A_outCHAR_3_bus_D_A) );
  INV   GATE_STEP1A_outCHAR_3_bus_D_I_2 ( .O(GATE_STEP1A_outCHAR_3_bus_D_A), .I0(LFTPB_QQ) );
  AND2   GATE_STEP1A_outCHAR_4_bus_D_I_1 ( .O(STEP1A_outCHAR_4_bus_D), .I1(STEP1A_next_4_busQ), .I0(GATE_STEP1A_outCHAR_4_bus_D_A) );
  INV   GATE_STEP1A_outCHAR_4_bus_D_I_2 ( .O(GATE_STEP1A_outCHAR_4_bus_D_A), .I0(LFTPB_QQ) );
  AND2   GATE_STEP1A_outCHAR_5_bus_D_I_1 ( .O(STEP1A_outCHAR_5_bus_D), .I1(STEP1A_next_5_busQ), .I0(GATE_STEP1A_outCHAR_5_bus_D_A) );
  INV   GATE_STEP1A_outCHAR_5_bus_D_I_2 ( .O(GATE_STEP1A_outCHAR_5_bus_D_A), .I0(LFTPB_QQ) );
  AND2   GATE_STEP1A_outCHAR_6_bus_D_I_1 ( .O(STEP1A_outCHAR_6_bus_D), .I1(STEP1A_next_6_busQ), .I0(GATE_STEP1A_outCHAR_6_bus_D_A) );
  INV   GATE_STEP1A_outCHAR_6_bus_D_I_2 ( .O(GATE_STEP1A_outCHAR_6_bus_D_A), .I0(LFTPB_QQ) );
  NOR4   GATE_STEP5_outSRST_AP_I_1 ( .I0(STEP5_qstate_1_busQ), .I1(STEP5_qstate_2_busQ), .O(STEP5_outSRST_AP), .I2(step5_next_qstate53_n), .I3(GATE_STEP5_outSRST_AP_DN) );
  INV   GATE_STEP5_outSRST_AP_I_2 ( .I0(STEP5_qstate_3_busQ), .O(GATE_STEP5_outSRST_AP_DN) );
  AND2   GATE_STEP2_count_state_0_bus_D_I_1 ( .O(STEP2_count_state_0_bus_D), .I1(STEP2_next_count_state_0_busQ), .I0(GATE_STEP2_count_state_0_bus_D_A) );
  INV   GATE_STEP2_count_state_0_bus_D_I_2 ( .O(GATE_STEP2_count_state_0_bus_D_A), .I0(STEP5_outSRSTQ) );
  AND2   GATE_STEP2_count_state_1_bus_D_I_1 ( .O(STEP2_count_state_1_bus_D), .I1(STEP2_next_count_state_1_busQ), .I0(GATE_STEP2_count_state_1_bus_D_A) );
  INV   GATE_STEP2_count_state_1_bus_D_I_2 ( .O(GATE_STEP2_count_state_1_bus_D_A), .I0(STEP5_outSRSTQ) );
  AND2   GATE_STEP2_count_state_2_bus_D_I_1 ( .O(STEP2_count_state_2_bus_D), .I1(STEP2_next_count_state_2_busQ), .I0(GATE_STEP2_count_state_2_bus_D_A) );
  INV   GATE_STEP2_count_state_2_bus_D_I_2 ( .O(GATE_STEP2_count_state_2_bus_D_A), .I0(STEP5_outSRSTQ) );
  OR4   GATE_STEP3_qcombo_0_bus_T_I_1 ( .I0(T_158), .I1(T_159), .O(STEP3_qcombo_0_bus_T), .I2(T_160), .I3(T_161) );
  OR4   GATE_STEP5_qstate_1_bus_D_I_1 ( .I0(T_469), .I1(T_466), .O(STEP5_qstate_1_bus_D), .I2(T_463), .I3(T_460) );
  OR4   GATE_STEP5_qstate_2_bus_D_I_1 ( .I0(T_409), .I1(T_406), .O(STEP5_qstate_2_bus_D), .I2(T_403), .I3(T_400) );
  OR4   GATE_T_17_I_1 ( .I0(T_349), .I1(T_346), .O(T_17), .I2(T_343), .I3(T_340) );
  OR4   GATE_T_18_I_1 ( .I0(T_289), .I1(T_286), .O(T_18), .I2(T_283), .I3(T_280) );
  INV   GATE_STEP5_outLED_1_0_bus_AR_I_1 ( .I0(step5_next_qstate53_n), .O(GATE_STEP5_outLED_1_0_bus_AR_A) );
  AND3   GATE_STEP5_outLED_1_0_bus_AR_I_2 ( .O(STEP5_outLED_1_0_bus_AR), .I2(T_279), .I1(T_278), .I0(GATE_STEP5_outLED_1_0_bus_AR_A) );
  NOR2   GATE_step5_next_qstate53_n_I_1 ( .O(step5_next_qstate53_n), .I1(RGTPB_QQ), .I0(LFTPB_QQ) );
  OR3   GATE_STEP5_next_qstate_0_bus_D_I_1 ( .O(STEP5_next_qstate_0_bus_D), .I2(T_88), .I1(T_87), .I0(T_89) );
  INV   GATE_STEP5_next_qstate_0_bus_AP_I_1 ( .I0(step5_next_qstate53_n), .O(GATE_STEP5_next_qstate_0_bus_AP_A) );
  AND3   GATE_STEP5_next_qstate_0_bus_AP_I_2 ( .O(STEP5_next_qstate_0_bus_AP), .I2(T_277), .I1(T_276), .I0(GATE_STEP5_next_qstate_0_bus_AP_A) );
  OR2   GATE_STEP5_next_qstate_1_bus_D_I_1 ( .O(STEP5_next_qstate_1_bus_D), .I1(T_86), .I0(T_85) );
  INV   GATE_STEP5_next_qstate_1_bus_AR_I_1 ( .I0(step5_next_qstate53_n), .O(GATE_STEP5_next_qstate_1_bus_AR_A) );
  AND3   GATE_STEP5_next_qstate_1_bus_AR_I_2 ( .O(STEP5_next_qstate_1_bus_AR), .I2(T_275), .I1(T_274), .I0(GATE_STEP5_next_qstate_1_bus_AR_A) );
  OR3   GATE_STEP5_next_qstate_2_bus_D_I_1 ( .O(STEP5_next_qstate_2_bus_D), .I2(T_83), .I1(T_82), .I0(T_84) );
  INV   GATE_STEP5_next_qstate_2_bus_AR_I_1 ( .I0(step5_next_qstate53_n), .O(GATE_STEP5_next_qstate_2_bus_AR_A) );
  AND3   GATE_STEP5_next_qstate_2_bus_AR_I_2 ( .O(STEP5_next_qstate_2_bus_AR), .I2(T_273), .I1(T_272), .I0(GATE_STEP5_next_qstate_2_bus_AR_A) );
  OR2   GATE_STEP5_next_qstate_3_bus_D_I_1 ( .O(STEP5_next_qstate_3_bus_D), .I1(T_81), .I0(T_80) );
  INV   GATE_STEP5_next_qstate_3_bus_AP_I_1 ( .I0(step5_next_qstate53_n), .O(GATE_STEP5_next_qstate_3_bus_AP_A) );
  AND3   GATE_STEP5_next_qstate_3_bus_AP_I_2 ( .O(STEP5_next_qstate_3_bus_AP), .I2(T_269), .I1(T_268), .I0(GATE_STEP5_next_qstate_3_bus_AP_A) );
  INV   GATE_STEP2_next_count_state_0_bus_D_I_1 ( .I0(STEP2_count_state_0_busQ), .O(STEP2_next_count_state_0_bus_D) );
  XOR2   GATE_STEP2_next_count_state_1_bus_D_I_1 ( .O(STEP2_next_count_state_1_bus_D), .I1(STEP2_count_state_1_busQ), .I0(STEP2_count_state_0_busQ) );
  OR3   GATE_STEP2_next_count_state_2_bus_D_I_1 ( .O(STEP2_next_count_state_2_bus_D), .I2(T_78), .I1(T_77), .I0(T_79) );
  NOR2   GATE_STEP1A_count_0_bus_D_I_1 ( .O(STEP1A_count_0_bus_D), .I1(STEP5_outNMSG_1_1_busQ), .I0(STEP5_outNMSG_1_0_busQ) );
  INV   GATE_STEP1A_count_0_bus_LH_I_1 ( .I0(LFTPB_QQ), .O(STEP1A_count_0_bus_LH) );
  AND2   GATE_STEP1A_count_1_bus_D_I_1 ( .O(STEP1A_count_1_bus_D), .I1(STEP5_outNMSG_1_0_busQ), .I0(GATE_STEP1A_count_1_bus_D_A) );
  INV   GATE_STEP1A_count_1_bus_D_I_2 ( .O(GATE_STEP1A_count_1_bus_D_A), .I0(STEP5_outNMSG_1_1_busQ) );
  INV   GATE_STEP1A_count_1_bus_LH_I_1 ( .I0(LFTPB_QQ), .O(STEP1A_count_1_bus_LH) );
  AND2   GATE_STEP1A_count_2_bus_D_I_1 ( .O(STEP1A_count_2_bus_D), .I1(STEP5_outNMSG_1_1_busQ), .I0(GATE_STEP1A_count_2_bus_D_A) );
  INV   GATE_STEP1A_count_2_bus_D_I_2 ( .O(GATE_STEP1A_count_2_bus_D_A), .I0(STEP5_outNMSG_1_0_busQ) );
  INV   GATE_STEP1A_count_2_bus_LH_I_1 ( .I0(LFTPB_QQ), .O(STEP1A_count_2_bus_LH) );
  AND2   GATE_STEP1A_count_3_bus_D_I_1 ( .O(STEP1A_count_3_bus_D), .I1(STEP5_outNMSG_1_1_busQ), .I0(STEP5_outNMSG_1_0_busQ) );
  INV   GATE_STEP1A_count_3_bus_LH_I_1 ( .I0(LFTPB_QQ), .O(STEP1A_count_3_bus_LH) );
  OR3   GATE_STEP1A_next_CQ_0_bus_D_I_1 ( .O(STEP1A_next_CQ_0_bus_D), .I2(T_253), .I1(T_254), .I0(T_252) );
  OR4   GATE_STEP1A_next_CQ_1_bus_D_I_1 ( .I0(T_63), .I1(T_223), .O(STEP1A_next_CQ_1_bus_D), .I2(T_222), .I3(T_221) );
  OR3   GATE_STEP1A_next_CQ_2_bus_D_X1_I_1 ( .O(STEP1A_next_CQ_2_bus_D_X1), .I2(T_196), .I1(T_197), .I0(T_195) );
  AND3   GATE_STEP1A_next_CQ_2_bus_D_X2_I_1 ( .O(STEP1A_next_CQ_2_bus_D_X2), .I2(T_193), .I1(T_194), .I0(T_192) );
  OR4   GATE_STEP1A_next_CQ_3_bus_D_X1_I_1 ( .I0(T_27), .I1(T_28), .O(STEP1A_next_CQ_3_bus_D_X1), .I2(T_29), .I3(T_30) );
  AND3   GATE_STEP1A_next_CQ_3_bus_D_X2_I_1 ( .O(STEP1A_next_CQ_3_bus_D_X2), .I2(T_179), .I1(T_180), .I0(T_178) );
  OR3   GATE_STEP1A_next_CQ_4_bus_D_I_1 ( .O(STEP1A_next_CQ_4_bus_D), .I2(T_55), .I1(T_54), .I0(T_56) );
  OR2   GATE_STEP5_outLED_1_0_bus_LH_I_1 ( .O(STEP5_outLED_1_0_bus_LH), .I1(T_164), .I0(T_163) );
  OR4   GATE_STEP1A_next_0_bus_D_X1_I_1 ( .I0(T_23), .I1(T_24), .O(STEP1A_next_0_bus_D_X1), .I2(T_25), .I3(T_26) );
  AND2   GATE_STEP1A_next_0_bus_D_X2_I_1 ( .O(STEP1A_next_0_bus_D_X2), .I1(STEP1A_CQ_0_busQ), .I0(GATE_STEP1A_next_0_bus_D_X2_A) );
  INV   GATE_STEP1A_next_0_bus_D_X2_I_2 ( .O(GATE_STEP1A_next_0_bus_D_X2_A), .I0(STEP1A_CQ_4_busQ) );
  OR2   GATE_o_JUMBO_1X_AP_I_1 ( .O(o_JUMBO_1X_AP), .I1(T_172), .I0(T_171) );
  OR4   GATE_STEP1A_next_1_bus_D_I_1 ( .I0(T_50), .I1(T_51), .O(STEP1A_next_1_bus_D), .I2(T_52), .I3(T_53) );
  OR4   GATE_STEP1A_next_2_bus_D_X1_I_1 ( .I0(T_19), .I1(T_20), .O(STEP1A_next_2_bus_D_X1), .I2(T_21), .I3(T_22) );
  OR2   GATE_STEP5_outSRST_LH_I_1 ( .O(STEP5_outSRST_LH), .I1(T_170), .I0(T_169) );
  OR4   GATE_STEP1A_next_3_bus_D_I_1 ( .I0(T_46), .I1(T_47), .O(STEP1A_next_3_bus_D), .I2(T_48), .I3(T_49) );
  OR3   GATE_STEP1A_next_4_bus_D_I_1 ( .O(STEP1A_next_4_bus_D), .I2(T_44), .I1(T_43), .I0(T_45) );
  OR2   GATE_STEP1A_next_5_bus_D_I_1 ( .O(STEP1A_next_5_bus_D), .I1(T_42), .I0(T_41) );
  OR4   GATE_STEP1A_next_6_bus_D_I_1 ( .I0(T_37), .I1(T_38), .O(STEP1A_next_6_bus_D), .I2(T_39), .I3(T_40) );
  OR4   GATE_STEP1A_next_CQ_0_bus_LH_I_1 ( .I0(T_64), .I1(T_65), .O(STEP1A_next_CQ_0_bus_LH), .I2(T_66), .I3(T_67) );
  OR3   GATE_STEP1A_next_0_bus_LH_I_1 ( .O(STEP1A_next_0_bus_LH), .I2(T_69), .I1(T_68), .I0(T_70) );
  OR3   GATE_o_JUMBO_1X_LH_I_1 ( .O(o_JUMBO_1X_LH), .I2(T_174), .I1(T_173), .I0(T_175) );
  OR2   GATE_o_JUMBO_2X_LH_I_1 ( .O(o_JUMBO_2X_LH), .I1(T_168), .I0(T_167) );
  OR2   GATE_STEP5_outNMSG_1_0_bus_LH_I_1 ( .O(STEP5_outNMSG_1_0_bus_LH), .I1(T_166), .I0(T_165) );
  NAN2   GATE_STEP5_outNMSG_1_0__1_I_1 ( .O(STEP5_outNMSG_1_0__1), .I0(STEP5_outLED_1_0_bus_LH), .I1(GATE_STEP5_outNMSG_1_0__1_A) );
  INV   GATE_STEP5_outNMSG_1_0__1_I_2 ( .O(GATE_STEP5_outNMSG_1_0__1_A), .I0(T_162) );
  XOR2   GATE_STEP1A_next_CQ_2_bus_D_I_1 ( .O(STEP1A_next_CQ_2_bus_D), .I1(STEP1A_next_CQ_2_bus_D_X2), .I0(STEP1A_next_CQ_2_bus_D_X1) );
  XOR2   GATE_STEP1A_next_CQ_3_bus_D_I_1 ( .O(STEP1A_next_CQ_3_bus_D), .I1(STEP1A_next_CQ_3_bus_D_X2), .I0(STEP1A_next_CQ_3_bus_D_X1) );
  XOR2   GATE_STEP1A_next_0_bus_D_I_1 ( .O(STEP1A_next_0_bus_D), .I1(STEP1A_next_0_bus_D_X2), .I0(STEP1A_next_0_bus_D_X1) );
  XOR2   GATE_STEP1A_next_2_bus_D_I_1 ( .O(GATE_STEP1A_next_2_bus_D_Y), .I1(STEP1A_next_2_bus_D_X1), .I0(STEP1A_CQ_2_busQ) );
  INV   GATE_STEP1A_next_2_bus_D_I_2 ( .O(STEP1A_next_2_bus_D), .I0(GATE_STEP1A_next_2_bus_D_Y) );
  INV   GATE_o_TOPRED_7_XI_1 ( .I0(T_0), .O(o_TOPRED_7XCOM) );
  INV   GATE_o_MIDRED_7X_D_I_1 ( .I0(T_1), .O(o_MIDRED_7X_D) );
  INV   GATE_o_JUMBO_0_XI_1 ( .I0(T_2), .O(o_JUMBO_0XCOM) );
  INV   GATE_o_TOPRED_6_XI_1 ( .I0(T_3), .O(o_TOPRED_6XCOM) );
  INV   GATE_o_TOPRED_5_XI_1 ( .I0(T_4), .O(o_TOPRED_5XCOM) );
  INV   GATE_o_TOPRED_4_XI_1 ( .I0(T_5), .O(o_TOPRED_4XCOM) );
  INV   GATE_o_TOPRED_3_XI_1 ( .I0(T_6), .O(o_TOPRED_3XCOM) );
  INV   GATE_o_TOPRED_2_XI_1 ( .I0(T_7), .O(o_TOPRED_2XCOM) );
  INV   GATE_o_TOPRED_1_XI_1 ( .I0(T_8), .O(o_TOPRED_1XCOM) );
  INV   GATE_o_TOPRED_0_XI_1 ( .I0(T_9), .O(o_TOPRED_0XCOM) );
  INV   GATE_o_MIDRED_6X_D_I_1 ( .I0(T_10), .O(o_MIDRED_6X_D) );
  INV   GATE_o_MIDRED_5X_D_I_1 ( .I0(T_11), .O(o_MIDRED_5X_D) );
  INV   GATE_o_MIDRED_4X_D_I_1 ( .I0(T_12), .O(o_MIDRED_4X_D) );
  INV   GATE_o_MIDRED_3X_D_I_1 ( .I0(T_13), .O(o_MIDRED_3X_D) );
  INV   GATE_o_MIDRED_2X_D_I_1 ( .I0(T_14), .O(o_MIDRED_2X_D) );
  INV   GATE_o_MIDRED_1X_D_I_1 ( .I0(T_15), .O(o_MIDRED_1X_D) );
  INV   GATE_o_MIDRED_0X_D_I_1 ( .I0(T_16), .O(o_MIDRED_0X_D) );
  INV   GATE_STEP5_qstate_0_bus_D_I_1 ( .I0(T_17), .O(STEP5_qstate_0_bus_D) );
  INV   GATE_STEP5_qstate_3_bus_D_I_1 ( .I0(T_18), .O(STEP5_qstate_3_bus_D) );
  INV   GATE_T_19_I_1 ( .I0(STEP1A_CQ_4_busQ), .O(GATE_T_19_A) );
  AND3   GATE_T_19_I_2 ( .O(T_19), .I2(T_177), .I1(T_176), .I0(GATE_T_19_A) );
  NOR4   GATE_T_20_I_1 ( .I0(STEP1A_CQ_3_busQ), .I1(STEP1A_CQ_4_busQ), .O(T_20), .I2(STEP1A_CQ_0_busQ), .I3(GATE_T_20_DN) );
  INV   GATE_T_20_I_2 ( .I0(STEP1A_CQ_2_busQ), .O(GATE_T_20_DN) );
  NOR3   GATE_T_21_I_1 ( .O(T_21), .I2(STEP1A_CQ_3_busQ), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_4_busQ) );
  NOR3   GATE_T_22_I_1 ( .O(T_22), .I2(STEP1A_CQ_1_busQ), .I1(STEP1A_CQ_0_busQ), .I0(STEP1A_CQ_4_busQ) );
  AND4   GATE_T_23_I_3 ( .O(T_23), .I3(STEP1A_CQ_3_busQ), .I2(STEP1A_CQ_2_busQ), .I1(GATE_T_23_B), .I0(GATE_T_23_A) );
  INV   GATE_T_23_I_2 ( .I0(STEP1A_CQ_4_busQ), .O(GATE_T_23_B) );
  INV   GATE_T_23_I_1 ( .I0(STEP1A_CQ_1_busQ), .O(GATE_T_23_A) );
  INV   GATE_T_24_I_1 ( .I0(STEP1A_CQ_4_busQ), .O(GATE_T_24_A) );
  INV   GATE_T_24_I_2 ( .I0(STEP1A_CQ_3_busQ), .O(GATE_T_24_B) );
  AND3   GATE_T_24_I_3 ( .O(T_24), .I0(STEP1A_CQ_1_busQ), .I2(GATE_T_24_A), .I1(GATE_T_24_B) );
  INV   GATE_T_25_I_1 ( .I0(STEP1A_CQ_2_busQ), .O(GATE_T_25_A) );
  INV   GATE_T_25_I_2 ( .I0(STEP1A_CQ_0_busQ), .O(GATE_T_25_B) );
  AND3   GATE_T_25_I_3 ( .O(T_25), .I0(STEP1A_CQ_1_busQ), .I2(GATE_T_25_A), .I1(GATE_T_25_B) );
  AND2   GATE_T_26_I_1 ( .O(T_26), .I1(STEP1A_CQ_4_busQ), .I0(GATE_T_26_A) );
  INV   GATE_T_26_I_2 ( .O(GATE_T_26_A), .I0(STEP1A_CQ_2_busQ) );
  AND4   GATE_T_27_I_1 ( .O(T_27), .I3(T_189), .I2(T_190), .I1(T_191), .I0(GATE_T_27_A) );
  INV   GATE_T_27_I_2 ( .I0(STEP1A_count_3_busQ), .O(GATE_T_27_A) );
  AND3   GATE_T_28_I_1 ( .O(T_28), .I2(T_187), .I1(T_188), .I0(T_186) );
  AND3   GATE_T_29_I_1 ( .O(T_29), .I2(T_184), .I1(T_185), .I0(T_183) );
  INV   GATE_T_30_I_1 ( .I0(STEP1A_count_3_busQ), .O(GATE_T_30_A) );
  AND3   GATE_T_30_I_2 ( .O(T_30), .I2(T_182), .I1(T_181), .I0(GATE_T_30_A) );
  AND4   GATE_T_31_I_1 ( .O(T_31), .I3(T_211), .I2(T_212), .I1(T_213), .I0(GATE_T_31_A) );
  INV   GATE_T_31_I_2 ( .I0(STEP1A_count_3_busQ), .O(GATE_T_31_A) );
  AND3   GATE_T_32_I_1 ( .O(T_32), .I2(T_209), .I1(T_210), .I0(T_208) );
  AND3   GATE_T_33_I_1 ( .O(T_33), .I2(T_206), .I1(T_207), .I0(T_205) );
  AND3   GATE_T_34_I_1 ( .O(T_34), .I2(T_203), .I1(T_204), .I0(T_202) );
  INV   GATE_T_35_I_1 ( .I0(STEP1A_count_3_busQ), .O(GATE_T_35_A) );
  AND3   GATE_T_35_I_2 ( .O(T_35), .I2(T_201), .I1(T_200), .I0(GATE_T_35_A) );
  AND3   GATE_T_36_I_1 ( .O(T_36), .I2(T_199), .I1(STEP1A_count_3_busQ), .I0(T_198) );
  NOR4   GATE_T_37_I_1 ( .I0(STEP1A_CQ_3_busQ), .I1(STEP1A_CQ_4_busQ), .O(T_37), .I2(STEP1A_CQ_2_busQ), .I3(GATE_T_37_DN) );
  INV   GATE_T_37_I_2 ( .I0(STEP1A_CQ_0_busQ), .O(GATE_T_37_DN) );
  NOR4   GATE_T_38_I_1 ( .I0(STEP1A_CQ_3_busQ), .I1(STEP1A_CQ_4_busQ), .O(T_38), .I2(STEP1A_CQ_0_busQ), .I3(GATE_T_38_DN) );
  INV   GATE_T_38_I_2 ( .I0(STEP1A_CQ_1_busQ), .O(GATE_T_38_DN) );
  AND4   GATE_T_39_I_1 ( .O(T_39), .I3(STEP1A_CQ_1_busQ), .I2(STEP1A_CQ_0_busQ), .I1(STEP1A_CQ_3_busQ), .I0(GATE_T_39_A) );
  INV   GATE_T_39_I_2 ( .I0(STEP1A_CQ_4_busQ), .O(GATE_T_39_A) );
  INV   GATE_T_40_I_1 ( .I0(STEP1A_CQ_4_busQ), .O(GATE_T_40_A) );
  INV   GATE_T_40_I_2 ( .I0(STEP1A_CQ_2_busQ), .O(GATE_T_40_B) );
  AND3   GATE_T_40_I_3 ( .O(T_40), .I0(STEP1A_CQ_1_busQ), .I2(GATE_T_40_A), .I1(GATE_T_40_B) );
  INV   GATE_T_41_I_1 ( .I0(STEP1A_CQ_4_busQ), .O(GATE_T_41_A) );
  AND3   GATE_T_41_I_2 ( .O(T_41), .I2(T_217), .I1(T_216), .I0(GATE_T_41_A) );
  INV   GATE_T_42_I_1 ( .I0(STEP1A_CQ_4_busQ), .O(GATE_T_42_A) );
  AND3   GATE_T_42_I_2 ( .O(T_42), .I2(T_215), .I1(T_214), .I0(GATE_T_42_A) );
  NOR4   GATE_T_43_I_1 ( .I0(STEP1A_CQ_2_busQ), .I1(STEP1A_CQ_4_busQ), .O(T_43), .I2(STEP1A_CQ_1_busQ), .I3(GATE_T_43_DN) );
  INV   GATE_T_43_I_2 ( .I0(STEP1A_CQ_0_busQ), .O(GATE_T_43_DN) );
  NOR4   GATE_T_44_I_1 ( .I0(STEP1A_CQ_0_busQ), .I1(STEP1A_CQ_1_busQ), .O(T_44), .I2(STEP1A_CQ_4_busQ), .I3(GATE_T_44_DN) );
  INV   GATE_T_44_I_2 ( .I0(STEP1A_CQ_2_busQ), .O(GATE_T_44_DN) );
  AND4   GATE_T_45_I_3 ( .O(T_45), .I3(STEP1A_CQ_4_busQ), .I2(STEP1A_CQ_1_busQ), .I1(GATE_T_45_B), .I0(GATE_T_45_A) );
  INV   GATE_T_45_I_2 ( .I0(STEP1A_CQ_2_busQ), .O(GATE_T_45_B) );
  INV   GATE_T_45_I_1 ( .I0(STEP1A_CQ_0_busQ), .O(GATE_T_45_A) );
  NOR4   GATE_T_46_I_1 ( .I0(STEP1A_CQ_3_busQ), .I1(STEP1A_CQ_4_busQ), .O(T_46), .I2(STEP1A_CQ_0_busQ), .I3(GATE_T_46_DN) );
  INV   GATE_T_46_I_2 ( .I0(STEP1A_CQ_2_busQ), .O(GATE_T_46_DN) );
  INV   GATE_T_47_I_1 ( .I0(STEP1A_CQ_4_busQ), .O(GATE_T_47_A) );
  INV   GATE_T_47_I_2 ( .I0(STEP1A_CQ_2_busQ), .O(GATE_T_47_B) );
  AND3   GATE_T_47_I_3 ( .O(T_47), .I0(STEP1A_CQ_0_busQ), .I2(GATE_T_47_A), .I1(GATE_T_47_B) );
  INV   GATE_T_48_I_1 ( .I0(STEP1A_CQ_3_busQ), .O(GATE_T_48_A) );
  INV   GATE_T_48_I_2 ( .I0(STEP1A_CQ_0_busQ), .O(GATE_T_48_B) );
  AND3   GATE_T_48_I_3 ( .O(T_48), .I0(STEP1A_CQ_1_busQ), .I2(GATE_T_48_A), .I1(GATE_T_48_B) );
  AND3   GATE_T_49_I_1 ( .O(T_49), .I2(STEP1A_CQ_1_busQ), .I1(STEP1A_CQ_0_busQ), .I0(STEP1A_CQ_3_busQ) );
  NOR4   GATE_T_50_I_1 ( .I0(STEP1A_CQ_3_busQ), .I1(STEP1A_CQ_4_busQ), .O(T_50), .I2(STEP1A_CQ_2_busQ), .I3(GATE_T_50_DN) );
  INV   GATE_T_50_I_2 ( .I0(STEP1A_CQ_0_busQ), .O(GATE_T_50_DN) );
  NOR4   GATE_T_51_I_1 ( .I0(STEP1A_CQ_3_busQ), .I1(STEP1A_CQ_4_busQ), .O(T_51), .I2(STEP1A_CQ_0_busQ), .I3(GATE_T_51_DN) );
  INV   GATE_T_51_I_2 ( .I0(STEP1A_CQ_2_busQ), .O(GATE_T_51_DN) );
  AND4   GATE_T_52_I_1 ( .O(T_52), .I3(STEP1A_CQ_1_busQ), .I2(STEP1A_CQ_0_busQ), .I1(STEP1A_CQ_3_busQ), .I0(GATE_T_52_A) );
  INV   GATE_T_52_I_2 ( .I0(STEP1A_CQ_4_busQ), .O(GATE_T_52_A) );
  INV   GATE_T_53_I_1 ( .I0(STEP1A_CQ_4_busQ), .O(GATE_T_53_A) );
  INV   GATE_T_53_I_2 ( .I0(STEP1A_CQ_2_busQ), .O(GATE_T_53_B) );
  AND3   GATE_T_53_I_3 ( .O(T_53), .I0(STEP1A_CQ_1_busQ), .I2(GATE_T_53_A), .I1(GATE_T_53_B) );
  AND3   GATE_T_54_I_1 ( .O(T_54), .I2(T_219), .I1(T_220), .I0(T_218) );
  AND4   GATE_T_55_I_3 ( .O(T_55), .I3(STEP1A_count_3_busQ), .I2(STEP1A_CQ_4_busQ), .I1(GATE_T_55_B), .I0(GATE_T_55_A) );
  INV   GATE_T_55_I_2 ( .I0(STEP1A_CQ_3_busQ), .O(GATE_T_55_B) );
  INV   GATE_T_55_I_1 ( .I0(STEP1A_CQ_2_busQ), .O(GATE_T_55_A) );
  AND4   GATE_T_56_I_3 ( .O(T_56), .I3(STEP1A_count_3_busQ), .I2(STEP1A_CQ_4_busQ), .I1(GATE_T_56_B), .I0(GATE_T_56_A) );
  INV   GATE_T_56_I_2 ( .I0(STEP1A_CQ_3_busQ), .O(GATE_T_56_B) );
  INV   GATE_T_56_I_1 ( .I0(STEP1A_CQ_0_busQ), .O(GATE_T_56_A) );
  AND4   GATE_T_57_I_1 ( .O(T_57), .I3(T_241), .I2(T_242), .I1(T_243), .I0(GATE_T_57_A) );
  INV   GATE_T_57_I_2 ( .I0(STEP1A_count_3_busQ), .O(GATE_T_57_A) );
  AND3   GATE_T_58_I_1 ( .O(T_58), .I2(T_239), .I1(T_240), .I0(T_238) );
  AND3   GATE_T_59_I_1 ( .O(T_59), .I2(T_236), .I1(T_237), .I0(T_235) );
  AND3   GATE_T_60_I_1 ( .O(T_60), .I2(T_233), .I1(T_234), .I0(T_232) );
  AND3   GATE_T_61_I_1 ( .O(T_61), .I2(T_230), .I1(T_231), .I0(T_229) );
  AND3   GATE_T_62_I_1 ( .O(T_62), .I2(T_227), .I1(T_228), .I0(T_226) );
  AND3   GATE_T_63_I_1 ( .O(T_63), .I2(T_225), .I1(STEP1A_count_3_busQ), .I0(T_224) );
  AND3   GATE_T_64_I_1 ( .O(T_64), .I2(T_251), .I1(STEP1A_next_0_bus_LH), .I0(T_250) );
  AND3   GATE_T_65_I_1 ( .O(T_65), .I2(T_249), .I1(STEP1A_next_0_bus_LH), .I0(T_248) );
  AND3   GATE_T_66_I_1 ( .O(T_66), .I2(T_247), .I1(STEP1A_next_0_bus_LH), .I0(T_246) );
  AND3   GATE_T_67_I_1 ( .O(T_67), .I2(T_245), .I1(STEP1A_next_0_bus_LH), .I0(T_244) );
  NOR3   GATE_T_68_I_1 ( .O(T_68), .I2(STEP1A_CQ_3_busQ), .I1(STEP1A_CQ_2_busQ), .I0(STEP1A_CQ_5_busQ) );
  NOR3   GATE_T_69_I_1 ( .O(T_69), .I2(STEP1A_CQ_3_busQ), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_5_busQ) );
  NOR2   GATE_T_70_I_1 ( .O(T_70), .I1(STEP1A_CQ_5_busQ), .I0(STEP1A_CQ_4_busQ) );
  AND4   GATE_T_71_I_1 ( .O(T_71), .I3(T_265), .I2(T_266), .I1(T_267), .I0(GATE_T_71_A) );
  INV   GATE_T_71_I_2 ( .I0(STEP1A_count_3_busQ), .O(GATE_T_71_A) );
  AND4   GATE_T_72_I_1 ( .O(T_72), .I3(T_262), .I2(T_263), .I1(T_264), .I0(GATE_T_72_A) );
  INV   GATE_T_72_I_2 ( .I0(STEP1A_count_3_busQ), .O(GATE_T_72_A) );
  AND3   GATE_T_73_I_1 ( .O(T_73), .I2(T_260), .I1(T_261), .I0(T_259) );
  INV   GATE_T_74_I_1 ( .I0(STEP1A_count_3_busQ), .O(GATE_T_74_A) );
  AND3   GATE_T_74_I_2 ( .O(T_74), .I2(T_258), .I1(T_257), .I0(GATE_T_74_A) );
  AND3   GATE_T_75_I_1 ( .O(T_75), .I2(T_256), .I1(STEP1A_count_3_busQ), .I0(T_255) );
  AND4   GATE_T_76_I_3 ( .O(T_76), .I3(STEP1A_count_3_busQ), .I2(STEP1A_CQ_4_busQ), .I1(GATE_T_76_B), .I0(GATE_T_76_A) );
  INV   GATE_T_76_I_2 ( .I0(STEP1A_CQ_3_busQ), .O(GATE_T_76_B) );
  INV   GATE_T_76_I_1 ( .I0(STEP1A_CQ_0_busQ), .O(GATE_T_76_A) );
  INV   GATE_T_77_I_1 ( .I0(STEP2_count_state_2_busQ), .O(GATE_T_77_A) );
  AND3   GATE_T_77_I_2 ( .O(T_77), .I2(STEP2_count_state_1_busQ), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_77_A) );
  AND2   GATE_T_78_I_1 ( .O(T_78), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_78_A) );
  INV   GATE_T_78_I_2 ( .O(GATE_T_78_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_79_I_1 ( .O(T_79), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_79_A) );
  INV   GATE_T_79_I_2 ( .O(GATE_T_79_A), .I0(STEP2_count_state_0_busQ) );
  AND3   GATE_T_80_I_1 ( .O(T_80), .I2(T_271), .I1(STEP5_qstate_3_busQ), .I0(T_270) );
  AND4   GATE_T_81_I_1 ( .O(T_81), .I3(STEP5_qstate_0_busQ), .I2(STEP5_qstate_2_busQ), .I1(STEP5_qstate_1_busQ), .I0(GATE_T_81_A) );
  INV   GATE_T_81_I_2 ( .I0(DIP_6XPIN), .O(GATE_T_81_A) );
  AND4   GATE_T_82_I_3 ( .O(T_82), .I3(STEP5_qstate_0_busQ), .I2(STEP5_qstate_1_busQ), .I1(GATE_T_82_B), .I0(GATE_T_82_A) );
  INV   GATE_T_82_I_2 ( .I0(STEP5_qstate_2_busQ), .O(GATE_T_82_B) );
  INV   GATE_T_82_I_1 ( .I0(DIP_6XPIN), .O(GATE_T_82_A) );
  INV   GATE_T_83_I_1 ( .I0(STEP5_qstate_0_busQ), .O(GATE_T_83_A) );
  INV   GATE_T_83_I_2 ( .I0(DIP_6XPIN), .O(GATE_T_83_B) );
  AND3   GATE_T_83_I_3 ( .O(T_83), .I0(STEP5_qstate_2_busQ), .I2(GATE_T_83_A), .I1(GATE_T_83_B) );
  INV   GATE_T_84_I_1 ( .I0(STEP5_qstate_1_busQ), .O(GATE_T_84_A) );
  INV   GATE_T_84_I_2 ( .I0(DIP_6XPIN), .O(GATE_T_84_B) );
  AND3   GATE_T_84_I_3 ( .O(T_84), .I0(STEP5_qstate_2_busQ), .I2(GATE_T_84_A), .I1(GATE_T_84_B) );
  INV   GATE_T_85_I_1 ( .I0(STEP5_qstate_0_busQ), .O(GATE_T_85_A) );
  INV   GATE_T_85_I_2 ( .I0(DIP_6XPIN), .O(GATE_T_85_B) );
  AND3   GATE_T_85_I_3 ( .O(T_85), .I0(STEP5_qstate_1_busQ), .I2(GATE_T_85_A), .I1(GATE_T_85_B) );
  INV   GATE_T_86_I_1 ( .I0(STEP5_qstate_1_busQ), .O(GATE_T_86_A) );
  INV   GATE_T_86_I_2 ( .I0(DIP_6XPIN), .O(GATE_T_86_B) );
  AND3   GATE_T_86_I_3 ( .O(T_86), .I0(STEP5_qstate_0_busQ), .I2(GATE_T_86_A), .I1(GATE_T_86_B) );
  NOR3   GATE_T_87_I_1 ( .O(T_87), .I2(STEP5_qstate_0_busQ), .I1(DIP_6XPIN), .I0(STEP5_qstate_3_busQ) );
  INV   GATE_T_88_I_1 ( .I0(STEP5_qstate_0_busQ), .O(GATE_T_88_A) );
  INV   GATE_T_88_I_2 ( .I0(DIP_6XPIN), .O(GATE_T_88_B) );
  AND3   GATE_T_88_I_3 ( .O(T_88), .I0(STEP5_qstate_2_busQ), .I2(GATE_T_88_A), .I1(GATE_T_88_B) );
  INV   GATE_T_89_I_1 ( .I0(STEP5_qstate_0_busQ), .O(GATE_T_89_A) );
  INV   GATE_T_89_I_2 ( .I0(DIP_6XPIN), .O(GATE_T_89_B) );
  AND3   GATE_T_89_I_3 ( .O(T_89), .I0(STEP5_qstate_1_busQ), .I2(GATE_T_89_A), .I1(GATE_T_89_B) );
  AND3   GATE_T_90_I_1 ( .O(T_90), .I2(T_338), .I1(T_339), .I0(T_337) );
  AND3   GATE_T_91_I_1 ( .O(T_91), .I2(T_335), .I1(T_336), .I0(T_334) );
  AND3   GATE_T_92_I_1 ( .O(T_92), .I2(T_332), .I1(T_333), .I0(T_331) );
  AND3   GATE_T_93_I_1 ( .O(T_93), .I2(T_329), .I1(T_330), .I0(T_328) );
  AND3   GATE_T_94_I_1 ( .O(T_94), .I2(T_326), .I1(T_327), .I0(T_325) );
  AND3   GATE_T_95_I_1 ( .O(T_95), .I2(T_323), .I1(T_324), .I0(T_322) );
  AND3   GATE_T_96_I_1 ( .O(T_96), .I2(T_320), .I1(T_321), .I0(T_319) );
  AND3   GATE_T_97_I_1 ( .O(T_97), .I2(T_317), .I1(T_318), .I0(T_316) );
  AND3   GATE_T_98_I_1 ( .O(T_98), .I2(T_314), .I1(T_315), .I0(T_313) );
  AND3   GATE_T_99_I_1 ( .O(T_99), .I2(T_311), .I1(T_312), .I0(T_310) );
  AND3   GATE_T_100_I_1 ( .O(T_100), .I2(T_308), .I1(T_309), .I0(T_307) );
  AND3   GATE_T_101_I_1 ( .O(T_101), .I2(T_305), .I1(T_306), .I0(T_304) );
  AND3   GATE_T_102_I_1 ( .O(T_102), .I2(T_302), .I1(T_303), .I0(T_301) );
  AND3   GATE_T_103_I_1 ( .O(T_103), .I2(T_299), .I1(T_300), .I0(T_298) );
  AND3   GATE_T_104_I_1 ( .O(T_104), .I2(T_296), .I1(T_297), .I0(T_295) );
  AND3   GATE_T_105_I_1 ( .O(T_105), .I2(T_293), .I1(T_294), .I0(T_292) );
  INV   GATE_T_106_I_1 ( .I0(STEP5_next_qstate_3_busQ), .O(GATE_T_106_A) );
  AND3   GATE_T_106_I_2 ( .O(T_106), .I2(T_291), .I1(T_290), .I0(GATE_T_106_A) );
  AND3   GATE_T_107_I_1 ( .O(T_107), .I2(T_398), .I1(T_399), .I0(T_397) );
  AND3   GATE_T_108_I_1 ( .O(T_108), .I2(T_395), .I1(T_396), .I0(T_394) );
  AND3   GATE_T_109_I_1 ( .O(T_109), .I2(T_392), .I1(T_393), .I0(T_391) );
  AND3   GATE_T_110_I_1 ( .O(T_110), .I2(T_389), .I1(T_390), .I0(T_388) );
  AND3   GATE_T_111_I_1 ( .O(T_111), .I2(T_386), .I1(T_387), .I0(T_385) );
  AND3   GATE_T_112_I_1 ( .O(T_112), .I2(T_383), .I1(T_384), .I0(T_382) );
  AND3   GATE_T_113_I_1 ( .O(T_113), .I2(T_380), .I1(T_381), .I0(T_379) );
  AND3   GATE_T_114_I_1 ( .O(T_114), .I2(T_377), .I1(T_378), .I0(T_376) );
  AND3   GATE_T_115_I_1 ( .O(T_115), .I2(T_374), .I1(T_375), .I0(T_373) );
  AND3   GATE_T_116_I_1 ( .O(T_116), .I2(T_371), .I1(T_372), .I0(T_370) );
  AND3   GATE_T_117_I_1 ( .O(T_117), .I2(T_368), .I1(T_369), .I0(T_367) );
  AND3   GATE_T_118_I_1 ( .O(T_118), .I2(T_365), .I1(T_366), .I0(T_364) );
  AND3   GATE_T_119_I_1 ( .O(T_119), .I2(T_362), .I1(T_363), .I0(T_361) );
  AND3   GATE_T_120_I_1 ( .O(T_120), .I2(T_359), .I1(T_360), .I0(T_358) );
  AND3   GATE_T_121_I_1 ( .O(T_121), .I2(T_356), .I1(T_357), .I0(T_355) );
  AND3   GATE_T_122_I_1 ( .O(T_122), .I2(T_353), .I1(T_354), .I0(T_352) );
  INV   GATE_T_123_I_1 ( .I0(STEP5_next_qstate_0_busQ), .O(GATE_T_123_A) );
  AND3   GATE_T_123_I_2 ( .O(T_123), .I2(T_351), .I1(T_350), .I0(GATE_T_123_A) );
  AND3   GATE_T_124_I_1 ( .O(T_124), .I2(T_458), .I1(T_459), .I0(T_457) );
  AND3   GATE_T_125_I_1 ( .O(T_125), .I2(T_455), .I1(T_456), .I0(T_454) );
  AND3   GATE_T_126_I_1 ( .O(T_126), .I2(T_452), .I1(T_453), .I0(T_451) );
  AND3   GATE_T_127_I_1 ( .O(T_127), .I2(T_449), .I1(T_450), .I0(T_448) );
  AND3   GATE_T_128_I_1 ( .O(T_128), .I2(T_446), .I1(T_447), .I0(T_445) );
  AND3   GATE_T_129_I_1 ( .O(T_129), .I2(T_443), .I1(T_444), .I0(T_442) );
  AND3   GATE_T_130_I_1 ( .O(T_130), .I2(T_440), .I1(T_441), .I0(T_439) );
  AND3   GATE_T_131_I_1 ( .O(T_131), .I2(T_437), .I1(T_438), .I0(T_436) );
  AND3   GATE_T_132_I_1 ( .O(T_132), .I2(T_434), .I1(T_435), .I0(T_433) );
  AND3   GATE_T_133_I_1 ( .O(T_133), .I2(T_431), .I1(T_432), .I0(T_430) );
  AND3   GATE_T_134_I_1 ( .O(T_134), .I2(T_428), .I1(T_429), .I0(T_427) );
  AND3   GATE_T_135_I_1 ( .O(T_135), .I2(T_425), .I1(T_426), .I0(T_424) );
  AND3   GATE_T_136_I_1 ( .O(T_136), .I2(T_422), .I1(T_423), .I0(T_421) );
  AND3   GATE_T_137_I_1 ( .O(T_137), .I2(T_419), .I1(T_420), .I0(T_418) );
  AND3   GATE_T_138_I_1 ( .O(T_138), .I2(T_416), .I1(T_417), .I0(T_415) );
  AND3   GATE_T_139_I_1 ( .O(T_139), .I2(T_413), .I1(T_414), .I0(T_412) );
  AND3   GATE_T_140_I_1 ( .O(T_140), .I2(T_411), .I1(STEP5_next_qstate_2_busQ), .I0(T_410) );
  AND3   GATE_T_141_I_1 ( .O(T_141), .I2(T_518), .I1(T_519), .I0(T_517) );
  AND3   GATE_T_142_I_1 ( .O(T_142), .I2(T_515), .I1(T_516), .I0(T_514) );
  AND3   GATE_T_143_I_1 ( .O(T_143), .I2(T_512), .I1(T_513), .I0(T_511) );
  AND3   GATE_T_144_I_1 ( .O(T_144), .I2(T_509), .I1(T_510), .I0(T_508) );
  AND3   GATE_T_145_I_1 ( .O(T_145), .I2(T_506), .I1(T_507), .I0(T_505) );
  AND3   GATE_T_146_I_1 ( .O(T_146), .I2(T_503), .I1(T_504), .I0(T_502) );
  AND3   GATE_T_147_I_1 ( .O(T_147), .I2(T_500), .I1(T_501), .I0(T_499) );
  AND3   GATE_T_148_I_1 ( .O(T_148), .I2(T_497), .I1(T_498), .I0(T_496) );
  AND3   GATE_T_149_I_1 ( .O(T_149), .I2(T_494), .I1(T_495), .I0(T_493) );
  AND3   GATE_T_150_I_1 ( .O(T_150), .I2(T_491), .I1(T_492), .I0(T_490) );
  AND3   GATE_T_151_I_1 ( .O(T_151), .I2(T_488), .I1(T_489), .I0(T_487) );
  AND3   GATE_T_152_I_1 ( .O(T_152), .I2(T_485), .I1(T_486), .I0(T_484) );
  AND3   GATE_T_153_I_1 ( .O(T_153), .I2(T_482), .I1(T_483), .I0(T_481) );
  AND3   GATE_T_154_I_1 ( .O(T_154), .I2(T_479), .I1(T_480), .I0(T_478) );
  AND3   GATE_T_155_I_1 ( .O(T_155), .I2(T_476), .I1(T_477), .I0(T_475) );
  AND3   GATE_T_156_I_1 ( .O(T_156), .I2(T_473), .I1(T_474), .I0(T_472) );
  AND3   GATE_T_157_I_1 ( .O(T_157), .I2(T_471), .I1(STEP5_next_qstate_1_busQ), .I0(T_470) );
  INV   GATE_T_158_I_1 ( .I0(STEP3_qcombo_4_busQ), .O(GATE_T_158_A) );
  INV   GATE_T_158_I_2 ( .I0(STEP3_qcombo_3_busQ), .O(GATE_T_158_B) );
  AND3   GATE_T_158_I_3 ( .O(T_158), .I0(STEP3_qcombo_2_busQ), .I2(GATE_T_158_A), .I1(GATE_T_158_B) );
  INV   GATE_T_159_I_1 ( .I0(STEP3_qcombo_4_busQ), .O(GATE_T_159_A) );
  INV   GATE_T_159_I_2 ( .I0(STEP3_qcombo_2_busQ), .O(GATE_T_159_B) );
  AND3   GATE_T_159_I_3 ( .O(T_159), .I0(STEP3_qcombo_3_busQ), .I2(GATE_T_159_A), .I1(GATE_T_159_B) );
  INV   GATE_T_160_I_1 ( .I0(STEP3_qcombo_3_busQ), .O(GATE_T_160_A) );
  INV   GATE_T_160_I_2 ( .I0(STEP3_qcombo_2_busQ), .O(GATE_T_160_B) );
  AND3   GATE_T_160_I_3 ( .O(T_160), .I0(STEP3_qcombo_4_busQ), .I2(GATE_T_160_A), .I1(GATE_T_160_B) );
  AND3   GATE_T_161_I_1 ( .O(T_161), .I2(STEP3_qcombo_3_busQ), .I1(STEP3_qcombo_2_busQ), .I0(STEP3_qcombo_4_busQ) );
  NOR4   GATE_T_162_I_14 ( .O(T_162), .I3(STEP5_qstate_3_busQ), .I2(STEP5_qstate_0_busQ), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  NOR4   GATE_T_163_I_14 ( .O(T_163), .I3(step5_next_qstate53_n), .I2(STEP5_qstate_0_busQ), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  NOR2   GATE_T_164_I_1 ( .O(T_164), .I1(step5_next_qstate53_n), .I0(STEP5_qstate_3_busQ) );
  AND2   GATE_T_165_I_1 ( .O(T_165), .I1(o_JUMBO_1X_AP), .I0(GATE_T_165_A) );
  INV   GATE_T_165_I_2 ( .O(GATE_T_165_A), .I0(STEP5_qstate_3_busQ) );
  AND2   GATE_T_166_I_1 ( .O(T_166), .I1(o_JUMBO_1X_AP), .I0(STEP5_qstate_0_busQ) );
  AND2   GATE_T_167_I_1 ( .O(T_167), .I1(STEP5_outSRST_LH), .I0(GATE_T_167_A) );
  INV   GATE_T_167_I_2 ( .O(GATE_T_167_A), .I0(STEP5_qstate_3_busQ) );
  AND2   GATE_T_168_I_1 ( .O(T_168), .I1(STEP5_outSRST_LH), .I0(STEP5_qstate_0_busQ) );
  NOR3   GATE_T_169_I_1 ( .O(T_169), .I2(STEP5_qstate_2_busQ), .I1(STEP5_qstate_1_busQ), .I0(step5_next_qstate53_n) );
  NOR2   GATE_T_170_I_1 ( .O(T_170), .I1(step5_next_qstate53_n), .I0(STEP5_qstate_3_busQ) );
  NOR4   GATE_T_171_I_1 ( .I0(STEP5_qstate_1_busQ), .I1(STEP5_qstate_2_busQ), .O(T_171), .I2(step5_next_qstate53_n), .I3(GATE_T_171_DN) );
  INV   GATE_T_171_I_2 ( .I0(STEP5_qstate_3_busQ), .O(GATE_T_171_DN) );
  NOR4   GATE_T_172_I_14 ( .O(T_172), .I3(step5_next_qstate53_n), .I2(STEP5_qstate_0_busQ), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  INV   GATE_T_173_I_1 ( .I0(step5_next_qstate53_n), .O(GATE_T_173_A) );
  INV   GATE_T_173_I_2 ( .I0(STEP5_qstate_3_busQ), .O(GATE_T_173_B) );
  AND3   GATE_T_173_I_3 ( .O(T_173), .I0(STEP5_qstate_0_busQ), .I2(GATE_T_173_A), .I1(GATE_T_173_B) );
  INV   GATE_T_174_I_1 ( .I0(step5_next_qstate53_n), .O(GATE_T_174_A) );
  INV   GATE_T_174_I_2 ( .I0(STEP5_qstate_3_busQ), .O(GATE_T_174_B) );
  AND3   GATE_T_174_I_3 ( .O(T_174), .I0(STEP5_qstate_2_busQ), .I2(GATE_T_174_A), .I1(GATE_T_174_B) );
  INV   GATE_T_175_I_1 ( .I0(step5_next_qstate53_n), .O(GATE_T_175_A) );
  INV   GATE_T_175_I_2 ( .I0(STEP5_qstate_3_busQ), .O(GATE_T_175_B) );
  AND3   GATE_T_175_I_3 ( .O(T_175), .I0(STEP5_qstate_1_busQ), .I2(GATE_T_175_A), .I1(GATE_T_175_B) );
  AND2   GATE_T_176_I_1 ( .O(T_176), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_2_busQ) );
  AND2   GATE_T_177_I_1 ( .O(T_177), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_178_I_1 ( .O(T_178), .I1(STEP1A_count_2_busQ), .I0(GATE_T_178_A) );
  INV   GATE_T_178_I_2 ( .O(GATE_T_178_A), .I0(STEP1A_count_3_busQ) );
  NOR2   GATE_T_179_I_1 ( .O(T_179), .I1(STEP1A_CQ_4_busQ), .I0(STEP1A_CQ_2_busQ) );
  NOR2   GATE_T_180_I_1 ( .O(T_180), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_181_I_1 ( .O(T_181), .I1(STEP1A_count_2_busQ), .I0(GATE_T_181_A) );
  INV   GATE_T_181_I_2 ( .O(GATE_T_181_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_182_I_1 ( .O(T_182), .I1(STEP1A_CQ_3_busQ), .I0(GATE_T_182_A) );
  INV   GATE_T_182_I_2 ( .O(GATE_T_182_A), .I0(STEP1A_CQ_1_busQ) );
  AND2   GATE_T_183_I_1 ( .O(T_183), .I1(STEP1A_count_3_busQ), .I0(GATE_T_183_A) );
  INV   GATE_T_183_I_2 ( .O(GATE_T_183_A), .I0(STEP1A_CQ_4_busQ) );
  NOR2   GATE_T_184_I_1 ( .O(T_184), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_2_busQ) );
  NOR2   GATE_T_185_I_1 ( .O(T_185), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_186_I_1 ( .O(T_186), .I1(STEP1A_count_2_busQ), .I0(GATE_T_186_A) );
  INV   GATE_T_186_I_2 ( .O(GATE_T_186_A), .I0(STEP1A_count_3_busQ) );
  AND2   GATE_T_187_I_1 ( .O(T_187), .I1(STEP1A_CQ_3_busQ), .I0(GATE_T_187_A) );
  INV   GATE_T_187_I_2 ( .O(GATE_T_187_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_188_I_1 ( .O(T_188), .I1(STEP1A_CQ_1_busQ), .I0(GATE_T_188_A) );
  INV   GATE_T_188_I_2 ( .O(GATE_T_188_A), .I0(STEP1A_CQ_2_busQ) );
  AND2   GATE_T_189_I_1 ( .O(T_189), .I1(STEP1A_count_1_busQ), .I0(GATE_T_189_A) );
  INV   GATE_T_189_I_2 ( .O(GATE_T_189_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_190_I_1 ( .O(T_190), .I1(STEP1A_CQ_2_busQ), .I0(GATE_T_190_A) );
  INV   GATE_T_190_I_2 ( .O(GATE_T_190_A), .I0(STEP1A_CQ_3_busQ) );
  AND2   GATE_T_191_I_1 ( .O(T_191), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_192_I_1 ( .O(T_192), .I1(STEP1A_count_1_busQ), .I0(GATE_T_192_A) );
  INV   GATE_T_192_I_2 ( .O(GATE_T_192_A), .I0(STEP1A_count_3_busQ) );
  NOR2   GATE_T_193_I_1 ( .O(T_193), .I1(STEP1A_CQ_4_busQ), .I0(STEP1A_CQ_3_busQ) );
  AND2   GATE_T_194_I_1 ( .O(T_194), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  OR2   GATE_T_195_I_1 ( .O(T_195), .I1(T_36), .I0(T_35) );
  OR2   GATE_T_196_I_1 ( .O(T_196), .I1(T_34), .I0(T_33) );
  OR2   GATE_T_197_I_1 ( .O(T_197), .I1(T_32), .I0(T_31) );
  AND2   GATE_T_198_I_1 ( .O(T_198), .I1(STEP1A_CQ_4_busQ), .I0(GATE_T_198_A) );
  INV   GATE_T_198_I_2 ( .O(GATE_T_198_A), .I0(STEP1A_CQ_3_busQ) );
  AND2   GATE_T_199_I_1 ( .O(T_199), .I1(STEP1A_CQ_2_busQ), .I0(GATE_T_199_A) );
  INV   GATE_T_199_I_2 ( .O(GATE_T_199_A), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_200_I_1 ( .O(T_200), .I1(STEP1A_count_1_busQ), .I0(GATE_T_200_A) );
  INV   GATE_T_200_I_2 ( .O(GATE_T_200_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_201_I_1 ( .O(T_201), .I1(STEP1A_CQ_2_busQ), .I0(GATE_T_201_A) );
  INV   GATE_T_201_I_2 ( .O(GATE_T_201_A), .I0(STEP1A_CQ_3_busQ) );
  AND2   GATE_T_202_I_1 ( .O(T_202), .I1(STEP1A_count_3_busQ), .I0(STEP1A_CQ_4_busQ) );
  NOR2   GATE_T_203_I_1 ( .O(T_203), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_2_busQ) );
  AND2   GATE_T_204_I_1 ( .O(T_204), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_205_I_1 ( .O(T_205), .I1(STEP1A_count_3_busQ), .I0(GATE_T_205_A) );
  INV   GATE_T_205_I_2 ( .O(GATE_T_205_A), .I0(STEP1A_CQ_4_busQ) );
  NOR2   GATE_T_206_I_1 ( .O(T_206), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_2_busQ) );
  NOR2   GATE_T_207_I_1 ( .O(T_207), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_208_I_1 ( .O(T_208), .I1(STEP1A_count_2_busQ), .I0(GATE_T_208_A) );
  INV   GATE_T_208_I_2 ( .O(GATE_T_208_A), .I0(STEP1A_count_3_busQ) );
  AND2   GATE_T_209_I_1 ( .O(T_209), .I1(STEP1A_CQ_3_busQ), .I0(GATE_T_209_A) );
  INV   GATE_T_209_I_2 ( .O(GATE_T_209_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_210_I_1 ( .O(T_210), .I1(STEP1A_CQ_2_busQ), .I0(GATE_T_210_A) );
  INV   GATE_T_210_I_2 ( .O(GATE_T_210_A), .I0(STEP1A_CQ_1_busQ) );
  AND2   GATE_T_211_I_1 ( .O(T_211), .I1(STEP1A_count_2_busQ), .I0(GATE_T_211_A) );
  INV   GATE_T_211_I_2 ( .O(GATE_T_211_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_212_I_1 ( .O(T_212), .I1(STEP1A_CQ_3_busQ), .I0(GATE_T_212_A) );
  INV   GATE_T_212_I_2 ( .O(GATE_T_212_A), .I0(STEP1A_CQ_2_busQ) );
  AND2   GATE_T_213_I_1 ( .O(T_213), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_214_I_1 ( .O(T_214), .I1(STEP1A_CQ_3_busQ), .I0(GATE_T_214_A) );
  INV   GATE_T_214_I_2 ( .O(GATE_T_214_A), .I0(STEP1A_CQ_2_busQ) );
  AND2   GATE_T_215_I_1 ( .O(T_215), .I1(STEP1A_CQ_1_busQ), .I0(GATE_T_215_A) );
  INV   GATE_T_215_I_2 ( .O(GATE_T_215_A), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_216_I_1 ( .O(T_216), .I1(STEP1A_CQ_2_busQ), .I0(GATE_T_216_A) );
  INV   GATE_T_216_I_2 ( .O(GATE_T_216_A), .I0(STEP1A_CQ_3_busQ) );
  NOR2   GATE_T_217_I_1 ( .O(T_217), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_218_I_1 ( .O(T_218), .I1(STEP1A_count_3_busQ), .I0(GATE_T_218_A) );
  INV   GATE_T_218_I_2 ( .O(GATE_T_218_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_219_I_1 ( .O(T_219), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_2_busQ) );
  AND2   GATE_T_220_I_1 ( .O(T_220), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  OR2   GATE_T_221_I_1 ( .O(T_221), .I1(T_62), .I0(T_61) );
  OR2   GATE_T_222_I_1 ( .O(T_222), .I1(T_60), .I0(T_59) );
  OR2   GATE_T_223_I_1 ( .O(T_223), .I1(T_58), .I0(T_57) );
  AND2   GATE_T_224_I_1 ( .O(T_224), .I1(STEP1A_CQ_4_busQ), .I0(GATE_T_224_A) );
  INV   GATE_T_224_I_2 ( .O(GATE_T_224_A), .I0(STEP1A_CQ_3_busQ) );
  AND2   GATE_T_225_I_1 ( .O(T_225), .I1(STEP1A_CQ_1_busQ), .I0(GATE_T_225_A) );
  INV   GATE_T_225_I_2 ( .O(GATE_T_225_A), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_226_I_1 ( .O(T_226), .I1(STEP1A_count_3_busQ), .I0(STEP1A_CQ_4_busQ) );
  NOR2   GATE_T_227_I_1 ( .O(T_227), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_2_busQ) );
  AND2   GATE_T_228_I_1 ( .O(T_228), .I1(STEP1A_CQ_0_busQ), .I0(GATE_T_228_A) );
  INV   GATE_T_228_I_2 ( .O(GATE_T_228_A), .I0(STEP1A_CQ_1_busQ) );
  AND2   GATE_T_229_I_1 ( .O(T_229), .I1(STEP1A_count_3_busQ), .I0(GATE_T_229_A) );
  INV   GATE_T_229_I_2 ( .O(GATE_T_229_A), .I0(STEP1A_CQ_4_busQ) );
  NOR2   GATE_T_230_I_1 ( .O(T_230), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_2_busQ) );
  NOR2   GATE_T_231_I_1 ( .O(T_231), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_232_I_1 ( .O(T_232), .I1(STEP1A_count_1_busQ), .I0(GATE_T_232_A) );
  INV   GATE_T_232_I_2 ( .O(GATE_T_232_A), .I0(STEP1A_count_3_busQ) );
  NOR2   GATE_T_233_I_1 ( .O(T_233), .I1(STEP1A_CQ_4_busQ), .I0(STEP1A_CQ_3_busQ) );
  AND2   GATE_T_234_I_1 ( .O(T_234), .I1(STEP1A_CQ_1_busQ), .I0(GATE_T_234_A) );
  INV   GATE_T_234_I_2 ( .O(GATE_T_234_A), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_235_I_1 ( .O(T_235), .I1(STEP1A_count_1_busQ), .I0(GATE_T_235_A) );
  INV   GATE_T_235_I_2 ( .O(GATE_T_235_A), .I0(STEP1A_count_3_busQ) );
  NOR2   GATE_T_236_I_1 ( .O(T_236), .I1(STEP1A_CQ_4_busQ), .I0(STEP1A_CQ_3_busQ) );
  AND2   GATE_T_237_I_1 ( .O(T_237), .I1(STEP1A_CQ_0_busQ), .I0(GATE_T_237_A) );
  INV   GATE_T_237_I_2 ( .O(GATE_T_237_A), .I0(STEP1A_CQ_1_busQ) );
  AND2   GATE_T_238_I_1 ( .O(T_238), .I1(STEP1A_count_2_busQ), .I0(GATE_T_238_A) );
  INV   GATE_T_238_I_2 ( .O(GATE_T_238_A), .I0(STEP1A_count_3_busQ) );
  AND2   GATE_T_239_I_1 ( .O(T_239), .I1(STEP1A_CQ_3_busQ), .I0(GATE_T_239_A) );
  INV   GATE_T_239_I_2 ( .O(GATE_T_239_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_240_I_1 ( .O(T_240), .I1(STEP1A_CQ_0_busQ), .I0(GATE_T_240_A) );
  INV   GATE_T_240_I_2 ( .O(GATE_T_240_A), .I0(STEP1A_CQ_1_busQ) );
  AND2   GATE_T_241_I_1 ( .O(T_241), .I1(STEP1A_count_2_busQ), .I0(GATE_T_241_A) );
  INV   GATE_T_241_I_2 ( .O(GATE_T_241_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_242_I_1 ( .O(T_242), .I1(STEP1A_CQ_3_busQ), .I0(GATE_T_242_A) );
  INV   GATE_T_242_I_2 ( .O(GATE_T_242_A), .I0(STEP1A_CQ_2_busQ) );
  AND2   GATE_T_243_I_1 ( .O(T_243), .I1(STEP1A_CQ_1_busQ), .I0(GATE_T_243_A) );
  INV   GATE_T_243_I_2 ( .O(GATE_T_243_A), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_244_I_1 ( .O(T_244), .I1(STEP1A_count_3_busQ), .I0(GATE_T_244_A) );
  INV   GATE_T_244_I_2 ( .O(GATE_T_244_A), .I0(STEP1A_count_2_busQ) );
  NOR2   GATE_T_245_I_1 ( .O(T_245), .I1(STEP1A_count_1_busQ), .I0(STEP1A_count_0_busQ) );
  AND2   GATE_T_246_I_1 ( .O(T_246), .I1(STEP1A_count_2_busQ), .I0(GATE_T_246_A) );
  INV   GATE_T_246_I_2 ( .O(GATE_T_246_A), .I0(STEP1A_count_3_busQ) );
  NOR2   GATE_T_247_I_1 ( .O(T_247), .I1(STEP1A_count_1_busQ), .I0(STEP1A_count_0_busQ) );
  NOR2   GATE_T_248_I_1 ( .O(T_248), .I1(STEP1A_count_3_busQ), .I0(STEP1A_count_2_busQ) );
  AND2   GATE_T_249_I_1 ( .O(T_249), .I1(STEP1A_count_1_busQ), .I0(GATE_T_249_A) );
  INV   GATE_T_249_I_2 ( .O(GATE_T_249_A), .I0(STEP1A_count_0_busQ) );
  NOR2   GATE_T_250_I_1 ( .O(T_250), .I1(STEP1A_count_3_busQ), .I0(STEP1A_count_2_busQ) );
  AND2   GATE_T_251_I_1 ( .O(T_251), .I1(STEP1A_count_0_busQ), .I0(GATE_T_251_A) );
  INV   GATE_T_251_I_2 ( .O(GATE_T_251_A), .I0(STEP1A_count_1_busQ) );
  OR2   GATE_T_252_I_1 ( .O(T_252), .I1(T_76), .I0(T_75) );
  OR2   GATE_T_253_I_1 ( .O(T_253), .I1(T_74), .I0(T_73) );
  OR2   GATE_T_254_I_1 ( .O(T_254), .I1(T_72), .I0(T_71) );
  NOR2   GATE_T_255_I_1 ( .O(T_255), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_2_busQ) );
  NOR2   GATE_T_256_I_1 ( .O(T_256), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_257_I_1 ( .O(T_257), .I1(STEP1A_count_1_busQ), .I0(GATE_T_257_A) );
  INV   GATE_T_257_I_2 ( .O(GATE_T_257_A), .I0(STEP1A_CQ_4_busQ) );
  NOR2   GATE_T_258_I_1 ( .O(T_258), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_259_I_1 ( .O(T_259), .I1(STEP1A_count_2_busQ), .I0(GATE_T_259_A) );
  INV   GATE_T_259_I_2 ( .O(GATE_T_259_A), .I0(STEP1A_CQ_4_busQ) );
  NOR2   GATE_T_260_I_1 ( .O(T_260), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_2_busQ) );
  NOR2   GATE_T_261_I_1 ( .O(T_261), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_262_I_1 ( .O(T_262), .I1(STEP1A_count_2_busQ), .I0(GATE_T_262_A) );
  INV   GATE_T_262_I_2 ( .O(GATE_T_262_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_263_I_1 ( .O(T_263), .I1(STEP1A_CQ_3_busQ), .I0(STEP1A_CQ_2_busQ) );
  NOR2   GATE_T_264_I_1 ( .O(T_264), .I1(STEP1A_CQ_1_busQ), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_265_I_1 ( .O(T_265), .I1(STEP1A_count_2_busQ), .I0(GATE_T_265_A) );
  INV   GATE_T_265_I_2 ( .O(GATE_T_265_A), .I0(STEP1A_CQ_4_busQ) );
  AND2   GATE_T_266_I_1 ( .O(T_266), .I1(STEP1A_CQ_3_busQ), .I0(GATE_T_266_A) );
  INV   GATE_T_266_I_2 ( .O(GATE_T_266_A), .I0(STEP1A_CQ_2_busQ) );
  AND2   GATE_T_267_I_1 ( .O(T_267), .I1(STEP1A_CQ_1_busQ), .I0(GATE_T_267_A) );
  INV   GATE_T_267_I_2 ( .O(GATE_T_267_A), .I0(STEP1A_CQ_0_busQ) );
  AND2   GATE_T_268_I_1 ( .O(T_268), .I1(STEP5_qstate_3_busQ), .I0(STEP5_qstate_0_busQ) );
  NOR2   GATE_T_269_I_1 ( .O(T_269), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  NOR2   GATE_T_270_I_1 ( .O(T_270), .I1(STEP5_qstate_0_busQ), .I0(STEP5_qstate_2_busQ) );
  NOR2   GATE_T_271_I_1 ( .O(T_271), .I1(STEP5_qstate_1_busQ), .I0(DIP_6XPIN) );
  AND2   GATE_T_272_I_1 ( .O(T_272), .I1(STEP5_qstate_3_busQ), .I0(STEP5_qstate_0_busQ) );
  NOR2   GATE_T_273_I_1 ( .O(T_273), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  AND2   GATE_T_274_I_1 ( .O(T_274), .I1(STEP5_qstate_3_busQ), .I0(STEP5_qstate_0_busQ) );
  NOR2   GATE_T_275_I_1 ( .O(T_275), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  AND2   GATE_T_276_I_1 ( .O(T_276), .I1(STEP5_qstate_3_busQ), .I0(STEP5_qstate_0_busQ) );
  NOR2   GATE_T_277_I_1 ( .O(T_277), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  AND2   GATE_T_278_I_1 ( .O(T_278), .I1(STEP5_qstate_3_busQ), .I0(STEP5_qstate_0_busQ) );
  NOR2   GATE_T_279_I_1 ( .O(T_279), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  OR2   GATE_T_280_I_1 ( .O(T_280), .I1(T_106), .I0(T_105) );
  OR2   GATE_T_281_I_1 ( .O(T_281), .I1(T_103), .I0(T_102) );
  OR2   GATE_T_282_I_1 ( .O(T_282), .I1(T_101), .I0(T_100) );
  OR3   GATE_T_283_I_1 ( .O(T_283), .I2(T_282), .I1(T_104), .I0(T_281) );
  OR2   GATE_T_284_I_1 ( .O(T_284), .I1(T_98), .I0(T_97) );
  OR2   GATE_T_285_I_1 ( .O(T_285), .I1(T_96), .I0(T_95) );
  OR3   GATE_T_286_I_1 ( .O(T_286), .I2(T_285), .I1(T_99), .I0(T_284) );
  OR2   GATE_T_287_I_1 ( .O(T_287), .I1(T_93), .I0(T_92) );
  OR2   GATE_T_288_I_1 ( .O(T_288), .I1(T_91), .I0(T_90) );
  OR3   GATE_T_289_I_1 ( .O(T_289), .I2(T_288), .I1(T_94), .I0(T_287) );
  AND2   GATE_T_290_I_1 ( .O(T_290), .I1(STEP5_qstate_3_busQ), .I0(GATE_T_290_A) );
  INV   GATE_T_290_I_2 ( .O(GATE_T_290_A), .I0(STEP5_qstate_0_busQ) );
  NOR2   GATE_T_291_I_1 ( .O(T_291), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  AND2   GATE_T_292_I_1 ( .O(T_292), .I1(STEP3_qcombo_0_busQ), .I0(GATE_T_292_A) );
  INV   GATE_T_292_I_2 ( .O(GATE_T_292_A), .I0(STEP5_next_qstate_3_busQ) );
  NOR2   GATE_T_293_I_1 ( .O(T_293), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_294_I_1 ( .O(T_294), .I1(DIP_7XPIN), .I0(GATE_T_294_A) );
  INV   GATE_T_294_I_2 ( .O(GATE_T_294_A), .I0(STEP2_count_state_0_busQ) );
  NOR2   GATE_T_295_I_1 ( .O(T_295), .I1(STEP5_next_qstate_3_busQ), .I0(STEP3_qcombo_0_busQ) );
  NOR2   GATE_T_296_I_1 ( .O(T_296), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_297_I_1 ( .O(T_297), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_298_I_1 ( .O(T_298), .I1(STEP3_qcombo_1_busQ), .I0(GATE_T_298_A) );
  INV   GATE_T_298_I_2 ( .O(GATE_T_298_A), .I0(STEP5_next_qstate_3_busQ) );
  NOR2   GATE_T_299_I_1 ( .O(T_299), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_300_I_1 ( .O(T_300), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  NOR2   GATE_T_301_I_1 ( .O(T_301), .I1(STEP5_next_qstate_3_busQ), .I0(STEP3_qcombo_1_busQ) );
  NOR2   GATE_T_302_I_1 ( .O(T_302), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_303_I_1 ( .O(T_303), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_303_A) );
  INV   GATE_T_303_I_2 ( .O(GATE_T_303_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_304_I_1 ( .O(T_304), .I1(STEP3_qcombo_2_busQ), .I0(GATE_T_304_A) );
  INV   GATE_T_304_I_2 ( .O(GATE_T_304_A), .I0(STEP5_next_qstate_3_busQ) );
  AND2   GATE_T_305_I_1 ( .O(T_305), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_305_A) );
  INV   GATE_T_305_I_2 ( .O(GATE_T_305_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_306_I_1 ( .O(T_306), .I1(DIP_7XPIN), .I0(GATE_T_306_A) );
  INV   GATE_T_306_I_2 ( .O(GATE_T_306_A), .I0(STEP2_count_state_0_busQ) );
  NOR2   GATE_T_307_I_1 ( .O(T_307), .I1(STEP5_next_qstate_3_busQ), .I0(STEP3_qcombo_2_busQ) );
  AND2   GATE_T_308_I_1 ( .O(T_308), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_308_A) );
  INV   GATE_T_308_I_2 ( .O(GATE_T_308_A), .I0(STEP2_count_state_2_busQ) );
  NOR2   GATE_T_309_I_1 ( .O(T_309), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_310_I_1 ( .O(T_310), .I1(STEP3_qcombo_3_busQ), .I0(GATE_T_310_A) );
  INV   GATE_T_310_I_2 ( .O(GATE_T_310_A), .I0(STEP5_next_qstate_3_busQ) );
  AND2   GATE_T_311_I_1 ( .O(T_311), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_311_A) );
  INV   GATE_T_311_I_2 ( .O(GATE_T_311_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_312_I_1 ( .O(T_312), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  NOR2   GATE_T_313_I_1 ( .O(T_313), .I1(STEP5_next_qstate_3_busQ), .I0(STEP3_qcombo_3_busQ) );
  AND2   GATE_T_314_I_1 ( .O(T_314), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_314_A) );
  INV   GATE_T_314_I_2 ( .O(GATE_T_314_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_315_I_1 ( .O(T_315), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_315_A) );
  INV   GATE_T_315_I_2 ( .O(GATE_T_315_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_316_I_1 ( .O(T_316), .I1(STEP3_qcombo_4_busQ), .I0(GATE_T_316_A) );
  INV   GATE_T_316_I_2 ( .O(GATE_T_316_A), .I0(STEP5_next_qstate_3_busQ) );
  AND2   GATE_T_317_I_1 ( .O(T_317), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_317_A) );
  INV   GATE_T_317_I_2 ( .O(GATE_T_317_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_318_I_1 ( .O(T_318), .I1(DIP_7XPIN), .I0(GATE_T_318_A) );
  INV   GATE_T_318_I_2 ( .O(GATE_T_318_A), .I0(STEP2_count_state_0_busQ) );
  NOR2   GATE_T_319_I_1 ( .O(T_319), .I1(STEP5_next_qstate_3_busQ), .I0(STEP3_qcombo_4_busQ) );
  AND2   GATE_T_320_I_1 ( .O(T_320), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_320_A) );
  INV   GATE_T_320_I_2 ( .O(GATE_T_320_A), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_321_I_1 ( .O(T_321), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_322_I_1 ( .O(T_322), .I1(STEP3_qcombo_5_busQ), .I0(GATE_T_322_A) );
  INV   GATE_T_322_I_2 ( .O(GATE_T_322_A), .I0(STEP5_next_qstate_3_busQ) );
  AND2   GATE_T_323_I_1 ( .O(T_323), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_323_A) );
  INV   GATE_T_323_I_2 ( .O(GATE_T_323_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_324_I_1 ( .O(T_324), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  NOR2   GATE_T_325_I_1 ( .O(T_325), .I1(STEP5_next_qstate_3_busQ), .I0(STEP3_qcombo_5_busQ) );
  AND2   GATE_T_326_I_1 ( .O(T_326), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_326_A) );
  INV   GATE_T_326_I_2 ( .O(GATE_T_326_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_327_I_1 ( .O(T_327), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_327_A) );
  INV   GATE_T_327_I_2 ( .O(GATE_T_327_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_328_I_1 ( .O(T_328), .I1(STEP3_qcombo_6_busQ), .I0(GATE_T_328_A) );
  INV   GATE_T_328_I_2 ( .O(GATE_T_328_A), .I0(STEP5_next_qstate_3_busQ) );
  AND2   GATE_T_329_I_1 ( .O(T_329), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_330_I_1 ( .O(T_330), .I1(DIP_7XPIN), .I0(GATE_T_330_A) );
  INV   GATE_T_330_I_2 ( .O(GATE_T_330_A), .I0(STEP2_count_state_0_busQ) );
  NOR2   GATE_T_331_I_1 ( .O(T_331), .I1(STEP5_next_qstate_3_busQ), .I0(STEP3_qcombo_6_busQ) );
  AND2   GATE_T_332_I_1 ( .O(T_332), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_333_I_1 ( .O(T_333), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_334_I_1 ( .O(T_334), .I1(STEP3_qcombo_7_busQ), .I0(GATE_T_334_A) );
  INV   GATE_T_334_I_2 ( .O(GATE_T_334_A), .I0(STEP5_next_qstate_3_busQ) );
  AND2   GATE_T_335_I_1 ( .O(T_335), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_336_I_1 ( .O(T_336), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  NOR2   GATE_T_337_I_1 ( .O(T_337), .I1(STEP5_next_qstate_3_busQ), .I0(STEP3_qcombo_7_busQ) );
  AND2   GATE_T_338_I_1 ( .O(T_338), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_339_I_1 ( .O(T_339), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_339_A) );
  INV   GATE_T_339_I_2 ( .O(GATE_T_339_A), .I0(DIP_7XPIN) );
  OR2   GATE_T_340_I_1 ( .O(T_340), .I1(T_123), .I0(T_122) );
  OR2   GATE_T_341_I_1 ( .O(T_341), .I1(T_120), .I0(T_119) );
  OR2   GATE_T_342_I_1 ( .O(T_342), .I1(T_118), .I0(T_117) );
  OR3   GATE_T_343_I_1 ( .O(T_343), .I2(T_342), .I1(T_121), .I0(T_341) );
  OR2   GATE_T_344_I_1 ( .O(T_344), .I1(T_115), .I0(T_114) );
  OR2   GATE_T_345_I_1 ( .O(T_345), .I1(T_113), .I0(T_112) );
  OR3   GATE_T_346_I_1 ( .O(T_346), .I2(T_345), .I1(T_116), .I0(T_344) );
  OR2   GATE_T_347_I_1 ( .O(T_347), .I1(T_110), .I0(T_109) );
  OR2   GATE_T_348_I_1 ( .O(T_348), .I1(T_108), .I0(T_107) );
  OR3   GATE_T_349_I_1 ( .O(T_349), .I2(T_348), .I1(T_111), .I0(T_347) );
  AND2   GATE_T_350_I_1 ( .O(T_350), .I1(STEP5_qstate_3_busQ), .I0(GATE_T_350_A) );
  INV   GATE_T_350_I_2 ( .O(GATE_T_350_A), .I0(STEP5_qstate_0_busQ) );
  NOR2   GATE_T_351_I_1 ( .O(T_351), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  AND2   GATE_T_352_I_1 ( .O(T_352), .I1(STEP3_qcombo_0_busQ), .I0(GATE_T_352_A) );
  INV   GATE_T_352_I_2 ( .O(GATE_T_352_A), .I0(STEP5_next_qstate_0_busQ) );
  NOR2   GATE_T_353_I_1 ( .O(T_353), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_354_I_1 ( .O(T_354), .I1(DIP_7XPIN), .I0(GATE_T_354_A) );
  INV   GATE_T_354_I_2 ( .O(GATE_T_354_A), .I0(STEP2_count_state_0_busQ) );
  NOR2   GATE_T_355_I_1 ( .O(T_355), .I1(STEP5_next_qstate_0_busQ), .I0(STEP3_qcombo_0_busQ) );
  NOR2   GATE_T_356_I_1 ( .O(T_356), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_357_I_1 ( .O(T_357), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_358_I_1 ( .O(T_358), .I1(STEP3_qcombo_1_busQ), .I0(GATE_T_358_A) );
  INV   GATE_T_358_I_2 ( .O(GATE_T_358_A), .I0(STEP5_next_qstate_0_busQ) );
  NOR2   GATE_T_359_I_1 ( .O(T_359), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_360_I_1 ( .O(T_360), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  NOR2   GATE_T_361_I_1 ( .O(T_361), .I1(STEP5_next_qstate_0_busQ), .I0(STEP3_qcombo_1_busQ) );
  NOR2   GATE_T_362_I_1 ( .O(T_362), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_363_I_1 ( .O(T_363), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_363_A) );
  INV   GATE_T_363_I_2 ( .O(GATE_T_363_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_364_I_1 ( .O(T_364), .I1(STEP3_qcombo_2_busQ), .I0(GATE_T_364_A) );
  INV   GATE_T_364_I_2 ( .O(GATE_T_364_A), .I0(STEP5_next_qstate_0_busQ) );
  AND2   GATE_T_365_I_1 ( .O(T_365), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_365_A) );
  INV   GATE_T_365_I_2 ( .O(GATE_T_365_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_366_I_1 ( .O(T_366), .I1(DIP_7XPIN), .I0(GATE_T_366_A) );
  INV   GATE_T_366_I_2 ( .O(GATE_T_366_A), .I0(STEP2_count_state_0_busQ) );
  NOR2   GATE_T_367_I_1 ( .O(T_367), .I1(STEP5_next_qstate_0_busQ), .I0(STEP3_qcombo_2_busQ) );
  AND2   GATE_T_368_I_1 ( .O(T_368), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_368_A) );
  INV   GATE_T_368_I_2 ( .O(GATE_T_368_A), .I0(STEP2_count_state_2_busQ) );
  NOR2   GATE_T_369_I_1 ( .O(T_369), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_370_I_1 ( .O(T_370), .I1(STEP3_qcombo_3_busQ), .I0(GATE_T_370_A) );
  INV   GATE_T_370_I_2 ( .O(GATE_T_370_A), .I0(STEP5_next_qstate_0_busQ) );
  AND2   GATE_T_371_I_1 ( .O(T_371), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_371_A) );
  INV   GATE_T_371_I_2 ( .O(GATE_T_371_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_372_I_1 ( .O(T_372), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  NOR2   GATE_T_373_I_1 ( .O(T_373), .I1(STEP5_next_qstate_0_busQ), .I0(STEP3_qcombo_3_busQ) );
  AND2   GATE_T_374_I_1 ( .O(T_374), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_374_A) );
  INV   GATE_T_374_I_2 ( .O(GATE_T_374_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_375_I_1 ( .O(T_375), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_375_A) );
  INV   GATE_T_375_I_2 ( .O(GATE_T_375_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_376_I_1 ( .O(T_376), .I1(STEP3_qcombo_4_busQ), .I0(GATE_T_376_A) );
  INV   GATE_T_376_I_2 ( .O(GATE_T_376_A), .I0(STEP5_next_qstate_0_busQ) );
  AND2   GATE_T_377_I_1 ( .O(T_377), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_377_A) );
  INV   GATE_T_377_I_2 ( .O(GATE_T_377_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_378_I_1 ( .O(T_378), .I1(DIP_7XPIN), .I0(GATE_T_378_A) );
  INV   GATE_T_378_I_2 ( .O(GATE_T_378_A), .I0(STEP2_count_state_0_busQ) );
  NOR2   GATE_T_379_I_1 ( .O(T_379), .I1(STEP5_next_qstate_0_busQ), .I0(STEP3_qcombo_4_busQ) );
  AND2   GATE_T_380_I_1 ( .O(T_380), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_380_A) );
  INV   GATE_T_380_I_2 ( .O(GATE_T_380_A), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_381_I_1 ( .O(T_381), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_382_I_1 ( .O(T_382), .I1(STEP3_qcombo_5_busQ), .I0(GATE_T_382_A) );
  INV   GATE_T_382_I_2 ( .O(GATE_T_382_A), .I0(STEP5_next_qstate_0_busQ) );
  AND2   GATE_T_383_I_1 ( .O(T_383), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_383_A) );
  INV   GATE_T_383_I_2 ( .O(GATE_T_383_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_384_I_1 ( .O(T_384), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  NOR2   GATE_T_385_I_1 ( .O(T_385), .I1(STEP5_next_qstate_0_busQ), .I0(STEP3_qcombo_5_busQ) );
  AND2   GATE_T_386_I_1 ( .O(T_386), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_386_A) );
  INV   GATE_T_386_I_2 ( .O(GATE_T_386_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_387_I_1 ( .O(T_387), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_387_A) );
  INV   GATE_T_387_I_2 ( .O(GATE_T_387_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_388_I_1 ( .O(T_388), .I1(STEP3_qcombo_6_busQ), .I0(GATE_T_388_A) );
  INV   GATE_T_388_I_2 ( .O(GATE_T_388_A), .I0(STEP5_next_qstate_0_busQ) );
  AND2   GATE_T_389_I_1 ( .O(T_389), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_390_I_1 ( .O(T_390), .I1(DIP_7XPIN), .I0(GATE_T_390_A) );
  INV   GATE_T_390_I_2 ( .O(GATE_T_390_A), .I0(STEP2_count_state_0_busQ) );
  NOR2   GATE_T_391_I_1 ( .O(T_391), .I1(STEP5_next_qstate_0_busQ), .I0(STEP3_qcombo_6_busQ) );
  AND2   GATE_T_392_I_1 ( .O(T_392), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_393_I_1 ( .O(T_393), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_394_I_1 ( .O(T_394), .I1(STEP3_qcombo_7_busQ), .I0(GATE_T_394_A) );
  INV   GATE_T_394_I_2 ( .O(GATE_T_394_A), .I0(STEP5_next_qstate_0_busQ) );
  AND2   GATE_T_395_I_1 ( .O(T_395), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_396_I_1 ( .O(T_396), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  NOR2   GATE_T_397_I_1 ( .O(T_397), .I1(STEP5_next_qstate_0_busQ), .I0(STEP3_qcombo_7_busQ) );
  AND2   GATE_T_398_I_1 ( .O(T_398), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_399_I_1 ( .O(T_399), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_399_A) );
  INV   GATE_T_399_I_2 ( .O(GATE_T_399_A), .I0(DIP_7XPIN) );
  OR2   GATE_T_400_I_1 ( .O(T_400), .I1(T_140), .I0(T_139) );
  OR2   GATE_T_401_I_1 ( .O(T_401), .I1(T_137), .I0(T_136) );
  OR2   GATE_T_402_I_1 ( .O(T_402), .I1(T_135), .I0(T_134) );
  OR3   GATE_T_403_I_1 ( .O(T_403), .I2(T_402), .I1(T_138), .I0(T_401) );
  OR2   GATE_T_404_I_1 ( .O(T_404), .I1(T_132), .I0(T_131) );
  OR2   GATE_T_405_I_1 ( .O(T_405), .I1(T_130), .I0(T_129) );
  OR3   GATE_T_406_I_1 ( .O(T_406), .I2(T_405), .I1(T_133), .I0(T_404) );
  OR2   GATE_T_407_I_1 ( .O(T_407), .I1(T_127), .I0(T_126) );
  OR2   GATE_T_408_I_1 ( .O(T_408), .I1(T_125), .I0(T_124) );
  OR3   GATE_T_409_I_1 ( .O(T_409), .I2(T_408), .I1(T_128), .I0(T_407) );
  AND2   GATE_T_410_I_1 ( .O(T_410), .I1(STEP5_qstate_3_busQ), .I0(GATE_T_410_A) );
  INV   GATE_T_410_I_2 ( .O(GATE_T_410_A), .I0(STEP5_qstate_0_busQ) );
  NOR2   GATE_T_411_I_1 ( .O(T_411), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  AND2   GATE_T_412_I_1 ( .O(T_412), .I1(STEP5_next_qstate_2_busQ), .I0(STEP3_qcombo_0_busQ) );
  NOR2   GATE_T_413_I_1 ( .O(T_413), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_414_I_1 ( .O(T_414), .I1(DIP_7XPIN), .I0(GATE_T_414_A) );
  INV   GATE_T_414_I_2 ( .O(GATE_T_414_A), .I0(STEP2_count_state_0_busQ) );
  AND2   GATE_T_415_I_1 ( .O(T_415), .I1(STEP5_next_qstate_2_busQ), .I0(GATE_T_415_A) );
  INV   GATE_T_415_I_2 ( .O(GATE_T_415_A), .I0(STEP3_qcombo_0_busQ) );
  NOR2   GATE_T_416_I_1 ( .O(T_416), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_417_I_1 ( .O(T_417), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_418_I_1 ( .O(T_418), .I1(STEP5_next_qstate_2_busQ), .I0(STEP3_qcombo_1_busQ) );
  NOR2   GATE_T_419_I_1 ( .O(T_419), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_420_I_1 ( .O(T_420), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_421_I_1 ( .O(T_421), .I1(STEP5_next_qstate_2_busQ), .I0(GATE_T_421_A) );
  INV   GATE_T_421_I_2 ( .O(GATE_T_421_A), .I0(STEP3_qcombo_1_busQ) );
  NOR2   GATE_T_422_I_1 ( .O(T_422), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_423_I_1 ( .O(T_423), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_423_A) );
  INV   GATE_T_423_I_2 ( .O(GATE_T_423_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_424_I_1 ( .O(T_424), .I1(STEP5_next_qstate_2_busQ), .I0(STEP3_qcombo_2_busQ) );
  AND2   GATE_T_425_I_1 ( .O(T_425), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_425_A) );
  INV   GATE_T_425_I_2 ( .O(GATE_T_425_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_426_I_1 ( .O(T_426), .I1(DIP_7XPIN), .I0(GATE_T_426_A) );
  INV   GATE_T_426_I_2 ( .O(GATE_T_426_A), .I0(STEP2_count_state_0_busQ) );
  AND2   GATE_T_427_I_1 ( .O(T_427), .I1(STEP5_next_qstate_2_busQ), .I0(GATE_T_427_A) );
  INV   GATE_T_427_I_2 ( .O(GATE_T_427_A), .I0(STEP3_qcombo_2_busQ) );
  AND2   GATE_T_428_I_1 ( .O(T_428), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_428_A) );
  INV   GATE_T_428_I_2 ( .O(GATE_T_428_A), .I0(STEP2_count_state_2_busQ) );
  NOR2   GATE_T_429_I_1 ( .O(T_429), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_430_I_1 ( .O(T_430), .I1(STEP5_next_qstate_2_busQ), .I0(STEP3_qcombo_3_busQ) );
  AND2   GATE_T_431_I_1 ( .O(T_431), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_431_A) );
  INV   GATE_T_431_I_2 ( .O(GATE_T_431_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_432_I_1 ( .O(T_432), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_433_I_1 ( .O(T_433), .I1(STEP5_next_qstate_2_busQ), .I0(GATE_T_433_A) );
  INV   GATE_T_433_I_2 ( .O(GATE_T_433_A), .I0(STEP3_qcombo_3_busQ) );
  AND2   GATE_T_434_I_1 ( .O(T_434), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_434_A) );
  INV   GATE_T_434_I_2 ( .O(GATE_T_434_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_435_I_1 ( .O(T_435), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_435_A) );
  INV   GATE_T_435_I_2 ( .O(GATE_T_435_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_436_I_1 ( .O(T_436), .I1(STEP5_next_qstate_2_busQ), .I0(STEP3_qcombo_4_busQ) );
  AND2   GATE_T_437_I_1 ( .O(T_437), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_437_A) );
  INV   GATE_T_437_I_2 ( .O(GATE_T_437_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_438_I_1 ( .O(T_438), .I1(DIP_7XPIN), .I0(GATE_T_438_A) );
  INV   GATE_T_438_I_2 ( .O(GATE_T_438_A), .I0(STEP2_count_state_0_busQ) );
  AND2   GATE_T_439_I_1 ( .O(T_439), .I1(STEP5_next_qstate_2_busQ), .I0(GATE_T_439_A) );
  INV   GATE_T_439_I_2 ( .O(GATE_T_439_A), .I0(STEP3_qcombo_4_busQ) );
  AND2   GATE_T_440_I_1 ( .O(T_440), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_440_A) );
  INV   GATE_T_440_I_2 ( .O(GATE_T_440_A), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_441_I_1 ( .O(T_441), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_442_I_1 ( .O(T_442), .I1(STEP5_next_qstate_2_busQ), .I0(STEP3_qcombo_5_busQ) );
  AND2   GATE_T_443_I_1 ( .O(T_443), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_443_A) );
  INV   GATE_T_443_I_2 ( .O(GATE_T_443_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_444_I_1 ( .O(T_444), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_445_I_1 ( .O(T_445), .I1(STEP5_next_qstate_2_busQ), .I0(GATE_T_445_A) );
  INV   GATE_T_445_I_2 ( .O(GATE_T_445_A), .I0(STEP3_qcombo_5_busQ) );
  AND2   GATE_T_446_I_1 ( .O(T_446), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_446_A) );
  INV   GATE_T_446_I_2 ( .O(GATE_T_446_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_447_I_1 ( .O(T_447), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_447_A) );
  INV   GATE_T_447_I_2 ( .O(GATE_T_447_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_448_I_1 ( .O(T_448), .I1(STEP5_next_qstate_2_busQ), .I0(STEP3_qcombo_6_busQ) );
  AND2   GATE_T_449_I_1 ( .O(T_449), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_450_I_1 ( .O(T_450), .I1(DIP_7XPIN), .I0(GATE_T_450_A) );
  INV   GATE_T_450_I_2 ( .O(GATE_T_450_A), .I0(STEP2_count_state_0_busQ) );
  AND2   GATE_T_451_I_1 ( .O(T_451), .I1(STEP5_next_qstate_2_busQ), .I0(GATE_T_451_A) );
  INV   GATE_T_451_I_2 ( .O(GATE_T_451_A), .I0(STEP3_qcombo_6_busQ) );
  AND2   GATE_T_452_I_1 ( .O(T_452), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_453_I_1 ( .O(T_453), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_454_I_1 ( .O(T_454), .I1(STEP5_next_qstate_2_busQ), .I0(STEP3_qcombo_7_busQ) );
  AND2   GATE_T_455_I_1 ( .O(T_455), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_456_I_1 ( .O(T_456), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_457_I_1 ( .O(T_457), .I1(STEP5_next_qstate_2_busQ), .I0(GATE_T_457_A) );
  INV   GATE_T_457_I_2 ( .O(GATE_T_457_A), .I0(STEP3_qcombo_7_busQ) );
  AND2   GATE_T_458_I_1 ( .O(T_458), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_459_I_1 ( .O(T_459), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_459_A) );
  INV   GATE_T_459_I_2 ( .O(GATE_T_459_A), .I0(DIP_7XPIN) );
  OR2   GATE_T_460_I_1 ( .O(T_460), .I1(T_157), .I0(T_156) );
  OR2   GATE_T_461_I_1 ( .O(T_461), .I1(T_154), .I0(T_153) );
  OR2   GATE_T_462_I_1 ( .O(T_462), .I1(T_152), .I0(T_151) );
  OR3   GATE_T_463_I_1 ( .O(T_463), .I2(T_462), .I1(T_155), .I0(T_461) );
  OR2   GATE_T_464_I_1 ( .O(T_464), .I1(T_149), .I0(T_148) );
  OR2   GATE_T_465_I_1 ( .O(T_465), .I1(T_147), .I0(T_146) );
  OR3   GATE_T_466_I_1 ( .O(T_466), .I2(T_465), .I1(T_150), .I0(T_464) );
  OR2   GATE_T_467_I_1 ( .O(T_467), .I1(T_144), .I0(T_143) );
  OR2   GATE_T_468_I_1 ( .O(T_468), .I1(T_142), .I0(T_141) );
  OR3   GATE_T_469_I_1 ( .O(T_469), .I2(T_468), .I1(T_145), .I0(T_467) );
  AND2   GATE_T_470_I_1 ( .O(T_470), .I1(STEP5_qstate_3_busQ), .I0(GATE_T_470_A) );
  INV   GATE_T_470_I_2 ( .O(GATE_T_470_A), .I0(STEP5_qstate_0_busQ) );
  NOR2   GATE_T_471_I_1 ( .O(T_471), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );
  AND2   GATE_T_472_I_1 ( .O(T_472), .I1(STEP5_next_qstate_1_busQ), .I0(STEP3_qcombo_0_busQ) );
  NOR2   GATE_T_473_I_1 ( .O(T_473), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_474_I_1 ( .O(T_474), .I1(DIP_7XPIN), .I0(GATE_T_474_A) );
  INV   GATE_T_474_I_2 ( .O(GATE_T_474_A), .I0(STEP2_count_state_0_busQ) );
  AND2   GATE_T_475_I_1 ( .O(T_475), .I1(STEP5_next_qstate_1_busQ), .I0(GATE_T_475_A) );
  INV   GATE_T_475_I_2 ( .O(GATE_T_475_A), .I0(STEP3_qcombo_0_busQ) );
  NOR2   GATE_T_476_I_1 ( .O(T_476), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_477_I_1 ( .O(T_477), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_478_I_1 ( .O(T_478), .I1(STEP5_next_qstate_1_busQ), .I0(STEP3_qcombo_1_busQ) );
  NOR2   GATE_T_479_I_1 ( .O(T_479), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_480_I_1 ( .O(T_480), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_481_I_1 ( .O(T_481), .I1(STEP5_next_qstate_1_busQ), .I0(GATE_T_481_A) );
  INV   GATE_T_481_I_2 ( .O(GATE_T_481_A), .I0(STEP3_qcombo_1_busQ) );
  NOR2   GATE_T_482_I_1 ( .O(T_482), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_483_I_1 ( .O(T_483), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_483_A) );
  INV   GATE_T_483_I_2 ( .O(GATE_T_483_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_484_I_1 ( .O(T_484), .I1(STEP5_next_qstate_1_busQ), .I0(STEP3_qcombo_2_busQ) );
  AND2   GATE_T_485_I_1 ( .O(T_485), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_485_A) );
  INV   GATE_T_485_I_2 ( .O(GATE_T_485_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_486_I_1 ( .O(T_486), .I1(DIP_7XPIN), .I0(GATE_T_486_A) );
  INV   GATE_T_486_I_2 ( .O(GATE_T_486_A), .I0(STEP2_count_state_0_busQ) );
  AND2   GATE_T_487_I_1 ( .O(T_487), .I1(STEP5_next_qstate_1_busQ), .I0(GATE_T_487_A) );
  INV   GATE_T_487_I_2 ( .O(GATE_T_487_A), .I0(STEP3_qcombo_2_busQ) );
  AND2   GATE_T_488_I_1 ( .O(T_488), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_488_A) );
  INV   GATE_T_488_I_2 ( .O(GATE_T_488_A), .I0(STEP2_count_state_2_busQ) );
  NOR2   GATE_T_489_I_1 ( .O(T_489), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_490_I_1 ( .O(T_490), .I1(STEP5_next_qstate_1_busQ), .I0(STEP3_qcombo_3_busQ) );
  AND2   GATE_T_491_I_1 ( .O(T_491), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_491_A) );
  INV   GATE_T_491_I_2 ( .O(GATE_T_491_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_492_I_1 ( .O(T_492), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_493_I_1 ( .O(T_493), .I1(STEP5_next_qstate_1_busQ), .I0(GATE_T_493_A) );
  INV   GATE_T_493_I_2 ( .O(GATE_T_493_A), .I0(STEP3_qcombo_3_busQ) );
  AND2   GATE_T_494_I_1 ( .O(T_494), .I1(STEP2_count_state_1_busQ), .I0(GATE_T_494_A) );
  INV   GATE_T_494_I_2 ( .O(GATE_T_494_A), .I0(STEP2_count_state_2_busQ) );
  AND2   GATE_T_495_I_1 ( .O(T_495), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_495_A) );
  INV   GATE_T_495_I_2 ( .O(GATE_T_495_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_496_I_1 ( .O(T_496), .I1(STEP5_next_qstate_1_busQ), .I0(STEP3_qcombo_4_busQ) );
  AND2   GATE_T_497_I_1 ( .O(T_497), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_497_A) );
  INV   GATE_T_497_I_2 ( .O(GATE_T_497_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_498_I_1 ( .O(T_498), .I1(DIP_7XPIN), .I0(GATE_T_498_A) );
  INV   GATE_T_498_I_2 ( .O(GATE_T_498_A), .I0(STEP2_count_state_0_busQ) );
  AND2   GATE_T_499_I_1 ( .O(T_499), .I1(STEP5_next_qstate_1_busQ), .I0(GATE_T_499_A) );
  INV   GATE_T_499_I_2 ( .O(GATE_T_499_A), .I0(STEP3_qcombo_4_busQ) );
  AND2   GATE_T_500_I_1 ( .O(T_500), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_500_A) );
  INV   GATE_T_500_I_2 ( .O(GATE_T_500_A), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_501_I_1 ( .O(T_501), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_502_I_1 ( .O(T_502), .I1(STEP5_next_qstate_1_busQ), .I0(STEP3_qcombo_5_busQ) );
  AND2   GATE_T_503_I_1 ( .O(T_503), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_503_A) );
  INV   GATE_T_503_I_2 ( .O(GATE_T_503_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_504_I_1 ( .O(T_504), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_505_I_1 ( .O(T_505), .I1(STEP5_next_qstate_1_busQ), .I0(GATE_T_505_A) );
  INV   GATE_T_505_I_2 ( .O(GATE_T_505_A), .I0(STEP3_qcombo_5_busQ) );
  AND2   GATE_T_506_I_1 ( .O(T_506), .I1(STEP2_count_state_2_busQ), .I0(GATE_T_506_A) );
  INV   GATE_T_506_I_2 ( .O(GATE_T_506_A), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_507_I_1 ( .O(T_507), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_507_A) );
  INV   GATE_T_507_I_2 ( .O(GATE_T_507_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_508_I_1 ( .O(T_508), .I1(STEP5_next_qstate_1_busQ), .I0(STEP3_qcombo_6_busQ) );
  AND2   GATE_T_509_I_1 ( .O(T_509), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_510_I_1 ( .O(T_510), .I1(DIP_7XPIN), .I0(GATE_T_510_A) );
  INV   GATE_T_510_I_2 ( .O(GATE_T_510_A), .I0(STEP2_count_state_0_busQ) );
  AND2   GATE_T_511_I_1 ( .O(T_511), .I1(STEP5_next_qstate_1_busQ), .I0(GATE_T_511_A) );
  INV   GATE_T_511_I_2 ( .O(GATE_T_511_A), .I0(STEP3_qcombo_6_busQ) );
  AND2   GATE_T_512_I_1 ( .O(T_512), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  NOR2   GATE_T_513_I_1 ( .O(T_513), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_514_I_1 ( .O(T_514), .I1(STEP5_next_qstate_1_busQ), .I0(STEP3_qcombo_7_busQ) );
  AND2   GATE_T_515_I_1 ( .O(T_515), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_516_I_1 ( .O(T_516), .I1(STEP2_count_state_0_busQ), .I0(DIP_7XPIN) );
  AND2   GATE_T_517_I_1 ( .O(T_517), .I1(STEP5_next_qstate_1_busQ), .I0(GATE_T_517_A) );
  INV   GATE_T_517_I_2 ( .O(GATE_T_517_A), .I0(STEP3_qcombo_7_busQ) );
  AND2   GATE_T_518_I_1 ( .O(T_518), .I1(STEP2_count_state_2_busQ), .I0(STEP2_count_state_1_busQ) );
  AND2   GATE_T_519_I_1 ( .O(T_519), .I1(STEP2_count_state_0_busQ), .I0(GATE_T_519_A) );
  INV   GATE_T_519_I_2 ( .O(GATE_T_519_A), .I0(DIP_7XPIN) );
  AND2   GATE_T_520_I_1 ( .O(T_520), .I1(STEP5_qstate_3_busQ), .I0(GATE_T_520_A) );
  INV   GATE_T_520_I_2 ( .O(GATE_T_520_A), .I0(STEP5_qstate_0_busQ) );
  NOR2   GATE_T_521_I_1 ( .O(T_521), .I1(STEP5_qstate_2_busQ), .I0(STEP5_qstate_1_busQ) );

endmodule
