<profile>

<section name = "Vitis HLS Report for 'rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3'" level="0">
<item name = "Date">Sun May  2 18:23:11 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">Lab3B_Vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18963, 18963, 0.190 ms, 0.190 ms, 18963, 18963, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_20_2_VITIS_LOOP_22_3">18961, 18961, 3, 1, 1, 18960, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 92, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 132, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln20_1_fu_337_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln20_fu_288_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln22_fu_364_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln20_fu_282_p2">icmp, 0, 0, 12, 15, 15</column>
<column name="icmp_ln22_fu_323_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln20_1_fu_343_p3">select, 0, 0, 13, 1, 13</column>
<column name="select_ln20_fu_329_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="P1_DRAM_blk_n_R">9, 2, 1, 2</column>
<column name="P2_DRAM_blk_n_R">9, 2, 1, 2</column>
<column name="P3_DRAM_blk_n_R">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 15, 30</column>
<column name="i_fu_94">9, 2, 13, 26</column>
<column name="indvar_flatten_fu_98">9, 2, 15, 30</column>
<column name="j_fu_90">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="P1_DRAM_addr_read_reg_420">32, 0, 32, 0</column>
<column name="P2_DRAM_addr_read_reg_427">32, 0, 32, 0</column>
<column name="P3_DRAM_addr_read_reg_434">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_94">13, 0, 13, 0</column>
<column name="icmp_ln20_reg_416">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_98">15, 0, 15, 0</column>
<column name="j_fu_90">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3, return value</column>
<column name="m_axi_P1_DRAM_AWVALID">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWREADY">in, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWADDR">out, 64, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWID">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWLEN">out, 32, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWSIZE">out, 3, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWBURST">out, 2, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWLOCK">out, 2, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWCACHE">out, 4, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWPROT">out, 3, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWQOS">out, 4, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWREGION">out, 4, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_AWUSER">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_WVALID">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_WREADY">in, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_WDATA">out, 32, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_WSTRB">out, 4, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_WLAST">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_WID">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_WUSER">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARVALID">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARREADY">in, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARADDR">out, 64, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARID">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARLEN">out, 32, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARSIZE">out, 3, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARBURST">out, 2, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARLOCK">out, 2, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARCACHE">out, 4, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARPROT">out, 3, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARQOS">out, 4, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARREGION">out, 4, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_ARUSER">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_RVALID">in, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_RREADY">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_RDATA">in, 32, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_RLAST">in, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_RID">in, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_RUSER">in, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_RRESP">in, 2, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_BVALID">in, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_BREADY">out, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_BRESP">in, 2, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_BID">in, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P1_DRAM_BUSER">in, 1, m_axi, P1_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWVALID">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWREADY">in, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWADDR">out, 64, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWID">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWLEN">out, 32, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWSIZE">out, 3, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWBURST">out, 2, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWLOCK">out, 2, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWCACHE">out, 4, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWPROT">out, 3, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWQOS">out, 4, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWREGION">out, 4, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_AWUSER">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_WVALID">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_WREADY">in, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_WDATA">out, 32, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_WSTRB">out, 4, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_WLAST">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_WID">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_WUSER">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARVALID">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARREADY">in, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARADDR">out, 64, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARID">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARLEN">out, 32, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARSIZE">out, 3, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARBURST">out, 2, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARLOCK">out, 2, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARCACHE">out, 4, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARPROT">out, 3, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARQOS">out, 4, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARREGION">out, 4, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_ARUSER">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_RVALID">in, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_RREADY">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_RDATA">in, 32, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_RLAST">in, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_RID">in, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_RUSER">in, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_RRESP">in, 2, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_BVALID">in, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_BREADY">out, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_BRESP">in, 2, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_BID">in, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P2_DRAM_BUSER">in, 1, m_axi, P2_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWVALID">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWREADY">in, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWADDR">out, 64, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWID">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWLEN">out, 32, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWSIZE">out, 3, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWBURST">out, 2, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWLOCK">out, 2, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWCACHE">out, 4, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWPROT">out, 3, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWQOS">out, 4, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWREGION">out, 4, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_AWUSER">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_WVALID">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_WREADY">in, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_WDATA">out, 32, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_WSTRB">out, 4, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_WLAST">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_WID">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_WUSER">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARVALID">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARREADY">in, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARADDR">out, 64, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARID">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARLEN">out, 32, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARSIZE">out, 3, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARBURST">out, 2, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARLOCK">out, 2, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARCACHE">out, 4, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARPROT">out, 3, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARQOS">out, 4, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARREGION">out, 4, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_ARUSER">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_RVALID">in, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_RREADY">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_RDATA">in, 32, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_RLAST">in, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_RID">in, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_RUSER">in, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_RRESP">in, 2, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_BVALID">in, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_BREADY">out, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_BRESP">in, 2, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_BID">in, 1, m_axi, P3_DRAM, pointer</column>
<column name="m_axi_P3_DRAM_BUSER">in, 1, m_axi, P3_DRAM, pointer</column>
<column name="sext_ln20_2">in, 62, ap_none, sext_ln20_2, scalar</column>
<column name="sext_ln20_1">in, 62, ap_none, sext_ln20_1, scalar</column>
<column name="sext_ln20">in, 62, ap_none, sext_ln20, scalar</column>
<column name="P1_V_0_address0">out, 13, ap_memory, P1_V_0, array</column>
<column name="P1_V_0_ce0">out, 1, ap_memory, P1_V_0, array</column>
<column name="P1_V_0_we0">out, 1, ap_memory, P1_V_0, array</column>
<column name="P1_V_0_d0">out, 32, ap_memory, P1_V_0, array</column>
<column name="P2_V_0_address0">out, 13, ap_memory, P2_V_0, array</column>
<column name="P2_V_0_ce0">out, 1, ap_memory, P2_V_0, array</column>
<column name="P2_V_0_we0">out, 1, ap_memory, P2_V_0, array</column>
<column name="P2_V_0_d0">out, 32, ap_memory, P2_V_0, array</column>
<column name="P3_V_0_address0">out, 13, ap_memory, P3_V_0, array</column>
<column name="P3_V_0_ce0">out, 1, ap_memory, P3_V_0, array</column>
<column name="P3_V_0_we0">out, 1, ap_memory, P3_V_0, array</column>
<column name="P3_V_0_d0">out, 32, ap_memory, P3_V_0, array</column>
<column name="P1_V_1_address0">out, 13, ap_memory, P1_V_1, array</column>
<column name="P1_V_1_ce0">out, 1, ap_memory, P1_V_1, array</column>
<column name="P1_V_1_we0">out, 1, ap_memory, P1_V_1, array</column>
<column name="P1_V_1_d0">out, 32, ap_memory, P1_V_1, array</column>
<column name="P2_V_1_address0">out, 13, ap_memory, P2_V_1, array</column>
<column name="P2_V_1_ce0">out, 1, ap_memory, P2_V_1, array</column>
<column name="P2_V_1_we0">out, 1, ap_memory, P2_V_1, array</column>
<column name="P2_V_1_d0">out, 32, ap_memory, P2_V_1, array</column>
<column name="P3_V_1_address0">out, 13, ap_memory, P3_V_1, array</column>
<column name="P3_V_1_ce0">out, 1, ap_memory, P3_V_1, array</column>
<column name="P3_V_1_we0">out, 1, ap_memory, P3_V_1, array</column>
<column name="P3_V_1_d0">out, 32, ap_memory, P3_V_1, array</column>
<column name="P1_V_2_address0">out, 13, ap_memory, P1_V_2, array</column>
<column name="P1_V_2_ce0">out, 1, ap_memory, P1_V_2, array</column>
<column name="P1_V_2_we0">out, 1, ap_memory, P1_V_2, array</column>
<column name="P1_V_2_d0">out, 32, ap_memory, P1_V_2, array</column>
<column name="P2_V_2_address0">out, 13, ap_memory, P2_V_2, array</column>
<column name="P2_V_2_ce0">out, 1, ap_memory, P2_V_2, array</column>
<column name="P2_V_2_we0">out, 1, ap_memory, P2_V_2, array</column>
<column name="P2_V_2_d0">out, 32, ap_memory, P2_V_2, array</column>
<column name="P3_V_2_address0">out, 13, ap_memory, P3_V_2, array</column>
<column name="P3_V_2_ce0">out, 1, ap_memory, P3_V_2, array</column>
<column name="P3_V_2_we0">out, 1, ap_memory, P3_V_2, array</column>
<column name="P3_V_2_d0">out, 32, ap_memory, P3_V_2, array</column>
</table>
</item>
</section>
</profile>
