PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IB1					link count = 0
 IX0					link count = 1
 IX0.0					link count = 1
 IX0.1					link count = 3
 IX0.2					link count = 5
 IX0.7					link count = 7
 _f1_1       OR   F_CE:	 IX0.7,		link count = 10
 _f2_1       OR   F_CF:	 IX0.0,		link count = 11
 _f3_1       OR   F_CF:	 IX0.1,		link count = 12
 _f4_1       OR   F_CF:	 IX0.2,		link count = 13
 _f5_1      ARN   F_SW:	IB1,		link count = 14
 iClock					link count = 14
 iConst					link count = 14
 link count = 15
PASS 2 - symbol table: name inputs outputs delay-references
 IB1       -1   1   1
 IX0        0 135
 IX0.0      0   1
 IX0.1      0   1
 IX0.2      0   1
 IX0.7      0   1
 _f1_1      1   1
 _f2_1      1   1
 _f3_1      1   1
 _f4_1      1   1
 _f5_1      1   1
 iClock    -1   5
 iConst     1   0 - DELETED
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IB1       INPW  ARITH:	_f5_1,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	_f2_1,
 IX0.1     INPX   GATE:	_f3_1,
 IX0.2     INPX   GATE:	_f4_1,
 IX0.7     INPX   GATE:	_f1_1,
 _f1_1       OR   F_CE:	0x0(),	:iClock,
 _f2_1       OR   F_CF:	0x0(),	:iClock,
 _f3_1       OR   F_CF:	0x0(),	:iClock,
 _f4_1       OR   F_CF:	0x0(),	:iClock,
 _f5_1      ARN   F_SW:	0x0()	0x0(),	:iClock,	C2 IB1  v,
 iClock     CLK  CLCKL:
