
---------- Begin Simulation Statistics ----------
final_tick                               129346670400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 286701                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407896                       # Number of bytes of host memory used
host_op_rate                                   628012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1852.79                       # Real time elapsed on the host
host_tick_rate                               69811680                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   531197648                       # Number of instructions simulated
sim_ops                                    1163576925                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129347                       # Number of seconds simulated
sim_ticks                                129346670400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            106067086                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115826                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         209109076                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits          104649892                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups       106067086                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1417194                       # Number of indirect misses.
system.cpu.branchPred.lookups               209655717                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  272271                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        46217                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                1047825753                       # number of cc regfile reads
system.cpu.cc_regfile_writes                629577916                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            115923                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  209065683                       # Number of branches committed
system.cpu.commit.bw_lim_events             212335245                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             799                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2632455                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            531197648                       # Number of instructions committed
system.cpu.commit.committedOps             1163576925                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    322474575                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.608275                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.639959                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2911869      0.90%      0.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2697531      0.84%      1.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2051376      0.64%      2.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    102478554     31.78%     34.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    212335245     65.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    322474575                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1073336                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               262317                       # Number of function calls committed.
system.cpu.commit.int_insts                1162675286                       # Number of committed integer instructions.
system.cpu.commit.loads                     106577498                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       128875      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1053652273     90.55%     90.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          161160      0.01%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38058      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          38971      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1280      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     90.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6268      0.00%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          227266      0.02%     90.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     90.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          174238      0.01%     90.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         348631      0.03%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1144      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     90.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       106450084      9.15%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2181966      0.19%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       127414      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        39297      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1163576925                       # Class of committed instruction
system.cpu.commit.refs                      108798761                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   531197648                       # Number of Instructions Simulated
system.cpu.committedOps                    1163576925                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.608750                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.608750                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        11320                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33536                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        52596                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4996                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1750758                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts             1167300750                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2845624                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 318202059                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 116064                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                280965                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                   106793993                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2171                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2260065                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           181                       # TLB misses on write requests
system.cpu.fetch.Branches                   209655717                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2667481                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     320234373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  8696                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      533405540                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           646                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  232128                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.648353                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2844237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          104922163                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.649538                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          323195470                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.613574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.647598                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4344612      1.34%      1.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   970348      0.30%      1.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   477712      0.15%      1.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                103646255     32.07%     33.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                213756543     66.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            323195470                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   1839858                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   948522                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  70346424000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  70346424000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  70346424000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  70346424000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  70346424000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  70346424000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     40668800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     40668400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      4184000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      4183600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      4183200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      4183200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     77654800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     75480400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     77401600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     75552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)  10911280400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)  10910959200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)  10911215200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)  10910891200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   466127050800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          171207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               134666                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                209203656                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.603415                       # Inst execution rate
system.cpu.iew.exec_refs                    109031306                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2256582                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1084886                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             106884236                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2031                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5441                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2308085                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1166209331                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             106774724                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            237215                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1165224174                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3340                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 32418                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116064                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 38753                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           608                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           152246                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          298                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           99                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       306736                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        86821                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            161                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       106153                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28513                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1276091908                       # num instructions consuming a value
system.cpu.iew.wb_count                    1165165658                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.744660                       # average fanout of values written-back
system.cpu.iew.wb_producers                 950255120                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.603234                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1165182883                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1285098464                       # number of integer regfile reads
system.cpu.int_regfile_writes               952933652                       # number of integer regfile writes
system.cpu.ipc                               1.642710                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.642710                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            143762      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1055196361     90.54%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               161269      0.01%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42074      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               40526      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1309      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6900      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               230894      0.02%     90.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     90.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               175984      0.02%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              349206      0.03%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2240      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            106705133      9.16%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2231329      0.19%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          133678      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          40727      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1165461392                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1090447                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2182323                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1086602                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1132340                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1164227183                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2652003506                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1164079056                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1167709544                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1166205052                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1165461392                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4279                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2632395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             67578                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3480                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3488660                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     323195470                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.606057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.628588                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2776287      0.86%      0.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2042127      0.63%      1.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2485077      0.77%      2.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           105118805     32.52%     34.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           210773174     65.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       323195470                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.604148                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2667594                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           370                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            130146                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            65853                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            106884236                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2308085                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               527677993                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    720                       # number of misc regfile writes
system.cpu.numCycles                        323366677                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     78                       # Number of system calls
system.cpu.rename.BlockCycles                 1329981                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1581396957                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               40                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 181858                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3027688                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17449                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4646                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            2867846830                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1166978341                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1585803494                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 318271169                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 149087                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 116064                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                429725                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4406514                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1875592                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups       1287909531                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20843                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                939                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    594310                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            992                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                   1276348710                       # The number of ROB reads
system.cpu.rob.rob_writes                  2333143060                       # The number of ROB writes
system.cpu.timesIdled                            1906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        21073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          495                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          43426                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              495                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          980                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            981                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              107                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         25223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1410                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9145                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1773                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12895                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        39891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        39891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1028992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1028992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1028992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14668                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14668    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14668                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12401062                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31831038                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               19611                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          5209                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             26515                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1374                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2742                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2742                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          19611                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        10416                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        55358                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   65774                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       227776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1445632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1673408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             12030                       # Total snoops (count)
system.l2bus.snoopTraffic                       90560                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              34378                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014748                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120543                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    33871     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      507      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                34378                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            22556793                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             22037711                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4271196                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    129346670400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2663173                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2663173                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2663173                       # number of overall hits
system.cpu.icache.overall_hits::total         2663173                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4306                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4306                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4306                       # number of overall misses
system.cpu.icache.overall_misses::total          4306                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    190580800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    190580800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    190580800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    190580800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2667479                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2667479                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2667479                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2667479                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001614                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001614                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001614                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001614                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44259.359034                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44259.359034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44259.359034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44259.359034                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          141                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          748                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          748                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          748                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          748                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3558                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3558                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3558                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3558                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155243200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155243200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155243200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155243200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001334                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001334                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001334                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001334                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43632.152895                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43632.152895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43632.152895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43632.152895                       # average overall mshr miss latency
system.cpu.icache.replacements                   3302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2663173                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2663173                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4306                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4306                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    190580800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    190580800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2667479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2667479                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001614                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001614                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44259.359034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44259.359034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          748                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3558                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3558                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155243200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155243200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001334                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001334                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43632.152895                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43632.152895                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.978615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1606627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3302                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            486.561781                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.978615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999916                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5338516                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5338516                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108827679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108827679                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108827679                       # number of overall hits
system.cpu.dcache.overall_hits::total       108827679                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        37438                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37438                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        37438                       # number of overall misses
system.cpu.dcache.overall_misses::total         37438                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1780459600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1780459600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1780459600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1780459600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108865117                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108865117                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108865117                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108865117                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000344                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47557.551151                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47557.551151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47557.551151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47557.551151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28770                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               771                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.315175                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2030                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3796                       # number of writebacks
system.cpu.dcache.writebacks::total              3796                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23672                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23672                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23672                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13766                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13766                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13766                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         5029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18795                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    622208400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    622208400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    622208400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    270709941                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    892918341                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000126                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000173                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45198.924887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45198.924887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45198.924887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53829.775502                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47508.291620                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17771                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    106605788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       106605788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1639391600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1639391600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    106640374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    106640374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000324                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000324                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47400.439484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47400.439484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23561                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23561                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    487534800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    487534800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44220.843537                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44220.843537                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2221891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2221891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    141068000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    141068000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2224743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2224743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49462.833100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49462.833100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    134673600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    134673600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49133.017147                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49133.017147                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         5029                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         5029                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    270709941                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    270709941                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53829.775502                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53829.775502                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.612037                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18740133                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17771                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1054.534523                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   588.515920                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   435.096117                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.574723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.424899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          354                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          670                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.345703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         217749029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        217749029                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1524                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5601                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1328                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8453                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1524                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5601                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1328                       # number of overall hits
system.l2cache.overall_hits::total               8453                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2032                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8162                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3701                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13895                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2032                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8162                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3701                       # number of overall misses
system.l2cache.overall_misses::total            13895                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    138132400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    558248400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    256569037                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    952949837                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    138132400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    558248400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    256569037                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    952949837                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3556                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13763                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         5029                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           22348                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3556                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13763                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         5029                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          22348                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.571429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.593039                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.735932                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.621756                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.571429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.593039                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.735932                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.621756                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67978.543307                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68396.030385                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69324.246690                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68582.212091                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67978.543307                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68396.030385                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69324.246690                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68582.212091                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    7                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1410                       # number of writebacks
system.l2cache.writebacks::total                 1410                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           30                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             38                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           30                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            38                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2032                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8154                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3671                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13857                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2032                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8154                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3671                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          811                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14668                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    121876400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    492601600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    225924669                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    840402669                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    121876400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    492601600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    225924669                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     49864338                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    890267007                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.592458                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.729966                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.620055                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.592458                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.729966                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.656345                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59978.543307                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60412.263920                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61543.086080                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60648.240528                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59978.543307                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60412.263920                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61543.086080                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61485.003699                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60694.505522                       # average overall mshr miss latency
system.l2cache.replacements                     10651                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3799                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3799                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3799                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3799                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          399                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          399                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          811                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          811                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     49864338                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     49864338                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61485.003699                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61485.003699                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          967                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              967                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1775                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1775                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    123213600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    123213600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2742                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2742                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647338                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647338                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69416.112676                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69416.112676                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1773                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1773                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    108812000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    108812000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.646608                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.646608                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61371.686407                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61371.686407                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1524                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4634                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1328                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7486                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2032                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6387                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3701                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        12120                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    138132400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    435034800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    256569037                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    829736237                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3556                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11021                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         5029                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        19606                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.571429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.579530                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.735932                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.618178                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67978.543307                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68112.541099                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69324.246690                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68460.085561                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           36                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2032                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6381                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3671                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        12084                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121876400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    383789600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    225924669                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    731590669                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.578986                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.729966                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.616342                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59978.543307                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60145.682495                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61543.086080                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60542.094422                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4092.820070                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  29763                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10651                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.794386                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.195143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   815.863377                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1936.899730                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   954.741977                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   346.119843                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009569                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.199185                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.472876                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.233091                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.084502                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999224                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1241                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2855                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1236                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2791                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.302979                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.697021                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               362043                       # Number of tag accesses
system.l2cache.tags.data_accesses              362043                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 129346670400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          130048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          521856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       234944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        51904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              938752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       130048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        90240                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            90240                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2032                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8154                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3671                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          811                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14668                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1410                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1410                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1005422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4034553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1816390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       401278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                7257643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1005422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1005422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          697660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                697660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          697660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1005422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4034553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1816390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       401278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               7955303                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               153387930000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1956119                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407896                       # Number of bytes of host memory used
host_op_rate                                  4095830                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   332.95                       # Real time elapsed on the host
host_tick_rate                               72206791                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   651289766                       # Number of instructions simulated
sim_ops                                    1363707159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024041                       # Number of seconds simulated
sim_ticks                                 24041259600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20023934                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6266                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20028540                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           20017906                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        20023934                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6028                       # Number of indirect misses.
system.cpu.branchPred.lookups                20028577                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      20                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 300115140                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 80100130                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6266                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   20016027                       # Number of branches committed
system.cpu.commit.bw_lim_events              40017689                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           60223                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            120092118                       # Number of instructions committed
system.cpu.commit.committedOps              200130234                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     60085260                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.330771                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946539                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        32503      0.05%      0.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        25277      0.04%      0.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     19995172     33.28%     33.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14619      0.02%     33.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     40017689     66.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     60085260                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    3                       # Number of function calls committed.
system.cpu.commit.int_insts                 200130232                       # Number of committed integer instructions.
system.cpu.commit.loads                      20010035                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180115179     90.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     90.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20010035     10.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           5019      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         200130234                       # Class of committed instruction
system.cpu.commit.refs                       20015054                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   120092118                       # Number of Instructions Simulated
system.cpu.committedOps                     200130234                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.500475                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.500475                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          257                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           34                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          303                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            21                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 11315                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              200253707                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    15574                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  60060032                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6266                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  9646                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    20016298                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             3                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        5023                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                    20028577                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     15165                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      60080285                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    10                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      120186633                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   12532                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.333237                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              16282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           20017926                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.999673                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           60102833                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.332263                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.944930                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    22551      0.04%      0.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6236      0.01%      0.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 20011315     33.30%     33.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1318      0.00%     33.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 40061413     66.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             60102833                       # Number of instructions fetched each cycle (Total)
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  12009769200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  12009769200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  12009769200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  12009769200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  12009769200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  12009769200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   2002131600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   2002133200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   2002133600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   2002135600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    80067149200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                             316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6267                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 20016034                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.330245                       # Inst execution rate
system.cpu.iew.exec_refs                     20021321                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5023                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11307                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              20016313                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5969                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           200190458                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              20016298                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9685                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             200158196                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6266                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6278                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          951                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          958                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5309                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 320210284                       # num instructions consuming a value
system.cpu.iew.wb_count                     200151937                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.500031                       # average fanout of values written-back
system.cpu.iew.wb_producers                 160115105                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.330141                       # insts written-back per cycle
system.cpu.iew.wb_sent                      200157873                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                400285480                       # number of integer regfile reads
system.cpu.int_regfile_writes               180136806                       # number of integer regfile writes
system.cpu.ipc                               1.998100                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.998100                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             180146540     90.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     90.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20016308     10.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5025      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              200167881                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              200167873                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          460438598                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    200151937                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         200250681                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  200190457                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 200167881                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           60223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 3                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined       157535                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      60102833                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.330423                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.947045                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               44271      0.07%      0.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                9449      0.02%      0.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            20010258     33.29%     33.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17504      0.03%     33.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            40021351     66.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        60102833                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.330406                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       15165                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 2                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             20016313                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5969                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                60058417                       # number of misc regfile reads
system.cpu.numCycles                         60103149                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   11308                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             260199250                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                      3                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    21834                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups             760785040                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              200239599                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           260350766                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  60058418                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                   6266                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5005                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   151514                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        400451083                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              2                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  1                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     20008                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    220258028                       # The number of ROB reads
system.cpu.rob.rob_writes                   400398489                       # The number of ROB writes
system.cpu.timesIdled                               6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            310                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             8                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  5                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             5                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           13                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           13                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     13                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 5                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       5    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   5                       # Request fanout histogram
system.membus.reqLayer2.occupancy                3200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              10900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 155                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           118                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                42                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            155                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           39                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          426                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     465                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side          832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        16640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    17472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 5                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                160                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012500                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.111451                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      158     98.75%     98.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      1.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  160                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              170400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               224382                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               15600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     24041259600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        15151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15151                       # number of overall hits
system.cpu.icache.overall_hits::total           15151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           14                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             14                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           14                       # number of overall misses
system.cpu.icache.overall_misses::total            14                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       418000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       418000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       418000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       418000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15165                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15165                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15165                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15165                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000923                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000923                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29857.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29857.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29857.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29857.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       407600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       407600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       407600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       407600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000923                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000923                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000923                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000923                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29114.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29114.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29114.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29114.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           14                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            14                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       418000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       418000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15165                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29857.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29857.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       407600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       407600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000923                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29114.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29114.285714                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              219717                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                13                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16901.307692                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30343                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30343                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     20021139                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20021139                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     20021139                       # number of overall hits
system.cpu.dcache.overall_hits::total        20021139                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          175                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            175                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          175                       # number of overall misses
system.cpu.dcache.overall_misses::total           175                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1576000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1576000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1576000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1576000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     20021314                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20021314                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20021314                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20021314                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9005.714286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9005.714286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9005.714286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9005.714286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          118                       # number of writebacks
system.cpu.dcache.writebacks::total               118                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           63                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           63                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          112                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           30                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          142                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1083200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1083200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1083200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       280776                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1363976                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9671.428571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9671.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9671.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9359.200000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9605.464789                       # average overall mshr miss latency
system.cpu.dcache.replacements                    142                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20016120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20016120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1576000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1576000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20016295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20016295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9005.714286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9005.714286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           63                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1083200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1083200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9671.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9671.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5019                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         5019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           30                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           30                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       280776                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       280776                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9359.200000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9359.200000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21136852                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               142                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          148851.070423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   674.431300                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   349.568700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.658624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.341376                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          342                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          682                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          637                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.333984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.666016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          40042770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         40042770                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             112                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           30                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 150                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            112                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           30                       # number of overall hits
system.l2cache.overall_hits::total                150                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst             5                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                 5                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst            5                       # number of overall misses
system.l2cache.overall_misses::total                5                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       324400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total       324400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       324400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total       324400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          112                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             155                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          112                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            155                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.384615                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.032258                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.384615                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.032258                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64880                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        64880                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64880                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        64880                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst            5                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst            5                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       284400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total       284400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       284400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total       284400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.384615                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.032258                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.384615                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.032258                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56880                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        56880                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56880                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        56880                       # average overall mshr miss latency
system.l2cache.replacements                         5                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          118                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          118                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          118                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          118                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          112                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          150                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst            5                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total            5                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       324400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total       324400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          112                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          155                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.384615                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.032258                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64880                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        64880                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst            5                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total            5                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       284400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total       284400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.384615                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.032258                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56880                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        56880                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     20                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                    5                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                        4                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           41                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   931.999767                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1885.000233                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher          883                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          355                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.227539                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.460205                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.215576                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.086670                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1241                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2855                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1241                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2855                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.302979                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.697021                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2485                       # Number of tag accesses
system.l2cache.tags.data_accesses                2485                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  24041259600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                 320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            320                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst                5                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                    5                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              13310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  13310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         13310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             13310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             13310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 13310                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               154762902800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               32040075                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413016                       # Number of bytes of host memory used
host_op_rate                                 67051017                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.47                       # Real time elapsed on the host
host_tick_rate                               67181976                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   655742391                       # Number of instructions simulated
sim_ops                                    1372291605                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001375                       # Number of seconds simulated
sim_ticks                                  1374972800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               779067                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8662                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            800579                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             425443                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          779067                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           353624                       # Number of indirect misses.
system.cpu.branchPred.lookups                  942612                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71902                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3279                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4947317                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2750182                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              8732                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     914173                       # Number of branches committed
system.cpu.commit.bw_lim_events               1339119                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          152849                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4452625                       # Number of instructions committed
system.cpu.commit.committedOps                8584446                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3371661                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.546058                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.450704                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       394534     11.70%     11.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       607298     18.01%     29.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       471458     13.98%     43.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       559252     16.59%     60.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1339119     39.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3371661                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     462559                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                68264                       # Number of function calls committed.
system.cpu.commit.int_insts                   8247410                       # Number of committed integer instructions.
system.cpu.commit.loads                       1077415                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        32279      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6465710     75.32%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           30010      0.35%     76.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              325      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12137      0.14%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             106      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           72172      0.84%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96268      1.12%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         132219      1.54%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            74      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1004615     11.70%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         640971      7.47%     98.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        72800      0.85%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        24536      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8584446                       # Class of committed instruction
system.cpu.commit.refs                        1742922                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4452625                       # Number of Instructions Simulated
system.cpu.committedOps                       8584446                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.772001                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.772001                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           70                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          155                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          284                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            28                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 48198                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                8805266                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   843513                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2506559                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8770                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  7154                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1110696                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           110                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      674134                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                      942612                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    738961                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2641380                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1914                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4597622                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           435                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   17540                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.274220                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             763529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             497345                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.337516                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3414194                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.587152                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.761375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   887238     25.99%     25.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   275901      8.08%     34.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   140772      4.12%     38.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   165537      4.85%     43.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1944746     56.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3414194                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    770775                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   390393                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    435649200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    435649200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    435649200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    435648800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    435648800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    435648800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      6078400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      6078800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1243200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1243200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1243600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1243600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     30118400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     30142400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     30118800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     30143200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    177783200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    177788000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    177802000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    177774800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3462695600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9867                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   921978                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.523667                       # Inst execution rate
system.cpu.iew.exec_refs                      1770044                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     671360                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   39736                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1108104                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                226                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1570                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               682225                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             8737283                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1098684                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15477                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8674933                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     53                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   279                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8770                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   368                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            49986                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           56                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        30691                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        16718                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6890                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2977                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9660390                       # num instructions consuming a value
system.cpu.iew.wb_count                       8667463                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.629931                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6085376                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.521494                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8669896                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12952021                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6695238                       # number of integer regfile writes
system.cpu.ipc                               1.295335                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.295335                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             33671      0.39%      0.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6534732     75.19%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                30011      0.35%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   382      0.00%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               12198      0.14%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  132      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                72349      0.83%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                96449      1.11%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              132248      1.52%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                129      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1030178     11.85%     91.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              645444      7.43%     98.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           73304      0.84%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          28944      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8690407                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  468074                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              936728                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       466195                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             475857                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8188662                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           19860548                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8201268                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           8414314                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    8736927                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8690407                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 356                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          152848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2265                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            214                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       213158                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3414194                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.545376                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              310704      9.10%      9.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              509620     14.93%     24.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              658295     19.28%     43.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              878103     25.72%     69.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1057472     30.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3414194                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.528168                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      739035                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           104                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             32941                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7558                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1108104                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              682225                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3628739                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          3437432                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     16                       # Number of system calls
system.cpu.rename.BlockCycles                   42216                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9748482                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    868                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   850305                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    569                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    76                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22605835                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                8781943                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9955554                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2506353                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1825                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8770                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3777                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   207097                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            776283                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         13139718                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2773                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4664                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            172                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     10769837                       # The number of ROB reads
system.cpu.rob.rob_writes                    17517281                       # The number of ROB writes
system.cpu.timesIdled                             635                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1759                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           22                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3513                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               22                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                428                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           36                       # Transaction distribution
system.membus.trans_dist::CleanEvict              390                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           428                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               434                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     434    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 434                       # Request fanout histogram
system.membus.reqLayer2.occupancy              402030                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             935370                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1668                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           506                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1688                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 88                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1669                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3529                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1740                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5269                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        75264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        67200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   142464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               443                       # Total snoops (count)
system.l2bus.snoopTraffic                        2304                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2200                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.011364                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.106017                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2175     98.86%     98.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                       25      1.14%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2200                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              696399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1795954                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1411200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1374972800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       737668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           737668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       737668                       # number of overall hits
system.cpu.icache.overall_hits::total          737668                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1293                       # number of overall misses
system.cpu.icache.overall_misses::total          1293                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31981600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31981600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31981600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31981600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       738961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       738961                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       738961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       738961                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001750                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001750                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001750                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001750                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24734.416087                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24734.416087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24734.416087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24734.416087                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1176                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1176                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1176                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1176                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26153600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26153600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26153600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26153600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001591                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001591                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001591                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001591                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22239.455782                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22239.455782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22239.455782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22239.455782                       # average overall mshr miss latency
system.cpu.icache.replacements                   1176                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       737668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          737668                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1293                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31981600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31981600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       738961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       738961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24734.416087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24734.416087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26153600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26153600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001591                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001591                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22239.455782                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22239.455782                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1594395                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1432                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1113.404330                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1479098                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1479098                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1728066                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1728066                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1728066                       # number of overall hits
system.cpu.dcache.overall_hits::total         1728066                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          827                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            827                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          827                       # number of overall misses
system.cpu.dcache.overall_misses::total           827                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     26434000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26434000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     26434000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26434000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1728893                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1728893                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1728893                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1728893                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000478                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000478                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000478                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000478                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31963.724305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31963.724305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31963.724305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31963.724305                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          255                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          470                       # number of writebacks
system.cpu.dcache.writebacks::total               470                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          295                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          295                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          295                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          295                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          532                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           48                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          580                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14075600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14075600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14075600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2701152                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16776752                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000335                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26457.894737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26457.894737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26457.894737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        56274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28925.434483                       # average overall mshr miss latency
system.cpu.dcache.replacements                    580                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1059876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1059876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25146400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25146400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1060615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1060615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34027.604871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34027.604871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          295                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          295                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12858400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12858400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28960.360360                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28960.360360                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       668190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         668190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           88                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1287600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1287600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       668278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       668278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14631.818182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14631.818182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           88                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           88                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1217200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1217200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000132                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13831.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13831.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           48                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           48                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2701152                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2701152                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        56274                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        56274                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            90719416                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1604                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          56558.239401                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   729.226598                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   294.773402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.712135                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.287865                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          258                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          766                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.251953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3458366                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3458366                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             930                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             383                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1325                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            930                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            383                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total               1325                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           247                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           149                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               432                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          247                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          149                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           36                       # number of overall misses
system.l2cache.overall_misses::total              432                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16924000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10185600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2571967                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29681567                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16924000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10185600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2571967                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29681567                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1177                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          532                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           48                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1757                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1177                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          532                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           48                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1757                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.209856                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.280075                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.245874                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.209856                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.280075                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.245874                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68518.218623                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68359.731544                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71443.527778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68707.331019                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68518.218623                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68359.731544                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71443.527778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68707.331019                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             36                       # number of writebacks
system.l2cache.writebacks::total                   36                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          247                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          149                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          247                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          149                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           36                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14956000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8993600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2283967                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26233567                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14956000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8993600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2283967                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       177996                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26411563                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.209856                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.280075                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.245874                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.209856                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.280075                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.247581                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60550.607287                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60359.731544                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63443.527778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60725.849537                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60550.607287                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60359.731544                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63443.527778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        59332                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60716.236782                       # average overall mshr miss latency
system.l2cache.replacements                       438                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          470                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          470                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          470                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          470                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       177996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       177996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        59332                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        59332                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           82                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               82                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       422800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       422800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           88                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           88                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.068182                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.068182                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70466.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70466.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       374800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       374800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.068182                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.068182                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62466.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62466.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          930                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          301                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1243                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          247                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          143                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          426                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16924000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9762800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2571967                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     29258767                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1177                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          444                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1669                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.209856                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.322072                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.255243                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68518.218623                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68271.328671                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71443.527778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68682.551643                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          247                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          143                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          426                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14956000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8618800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2283967                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25858767                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.209856                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.322072                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.255243                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60550.607287                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60271.328671                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63443.527778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60701.330986                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17818                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4534                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.929863                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.001673                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   979.079602                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1870.062697                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   855.876751                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   350.979277                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.239033                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.456558                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.208954                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.085688                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1152                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2548                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                28542                       # Number of tag accesses
system.l2cache.tags.data_accesses               28542                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1374972800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2304                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              246                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              149                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  434                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            36                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  36                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           11450408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6935410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1675670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       139639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               20201127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      11450408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          11450408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1675670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1675670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1675670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          11450408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6935410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1675670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       139639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              21876796                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
