/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [9:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  reg [10:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  reg [2:0] celloutsig_0_57z;
  wire [14:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = ~(celloutsig_0_5z | celloutsig_0_14z);
  assign celloutsig_0_21z = ~((celloutsig_0_10z | celloutsig_0_15z) & (celloutsig_0_12z[2] | celloutsig_0_10z));
  assign celloutsig_0_27z = ~((celloutsig_0_24z | celloutsig_0_15z) & (celloutsig_0_8z[1] | celloutsig_0_13z));
  assign celloutsig_1_8z = celloutsig_1_3z | ~(celloutsig_1_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_3z ^ celloutsig_0_5z);
  assign celloutsig_0_0z = in_data[46:43] & in_data[65:62];
  assign celloutsig_0_8z = in_data[2:0] & celloutsig_0_1z[3:1];
  assign celloutsig_0_51z = { celloutsig_0_50z[1:0], celloutsig_0_17z } && { celloutsig_0_12z[5], celloutsig_0_12z[6], celloutsig_0_24z };
  assign celloutsig_0_19z = { celloutsig_0_1z[3:2], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_12z[6:5], celloutsig_0_12z[6], celloutsig_0_12z[3:1], celloutsig_0_12z[1], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_14z } && { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z } || { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_4z[5:2] || celloutsig_0_9z[3:0];
  assign celloutsig_0_24z = { celloutsig_0_9z[5:3], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_12z[6:5], celloutsig_0_12z[6], celloutsig_0_12z[3:1], celloutsig_0_12z[1] } || { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_9z[6:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_22z } < { celloutsig_0_20z[12:1], celloutsig_0_19z };
  assign celloutsig_1_4z = { in_data[121], celloutsig_1_1z } < { in_data[161:160], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_20z = - in_data[88:75];
  assign celloutsig_0_4z = ~ in_data[18:12];
  assign celloutsig_0_50z = ~ celloutsig_0_16z[9:7];
  assign celloutsig_0_58z = ~ { celloutsig_0_20z[12:11], celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_51z, celloutsig_0_24z };
  assign celloutsig_1_1z = ~ in_data[176:170];
  assign celloutsig_0_9z = ~ { celloutsig_0_8z[1:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_16z = ~ { celloutsig_0_2z[1:0], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_29z = ~ { celloutsig_0_9z[6:2], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_0_30z = ~ { celloutsig_0_26z[1], celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_21z };
  assign celloutsig_0_34z = celloutsig_0_21z & celloutsig_0_22z;
  assign celloutsig_0_3z = celloutsig_0_2z[8] & celloutsig_0_1z[1];
  assign celloutsig_0_5z = celloutsig_0_3z & celloutsig_0_1z[2];
  assign celloutsig_1_18z = celloutsig_1_6z & celloutsig_1_2z;
  assign celloutsig_0_7z = celloutsig_0_1z[1] & celloutsig_0_4z[1];
  assign celloutsig_0_11z = celloutsig_0_3z & celloutsig_0_2z[9];
  assign celloutsig_0_23z = celloutsig_0_14z & celloutsig_0_16z[0];
  assign celloutsig_1_0z = | in_data[189:184];
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z[4:1] };
  assign celloutsig_0_18z = | { celloutsig_0_16z[10:9], celloutsig_0_6z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_12z[6], celloutsig_0_12z[3:2] };
  assign celloutsig_0_31z = { celloutsig_0_29z[7:2], celloutsig_0_19z } >> { celloutsig_0_30z[8:3], celloutsig_0_11z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z[6] & in_data[191]) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & in_data[191]) | celloutsig_1_1z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z & celloutsig_0_0z[0]) | in_data[35]);
  assign celloutsig_0_17z = ~((celloutsig_0_12z[1] & celloutsig_0_8z[0]) | celloutsig_0_9z[4]);
  assign celloutsig_0_22z = ~((celloutsig_0_19z & celloutsig_0_15z) | celloutsig_0_6z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_57z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_57z = { celloutsig_0_1z[1:0], celloutsig_0_46z };
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_1z = celloutsig_0_0z;
  always_latch
    if (clkin_data[32]) celloutsig_0_26z = 10'h000;
    else if (celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_16z[7:3], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 11'h000;
    else if (celloutsig_1_18z) celloutsig_0_2z = { in_data[28:26], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_35z = ~((in_data[92] & celloutsig_0_34z) | (celloutsig_0_21z & celloutsig_0_31z[2]));
  assign celloutsig_0_46z = ~((celloutsig_0_35z & celloutsig_0_8z[1]) | (celloutsig_0_29z[0] & celloutsig_0_27z));
  assign celloutsig_1_19z = ~((celloutsig_1_4z & celloutsig_1_8z) | (celloutsig_1_0z & in_data[150]));
  assign { celloutsig_0_12z[1], celloutsig_0_12z[6], celloutsig_0_12z[3:2], celloutsig_0_12z[5] } = ~ { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z };
  assign { celloutsig_0_12z[4], celloutsig_0_12z[0] } = { celloutsig_0_12z[6], celloutsig_0_12z[1] };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
