// Seed: 1761962376
module module_0 (
    output uwire id_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3,
    output uwire id_4,
    input wire id_5,
    input uwire id_6
);
  tri  id_8 = 1 * id_8 + 1;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    input tri0 id_4,
    input uwire id_5,
    output wor id_6,
    output uwire id_7,
    output tri1 id_8
);
  wire id_10;
  assign id_6 = id_2 - 1'b0;
  module_0(
      id_6, id_5, id_4, id_4, id_8, id_5, id_0
  );
  wire id_11;
endmodule
