#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Sep 22 15:10:54 2023
# Process ID: 50704
# Current directory: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1
# Command line: vivado.exe -log Differental_Phasemeter_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Differental_Phasemeter_wrapper.tcl -notrace
# Log file: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper.vdi
# Journal file: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1\vivado.jou
# Running On: Valkyrie, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 16, Host memory: 14870 MB
#-----------------------------------------------------------
source Differental_Phasemeter_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 474.977 ; gain = 54.434
Command: link_design -top Differental_Phasemeter_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_AXI_Stream_Writer_0_0/Differental_Phasemeter_AXI_Stream_Writer_0_0.dcp' for cell 'Differental_Phasemeter_i/AXI_Stream_Writer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Costa_Demodulator_0_0/Differental_Phasemeter_Costa_Demodulator_0_0.dcp' for cell 'Differental_Phasemeter_i/Costa_Demodulator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Costa_Demodulator_1_0/Differental_Phasemeter_Costa_Demodulator_1_0.dcp' for cell 'Differental_Phasemeter_i/Costa_Demodulator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_DATA_LOGGER_0_0/Differental_Phasemeter_DATA_LOGGER_0_0.dcp' for cell 'Differental_Phasemeter_i/DATA_LOGGER_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_DMA_Interconnect_0_0/Differental_Phasemeter_DMA_Interconnect_0_0.dcp' for cell 'Differental_Phasemeter_i/DMA_Interconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_NCO_Wrapper_0_0/Differental_Phasemeter_NCO_Wrapper_0_0.dcp' for cell 'Differental_Phasemeter_i/NCO_Wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_PRBS_Multiply_0_0/Differental_Phasemeter_PRBS_Multiply_0_0.dcp' for cell 'Differental_Phasemeter_i/PRBS_Multiply_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Reset_Gen_0_0/Differental_Phasemeter_Reset_Gen_0_0.dcp' for cell 'Differental_Phasemeter_i/Reset_Gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Subtractor_0_0/Differental_Phasemeter_Subtractor_0_0.dcp' for cell 'Differental_Phasemeter_i/Subtractor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Test_Pattern_Gen_0_0/Differental_Phasemeter_Test_Pattern_Gen_0_0.dcp' for cell 'Differental_Phasemeter_i/Test_Pattern_Gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axis_red_pitaya_adc_0_0/Differental_Phasemeter_axis_red_pitaya_adc_0_0.dcp' for cell 'Differental_Phasemeter_i/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_DAC_Interface_0_0/Differental_Phasemeter_DAC_Interface_0_0.dcp' for cell 'Differental_Phasemeter_i/DAC_Interface/DAC_Interface_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axis_constant_0_0/Differental_Phasemeter_axis_constant_0_0.dcp' for cell 'Differental_Phasemeter_i/DAC_Interface/axis_constant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axis_red_pitaya_dac_1_0/Differental_Phasemeter_axis_red_pitaya_dac_1_0.dcp' for cell 'Differental_Phasemeter_i/DAC_Interface/axis_red_pitaya_dac_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0.dcp' for cell 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasure_0/Differental_Phasemeter_GPIO_FreqMeasure_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasureA_0/Differental_Phasemeter_GPIO_FreqMeasureA_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Integrator_Reset_0/Differental_Phasemeter_GPIO_Integrator_Reset_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_0/Differental_Phasemeter_GPIO_Ki_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_1/Differental_Phasemeter_GPIO_Ki_1.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_2/Differental_Phasemeter_GPIO_Kp_2.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kii'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_9/Differental_Phasemeter_GPIO_Kp_9.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_0/Differental_Phasemeter_GPIO_Kp_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_1/Differental_Phasemeter_GPIO_Kp_1.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_SamplingReset_1/Differental_Phasemeter_GPIO_SamplingReset_1.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_LoggerStatus_0/Differental_Phasemeter_GPIO_LoggerStatus_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_0/Differental_Phasemeter_GPIO_PRBS_Scale_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_1/Differental_Phasemeter_GPIO_PRBS_Scale_1.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_KpB_0/Differental_Phasemeter_GPIO_KpB_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_2/Differental_Phasemeter_GPIO_PRBS_Scale_2.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Samping_Div'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Taps_0/Differental_Phasemeter_GPIO_Taps_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_SamplingReset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_DIV_0/Differental_Phasemeter_GPIO_PRBS_DIV_0.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_4/Differental_Phasemeter_GPIO_Kp_4.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_7/Differental_Phasemeter_GPIO_Kp_7.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_5/Differental_Phasemeter_GPIO_Kp_5.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKii'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_6/Differental_Phasemeter_GPIO_Kp_6.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiiB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_3/Differental_Phasemeter_GPIO_Kp_3.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKp'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_8/Differental_Phasemeter_GPIO_Kp_8.dcp' for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKpB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Clock_Divider_0_0/Differental_Phasemeter_Clock_Divider_0_0.dcp' for cell 'Differental_Phasemeter_i/PRBS/Clock_Divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_LFSR_0_0/Differental_Phasemeter_LFSR_0_0.dcp' for cell 'Differental_Phasemeter_i/PRBS/LFSR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_Variable_Delay_0_0/Differental_Phasemeter_Variable_Delay_0_0.dcp' for cell 'Differental_Phasemeter_i/PRBS/Variable_Delay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_proc_sys_reset_0_0/Differental_Phasemeter_proc_sys_reset_0_0.dcp' for cell 'Differental_Phasemeter_i/PS7/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_processing_system7_0_0/Differental_Phasemeter_processing_system7_0_0.dcp' for cell 'Differental_Phasemeter_i/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1.dcp' for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_protocol_convert_0_1/Differental_Phasemeter_axi_protocol_convert_0_1.dcp' for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_protocol_convert_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_xbar_3/Differental_Phasemeter_xbar_3.dcp' for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_ds_0/Differental_Phasemeter_auto_ds_0.dcp' for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_pc_1/Differental_Phasemeter_auto_pc_1.dcp' for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_us_0/Differental_Phasemeter_auto_us_0.dcp' for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_xbar_4/Differental_Phasemeter_xbar_4.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_pc_2/Differental_Phasemeter_auto_pc_2.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_tier2_xbar_0_0/Differental_Phasemeter_tier2_xbar_0_0.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_1/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_tier2_xbar_1_0/Differental_Phasemeter_tier2_xbar_1_0.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_1/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_tier2_xbar_2_0/Differental_Phasemeter_tier2_xbar_2_0.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_1/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_xbar_0/Differental_Phasemeter_xbar_0.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_pc_0/Differental_Phasemeter_auto_pc_0.dcp' for cell 'Differental_Phasemeter_i/PS7/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.716 . Memory (MB): peak = 1013.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1038 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0_board.xdc] for cell 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0_board.xdc] for cell 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0.xdc] for cell 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1788.074 ; gain = 589.746
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_clk_wiz_0_0/Differental_Phasemeter_clk_wiz_0_0.xdc] for cell 'Differental_Phasemeter_i/DAC_Interface/clk_wiz_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_0/Differental_Phasemeter_GPIO_Ki_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_0/Differental_Phasemeter_GPIO_Ki_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_0/Differental_Phasemeter_GPIO_Ki_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_0/Differental_Phasemeter_GPIO_Ki_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Ki/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_0/Differental_Phasemeter_GPIO_Kp_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_0/Differental_Phasemeter_GPIO_Kp_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_0/Differental_Phasemeter_GPIO_Kp_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_0/Differental_Phasemeter_GPIO_Kp_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kp/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0/Differental_Phasemeter_GPIO_PLL_GUESS_Freq_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PLL_GUESS_Freq/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasure_0/Differental_Phasemeter_GPIO_FreqMeasure_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasure_0/Differental_Phasemeter_GPIO_FreqMeasure_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasure_0/Differental_Phasemeter_GPIO_FreqMeasure_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasure_0/Differental_Phasemeter_GPIO_FreqMeasure_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureA/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Integrator_Reset_0/Differental_Phasemeter_GPIO_Integrator_Reset_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Integrator_Reset_0/Differental_Phasemeter_GPIO_Integrator_Reset_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Integrator_Reset_0/Differental_Phasemeter_GPIO_Integrator_Reset_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Integrator_Reset_0/Differental_Phasemeter_GPIO_Integrator_Reset_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Integrator_Reset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasureA_0/Differental_Phasemeter_GPIO_FreqMeasureA_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasureA_0/Differental_Phasemeter_GPIO_FreqMeasureA_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasureA_0/Differental_Phasemeter_GPIO_FreqMeasureA_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_FreqMeasureA_0/Differental_Phasemeter_GPIO_FreqMeasureA_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_FreqMeasureB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_1/Differental_Phasemeter_GPIO_Ki_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_1/Differental_Phasemeter_GPIO_Ki_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_1/Differental_Phasemeter_GPIO_Ki_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Ki_1/Differental_Phasemeter_GPIO_Ki_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_1/Differental_Phasemeter_GPIO_Kp_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_1/Differental_Phasemeter_GPIO_Kp_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_1/Differental_Phasemeter_GPIO_Kp_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_1/Differental_Phasemeter_GPIO_Kp_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KpB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_KpB_0/Differental_Phasemeter_GPIO_KpB_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_KpB_0/Differental_Phasemeter_GPIO_KpB_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_KpB_0/Differental_Phasemeter_GPIO_KpB_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_KpB_0/Differental_Phasemeter_GPIO_KpB_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Scale/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_0/Differental_Phasemeter_GPIO_PRBS_Scale_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_0/Differental_Phasemeter_GPIO_PRBS_Scale_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_0/Differental_Phasemeter_GPIO_PRBS_Scale_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_0/Differental_Phasemeter_GPIO_PRBS_Scale_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_DIV/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_1/Differental_Phasemeter_GPIO_PRBS_Scale_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_1/Differental_Phasemeter_GPIO_PRBS_Scale_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_1/Differental_Phasemeter_GPIO_PRBS_Scale_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_1/Differental_Phasemeter_GPIO_PRBS_Scale_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_PRBS_Delay/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_2/Differental_Phasemeter_GPIO_PRBS_Scale_2_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Samping_Div/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_2/Differental_Phasemeter_GPIO_PRBS_Scale_2_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Samping_Div/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_2/Differental_Phasemeter_GPIO_PRBS_Scale_2.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Samping_Div/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_Scale_2/Differental_Phasemeter_GPIO_PRBS_Scale_2.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Samping_Div/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_DIV_0/Differental_Phasemeter_GPIO_PRBS_DIV_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_DIV_0/Differental_Phasemeter_GPIO_PRBS_DIV_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_DIV_0/Differental_Phasemeter_GPIO_PRBS_DIV_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_PRBS_DIV_0/Differental_Phasemeter_GPIO_PRBS_DIV_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Taps/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Taps_0/Differental_Phasemeter_GPIO_Taps_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_SamplingReset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Taps_0/Differental_Phasemeter_GPIO_Taps_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_SamplingReset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Taps_0/Differental_Phasemeter_GPIO_Taps_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_SamplingReset/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Taps_0/Differental_Phasemeter_GPIO_Taps_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_SamplingReset/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_SamplingReset_1/Differental_Phasemeter_GPIO_SamplingReset_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_SamplingReset_1/Differental_Phasemeter_GPIO_SamplingReset_1_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_SamplingReset_1/Differental_Phasemeter_GPIO_SamplingReset_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_SamplingReset_1/Differental_Phasemeter_GPIO_SamplingReset_1.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_LoggerStatus_0/Differental_Phasemeter_GPIO_LoggerStatus_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_LoggerStatus_0/Differental_Phasemeter_GPIO_LoggerStatus_0_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_LoggerStatus_0/Differental_Phasemeter_GPIO_LoggerStatus_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_LoggerStatus_0/Differental_Phasemeter_GPIO_LoggerStatus_0.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_LoggerStatus1/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_2/Differental_Phasemeter_GPIO_Kp_2_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kii/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_2/Differental_Phasemeter_GPIO_Kp_2_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kii/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_2/Differental_Phasemeter_GPIO_Kp_2.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kii/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_2/Differental_Phasemeter_GPIO_Kp_2.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_Kii/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_3/Differental_Phasemeter_GPIO_Kp_3_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKp/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_3/Differental_Phasemeter_GPIO_Kp_3_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKp/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_3/Differental_Phasemeter_GPIO_Kp_3.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKp/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_3/Differental_Phasemeter_GPIO_Kp_3.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKp/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_4/Differental_Phasemeter_GPIO_Kp_4_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKi/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_4/Differental_Phasemeter_GPIO_Kp_4_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKi/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_4/Differental_Phasemeter_GPIO_Kp_4.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKi/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_4/Differental_Phasemeter_GPIO_Kp_4.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKi/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_5/Differental_Phasemeter_GPIO_Kp_5_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKii/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_5/Differental_Phasemeter_GPIO_Kp_5_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKii/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_5/Differental_Phasemeter_GPIO_Kp_5.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKii/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_5/Differental_Phasemeter_GPIO_Kp_5.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKii/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_6/Differental_Phasemeter_GPIO_Kp_6_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiiB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_6/Differental_Phasemeter_GPIO_Kp_6_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiiB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_6/Differental_Phasemeter_GPIO_Kp_6.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiiB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_6/Differental_Phasemeter_GPIO_Kp_6.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiiB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_7/Differental_Phasemeter_GPIO_Kp_7_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_7/Differental_Phasemeter_GPIO_Kp_7_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_7/Differental_Phasemeter_GPIO_Kp_7.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_7/Differental_Phasemeter_GPIO_Kp_7.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKiB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_8/Differental_Phasemeter_GPIO_Kp_8_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKpB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_8/Differental_Phasemeter_GPIO_Kp_8_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKpB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_8/Differental_Phasemeter_GPIO_Kp_8.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKpB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_8/Differental_Phasemeter_GPIO_Kp_8.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_fKpB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_9/Differental_Phasemeter_GPIO_Kp_9_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_9/Differental_Phasemeter_GPIO_Kp_9_board.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_9/Differental_Phasemeter_GPIO_Kp_9.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_GPIO_Kp_9/Differental_Phasemeter_GPIO_Kp_9.xdc] for cell 'Differental_Phasemeter_i/GPIO_Interface/GPIO_KiiB/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_processing_system7_0_0/Differental_Phasemeter_processing_system7_0_0.xdc] for cell 'Differental_Phasemeter_i/PS7/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.196860 which will be rounded to 0.197 to ensure it is an integer multiple of 1 picosecond [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_processing_system7_0_0/Differental_Phasemeter_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_processing_system7_0_0/Differental_Phasemeter_processing_system7_0_0.xdc] for cell 'Differental_Phasemeter_i/PS7/processing_system7_0/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_proc_sys_reset_0_0/Differental_Phasemeter_proc_sys_reset_0_0_board.xdc] for cell 'Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_proc_sys_reset_0_0/Differental_Phasemeter_proc_sys_reset_0_0_board.xdc] for cell 'Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_proc_sys_reset_0_0/Differental_Phasemeter_proc_sys_reset_0_0.xdc] for cell 'Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_proc_sys_reset_0_0/Differental_Phasemeter_proc_sys_reset_0_0.xdc] for cell 'Differental_Phasemeter_i/PS7/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0'
Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[*]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[0]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[0]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/constrs_1/imports/cfg/ports.xdc]
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1_clocks.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_axi_dma_0_1/Differental_Phasemeter_axi_dma_0_1_clocks.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_us_0/Differental_Phasemeter_auto_us_0_clocks.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_us_0/Differental_Phasemeter_auto_us_0_clocks.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_ds_0/Differental_Phasemeter_auto_ds_0_clocks.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/Differental_Phasemeter/ip/Differental_Phasemeter_auto_ds_0/Differental_Phasemeter_auto_ds_0_clocks.xdc] for cell 'Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 23 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1788.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 15 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

70 Infos, 48 Warnings, 44 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1788.074 ; gain = 1313.098
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.074 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e47b4d50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1788.074 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wlast_INST_0 into driver instance Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wlast_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[0]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[0]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[10]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[10]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[11]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[11]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[1]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[1]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[2]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[2]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[3]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[3]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[4]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[4]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[5]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[5]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[6]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[6]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[7]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[7]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[8]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[8]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[9]_INST_0 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/s_axi_bid[9]_INST_0_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_1 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1 into driver instance Differental_Phasemeter_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aa288276

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.352 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 585 cells and removed 941 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 14 inverter(s) to 20 load pin(s).
Phase 2 Constant propagation | Checksum: 1b0ebc840

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2109.352 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 585 cells and removed 1748 cells
INFO: [Opt 31-1021] In phase Constant propagation, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1527f8c02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2109.352 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1922 cells
INFO: [Opt 31-1021] In phase Sweep, 225 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1527f8c02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2109.352 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1527f8c02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2109.352 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13394e756

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2109.352 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 77 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             585  |             941  |                                             65  |
|  Constant propagation         |             585  |            1748  |                                             63  |
|  Sweep                        |               0  |            1922  |                                            225  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             77  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2109.352 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16ec0c239

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2109.352 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 2 Total Ports: 42
Ending PowerOpt Patch Enables Task | Checksum: 22a577a52

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.185 . Memory (MB): peak = 2299.172 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22a577a52

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2299.172 ; gain = 189.820

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22a577a52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2299.172 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2299.172 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1756995d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 48 Warnings, 44 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.172 ; gain = 511.098
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Differental_Phasemeter_wrapper_drc_opted.rpt -pb Differental_Phasemeter_wrapper_drc_opted.pb -rpx Differental_Phasemeter_wrapper_drc_opted.rpx
Command: report_drc -file Differental_Phasemeter_wrapper_drc_opted.rpt -pb Differental_Phasemeter_wrapper_drc_opted.pb -rpx Differental_Phasemeter_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2299.172 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1431918ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2299.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c556b2bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16be21a75

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16be21a75

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2299.172 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16be21a75

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e980fbe1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2379a098d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1768b6fe6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 188b07a7a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 634 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 13, two critical 1, total 14, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 261 nets or LUTs. Breaked 14 LUTs, combined 247 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Reset_Gen_0/inst/Reset. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[25]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[25] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[25]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[25] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[25]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[25] was replaced.
INFO: [Physopt 32-232] Optimized 3 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Physopt 32-46] Identified 79 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[3]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[3] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[2]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[2] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[1]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[1] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[0]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[0] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[11]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[11] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[7]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[7] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[10]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[10] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[6]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[6] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[13]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[13] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[5]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[5] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[9]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[9] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[12]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[12] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[4]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[4] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[8]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[8] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[16]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[16] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[14]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[14] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[15]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[15] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[16]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[16] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[12]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[12] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[15]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[15] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[15]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[15] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[0]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[0] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[4]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[4] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[12]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[12] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[8]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[8] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[16]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[16] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[8]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[8] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[4]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[4] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[0]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[0] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[10]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[10] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[6]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[6] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[13]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[13] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[2]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[2] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[9]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[9] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[5]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[5] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[1]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[1] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[2]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[2] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[6]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[6] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[10]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[10] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[1]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[1] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[3]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[3] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[14]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[14] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[5]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[5] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[7]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[7] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[11]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[11] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[13]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[13] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[9]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[9] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[11]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[11] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[7]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[7] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[3]. Net driver Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[3] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[14]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[14] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[15]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[15] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[3]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[3] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[10]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[10] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[6]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[6] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[13]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[13] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[8]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[8] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[2]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[2] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[4]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[4] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[0]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[0] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[1]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[1] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[16]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[16] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[12]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[12] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[11]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[11] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[9]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[9] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[5]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[5] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[7]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[7] was replaced.
INFO: [Physopt 32-601] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[14]. Net driver Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[14] was replaced.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Q[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Q[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Q[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Q[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/InPhase_Filter/Q[21]. Replicated 1 times.
INFO: [Physopt 32-571] Net Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Q[20] was not replicated.
INFO: [Physopt 32-571] Net Differental_Phasemeter_i/Costa_Demodulator_1/inst/InPhase_Filter/Q[18] was not replicated.
INFO: [Physopt 32-232] Optimized 73 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 73 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2299.172 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |            247  |                   261  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           10  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            5  |              0  |                    73  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           29  |            247  |                   338  |           0  |          11  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19074ab12

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2299.172 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1516e0892

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2299.172 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1516e0892

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21065af5c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 142d46fbc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 173f9f41a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17a752225

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18cc3fd08

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 159723a71

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e6ff6e4d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 144eb2301

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: f9245813

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 2299.172 ; gain = 0.000
Phase 3 Detail Placement | Checksum: f9245813

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10391670e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.428 | TNS=-207.780 |
Phase 1 Physical Synthesis Initialization | Checksum: 1285ff450

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.893 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 60e89815

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2299.172 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 10391670e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.428. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17a3923ad

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2299.172 ; gain = 0.000

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2299.172 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17a3923ad

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17a3923ad

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17a3923ad

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2299.172 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 17a3923ad

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2299.172 ; gain = 0.000

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2299.172 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b161733c

Time (s): cpu = 00:01:27 ; elapsed = 00:01:07 . Memory (MB): peak = 2299.172 ; gain = 0.000
Ending Placer Task | Checksum: ba48285a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:07 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
239 Infos, 48 Warnings, 44 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:09 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Differental_Phasemeter_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Differental_Phasemeter_wrapper_utilization_placed.rpt -pb Differental_Phasemeter_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Differental_Phasemeter_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2299.172 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.00s |  WALL: 2.94s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2299.172 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.428 | TNS=-207.387 |
Phase 1 Physical Synthesis Initialization | Checksum: f12f17e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.428 | TNS=-207.387 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: f12f17e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.428 | TNS=-207.387 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.424 | TNS=-210.036 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[15]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.422 | TNS=-210.183 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[15]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.421 | TNS=-209.656 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[8]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.405 | TNS=-207.269 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[8]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.405 | TNS=-207.269 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[4]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.404 | TNS=-207.238 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[16]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.356 | TNS=-204.796 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/in[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[11]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.356 | TNS=-204.796 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.344 | TNS=-201.208 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[7]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.343 | TNS=-201.178 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[11]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-200.968 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[6]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.318 | TNS=-200.758 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.279 | TNS=-197.200 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[16]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.239 | TNS=-192.700 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.231 | TNS=-192.508 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[31]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/p_1_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/in[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/I_Pipeline_reg[31]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/p_1_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net adc_clk_p_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.231 | TNS=-192.508 |
Phase 3 Critical Path Optimization | Checksum: f12f17e4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.231 | TNS=-192.508 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/in[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[7]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.211 | TNS=-189.658 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[10]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.208 | TNS=-189.568 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[6]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.207 | TNS=-189.538 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.205 | TNS=-189.478 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[13]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.199 | TNS=-189.298 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[14]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.181 | TNS=-188.338 |
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[1].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[1]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.167 | TNS=-186.928 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[15]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.166 | TNS=-186.898 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[11]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.163 | TNS=-186.808 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[7]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.162 | TNS=-186.778 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.147 | TNS=-183.164 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[13].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[13]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.143 | TNS=-182.084 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[10]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.137 | TNS=-181.694 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/in[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[9]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.130 | TNS=-179.984 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[1]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.129 | TNS=-179.864 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[1]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.126 | TNS=-178.484 |
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[13].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[13]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.120 | TNS=-178.454 |
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[0].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[0]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.119 | TNS=-178.424 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.119 | TNS=-178.424 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.116 | TNS=-176.504 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[13]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.104 | TNS=-176.144 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[0]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.085 | TNS=-175.574 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[14]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.085 | TNS=-175.574 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[12]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.083 | TNS=-175.154 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[12]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.076 | TNS=-174.584 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[13]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.072 | TNS=-174.464 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[14]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.072 | TNS=-174.464 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.071 | TNS=-174.434 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[4]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.071 | TNS=-174.418 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.071 | TNS=-173.428 |
INFO: [Physopt 32-81] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[5]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-173.010 |
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[12]_repN.  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/output_register_reg[12]_replica
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[12]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.067 | TNS=-172.800 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/P_Pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[5].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/output_register_reg[5]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Filter/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.065 | TNS=-172.716 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/in[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[10].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[10]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.064 | TNS=-172.686 |
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[6].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[6]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.064 | TNS=-172.686 |
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[2].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[2]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.062 | TNS=-172.626 |
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[9].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[9]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.061 | TNS=-172.596 |
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[5].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[5]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.061 | TNS=-172.596 |
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[1].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/output_register_reg[1]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Filter/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.061 | TNS=-172.236 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Filter/Q[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/P_Pipeline[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.060 | TNS=-170.217 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[15].  Re-placed instance Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/output_register_reg[15]
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.056 | TNS=-170.185 |
INFO: [Physopt 32-702] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Filter/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/P_Pipeline[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.055 | TNS=-169.993 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.055 | TNS=-169.993 |
Phase 4 Critical Path Optimization | Checksum: 13c9e1d62

Time (s): cpu = 00:01:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2299.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.055 | TNS=-169.993 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.373  |         37.394  |          101  |              0  |                    57  |           0  |           2  |  00:00:53  |
|  Total          |          0.373  |         37.394  |          101  |              0  |                    57  |           0  |           3  |  00:00:53  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2299.172 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1e01d2190

Time (s): cpu = 00:01:40 ; elapsed = 00:00:55 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
470 Infos, 48 Warnings, 44 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:45 ; elapsed = 00:00:58 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2299.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 84ac82ea ConstDB: 0 ShapeSum: ed4502ec RouteDB: 0
Post Restoration Checksum: NetGraph: 14360cef NumContArr: 16bb9992 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 2af1a681

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2af1a681

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2299.172 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2af1a681

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2299.172 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 189a604fa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2326.102 ; gain = 26.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.164 | TNS=-180.168| WHS=-0.921 | THS=-576.763|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 21dcc30c1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2470.262 ; gain = 171.090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.164 | TNS=-144.886| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 25d67cf45

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2470.262 ; gain = 171.090

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20169
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20169
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23216103f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2470.262 ; gain = 171.090

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 23216103f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2470.262 ; gain = 171.090
Phase 3 Initial Routing | Checksum: 24a58e103

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2470.262 ; gain = 171.090
INFO: [Route 35-580] Design has 149 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                    |
+====================+===================+========================================================================================+
| adc_clk            | clk_fpga_0        | Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[31]/D |
| adc_clk            | clk_fpga_0        | Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[28]/D |
| adc_clk            | clk_fpga_0        | Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[29]/D |
| adc_clk            | clk_fpga_0        | Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[27]/D |
| adc_clk            | clk_fpga_0        | Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/I_Pipeline_reg[24]/D |
+--------------------+-------------------+----------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1644
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.508 | TNS=-242.426| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d2fc066a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2501.867 ; gain = 202.695

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.249 | TNS=-227.789| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b40b64fb

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 2501.867 ; gain = 202.695

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.249 | TNS=-225.602| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 197717494

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 2501.867 ; gain = 202.695
Phase 4 Rip-up And Reroute | Checksum: 197717494

Time (s): cpu = 00:01:22 ; elapsed = 00:01:02 . Memory (MB): peak = 2501.867 ; gain = 202.695

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 121f8866c

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 2501.867 ; gain = 202.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.134 | TNS=-186.800| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 222e9d33c

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 2501.867 ; gain = 202.695

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 222e9d33c

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2501.867 ; gain = 202.695
Phase 5 Delay and Skew Optimization | Checksum: 222e9d33c

Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2501.867 ; gain = 202.695

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b389b15a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 2501.867 ; gain = 202.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.134 | TNS=-183.494| WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22f678f6b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:05 . Memory (MB): peak = 2501.867 ; gain = 202.695
Phase 6 Post Hold Fix | Checksum: 22f678f6b

Time (s): cpu = 00:01:27 ; elapsed = 00:01:05 . Memory (MB): peak = 2501.867 ; gain = 202.695

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.683 %
  Global Horizontal Routing Utilization  = 13.8621 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 198e2b738

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2501.867 ; gain = 202.695

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 198e2b738

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2501.867 ; gain = 202.695

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fbcace13

Time (s): cpu = 00:01:28 ; elapsed = 00:01:07 . Memory (MB): peak = 2501.867 ; gain = 202.695

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.134 | TNS=-183.494| WHS=0.017  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: fbcace13

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2501.867 ; gain = 202.695
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:30 ; elapsed = 00:01:08 . Memory (MB): peak = 2501.867 ; gain = 202.695

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
491 Infos, 49 Warnings, 44 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:10 . Memory (MB): peak = 2501.867 ; gain = 202.695
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2501.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2501.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Differental_Phasemeter_wrapper_drc_routed.rpt -pb Differental_Phasemeter_wrapper_drc_routed.pb -rpx Differental_Phasemeter_wrapper_drc_routed.rpx
Command: report_drc -file Differental_Phasemeter_wrapper_drc_routed.rpt -pb Differental_Phasemeter_wrapper_drc_routed.pb -rpx Differental_Phasemeter_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Differental_Phasemeter_wrapper_methodology_drc_routed.rpt -pb Differental_Phasemeter_wrapper_methodology_drc_routed.pb -rpx Differental_Phasemeter_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Differental_Phasemeter_wrapper_methodology_drc_routed.rpt -pb Differental_Phasemeter_wrapper_methodology_drc_routed.pb -rpx Differental_Phasemeter_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/impl_1/Differental_Phasemeter_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2501.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Differental_Phasemeter_wrapper_power_routed.rpt -pb Differental_Phasemeter_wrapper_power_summary_routed.pb -rpx Differental_Phasemeter_wrapper_power_routed.rpx
Command: report_power -file Differental_Phasemeter_wrapper_power_routed.rpt -pb Differental_Phasemeter_wrapper_power_summary_routed.pb -rpx Differental_Phasemeter_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
503 Infos, 50 Warnings, 44 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2501.867 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Differental_Phasemeter_wrapper_route_status.rpt -pb Differental_Phasemeter_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Differental_Phasemeter_wrapper_timing_summary_routed.rpt -pb Differental_Phasemeter_wrapper_timing_summary_routed.pb -rpx Differental_Phasemeter_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Differental_Phasemeter_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Differental_Phasemeter_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Differental_Phasemeter_wrapper_bus_skew_routed.rpt -pb Differental_Phasemeter_wrapper_bus_skew_routed.pb -rpx Differental_Phasemeter_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Differental_Phasemeter_i/PS7/DMA_Engine/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force Differental_Phasemeter_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg__0 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg__0 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__1 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__1 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__10 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__2 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__3 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__4 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__5 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__7 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__7 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__8 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__8 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__9 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__9 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Input_InPhase_Mixer/Dout_reg input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Input_InPhase_Mixer/Dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Input_Quadrature_Mixer/Dout_reg input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Input_Quadrature_Mixer/Dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__10 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__9 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__9 input Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0__0 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0__0 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout_reg__0 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout_reg__0 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__0 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__0 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__1 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__1 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__10 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__2 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__3 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__4 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__5 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__7 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__7 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__8 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__8 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__9 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__9 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Input_InPhase_Mixer/Dout_reg input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Input_InPhase_Mixer/Dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Input_Quadrature_Mixer/Dout_reg input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Input_Quadrature_Mixer/Dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__10 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__3 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__4 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__9 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__9 input Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__1 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__10 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__2 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__3 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__4 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__5 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__6 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__7 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__8 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__9 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__10 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__9 output Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0__0 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__0 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__1 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__10 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__2 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__3 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__4 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__5 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__6 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__7 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__8 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__9 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout0 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout0__0 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__10 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__3 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__4 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__9 output Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg__0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Cross_Mixer/Dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__1 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__10 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__2 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__3 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__4 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__5 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__6 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__7 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__8 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__9 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Controller/ARG__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Frequency_Mixer/Dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__10 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__9 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_0/inst/Loop_Controller/ARG__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0__0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout_reg__0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Cross_Mixer/Dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__1 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__10 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__2 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__3 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__4 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__5 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__6 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__7 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__8 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__9 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Controller/ARG__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout0__0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout_reg multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Frequency_Mixer/Dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__10 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__3 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__4 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__9 multiplier stage Differental_Phasemeter_i/Costa_Demodulator_1/inst/Loop_Controller/ARG__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 77 net(s) have no routable loads. The problem bus(es) and/or net(s) are Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Differental_Phasemeter_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 49 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 208 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Differental_Phasemeter_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 208 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2899.375 ; gain = 397.508
INFO: [Common 17-206] Exiting Vivado at Fri Sep 22 15:16:12 2023...
