{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614090362329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614090362330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 16:26:02 2021 " "Processing started: Tue Feb 23 16:26:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614090362330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090362330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testing -c testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090362330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614090362519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614090362519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testing-logic " "Found design unit 1: testing-logic" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372347 ""} { "Info" "ISGN_ENTITY_NAME" "1 testing " "Found entity 1: testing" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090372347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/BCD_DISPLAY.vhd 3 1 " "Found 3 design units, including 1 entities, in source file output_files/BCD_DISPLAY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_DISPLAY-logic " "Found design unit 1: BCD_DISPLAY-logic" {  } { { "output_files/BCD_DISPLAY.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/BCD_DISPLAY.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372349 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BCD_DISPLAY_pkg " "Found design unit 2: BCD_DISPLAY_pkg" {  } { { "output_files/BCD_DISPLAY.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/BCD_DISPLAY.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372349 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_DISPLAY " "Found entity 1: BCD_DISPLAY" {  } { { "output_files/BCD_DISPLAY.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/BCD_DISPLAY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090372349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ULTRASONIC_SENSOR.vhd 3 1 " "Found 3 design units, including 1 entities, in source file output_files/ULTRASONIC_SENSOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULTRASONIC_SENSOR-logic " "Found design unit 1: ULTRASONIC_SENSOR-logic" {  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372350 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ULTRASONIC_SENSOR_pkg " "Found design unit 2: ULTRASONIC_SENSOR_pkg" {  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372350 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULTRASONIC_SENSOR " "Found entity 1: ULTRASONIC_SENSOR" {  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090372350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/SERVO_MOTOR.vhd 3 1 " "Found 3 design units, including 1 entities, in source file output_files/SERVO_MOTOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERVO_MOTOR-logic " "Found design unit 1: SERVO_MOTOR-logic" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372351 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SERVO_MOTOR_pkg " "Found design unit 2: SERVO_MOTOR_pkg" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372351 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERVO_MOTOR " "Found entity 1: SERVO_MOTOR" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090372351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uart.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file output_files/uart.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372353 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 uart_pkg " "Found design unit 2: uart_pkg" {  } { { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372353 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090372353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testing " "Elaborating entity \"testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614090372403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy testing.vhd(36) " "Verilog HDL or VHDL warning at testing.vhd(36): object \"busy\" assigned a value but never read" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614090372405 "|testing"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "position testing.vhd(115) " "VHDL Process Statement warning at testing.vhd(115): inferring latch(es) for signal or variable \"position\", which holds its previous value in one or more paths through the process" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1614090372406 "|testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position\[0\] testing.vhd(115) " "Inferred latch for \"position\[0\]\" at testing.vhd(115)" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090372408 "|testing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULTRASONIC_SENSOR ULTRASONIC_SENSOR:uss " "Elaborating entity \"ULTRASONIC_SENSOR\" for hierarchy \"ULTRASONIC_SENSOR:uss\"" {  } { { "testing.vhd" "uss" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090372420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_DISPLAY BCD_DISPLAY:bd " "Elaborating entity \"BCD_DISPLAY\" for hierarchy \"BCD_DISPLAY:bd\"" {  } { { "testing.vhd" "bd" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090372422 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number BCD_DISPLAY.vhd(90) " "VHDL Process Statement warning at BCD_DISPLAY.vhd(90): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/BCD_DISPLAY.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/BCD_DISPLAY.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1614090372423 "|testing|BCD_DISPLAY:bd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERVO_MOTOR SERVO_MOTOR:sm " "Elaborating entity \"SERVO_MOTOR\" for hierarchy \"SERVO_MOTOR:sm\"" {  } { { "testing.vhd" "sm" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090372424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:bl " "Elaborating entity \"uart\" for hierarchy \"uart:bl\"" {  } { { "testing.vhd" "bl" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090372425 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse uart.vhdl(104) " "VHDL Process Statement warning at uart.vhdl(104): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1614090372426 "|testing|uart:bl"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SERVO_MOTOR:sm\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SERVO_MOTOR:sm\|Mult0\"" {  } { { "output_files/SERVO_MOTOR.vhd" "Mult0" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1614090372837 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULTRASONIC_SENSOR:uss\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULTRASONIC_SENSOR:uss\|Div0\"" {  } { { "output_files/ULTRASONIC_SENSOR.vhd" "Div0" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1614090372837 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1614090372837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\"" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090372873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Instantiated megafunction \"SERVO_MOTOR:sm\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372873 ""}  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614090372873 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090372883 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090372888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090372898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090372937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SERVO_MOTOR:sm\|lpm_mult:Mult0\|altshift:external_latency_ffs SERVO_MOTOR:sm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SERVO_MOTOR:sm\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 79 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090372941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULTRASONIC_SENSOR:uss\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULTRASONIC_SENSOR:uss\|lpm_divide:Div0\"" {  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090372953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULTRASONIC_SENSOR:uss\|lpm_divide:Div0 " "Instantiated megafunction \"ULTRASONIC_SENSOR:uss\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614090372953 ""}  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614090372953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/lpm_divide_jkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090372988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090372991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090372991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/alt_u_div_aaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090373043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090373043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090373091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090373091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614090373127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090373127 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 44 -1 0 } } { "output_files/uart.vhdl" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/uart.vhdl" 43 -1 0 } } { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1614090373546 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1614090373546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614090375574 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "zer_flag High " "Register zer_flag will power up to High" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1614090375723 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1614090375723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614090376462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614090376462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1135 " "Implemented 1135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614090376554 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614090376554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1109 " "Implemented 1109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614090376554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614090376554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614090376563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 16:26:16 2021 " "Processing ended: Tue Feb 23 16:26:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614090376563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614090376563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614090376563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614090376563 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1614090377400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614090377400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 16:26:17 2021 " "Processing started: Tue Feb 23 16:26:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614090377400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1614090377400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testing -c testing " "Command: quartus_fit --read_settings_files=off --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1614090377400 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1614090377434 ""}
{ "Info" "0" "" "Project  = testing" {  } {  } 0 0 "Project  = testing" 0 0 "Fitter" 0 0 1614090377435 ""}
{ "Info" "0" "" "Revision = testing" {  } {  } 0 0 "Revision = testing" 0 0 "Fitter" 0 0 1614090377435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1614090377499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1614090377500 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testing EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"testing\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614090377512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614090377586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614090377586 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614090377703 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614090377706 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614090377763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614090377763 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614090377763 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614090377763 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614090377767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614090377767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614090377767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614090377767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614090377767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614090377767 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1614090377769 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testing.sdc " "Synopsys Design Constraints File file not found: 'testing.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614090378341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614090378341 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1614090378352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1614090378352 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1614090378353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614090378491 ""}  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614090378491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ULTRASONIC_SENSOR:uss\|done  " "Automatically promoted node ULTRASONIC_SENSOR:uss\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "leds\[1\]~reg0 " "Destination node leds\[1\]~reg0" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ena~0 " "Destination node ena~0" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[0\] " "Destination node data_to_pc\[0\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[1\] " "Destination node data_to_pc\[1\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[2\] " "Destination node data_to_pc\[2\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[3\] " "Destination node data_to_pc\[3\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[4\] " "Destination node data_to_pc\[4\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[5\] " "Destination node data_to_pc\[5\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[6\] " "Destination node data_to_pc\[6\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_pc\[7\] " "Destination node data_to_pc\[7\]" {  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1614090378491 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614090378491 ""}  } { { "output_files/ULTRASONIC_SENSOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/ULTRASONIC_SENSOR.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614090378491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node reset~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|pwm " "Destination node SERVO_MOTOR:sm\|pwm" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[16\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[16\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[15\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[15\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[14\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[14\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[13\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[13\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[12\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[12\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[11\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[11\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[10\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[10\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[9\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[9\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SERVO_MOTOR:sm\|duty_cycle\[8\] " "Destination node SERVO_MOTOR:sm\|duty_cycle\[8\]" {  } { { "output_files/SERVO_MOTOR.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/SERVO_MOTOR.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614090378491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1614090378491 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614090378491 ""}  } { { "testing.vhd" "" { Text "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/testing.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 0 { 0 ""} 0 2347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614090378491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614090378733 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614090378734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614090378735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614090378736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614090378738 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1614090378740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1614090378740 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614090378740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614090378785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1614090378786 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614090378786 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614090378828 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1614090378832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614090379443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614090379735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614090379754 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614090382185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614090382185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614090382508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1614090383416 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614090383416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1614090385354 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614090385354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614090385356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1614090385480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614090385493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614090385770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614090385771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614090386085 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614090386583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/testing.fit.smsg " "Generated suppressed messages file /home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/output_files/testing.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614090386957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614090387308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 16:26:27 2021 " "Processing ended: Tue Feb 23 16:26:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614090387308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614090387308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614090387308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614090387308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1614090388181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614090388182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 16:26:28 2021 " "Processing started: Tue Feb 23 16:26:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614090388182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1614090388182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off testing -c testing " "Command: quartus_asm --read_settings_files=off --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1614090388182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1614090388398 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1614090388694 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1614090388710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614090389380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 16:26:29 2021 " "Processing ended: Tue Feb 23 16:26:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614090389380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614090389380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614090389380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1614090389380 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1614090389528 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1614090390249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614090390249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 16:26:30 2021 " "Processing started: Tue Feb 23 16:26:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614090390249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1614090390249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta testing -c testing " "Command: quartus_sta testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1614090390249 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1614090390292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1614090390393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1614090390393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090390463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090390463 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testing.sdc " "Synopsys Design Constraints File file not found: 'testing.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1614090390672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090390673 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ULTRASONIC_SENSOR:uss\|done ULTRASONIC_SENSOR:uss\|done " "create_clock -period 1.000 -name ULTRASONIC_SENSOR:uss\|done ULTRASONIC_SENSOR:uss\|done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614090390677 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614090390677 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614090390677 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1614090390680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614090390681 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1614090390682 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1614090390687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1614090390733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614090390733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -64.192 " "Worst-case setup slack is -64.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -64.192           -1255.008 clk  " "  -64.192           -1255.008 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.074             -19.961 ULTRASONIC_SENSOR:uss\|done  " "   -3.074             -19.961 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090390734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.446 " "Worst-case hold slack is 0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 clk  " "    0.446               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 ULTRASONIC_SENSOR:uss\|done  " "    0.453               0.000 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090390739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.570 " "Worst-case recovery slack is -0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570              -5.130 ULTRASONIC_SENSOR:uss\|done  " "   -0.570              -5.130 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090390740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.936 " "Worst-case removal slack is 0.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 ULTRASONIC_SENSOR:uss\|done  " "    0.936               0.000 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090390741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -315.270 clk  " "   -3.000            -315.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 ULTRASONIC_SENSOR:uss\|done  " "   -1.487             -13.383 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090390741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090390741 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614090390959 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614090390959 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1614090390963 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1614090390992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1614090391393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614090391515 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1614090391526 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614090391526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.421 " "Worst-case setup slack is -58.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.421           -1144.599 clk  " "  -58.421           -1144.599 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.667             -17.250 ULTRASONIC_SENSOR:uss\|done  " "   -2.667             -17.250 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090391527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clk  " "    0.399               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 ULTRASONIC_SENSOR:uss\|done  " "    0.401               0.000 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090391533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.468 " "Worst-case recovery slack is -0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -4.212 ULTRASONIC_SENSOR:uss\|done  " "   -0.468              -4.212 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090391535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.803 " "Worst-case removal slack is 0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 ULTRASONIC_SENSOR:uss\|done  " "    0.803               0.000 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090391537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -315.270 clk  " "   -3.000            -315.270 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 ULTRASONIC_SENSOR:uss\|done  " "   -1.487             -13.383 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090391539 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614090391759 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614090391759 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1614090391762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614090391874 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1614090391878 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614090391878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.681 " "Worst-case setup slack is -27.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.681            -432.993 clk  " "  -27.681            -432.993 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.774              -3.971 ULTRASONIC_SENSOR:uss\|done  " "   -0.774              -3.971 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090391880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ULTRASONIC_SENSOR:uss\|done  " "    0.186               0.000 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090391885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.220 " "Worst-case recovery slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 ULTRASONIC_SENSOR:uss\|done  " "    0.220               0.000 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090391887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.380 " "Worst-case removal slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 ULTRASONIC_SENSOR:uss\|done  " "    0.380               0.000 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090391889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -227.107 clk  " "   -3.000            -227.107 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 ULTRASONIC_SENSOR:uss\|done  " "   -1.000              -9.000 ULTRASONIC_SENSOR:uss\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614090391891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614090391891 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614090392100 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614090392100 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614090392426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614090392427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614090392470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 16:26:32 2021 " "Processing ended: Tue Feb 23 16:26:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614090392470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614090392470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614090392470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1614090392470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1614090393387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614090393388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 16:26:33 2021 " "Processing started: Tue Feb 23 16:26:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614090393388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1614090393388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off testing -c testing " "Command: quartus_eda --read_settings_files=off --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1614090393388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1614090393641 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "testing.vo /home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/simulation/modelsim/ simulation " "Generated file testing.vo in folder \"/home/mahmednabil/workspaces/inrtelFPGA_lite/20.1/quartus/projects/ultrasonic_testing/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614090393846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614090393867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 16:26:33 2021 " "Processing ended: Tue Feb 23 16:26:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614090393867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614090393867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614090393867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1614090393867 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1614090393994 ""}
