#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 27 13:32:36 2022
# Process ID: 43700
# Current directory: D:/FPGA_study/projects/0001_project_beep
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50160 D:\FPGA_study\projects\0001_project_beep\0001_project_beep.xpr
# Log file: D:/FPGA_study/projects/0001_project_beep/vivado.log
# Journal file: D:/FPGA_study/projects/0001_project_beep\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_study/projects/0001_project_beep/0001_project_beep.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 858.938 ; gain = 193.246
update_compile_order -fileset sources_1
file mkdir D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v w ]
add_files -fileset sim_1 D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2458] undeclared symbol cnt_high_max, assumed default net type wire [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot beep_behav xil_defaultlib.beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypress
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.beep
Compiling module xil_defaultlib.glbl
Built simulation snapshot beep_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/xsim.dir/beep_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 27 13:41:35 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 865.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "beep_behav -key {Behavioral:sim_1:Functional:beep} -tclbatch {beep.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source beep.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'beep_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 922.586 ; gain = 57.023
set_property top tb_beep [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pl_led_0' is not permitted [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: beep
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 964.379 ; gain = 40.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'beep' [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:23]
	Parameter TIMEOUT bound to: 999999 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'keypress' [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v:1]
	Parameter TIMEOUT bound to: 999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'keypress' (1#1) [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (2#1) [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'beep' (3#1) [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1006.137 ; gain = 82.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1006.137 ; gain = 82.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1006.137 ; gain = 82.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/constrs_1/new/beep.xdc]
Finished Parsing XDC File [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/constrs_1/new/beep.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1447.312 ; gain = 523.758
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1447.312 ; gain = 523.758
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pl_led_0' is not permitted [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2458] undeclared symbol cnt_high_max, assumed default net type wire [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" Line 23. Module beep(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" Line 1. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypress(TIMEOUT=32'b01111100111...
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.beep(TIMEOUT=32'b01111100111)
Compiling module xil_defaultlib.tb_beep
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beep_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/xsim.dir/tb_beep_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 27 13:47:33 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_beep_behav -key {Behavioral:sim_1:Functional:tb_beep} -tclbatch {tb_beep.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_beep.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_beep_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1468.617 ; gain = 6.617
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_beep/u_beep/key_pulse}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_beep/u_beep/signal_pwm}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_beep/u_beep/beep_flag}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_beep/u_beep/duty_cycle}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_beep/u_beep/freq_div}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_beep/u_beep/TIMEOUT}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_beep_behav -key {Behavioral:sim_1:Functional:tb_beep} -tclbatch {tb_beep.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_beep.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_beep_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 20 us
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_beep/u_beep/key_pulse}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_beep/u_beep/signal_pwm}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_beep/u_beep/beep_flag}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_beep/u_beep/duty_cycle}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_beep/u_beep/freq_div}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_beep/u_beep/TIMEOUT}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 20 us
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_beep/u_beep/u_keypress_1/key_cnt}} 
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1484.414 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2458] undeclared symbol cnt_high_max, assumed default net type wire [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" Line 23. Module beep(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" Line 1. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypress(TIMEOUT=32'b01111100111...
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.beep(TIMEOUT=32'b01111100111)
Compiling module xil_defaultlib.tb_beep
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beep_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" Line 23. Module beep(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" Line 1. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypress(TIMEOUT=32'b01111100111...
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.beep(TIMEOUT=32'b01111100111)
Compiling module xil_defaultlib.tb_beep
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beep_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 20 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" Line 23. Module beep(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" Line 1. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypress(TIMEOUT=32'b01111100111...
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.beep(TIMEOUT=32'b01111100111)
Compiling module xil_defaultlib.tb_beep
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beep_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 20 us
run 20 us
run 20 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" Line 23. Module beep(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" Line 1. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypress(TIMEOUT=32'b01111100111...
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.beep(TIMEOUT=32'b01111100111)
Compiling module xil_defaultlib.tb_beep
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beep_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" Line 23. Module beep(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" Line 1. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypress(TIMEOUT=32'b01111100111...
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.beep(TIMEOUT=32'b01111100111)
Compiling module xil_defaultlib.tb_beep
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beep_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" Line 23. Module beep(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 1. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" Line 1. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypress(TIMEOUT=32'b01111100111...
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.beep(TIMEOUT=32'b01111100111)
Compiling module xil_defaultlib.tb_beep
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beep_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 20 us
run 20 us
run 20 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Nov 27 14:16:26 2022] Launched synth_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Nov 27 14:17:03 2022] Launched impl_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 27 14:17:56 2022] Launched impl_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Nov 27 14:19:39 2022] Launched synth_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Nov 27 14:20:07 2022] Launched impl_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 27 14:21:02 2022] Launched impl_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/beep.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/beep.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
close_hw
refresh_design
ERROR: [Synth 8-1852] concurrent assignment to a non-net pl_led_1 is not permitted [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:44]
INFO: [Synth 8-2350] module beep ignored due to previous errors [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:23]
Failed to read verilog 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2715] syntax error near else [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:74]
ERROR: [Synth 8-2715] syntax error near else [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:77]
ERROR: [Synth 8-2715] syntax error near pwm_mode [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:79]
ERROR: [Synth 8-2715] syntax error near end [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:80]
ERROR: [Synth 8-1852] concurrent assignment to a non-net pl_led_1 is not permitted [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:46]
INFO: [Synth 8-2350] module beep ignored due to previous errors [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:23]
Failed to read verilog 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2715] syntax error near else [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:74]
ERROR: [Synth 8-2715] syntax error near else [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:77]
ERROR: [Synth 8-1852] concurrent assignment to a non-net pl_led_1 is not permitted [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:46]
INFO: [Synth 8-2350] module beep ignored due to previous errors [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:23]
Failed to read verilog 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-1852] concurrent assignment to a non-net pl_led_1 is not permitted [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:46]
INFO: [Synth 8-2350] module beep ignored due to previous errors [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:23]
Failed to read verilog 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2569.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'beep' [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:23]
	Parameter TIMEOUT bound to: 999999 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'keypress' [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v:1]
	Parameter TIMEOUT bound to: 999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'keypress' (1#1) [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (2#1) [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'beep' (3#1) [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.336 ; gain = 22.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.336 ; gain = 22.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.336 ; gain = 22.891
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/constrs_1/new/beep.xdc]
Finished Parsing XDC File [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/constrs_1/new/beep.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v:55]
ERROR: [VRFC 10-2989] 'i' is not declared [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v:43]
ERROR: [VRFC 10-2865] module 'tb_beep' ignored due to previous errors [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v:55]
ERROR: [VRFC 10-2989] 'i' is not declared [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v:43]
ERROR: [VRFC 10-2865] module 'tb_beep' ignored due to previous errors [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property target_simulator ModelSim [current_project]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Copying d:/modeltech64_10.4/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied d:/modeltech64_10.4/win64/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:45:17 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/keypress.v ../../../../0001_project_beep.srcs/sources_1/new/pwm.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Compiling module beep
# -- Compiling module keypress
# -- Compiling module pwm
# ** Error: ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v(43): (vlog-2730) Undefined variable: 'i'.
# 
# ** Error: (vlog-13069) ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v(64): near ")": syntax error, unexpected ')', expecting .* or '.'.
# 
# End time: 14:45:17 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: d:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./tb_beep_compile.do line 21
# d:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  \
# "../../../../0001_project_beep.srcs/sources_1/new/beep.v" \
# "../../../../0001_project_beep.srcs/sources_1/new/k..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 2809.656 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 2809.656 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property compxlib.modelsim_compiled_library_dir D:/Xilinx/Vivado/2018.3/lib [current_project]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 14:53:19 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/keypress.v ../../../../0001_project_beep.srcs/sources_1/new/pwm.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Skipping module keypress
# -- Skipping module pwm
# ** Error: ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v(43): (vlog-2730) Undefined variable: 'i'.
# 
# End time: 14:53:19 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: d:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./tb_beep_compile.do line 21
# d:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  \
# "../../../../0001_project_beep.srcs/sources_1/new/beep.v" \
# "../../../../0001_project_beep.srcs/sources_1/new/k..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 2817.062 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 2817.062 ; gain = 3.551
INFO: [Common 17-344] 'launch_simulation' was cancelled
compile_simlib -simulator modelsim -simulator_exec_path {d:/modeltech64_10.4/win64} -family all -language all -library all -dir {D:/Xilinx/Vivado/2018.3/lib}
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
..................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 472 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
WARNING: [Vivado 12-5495] Detected incompatible modelsim simulator installation version '10.4'! The supported simulator version for the current Vivado release is '10.6c'.
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'modelsim' simulator in 'D:/Xilinx/Vivado/2018.3/lib'
Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
vmap -c 
Copying d:/modeltech64_10.4/win64/../modelsim.ini to modelsim.ini

Compiling verilog library 'secureip'...
compile_simlib: 2 error(s), 0 warning(s), 0.25 % complete

Compiling vhdl library 'unisim'... vhdl library 'unimacro'...[1 error(s), 0 warning(s)] vhdl library 'unifast'...[1 error(s), 0 warning(s)]
compile_simlib: 3 error(s), 0 warning(s), 0.76 % complete

Compiling verilog library 'unisim'... verilog library 'unimacro'...[0 error(s), 0 warning(s)] verilog library 'unifast'...[0 error(s), 0 warning(s)]
compile_simlib: 0 error(s), 0 warning(s), 1.01 % complete

Compiling verilog library 'simprim'...
compile_simlib: 0 error(s), 0 warning(s), 1.26 % complete

Compiling vhdl library 'xpm'...
compile_simlib: 0 error(s), 0 warning(s), 1.51 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/xpm".

Compiling verilog library 'xpm'...
compile_simlib: 0 error(s), 0 warning(s), 1.76 % complete

Compiling verilog library 'xilinx_vip'...
compile_simlib: 0 error(s), 0 warning(s), 2.02 % complete

Compiling vhdl library 'ahblite_axi_bridge_v3_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 2.27 % complete

Compiling verilog library 'audio_clock_recovery_v1_0'...
compile_simlib: 0 error(s), 0 warning(s), 2.52 % complete

Compiling verilog library 'audio_tpg_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 2.77 % complete

Compiling verilog library 'av_pat_gen_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 3.02 % complete

Compiling verilog library 'axis_infrastructure_v1_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 3.27 % complete

Compiling verilog library 'axis_protocol_checker_v2_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 3.53 % complete

Compiling vhdl library 'axi_ahblite_bridge_v3_0_15'...
compile_simlib: 0 error(s), 0 warning(s), 3.78 % complete

Compiling verilog library 'axi_amm_bridge_v1_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 4.03 % complete

Compiling verilog library 'axi_chip2chip_v5_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 4.28 % complete

Compiling verilog library 'axi_infrastructure_v1_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 4.53 % complete

Compiling verilog library 'axi_jtag_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 4.79 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 5.04 % complete

Compiling verilog library 'axi_pcie3_v3_0_8'...
compile_simlib: 1 error(s), 0 warning(s), 5.29 % complete

Compiling verilog library 'axi_perf_mon_v5_0_20'...
compile_simlib: 0 error(s), 0 warning(s), 5.54 % complete

Compiling verilog library 'blk_mem_gen_v8_3_6'...
compile_simlib: 0 error(s), 0 warning(s), 5.79 % complete

Compiling verilog library 'blk_mem_gen_v8_4_2'...
compile_simlib: 0 error(s), 0 warning(s), 6.05 % complete

Compiling vhdl library 'bsip_v1_1_0'...
compile_simlib: 1 error(s), 0 warning(s), 6.30 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/bsip_v1_1_0".

Compiling verilog library 'bsip_v1_1_0'...
compile_simlib: 1 error(s), 0 warning(s), 6.55 % complete

Compiling verilog library 'bs_mux_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 6.80 % complete

Compiling verilog library 'clk_vip_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 7.05 % complete

Compiling verilog library 'cmac_usplus_v2_4_4'...
compile_simlib: 1 error(s), 0 warning(s), 7.30 % complete

Compiling verilog library 'cmac_usplus_v2_5_0'...
compile_simlib: 1 error(s), 0 warning(s), 7.56 % complete

Compiling verilog library 'cmac_v2_3_4'...
compile_simlib: 1 error(s), 0 warning(s), 7.81 % complete

Compiling verilog library 'cmac_v2_4_0'...
compile_simlib: 1 error(s), 0 warning(s), 8.06 % complete

Compiling vhdl library 'compact_gt_v1_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 8.31 % complete

Compiling verilog library 'dist_mem_gen_v8_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 8.56 % complete

Compiling verilog library 'ecc_v2_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 8.82 % complete

Compiling vhdl library 'emc_common_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 9.07 % complete

Compiling vhdl library 'ethernet_1_10_25g_v2_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 9.32 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/ethernet_1_10_25g_v2_0_2".

Compiling verilog library 'ethernet_1_10_25g_v2_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 9.57 % complete

Compiling vhdl library 'ethernet_1_10_25g_v2_1_1'...
compile_simlib: 1 error(s), 0 warning(s), 9.82 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/ethernet_1_10_25g_v2_1_1".

Compiling verilog library 'ethernet_1_10_25g_v2_1_1'...
compile_simlib: 1 error(s), 0 warning(s), 10.08 % complete

Compiling vhdl library 'ethernet_1_10_25g_v2_2_0'...
compile_simlib: 1 error(s), 0 warning(s), 10.33 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/ethernet_1_10_25g_v2_2_0".

Compiling verilog library 'ethernet_1_10_25g_v2_2_0'...
compile_simlib: 1 error(s), 0 warning(s), 10.58 % complete

Compiling vhdl library 'fifo_generator_v13_0_6'...
compile_simlib: 1 error(s), 0 warning(s), 10.83 % complete

Compiling vhdl library 'fifo_generator_v13_1_4'...
compile_simlib: 1 error(s), 0 warning(s), 11.08 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/fifo_generator_v13_1_4".

Compiling verilog library 'fifo_generator_v13_1_4'...
compile_simlib: 1 error(s), 0 warning(s), 11.34 % complete

Compiling vhdl library 'fifo_generator_v13_2_3'...
compile_simlib: 1 error(s), 0 warning(s), 11.59 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/fifo_generator_v13_2_3".

Compiling verilog library 'fifo_generator_v13_2_3'...
compile_simlib: 1 error(s), 0 warning(s), 11.84 % complete

Compiling vhdl library 'fit_timer_v2_0_9'...
compile_simlib: 1 error(s), 0 warning(s), 12.09 % complete

Compiling verilog library 'generic_baseblocks_v2_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 12.34 % complete

Compiling verilog library 'gigantic_mux'...
compile_simlib: 1 error(s), 0 warning(s), 12.59 % complete

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_1_5'...
compile_simlib: 1 error(s), 0 warning(s), 12.85 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/gig_ethernet_pcs_pma_v16_1_5".

Compiling verilog library 'gig_ethernet_pcs_pma_v16_1_5'...
compile_simlib: 1 error(s), 0 warning(s), 13.10 % complete

Compiling vhdl library 'gmii_to_rgmii_v4_0_7'...
compile_simlib: 1 error(s), 0 warning(s), 13.35 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
compile_simlib: 0 error(s), 0 warning(s), 13.60 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_6_10'...
compile_simlib: 0 error(s), 0 warning(s), 13.85 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_7_5'...
compile_simlib: 0 error(s), 0 warning(s), 14.11 % complete

Compiling verilog library 'hbm_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 14.36 % complete

Compiling verilog library 'hdcp22_cipher_v1_0_3'...
compile_simlib: 1 error(s), 0 warning(s), 14.61 % complete

Compiling verilog library 'hdcp22_rng_v1_0_1'...
compile_simlib: 1 error(s), 0 warning(s), 14.86 % complete

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 15.11 % complete

Compiling verilog library 'hdcp_v1_0_3'...
compile_simlib: 1 error(s), 0 warning(s), 15.37 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_2_3'...
compile_simlib: 0 error(s), 0 warning(s), 15.62 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_3_1'...
compile_simlib: 0 error(s), 0 warning(s), 15.87 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_4_1'...
compile_simlib: 0 error(s), 0 warning(s), 16.12 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_5_0'...
compile_simlib: 0 error(s), 0 warning(s), 16.37 % complete

Compiling verilog library 'i2s_receiver_v1_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 16.62 % complete

Compiling verilog library 'i2s_transmitter_v1_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 16.88 % complete

Compiling verilog library 'ibert_lib_v1_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 17.13 % complete

Compiling verilog library 'ieee802d3_clause74_fec_v1_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 17.38 % complete

Compiling verilog library 'interlaken_v2_4_2'...
compile_simlib: 1 error(s), 0 warning(s), 17.63 % complete

Compiling verilog library 'in_system_ibert_v1_0_8'...
compile_simlib: 1 error(s), 0 warning(s), 17.88 % complete

Compiling vhdl library 'iomodule_v3_1_4'...
compile_simlib: 1 error(s), 0 warning(s), 18.14 % complete

Compiling verilog library 'jesd204c_v4_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 18.39 % complete

Compiling verilog library 'jesd204_v7_2_4'...
compile_simlib: 1 error(s), 0 warning(s), 18.64 % complete

Compiling verilog library 'jtag_axi'...
compile_simlib: 1 error(s), 0 warning(s), 18.89 % complete

Compiling vhdl library 'lib_cdc_v1_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 19.14 % complete

Compiling vhdl library 'lib_pkg_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 19.40 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_15'...
compile_simlib: 1 error(s), 0 warning(s), 19.65 % complete

Compiling vhdl library 'lmb_v10_v3_0_9'...
compile_simlib: 0 error(s), 0 warning(s), 19.90 % complete

Compiling verilog library 'ltlib_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 20.15 % complete

Compiling verilog library 'lut_buffer_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 20.40 % complete

Compiling verilog library 'lut_buffer_v2_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 20.65 % complete

Compiling verilog library 'l_ethernet_v2_3_4'...
compile_simlib: 1 error(s), 0 warning(s), 20.91 % complete

Compiling verilog library 'l_ethernet_v2_4_0'...
compile_simlib: 1 error(s), 0 warning(s), 21.16 % complete

Compiling verilog library 'mammoth_transcode_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 21.41 % complete

Compiling vhdl library 'microblaze_v10_0_7'...
compile_simlib: 1 error(s), 0 warning(s), 21.66 % complete

Compiling vhdl library 'microblaze_v11_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 21.91 % complete

Compiling vhdl library 'microblaze_v9_5_4'...
compile_simlib: 1 error(s), 0 warning(s), 22.17 % complete

Compiling vhdl library 'mii_to_rmii_v2_0_20'...
compile_simlib: 1 error(s), 0 warning(s), 22.42 % complete

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_8'...
compile_simlib: 1 error(s), 0 warning(s), 22.67 % complete

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 22.92 % complete

Compiling verilog library 'mipi_dphy_v4_1_2'...
compile_simlib: 1 error(s), 0 warning(s), 23.17 % complete

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_7'...
compile_simlib: 1 error(s), 0 warning(s), 23.43 % complete

Compiling vhdl library 'mutex_v2_1_10'...
compile_simlib: 1 error(s), 0 warning(s), 23.68 % complete

Compiling verilog library 'nvmehc_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 23.93 % complete

Compiling verilog library 'oddr_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 24.18 % complete

Compiling vhdl library 'pci32_v5_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 24.43 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/pci32_v5_0_12".

Compiling verilog library 'pci32_v5_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 24.69 % complete

Compiling vhdl library 'pci64_v5_0_11'...
compile_simlib: 1 error(s), 0 warning(s), 24.94 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/pci64_v5_0_11".

Compiling verilog library 'pci64_v5_0_11'...
compile_simlib: 1 error(s), 0 warning(s), 25.19 % complete

Compiling verilog library 'pcie_jtag_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 25.44 % complete

Compiling vhdl library 'pc_cfr_v6_0_7'...
compile_simlib: 1 error(s), 0 warning(s), 25.69 % complete

Compiling vhdl library 'pc_cfr_v6_1_3'...
compile_simlib: 1 error(s), 0 warning(s), 25.94 % complete

Compiling vhdl library 'pc_cfr_v6_2_1'...
compile_simlib: 1 error(s), 0 warning(s), 26.20 % complete

Compiling vhdl library 'picxo'...
compile_simlib: 1 error(s), 0 warning(s), 26.45 % complete

Compiling verilog library 'qdma_v3_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 26.70 % complete

Compiling vhdl library 'rama_v1_1_0_lib'...
compile_simlib: 1 error(s), 0 warning(s), 26.95 % complete

Compiling verilog library 'roe_framer_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 27.20 % complete

Compiling verilog library 'rst_vip_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 27.46 % complete

Compiling verilog library 'smartconnect_v1_0'...
compile_simlib: 1 error(s), 0 warning(s), 27.71 % complete

Compiling verilog library 'sd_fec_v1_0_1'...
compile_simlib: 1 error(s), 0 warning(s), 27.96 % complete

Compiling verilog library 'sem_ultra_v3_1_9'...
compile_simlib: 1 error(s), 0 warning(s), 28.21 % complete

Compiling verilog library 'sem_v4_1_11'...
compile_simlib: 1 error(s), 0 warning(s), 28.46 % complete

Compiling verilog library 'sim_clk_gen_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 28.72 % complete

Compiling verilog library 'sim_rst_gen_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 28.97 % complete

Compiling verilog library 'stm_v1_0'...
compile_simlib: 0 error(s), 40 warning(s), 29.22 % complete

Compiling verilog library 'stm_v1_0_0'...
compile_simlib: 0 error(s), 168 warning(s), 29.47 % complete

Compiling vhdl library 'system_cache_v4_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 29.72 % complete

Compiling verilog library 'ta_dma_v1_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 29.97 % complete

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
compile_simlib: 1 error(s), 0 warning(s), 30.23 % complete

Compiling verilog library 'ten_gig_eth_mac_v15_1_6'...
compile_simlib: 1 error(s), 0 warning(s), 30.48 % complete

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 30.73 % complete

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
compile_simlib: 1 error(s), 0 warning(s), 30.98 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/timer_sync_1588_v1_2_4".

Compiling verilog library 'timer_sync_1588_v1_2_4'...
compile_simlib: 1 error(s), 0 warning(s), 31.23 % complete

Compiling vhdl library 'tmr_inject_v1_0_3'...
compile_simlib: 0 error(s), 4 warning(s), 31.49 % complete

Compiling vhdl library 'tmr_manager_v1_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 31.74 % complete

Compiling vhdl library 'tmr_voter_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 31.99 % complete

Compiling vhdl library 'tsn_endpoint_ethernet_mac_block_v1_0_3'...
compile_simlib: 1 error(s), 0 warning(s), 32.24 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/tsn_endpoint_ethernet_mac_block_v1_0_3".

Compiling verilog library 'tsn_endpoint_ethernet_mac_block_v1_0_3'...
compile_simlib: 1 error(s), 0 warning(s), 32.49 % complete

Compiling vhdl library 'uhdsdi_gt_v1_0_3'...
compile_simlib: 1 error(s), 0 warning(s), 32.75 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/uhdsdi_gt_v1_0_3".

Compiling verilog library 'uhdsdi_gt_v1_0_3'...
compile_simlib: 0 error(s), 0 warning(s), 33.00 % complete

Compiling verilog library 'usxgmii_v1_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 33.25 % complete

Compiling verilog library 'util_idelay_ctrl_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 33.50 % complete

Compiling verilog library 'util_reduced_logic_v2_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 33.75 % complete

Compiling verilog library 'util_vector_logic_v2_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 34.01 % complete

Compiling vhdl library 'ba317'...
compile_simlib: 1 error(s), 0 warning(s), 34.26 % complete

Compiling verilog library 'vfb_v1_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 34.51 % complete

Compiling verilog library 'video_frame_crc_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 34.76 % complete

Compiling vhdl library 'vid_edid_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 35.01 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/vid_edid_v1_0_0".

Compiling verilog library 'vid_edid_v1_0_0'...
compile_simlib: 0 error(s), 2 warning(s), 35.26 % complete

Compiling vhdl library 'vid_phy_controller_v2_1_4'...
compile_simlib: 1 error(s), 0 warning(s), 35.52 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/vid_phy_controller_v2_1_4".

Compiling verilog library 'vid_phy_controller_v2_1_4'...
compile_simlib: 0 error(s), 0 warning(s), 35.77 % complete

Compiling vhdl library 'vid_phy_controller_v2_2_2'...
compile_simlib: 1 error(s), 0 warning(s), 36.02 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/vid_phy_controller_v2_2_2".

Compiling verilog library 'vid_phy_controller_v2_2_2'...
compile_simlib: 0 error(s), 0 warning(s), 36.27 % complete

Compiling verilog library 'v_axi4s_remap_v1_0_10'...
compile_simlib: 1 error(s), 0 warning(s), 36.52 % complete

Compiling verilog library 'v_csc_v1_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 36.78 % complete

Compiling vhdl library 'v_deinterlacer_v4_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 37.03 % complete

Compiling verilog library 'v_deinterlacer_v5_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 37.28 % complete

Compiling verilog library 'v_demosaic_v1_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 37.53 % complete

Compiling verilog library 'v_frmbuf_rd_v2_1_1'...
compile_simlib: 1 error(s), 0 warning(s), 37.78 % complete

Compiling verilog library 'v_frmbuf_wr_v2_1_1'...
compile_simlib: 1 error(s), 0 warning(s), 38.04 % complete

Compiling verilog library 'v_gamma_lut_v1_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 38.29 % complete

Compiling verilog library 'v_hcresampler_v1_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 38.54 % complete

Compiling verilog library 'v_hdmi_rx_v2_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 38.79 % complete

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 39.04 % complete

Compiling verilog library 'v_hdmi_tx_v2_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 39.29 % complete

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 39.55 % complete

Compiling verilog library 'v_hscaler_v1_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 39.80 % complete

Compiling verilog library 'v_letterbox_v1_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 40.05 % complete

Compiling verilog library 'v_mix_v3_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 40.30 % complete

Compiling verilog library 'v_multi_scaler_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 40.55 % complete

Compiling verilog library 'v_scenechange_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 40.81 % complete

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 41.06 % complete

Compiling verilog library 'v_smpte_sdi_v3_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 41.31 % complete

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 41.56 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/v_smpte_uhdsdi_rx_v1_0_0".

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 41.81 % complete

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 42.07 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/v_smpte_uhdsdi_tx_v1_0_0".

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 42.32 % complete

Compiling verilog library 'v_smpte_uhdsdi_v1_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 42.57 % complete

Compiling verilog library 'v_tpg_v7_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 42.82 % complete

Compiling verilog library 'v_tpg_v8_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 43.07 % complete

Compiling verilog library 'v_uhdsdi_audio_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 43.32 % complete

Compiling verilog library 'v_uhdsdi_audio_v1_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 43.58 % complete

Compiling verilog library 'v_uhdsdi_audio_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 43.83 % complete

Compiling verilog library 'v_uhdsdi_vidgen_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 44.08 % complete

Compiling verilog library 'v_vcresampler_v1_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 44.33 % complete

Compiling verilog library 'v_vid_in_axi4s_v4_0_9'...
compile_simlib: 0 error(s), 0 warning(s), 44.58 % complete

Compiling verilog library 'v_vscaler_v1_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 44.84 % complete

Compiling vhdl library 'xaui_v12_3_5'...
compile_simlib: 1 error(s), 0 warning(s), 45.09 % complete

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 45.34 % complete

Compiling vhdl library 'xbip_utils_v3_0_9'...
compile_simlib: 1 error(s), 0 warning(s), 45.59 % complete

Compiling verilog library 'xdma_v4_1_2'...
compile_simlib: 1 error(s), 0 warning(s), 45.84 % complete

Compiling verilog library 'xhmc_v1_0_8'...
compile_simlib: 1 error(s), 0 warning(s), 46.10 % complete

Compiling verilog library 'xlconcat_v2_1_1'...
compile_simlib: 0 error(s), 0 warning(s), 46.35 % complete

Compiling verilog library 'xlconstant_v1_1_5'...
compile_simlib: 0 error(s), 0 warning(s), 46.60 % complete

Compiling verilog library 'xlslice_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 46.85 % complete

Compiling verilog library 'xsdbm_v2_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 47.10 % complete

Compiling verilog library 'xsdbm_v3_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 47.36 % complete

Compiling verilog library 'xxv_ethernet_v2_4_2'...
compile_simlib: 1 error(s), 0 warning(s), 47.61 % complete

Compiling verilog library 'xxv_ethernet_v2_5_0'...
compile_simlib: 1 error(s), 0 warning(s), 47.86 % complete

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 48.36 % complete

Compiling vhdl library 'lib_fifo_v1_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 48.61 % complete

Compiling vhdl library 'axi_datamover_v5_1_20'...
compile_simlib: 1 error(s), 0 warning(s), 48.87 % complete

Compiling verilog library 'amm_axi_bridge_v1_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 49.12 % complete

Compiling verilog library 'axis_interconnect_v1_1_16'...
compile_simlib: 0 error(s), 0 warning(s), 49.37 % complete

Compiling verilog library 'ats_switch_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 49.62 % complete

Compiling verilog library 'audio_formatter_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 49.87 % complete

Compiling verilog library 'axi4stream_vip_v1_1_4'...
compile_simlib: 0 error(s), 0 warning(s), 50.13 % complete

Compiling vhdl library 'v_tc_v6_1_13'...
compile_simlib: 1 error(s), 0 warning(s), 50.38 % complete

Compiling verilog library 'v_axi4s_vid_out_v4_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 50.63 % complete

Compiling verilog library 'axi4svideo_bridge_v1_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 50.88 % complete

Compiling vhdl library 'axis_accelerator_adapter_v2_1_14'...
compile_simlib: 1 error(s), 0 warning(s), 51.13 % complete

Compiling verilog library 'axis_broadcaster_v1_1_17'...
compile_simlib: 0 error(s), 0 warning(s), 51.39 % complete

Compiling verilog library 'axis_clock_converter_v1_1_19'...
compile_simlib: 0 error(s), 0 warning(s), 51.64 % complete

Compiling verilog library 'axis_combiner_v1_1_16'...
compile_simlib: 0 error(s), 0 warning(s), 51.89 % complete

Compiling verilog library 'axis_data_fifo_v1_1_19'...
compile_simlib: 0 error(s), 0 warning(s), 52.14 % complete

Compiling verilog library 'axis_data_fifo_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 52.39 % complete

Compiling verilog library 'axis_register_slice_v1_1_18'...
compile_simlib: 0 error(s), 0 warning(s), 52.64 % complete

Compiling verilog library 'axis_dwidth_converter_v1_1_17'...
compile_simlib: 0 error(s), 0 warning(s), 52.90 % complete

Compiling verilog library 'axis_subset_converter_v1_1_18'...
compile_simlib: 0 error(s), 0 warning(s), 53.15 % complete

Compiling verilog library 'axis_switch_v1_1_18'...
compile_simlib: 0 error(s), 0 warning(s), 53.40 % complete

Compiling vhdl library 'axi_apb_bridge_v3_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 53.65 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 53.90 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_1_0'...
compile_simlib: 1 error(s), 0 warning(s), 54.16 % complete

Compiling vhdl library 'axi_sg_v4_1_11'...
compile_simlib: 1 error(s), 0 warning(s), 54.41 % complete

Compiling vhdl library 'axi_cdma_v4_1_18'...
compile_simlib: 1 error(s), 0 warning(s), 54.66 % complete

Compiling verilog library 'axi_clock_converter_v2_1_17'...
compile_simlib: 0 error(s), 0 warning(s), 54.91 % complete

Compiling verilog library 'axi_data_fifo_v2_1_17'...
compile_simlib: 0 error(s), 0 warning(s), 55.16 % complete

Compiling verilog library 'axi_register_slice_v2_1_18'...
compile_simlib: 0 error(s), 0 warning(s), 55.42 % complete

Compiling verilog library 'axi_crossbar_v2_1_19'...
compile_simlib: 0 error(s), 0 warning(s), 55.67 % complete

Compiling vhdl library 'axi_dma_v7_1_19'...
compile_simlib: 1 error(s), 0 warning(s), 55.92 % complete

Compiling verilog library 'axi_protocol_converter_v2_1_18'...
compile_simlib: 0 error(s), 0 warning(s), 56.17 % complete

Compiling verilog library 'axi_dwidth_converter_v2_1_18'...
compile_simlib: 0 error(s), 0 warning(s), 56.42 % complete

Compiling vhdl library 'axi_emc_v3_0_18'...
compile_simlib: 1 error(s), 1 warning(s), 56.68 % complete

Compiling vhdl library 'axi_epc_v2_0_21'...
compile_simlib: 1 error(s), 0 warning(s), 56.93 % complete

Compiling vhdl library 'lib_bmg_v1_0_11'...
compile_simlib: 0 error(s), 0 warning(s), 57.18 % complete

Compiling vhdl library 'axi_ethernetlite_v3_0_16'...
compile_simlib: 1 error(s), 0 warning(s), 57.43 % complete

Compiling vhdl library 'axi_ethernet_buffer_v2_0_19'...
compile_simlib: 1 error(s), 0 warning(s), 57.68 % complete

Compiling vhdl library 'axi_fifo_mm_s_v4_1_15'...
compile_simlib: 1 error(s), 0 warning(s), 57.93 % complete

Compiling vhdl library 'axi_fifo_mm_s_v4_2_0'...
compile_simlib: 1 error(s), 0 warning(s), 58.19 % complete

Compiling verilog library 'axi_firewall_v1_0_6'...
compile_simlib: 1 error(s), 0 warning(s), 58.44 % complete

Compiling vhdl library 'interrupt_control_v3_1_4'...
compile_simlib: 0 error(s), 0 warning(s), 58.69 % complete

Compiling vhdl library 'axi_gpio_v2_0_20'...
compile_simlib: 1 error(s), 0 warning(s), 58.94 % complete

Compiling vhdl library 'axi_hwicap_v3_0_22'...
compile_simlib: 1 error(s), 0 warning(s), 59.19 % complete

Compiling vhdl library 'axi_iic_v2_0_21'...
compile_simlib: 1 error(s), 0 warning(s), 59.45 % complete

Compiling vhdl library 'axi_intc_v4_1_12'...
compile_simlib: 1 error(s), 0 warning(s), 59.70 % complete

Compiling verilog library 'axi_interconnect_v1_7_15'...
compile_simlib: 0 error(s), 0 warning(s), 59.95 % complete

Compiling vhdl library 'axi_master_burst_v2_0_7'...
compile_simlib: 0 error(s), 0 warning(s), 60.20 % complete

Compiling vhdl library 'axi_msg_v1_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 60.45 % complete

Compiling vhdl library 'axi_mcdma_v1_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 60.71 % complete

Compiling verilog library 'axi_mm2s_mapper_v1_1_17'...
compile_simlib: 0 error(s), 0 warning(s), 60.96 % complete

Compiling verilog library 'axi_mmu_v2_1_16'...
compile_simlib: 0 error(s), 0 warning(s), 61.21 % complete

Compiling vhdl library 'axi_pcie_v2_9_0'...
compile_simlib: 1 error(s), 6 warning(s), 61.46 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/axi_pcie_v2_9_0".

Compiling verilog library 'axi_pcie_v2_9_0'...
compile_simlib: 0 error(s), 0 warning(s), 61.71 % complete

Compiling verilog library 'axi_protocol_checker_v2_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 61.96 % complete

Compiling vhdl library 'axi_quad_spi_v3_2_17'...
compile_simlib: 1 error(s), 0 warning(s), 62.22 % complete

Compiling verilog library 'axi_sideband_util_v1_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 62.47 % complete

Compiling vhdl library 'axi_tft_v2_0_21'...
compile_simlib: 0 error(s), 0 warning(s), 62.72 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/axi_tft_v2_0_21".

Compiling verilog library 'axi_tft_v2_0_21'...
compile_simlib: 0 error(s), 0 warning(s), 62.97 % complete

Compiling vhdl library 'axi_timebase_wdt_v3_0_10'...
compile_simlib: 1 error(s), 0 warning(s), 63.22 % complete

Compiling vhdl library 'axi_timer_v2_0_20'...
compile_simlib: 1 error(s), 0 warning(s), 63.48 % complete

Compiling vhdl library 'axi_traffic_gen_v2_0_19'...
compile_simlib: 0 error(s), 0 warning(s), 63.73 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/axi_traffic_gen_v2_0_19".

Compiling verilog library 'axi_traffic_gen_v2_0_19'...
compile_simlib: 0 error(s), 0 warning(s), 63.98 % complete

Compiling vhdl library 'axi_traffic_gen_v3_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 64.23 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/axi_traffic_gen_v3_0_4".

Compiling verilog library 'axi_traffic_gen_v3_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 64.48 % complete

Compiling vhdl library 'axi_uart16550_v2_0_20'...
compile_simlib: 1 error(s), 0 warning(s), 64.74 % complete

Compiling vhdl library 'axi_uartlite_v2_0_22'...
compile_simlib: 1 error(s), 0 warning(s), 64.99 % complete

Compiling vhdl library 'axi_usb2_device_v5_0_19'...
compile_simlib: 1 error(s), 0 warning(s), 65.24 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/axi_usb2_device_v5_0_19".

Compiling verilog library 'axi_usb2_device_v5_0_19'...
compile_simlib: 1 error(s), 0 warning(s), 65.49 % complete

Compiling vhdl library 'axi_utils_v2_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 65.74 % complete

Compiling vhdl library 'axi_vdma_v6_3_6'...
compile_simlib: 1 error(s), 0 warning(s), 65.99 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/axi_vdma_v6_3_6".

Compiling verilog library 'axi_vdma_v6_3_6'...
compile_simlib: 0 error(s), 0 warning(s), 66.25 % complete

Compiling vhdl library 'xbip_pipe_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 66.50 % complete

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 66.75 % complete

Compiling vhdl library 'xbip_addsub_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 67.00 % complete

Compiling vhdl library 'c_reg_fd_v12_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 67.25 % complete

Compiling vhdl library 'c_addsub_v12_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 67.51 % complete

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_20'...
compile_simlib: 1 error(s), 0 warning(s), 67.76 % complete

Compiling verilog library 'axi_vip_v1_1_4'...
compile_simlib: 0 error(s), 0 warning(s), 68.01 % complete

Compiling verilog library 'bs_switch_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 68.26 % complete

Compiling verilog library 'canfd_v2_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 68.51 % complete

Compiling vhdl library 'can_v5_0_21'...
compile_simlib: 1 error(s), 0 warning(s), 68.77 % complete

Compiling vhdl library 'cic_compiler_v4_0_13'...
compile_simlib: 1 error(s), 0 warning(s), 69.02 % complete

Compiling vhdl library 'xbip_bram18k_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 69.27 % complete

Compiling vhdl library 'mult_gen_v12_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 69.52 % complete

Compiling vhdl library 'cmpy_v6_0_16'...
compile_simlib: 1 error(s), 0 warning(s), 69.77 % complete

Compiling vhdl library 'c_mux_bit_v12_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 70.03 % complete

Compiling vhdl library 'c_shift_ram_v12_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 70.28 % complete

Compiling vhdl library 'c_mux_bus_v12_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 70.53 % complete

Compiling vhdl library 'c_gate_bit_v12_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 70.78 % complete

Compiling vhdl library 'xbip_counter_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 71.03 % complete

Compiling vhdl library 'c_counter_binary_v12_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 71.28 % complete

Compiling vhdl library 'c_compare_v12_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 71.54 % complete

Compiling vhdl library 'convolution_v9_0_13'...
compile_simlib: 1 error(s), 0 warning(s), 71.79 % complete

Compiling vhdl library 'cordic_v6_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 72.04 % complete

Compiling vhdl library 'cpri_v8_9_2'...
compile_simlib: 1 error(s), 0 warning(s), 72.29 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/cpri_v8_9_2".

Compiling verilog library 'cpri_v8_9_2'...
compile_simlib: 1 error(s), 0 warning(s), 72.54 % complete

Compiling vhdl library 'xbip_dsp48_acc_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 72.80 % complete

Compiling vhdl library 'xbip_accum_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 73.05 % complete

Compiling vhdl library 'c_accum_v12_0_12'...
compile_simlib: 1 error(s), 0 warning(s), 73.30 % complete

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 73.55 % complete

Compiling vhdl library 'dds_compiler_v6_0_17'...
compile_simlib: 1 error(s), 0 warning(s), 73.80 % complete

Compiling vhdl library 'dft_v4_0_15'...
compile_simlib: 1 error(s), 0 warning(s), 74.06 % complete

Compiling vhdl library 'dft_v4_1_0'...
compile_simlib: 1 error(s), 0 warning(s), 74.31 % complete

Compiling vhdl library 'displayport_v7_0_10'...
compile_simlib: 1 error(s), 0 warning(s), 74.56 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/displayport_v7_0_10".

Compiling verilog library 'displayport_v7_0_10'...
compile_simlib: 1 error(s), 0 warning(s), 74.81 % complete

Compiling vhdl library 'displayport_v8_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 75.06 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/displayport_v8_0_2".

Compiling verilog library 'displayport_v8_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 75.31 % complete

Compiling vhdl library 'displayport_v8_1_0'...
compile_simlib: 1 error(s), 0 warning(s), 75.57 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/displayport_v8_1_0".

Compiling verilog library 'displayport_v8_1_0'...
compile_simlib: 1 error(s), 0 warning(s), 75.82 % complete

Compiling vhdl library 'displayport_v9_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 76.07 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/displayport_v9_0_0".

Compiling verilog library 'displayport_v9_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 76.32 % complete

Compiling vhdl library 'xbip_dsp48_mult_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 76.57 % complete

Compiling vhdl library 'floating_point_v7_0_15'...
compile_simlib: 1 error(s), 0 warning(s), 76.83 % complete

Compiling vhdl library 'div_gen_v5_1_14'...
compile_simlib: 1 error(s), 0 warning(s), 77.08 % complete

Compiling vhdl library 'fir_compiler_v5_2_5'...
compile_simlib: 1 error(s), 0 warning(s), 77.33 % complete

Compiling vhdl library 'duc_ddc_compiler_v3_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 77.58 % complete

Compiling verilog library 'ernic_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 77.83 % complete

Compiling verilog library 'etrnic_v1_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 78.09 % complete

Compiling verilog library 'etrnic_v1_1_1'...
compile_simlib: 1 error(s), 0 warning(s), 78.34 % complete

Compiling verilog library 'fc32_rs_fec_v1_0_8'...
compile_simlib: 1 error(s), 0 warning(s), 78.59 % complete

Compiling verilog library 'fec_5g_common_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 78.84 % complete

Compiling verilog library 'fec_5g_common_v1_1_0'...
compile_simlib: 1 error(s), 0 warning(s), 79.09 % complete

Compiling vhdl library 'fir_compiler_v7_2_11'...
compile_simlib: 1 error(s), 0 warning(s), 79.35 % complete

Compiling verilog library 'flexo_100g_rs_fec_v1_0_8'...
compile_simlib: 1 error(s), 0 warning(s), 79.60 % complete

Compiling vhdl library 'floating_point_v7_1_7'...
compile_simlib: 1 error(s), 0 warning(s), 79.85 % complete

Compiling vhdl library 'g709_rs_encoder_v2_2_5'...
compile_simlib: 1 error(s), 0 warning(s), 80.10 % complete

Compiling vhdl library 'rs_toolbox_v9_0_6'...
compile_simlib: 1 error(s), 0 warning(s), 80.35 % complete

Compiling vhdl library 'g709_rs_decoder_v2_2_7'...
compile_simlib: 1 error(s), 0 warning(s), 80.60 % complete

Compiling vhdl library 'g709_fec_v2_3_4'...
compile_simlib: 1 error(s), 0 warning(s), 80.86 % complete

Compiling vhdl library 'g709_fec_v2_4_0'...
compile_simlib: 1 error(s), 0 warning(s), 81.11 % complete

Compiling vhdl library 'g975_efec_i4_v1_0_16'...
compile_simlib: 1 error(s), 0 warning(s), 81.36 % complete

Compiling vhdl library 'g975_efec_i7_v2_0_17'...
compile_simlib: 1 error(s), 0 warning(s), 81.61 % complete

Compiling verilog library 'ieee802d3_200g_rs_fec_v1_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 81.86 % complete

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_10'...
compile_simlib: 1 error(s), 0 warning(s), 82.12 % complete

Compiling verilog library 'ieee802d3_400g_rs_fec_v1_0_4'...
compile_simlib: 1 error(s), 0 warning(s), 82.37 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_10'...
compile_simlib: 1 error(s), 0 warning(s), 82.62 % complete

Compiling verilog library 'ieee802d3_rs_fec_v1_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 82.87 % complete

Compiling verilog library 'ieee802d3_rs_fec_v2_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 83.12 % complete

Compiling verilog library 'ldpc_v2_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 83.38 % complete

Compiling vhdl library 'lte_3gpp_channel_estimator_v2_0_15'...
compile_simlib: 1 error(s), 0 warning(s), 83.63 % complete

Compiling vhdl library 'lte_3gpp_mimo_decoder_v3_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 83.88 % complete

Compiling vhdl library 'lte_3gpp_mimo_encoder_v4_0_13'...
compile_simlib: 1 error(s), 0 warning(s), 84.13 % complete

Compiling vhdl library 'tcc_encoder_3gpplte_v4_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 84.38 % complete

Compiling vhdl library 'lte_dl_channel_encoder_v3_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 84.63 % complete

Compiling vhdl library 'xfft_v7_2_8'...
compile_simlib: 1 error(s), 0 warning(s), 84.89 % complete

Compiling vhdl library 'lte_fft_v2_0_17'...
compile_simlib: 1 error(s), 0 warning(s), 85.14 % complete

Compiling vhdl library 'xbip_dsp48_multacc_v3_0_5'...
compile_simlib: 1 error(s), 0 warning(s), 85.39 % complete

Compiling vhdl library 'lte_pucch_receiver_v2_0_15'...
compile_simlib: 1 error(s), 0 warning(s), 85.64 % complete

Compiling vhdl library 'xbip_multadd_v3_0_13'...
compile_simlib: 1 error(s), 0 warning(s), 85.89 % complete

Compiling vhdl library 'lte_rach_detector_v3_1_4'...
compile_simlib: 1 error(s), 0 warning(s), 86.15 % complete

Compiling vhdl library 'lte_ul_channel_decoder_v4_0_15'...
compile_simlib: 1 error(s), 0 warning(s), 86.40 % complete

Compiling vhdl library 'mailbox_v2_1_11'...
compile_simlib: 1 error(s), 0 warning(s), 86.65 % complete

Compiling vhdl library 'mdm_v3_2_15'...
compile_simlib: 1 error(s), 0 warning(s), 86.90 % complete

Compiling vhdl library 'iomodule_v3_0'...
compile_simlib: 1 error(s), 0 warning(s), 87.15 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0'...
compile_simlib: 1 error(s), 0 warning(s), 87.41 % complete

Compiling vhdl library 'lmb_v10_v3_0'...
compile_simlib: 0 error(s), 0 warning(s), 87.66 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0'...
compile_simlib: 0 error(s), 0 warning(s), 87.91 % complete

Compiling vhdl library 'mdm_v3_2'...
compile_simlib: 1 error(s), 0 warning(s), 88.16 % complete

Compiling vhdl library 'microblaze_mcs_v2_3_6'...
compile_simlib: 1 error(s), 0 warning(s), 88.41 % complete

Compiling verilog library 'multi_channel_25g_rs_fec_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 88.66 % complete

Compiling verilog library 'polar_v1_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 88.92 % complete

Compiling vhdl library 'prc_v1_3_1'...
compile_simlib: 1 error(s), 0 warning(s), 89.17 % complete

Compiling verilog library 'processing_system7_vip_v1_0_6'...
compile_simlib: 0 error(s), 0 warning(s), 89.42 % complete

Compiling vhdl library 'proc_sys_reset_v5_0_13'...
compile_simlib: 1 error(s), 0 warning(s), 89.67 % complete

Compiling vhdl library 'pr_axi_shutdown_manager_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 89.92 % complete

Compiling vhdl library 'pr_bitstream_monitor_v1_0_0'...
compile_simlib: 1 error(s), 0 warning(s), 90.18 % complete

Compiling vhdl library 'pr_decoupler_v1_0_7'...
compile_simlib: 1 error(s), 0 warning(s), 90.43 % complete

Compiling vhdl library 'quadsgmii_v3_4_5'...
compile_simlib: 1 error(s), 0 warning(s), 90.68 % complete

Compiling vhdl library 'rs_decoder_v9_0_15'...
compile_simlib: 1 error(s), 0 warning(s), 90.93 % complete

Compiling vhdl library 'rs_encoder_v9_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 91.18 % complete

Compiling vhdl library 'rxaui_v4_4_5'...
compile_simlib: 1 error(s), 0 warning(s), 91.44 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/rxaui_v4_4_5".

Compiling verilog library 'rxaui_v4_4_5'...
compile_simlib: 1 error(s), 0 warning(s), 91.69 % complete

Compiling verilog library 'sd_fec_v1_1_2'...
compile_simlib: 1 error(s), 0 warning(s), 91.94 % complete

Compiling vhdl library 'sid_v8_0_13'...
compile_simlib: 1 error(s), 0 warning(s), 92.19 % complete

Compiling vhdl library 'spdif_v2_0_20'...
compile_simlib: 1 error(s), 0 warning(s), 92.44 % complete

Compiling vhdl library 'srio_gen2_v4_1_5'...
compile_simlib: 1 error(s), 0 warning(s), 92.70 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/srio_gen2_v4_1_5".

Compiling verilog library 'srio_gen2_v4_1_5'...
compile_simlib: 1 error(s), 0 warning(s), 92.95 % complete

Compiling vhdl library 'switch_core_top_v1_0_6'...
compile_simlib: 1 error(s), 0 warning(s), 93.20 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/switch_core_top_v1_0_6".

Compiling verilog library 'switch_core_top_v1_0_6'...
compile_simlib: 1 error(s), 0 warning(s), 93.45 % complete

Compiling vhdl library 'tcc_decoder_3gppmm_v2_0_17'...
compile_simlib: 1 error(s), 0 warning(s), 93.70 % complete

Compiling vhdl library 'tcc_encoder_3gpp_v5_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 93.95 % complete

Compiling vhdl library 'tmr_comparator_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 94.21 % complete

Compiling vhdl library 'tmr_sem_v1_0_6'...
compile_simlib: 1 error(s), 0 warning(s), 94.46 % complete

Compiling vhdl library 'tri_mode_ethernet_mac_v9_0_13'...
compile_simlib: 1 error(s), 0 warning(s), 94.71 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/tri_mode_ethernet_mac_v9_0_13".

Compiling verilog library 'tri_mode_ethernet_mac_v9_0_13'...
compile_simlib: 1 error(s), 0 warning(s), 94.96 % complete

Compiling vhdl library 'tsn_temac_v1_0_3'...
compile_simlib: 1 error(s), 0 warning(s), 95.21 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/tsn_temac_v1_0_3".

Compiling verilog library 'tsn_temac_v1_0_3'...
compile_simlib: 1 error(s), 0 warning(s), 95.47 % complete

Compiling verilog library 'videoaxi4s_bridge_v1_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 95.72 % complete

Compiling vhdl library 'viterbi_v9_1_10'...
compile_simlib: 1 error(s), 0 warning(s), 95.97 % complete

Compiling vhdl library 'v_ccm_v6_0_15'...
compile_simlib: 1 error(s), 0 warning(s), 96.22 % complete

Compiling vhdl library 'v_cfa_v7_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 96.47 % complete

Compiling vhdl library 'v_cresample_v4_0_14'...
compile_simlib: 1 error(s), 0 warning(s), 96.73 % complete

Compiling vhdl library 'v_dual_splitter_v1_0_9'...
compile_simlib: 1 error(s), 0 warning(s), 96.98 % complete
** Warning: (vlib-34) Library already exists at "D:/Xilinx/Vivado/2018.3/lib/v_dual_splitter_v1_0_9".

Compiling verilog library 'v_dual_splitter_v1_0_9'...
compile_simlib: 0 error(s), 0 warning(s), 97.23 % complete

Compiling vhdl library 'v_enhance_v8_0_15'...
compile_simlib: 1 error(s), 0 warning(s), 97.48 % complete

Compiling vhdl library 'v_gamma_v7_0_15'...
compile_simlib: 1 error(s), 0 warning(s), 97.73 % complete

Compiling vhdl library 'v_osd_v6_0_16'...
compile_simlib: 1 error(s), 0 warning(s), 97.98 % complete

Compiling vhdl library 'v_rgb2ycrcb_v7_1_13'...
compile_simlib: 1 error(s), 0 warning(s), 98.24 % complete

Compiling verilog library 'v_vid_sdi_tx_bridge_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 98.49 % complete

Compiling vhdl library 'v_ycrcb2rgb_v7_1_13'...
compile_simlib: 1 error(s), 0 warning(s), 98.74 % complete

Compiling vhdl library 'xbip_dsp48_macro_v3_0_16'...
compile_simlib: 1 error(s), 0 warning(s), 98.99 % complete

Compiling vhdl library 'xfft_v9_0_16'...
compile_simlib: 1 error(s), 0 warning(s), 99.24 % complete

Compiling vhdl library 'xfft_v9_1_1'...
compile_simlib: 1 error(s), 0 warning(s), 99.50 % complete

Compiling verilog library 'xsdbs_v1_0_2'...
compile_simlib: 1 error(s), 0 warning(s), 99.75 % complete

Compiling verilog library 'zynq_ultra_ps_e_vip_v1_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 100.00 % complete

***********************************************************************************************************************
*                                             COMPILATION SUMMARY                                                     *
*                                                                                                                     *
*  Simulator used: modelsim                                                                                           *
*  Compiled on: Sun Nov 27 14:56:43 2022                                                                              *
*                                                                                                                     *
***********************************************************************************************************************
*  Library                                | Language |          Mapped Library Name           | Error(s) | Warning(s) *
*---------------------------------------------------------------------------------------------------------------------*
*  secureip                               | verilog  | secureip                               | 2        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | vhdl     | unisim                                 | 3        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | vhdl     | unimacro                               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | vhdl     | unifast                                | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | verilog  | unisims_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | verilog  | unimacro_ver                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | verilog  | unifast_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  simprim                                | verilog  | simprims_ver                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | vhdl     | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | verilog  | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xilinx_vip                             | verilog  | xilinx_vip                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ahblite_axi_bridge_v3_0_13             | vhdl     | ahblite_axi_bridge_v3_0_13             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_clock_recovery_v1_0              | verilog  | audio_clock_recovery_v1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_tpg_v1_0_0                       | verilog  | audio_tpg_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v1_0_0                      | verilog  | av_pat_gen_v1_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_infrastructure_v1_1_0             | verilog  | axis_infrastructure_v1_1_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v2_0_2           | verilog  | axis_protocol_checker_v2_0_2           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ahblite_bridge_v3_0_15             | vhdl     | axi_ahblite_bridge_v3_0_15             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_amm_bridge_v1_0_8                  | verilog  | axi_amm_bridge_v1_0_8                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_chip2chip_v5_0_4                   | verilog  | axi_chip2chip_v5_0_4                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_infrastructure_v1_1_0              | verilog  | axi_infrastructure_v1_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_jtag_v1_0_0                        | verilog  | axi_jtag_v1_0_0                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0_4                   | vhdl     | axi_lite_ipif_v3_0_4                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie3_v3_0_8                       | verilog  | axi_pcie3_v3_0_8                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_perf_mon_v5_0_20                   | verilog  | axi_perf_mon_v5_0_20                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_3_6                     | verilog  | blk_mem_gen_v8_3_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_4_2                     | verilog  | blk_mem_gen_v8_4_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | vhdl     | bsip_v1_1_0                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | verilog  | bsip_v1_1_0                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_mux_v1_0_0                          | verilog  | bs_mux_v1_0_0                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_vip_v1_0_2                         | verilog  | clk_vip_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_4_4                     | verilog  | cmac_usplus_v2_4_4                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_5_0                     | verilog  | cmac_usplus_v2_5_0                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_3_4                            | verilog  | cmac_v2_3_4                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_4_0                            | verilog  | cmac_v2_4_0                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  compact_gt_v1_0_4                      | vhdl     | compact_gt_v1_0_4                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dist_mem_gen_v8_0_12                   | verilog  | dist_mem_gen_v8_0_12                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ecc_v2_0_12                            | verilog  | ecc_v2_0_12                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emc_common_v3_0_5                      | vhdl     | emc_common_v3_0_5                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_0_2               | vhdl     | ethernet_1_10_25g_v2_0_2               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_0_2               | verilog  | ethernet_1_10_25g_v2_0_2               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_1_1               | vhdl     | ethernet_1_10_25g_v2_1_1               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_1_1               | verilog  | ethernet_1_10_25g_v2_1_1               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_2_0               | vhdl     | ethernet_1_10_25g_v2_2_0               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_2_0               | verilog  | ethernet_1_10_25g_v2_2_0               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_0_6                 | vhdl     | fifo_generator_v13_0_6                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | vhdl     | fifo_generator_v13_1_4                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | verilog  | fifo_generator_v13_1_4                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_3                 | vhdl     | fifo_generator_v13_2_3                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_3                 | verilog  | fifo_generator_v13_2_3                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fit_timer_v2_0_9                       | vhdl     | fit_timer_v2_0_9                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  generic_baseblocks_v2_1_0              | verilog  | generic_baseblocks_v2_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gigantic_mux                           | verilog  | gigantic_mux                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_5           | vhdl     | gig_ethernet_pcs_pma_v16_1_5           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_5           | verilog  | gig_ethernet_pcs_pma_v16_1_5           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gmii_to_rgmii_v4_0_7                   | vhdl     | gmii_to_rgmii_v4_0_7                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_5_4             | verilog  | gtwizard_ultrascale_v1_5_4             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_6_10            | verilog  | gtwizard_ultrascale_v1_6_10            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_7_5             | verilog  | gtwizard_ultrascale_v1_7_5             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm_v1_0_2                             | verilog  | hbm_v1_0_2                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_v1_0_3                   | verilog  | hdcp22_cipher_v1_0_3                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_rng_v1_0_1                      | verilog  | hdcp22_rng_v1_0_1                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_keymngmt_blk_v1_0_0               | verilog  | hdcp_keymngmt_blk_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_v1_0_3                            | verilog  | hdcp_v1_0_3                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_2_3         | verilog  | high_speed_selectio_wiz_v3_2_3         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_3_1         | verilog  | high_speed_selectio_wiz_v3_3_1         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_4_1         | verilog  | high_speed_selectio_wiz_v3_4_1         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_5_0         | verilog  | high_speed_selectio_wiz_v3_5_0         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_receiver_v1_0_2                    | verilog  | i2s_receiver_v1_0_2                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_transmitter_v1_0_2                 | verilog  | i2s_transmitter_v1_0_2                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ibert_lib_v1_0_5                       | verilog  | ibert_lib_v1_0_5                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_clause74_fec_v1_0_2          | verilog  | ieee802d3_clause74_fec_v1_0_2          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  interlaken_v2_4_2                      | verilog  | interlaken_v2_4_2                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  in_system_ibert_v1_0_8                 | verilog  | in_system_ibert_v1_0_8                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_1_4                        | vhdl     | iomodule_v3_1_4                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204c_v4_0_0                        | verilog  | jesd204c_v4_0_0                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204_v7_2_4                         | verilog  | jesd204_v7_2_4                         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jtag_axi                               | verilog  | jtag_axi                               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_cdc_v1_0_2                         | vhdl     | lib_cdc_v1_0_2                         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_pkg_v1_0_2                         | vhdl     | lib_pkg_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0_15              | vhdl     | lmb_bram_if_cntlr_v4_0_15              | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0_9                         | vhdl     | lmb_v10_v3_0_9                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ltlib_v1_0_0                           | verilog  | ltlib_v1_0_0                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v1_0_0                      | verilog  | lut_buffer_v1_0_0                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v2_0_0                      | verilog  | lut_buffer_v2_0_0                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_3_4                      | verilog  | l_ethernet_v2_3_4                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_4_0                      | verilog  | l_ethernet_v2_4_0                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mammoth_transcode_v1_0_0               | verilog  | mammoth_transcode_v1_0_0               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v10_0_7                     | vhdl     | microblaze_v10_0_7                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v11_0_0                     | vhdl     | microblaze_v11_0_0                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v9_5_4                      | vhdl     | microblaze_v9_5_4                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mii_to_rmii_v2_0_20                    | vhdl     | mii_to_rmii_v2_0_20                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_rx_ctrl_v1_0_8               | verilog  | mipi_csi2_rx_ctrl_v1_0_8               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_tx_ctrl_v1_0_4               | verilog  | mipi_csi2_tx_ctrl_v1_0_4               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dphy_v4_1_2                       | verilog  | mipi_dphy_v4_1_2                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dsi_tx_ctrl_v1_0_7                | verilog  | mipi_dsi_tx_ctrl_v1_0_7                | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mutex_v2_1_10                          | vhdl     | mutex_v2_1_10                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  nvmehc_v1_0_0                          | verilog  | nvmehc_v1_0_0                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  oddr_v1_0_0                            | verilog  | oddr_v1_0_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_12                          | vhdl     | pci32_v5_0_12                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_12                          | verilog  | pci32_v5_0_12                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_11                          | vhdl     | pci64_v5_0_11                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_11                          | verilog  | pci64_v5_0_11                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_jtag_v1_0_0                       | verilog  | pcie_jtag_v1_0_0                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_0_7                          | vhdl     | pc_cfr_v6_0_7                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_1_3                          | vhdl     | pc_cfr_v6_1_3                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_2_1                          | vhdl     | pc_cfr_v6_2_1                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  picxo                                  | vhdl     | picxo                                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  qdma_v3_0_0                            | verilog  | qdma_v3_0_0                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rama_v1_1_0_lib                        | vhdl     | rama_v1_1_0_lib                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  roe_framer_v1_0_0                      | verilog  | roe_framer_v1_0_0                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rst_vip_v1_0_2                         | verilog  | rst_vip_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  smartconnect_v1_0                      | verilog  | smartconnect_v1_0                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_0_1                          | verilog  | sd_fec_v1_0_1                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_ultra_v3_1_9                       | verilog  | sem_ultra_v3_1_9                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_v4_1_11                            | verilog  | sem_v4_1_11                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_clk_gen_v1_0_2                     | verilog  | sim_clk_gen_v1_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_rst_gen_v1_0_2                     | verilog  | sim_rst_gen_v1_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  stm_v1_0                               | verilog  | stm_v1_0                               | 0        | 40         *
*---------------------------------------------------------------------------------------------------------------------*
*  stm_v1_0_0                             | verilog  | stm_v1_0_0                             | 0        | 168        *
*---------------------------------------------------------------------------------------------------------------------*
*  system_cache_v4_0_5                    | vhdl     | system_cache_v4_0_5                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ta_dma_v1_0_2                          | verilog  | ta_dma_v1_0_2                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gpplte_v3_0_6             | vhdl     | tcc_decoder_3gpplte_v3_0_6             | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_mac_v15_1_6                | verilog  | ten_gig_eth_mac_v15_1_6                | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_pcs_pma_v6_0_14            | verilog  | ten_gig_eth_pcs_pma_v6_0_14            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | vhdl     | timer_sync_1588_v1_2_4                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | verilog  | timer_sync_1588_v1_2_4                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_inject_v1_0_3                      | vhdl     | tmr_inject_v1_0_3                      | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_manager_v1_0_4                     | vhdl     | tmr_manager_v1_0_4                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_voter_v1_0_2                       | vhdl     | tmr_voter_v1_0_2                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_3 | vhdl     | tsn_endpoint_ethernet_mac_block_v1_0_3 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_3 | verilog  | tsn_endpoint_ethernet_mac_block_v1_0_3 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_3                       | vhdl     | uhdsdi_gt_v1_0_3                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_3                       | verilog  | uhdsdi_gt_v1_0_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_0_4                         | verilog  | usxgmii_v1_0_4                         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_idelay_ctrl_v1_0_1                | verilog  | util_idelay_ctrl_v1_0_1                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_reduced_logic_v2_0_4              | verilog  | util_reduced_logic_v2_0_4              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_vector_logic_v2_0_1               | verilog  | util_vector_logic_v2_0_1               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ba317                                  | vhdl     | ba317                                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vfb_v1_0_12                            | verilog  | vfb_v1_0_12                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  video_frame_crc_v1_0_1                 | verilog  | video_frame_crc_v1_0_1                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | vhdl     | vid_edid_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | verilog  | vid_edid_v1_0_0                        | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_4              | vhdl     | vid_phy_controller_v2_1_4              | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_4              | verilog  | vid_phy_controller_v2_1_4              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_2              | vhdl     | vid_phy_controller_v2_2_2              | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_2              | verilog  | vid_phy_controller_v2_2_2              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_remap_v1_0_10                  | verilog  | v_axi4s_remap_v1_0_10                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_csc_v1_0_12                          | verilog  | v_csc_v1_0_12                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v4_0_12                 | vhdl     | v_deinterlacer_v4_0_12                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v5_0_12                 | verilog  | v_deinterlacer_v5_0_12                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_demosaic_v1_0_4                      | verilog  | v_demosaic_v1_0_4                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_1_1                     | verilog  | v_frmbuf_rd_v2_1_1                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_1_1                     | verilog  | v_frmbuf_wr_v2_1_1                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_lut_v1_0_4                     | verilog  | v_gamma_lut_v1_0_4                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hcresampler_v1_0_12                  | verilog  | v_hcresampler_v1_0_12                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v2_0_0                       | verilog  | v_hdmi_rx_v2_0_0                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v3_0_0                       | verilog  | v_hdmi_rx_v3_0_0                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v2_0_0                       | verilog  | v_hdmi_tx_v2_0_0                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v3_0_0                       | verilog  | v_hdmi_tx_v3_0_0                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hscaler_v1_0_12                      | verilog  | v_hscaler_v1_0_12                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_letterbox_v1_0_12                    | verilog  | v_letterbox_v1_0_12                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v3_0_2                           | verilog  | v_mix_v3_0_2                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_multi_scaler_v1_0_0                  | verilog  | v_multi_scaler_v1_0_0                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_scenechange_v1_0_0                   | verilog  | v_scenechange_v1_0_0                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_sdi_rx_vid_bridge_v2_0_0             | verilog  | v_sdi_rx_vid_bridge_v2_0_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_sdi_v3_0_8                     | verilog  | v_smpte_sdi_v3_0_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | vhdl     | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | verilog  | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | vhdl     | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | verilog  | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_v1_0_6                  | verilog  | v_smpte_uhdsdi_v1_0_6                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v7_0_12                          | verilog  | v_tpg_v7_0_12                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v8_0_0                           | verilog  | v_tpg_v8_0_0                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v1_0_0                  | verilog  | v_uhdsdi_audio_v1_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v1_1_0                  | verilog  | v_uhdsdi_audio_v1_1_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v2_0_0                  | verilog  | v_uhdsdi_audio_v2_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_vidgen_v1_0_1                 | verilog  | v_uhdsdi_vidgen_v1_0_1                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vcresampler_v1_0_12                  | verilog  | v_vcresampler_v1_0_12                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v4_0_9                  | verilog  | v_vid_in_axi4s_v4_0_9                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vscaler_v1_0_12                      | verilog  | v_vscaler_v1_0_12                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xaui_v12_3_5                           | vhdl     | xaui_v12_3_5                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_wrapper_v3_0_4              | vhdl     | xbip_dsp48_wrapper_v3_0_4              | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_utils_v3_0_9                      | vhdl     | xbip_utils_v3_0_9                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdma_v4_1_2                            | verilog  | xdma_v4_1_2                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xhmc_v1_0_8                            | verilog  | xhmc_v1_0_8                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconcat_v2_1_1                        | verilog  | xlconcat_v2_1_1                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconstant_v1_1_5                      | verilog  | xlconstant_v1_1_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlslice_v1_0_1                         | verilog  | xlslice_v1_0_1                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v2_0_0                           | verilog  | xsdbm_v2_0_0                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v3_0_0                           | verilog  | xsdbm_v3_0_0                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v2_4_2                    | verilog  | xxv_ethernet_v2_4_2                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v2_5_0                    | verilog  | xxv_ethernet_v2_5_0                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_srl_fifo_v1_0_2                    | vhdl     | lib_srl_fifo_v1_0_2                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_fifo_v1_0_12                       | vhdl     | lib_fifo_v1_0_12                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_datamover_v5_1_20                  | vhdl     | axi_datamover_v5_1_20                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  amm_axi_bridge_v1_0_4                  | verilog  | amm_axi_bridge_v1_0_4                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_interconnect_v1_1_16              | verilog  | axis_interconnect_v1_1_16              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ats_switch_v1_0_1                      | verilog  | ats_switch_v1_0_1                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_formatter_v1_0_0                 | verilog  | audio_formatter_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_1_4                  | verilog  | axi4stream_vip_v1_1_4                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_1_13                           | vhdl     | v_tc_v6_1_13                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_vid_out_v4_0_10                | verilog  | v_axi4s_vid_out_v4_0_10                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4svideo_bridge_v1_0_10              | verilog  | axi4svideo_bridge_v1_0_10              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_accelerator_adapter_v2_1_14       | vhdl     | axis_accelerator_adapter_v2_1_14       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_broadcaster_v1_1_17               | verilog  | axis_broadcaster_v1_1_17               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_clock_converter_v1_1_19           | verilog  | axis_clock_converter_v1_1_19           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_combiner_v1_1_16                  | verilog  | axis_combiner_v1_1_16                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v1_1_19                 | verilog  | axis_data_fifo_v1_1_19                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v2_0_0                  | verilog  | axis_data_fifo_v2_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_register_slice_v1_1_18            | verilog  | axis_register_slice_v1_1_18            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_v1_1_17          | verilog  | axis_dwidth_converter_v1_1_17          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_subset_converter_v1_1_18          | verilog  | axis_subset_converter_v1_1_18          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_v1_1_18                    | verilog  | axis_switch_v1_1_18                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_apb_bridge_v3_0_14                 | vhdl     | axi_apb_bridge_v3_0_14                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_0_14                  | vhdl     | axi_bram_ctrl_v4_0_14                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_1_0                   | vhdl     | axi_bram_ctrl_v4_1_0                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sg_v4_1_11                         | vhdl     | axi_sg_v4_1_11                         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_cdma_v4_1_18                       | vhdl     | axi_cdma_v4_1_18                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_clock_converter_v2_1_17            | verilog  | axi_clock_converter_v2_1_17            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_data_fifo_v2_1_17                  | verilog  | axi_data_fifo_v2_1_17                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_register_slice_v2_1_18             | verilog  | axi_register_slice_v2_1_18             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_crossbar_v2_1_19                   | verilog  | axi_crossbar_v2_1_19                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dma_v7_1_19                        | vhdl     | axi_dma_v7_1_19                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_converter_v2_1_18         | verilog  | axi_protocol_converter_v2_1_18         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dwidth_converter_v2_1_18           | verilog  | axi_dwidth_converter_v2_1_18           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_emc_v3_0_18                        | vhdl     | axi_emc_v3_0_18                        | 1        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epc_v2_0_21                        | vhdl     | axi_epc_v2_0_21                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_bmg_v1_0_11                        | vhdl     | lib_bmg_v1_0_11                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernetlite_v3_0_16               | vhdl     | axi_ethernetlite_v3_0_16               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernet_buffer_v2_0_19            | vhdl     | axi_ethernet_buffer_v2_0_19            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_1_15                  | vhdl     | axi_fifo_mm_s_v4_1_15                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_2_0                   | vhdl     | axi_fifo_mm_s_v4_2_0                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_0_6                    | verilog  | axi_firewall_v1_0_6                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  interrupt_control_v3_1_4               | vhdl     | interrupt_control_v3_1_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_gpio_v2_0_20                       | vhdl     | axi_gpio_v2_0_20                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hwicap_v3_0_22                     | vhdl     | axi_hwicap_v3_0_22                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_iic_v2_0_21                        | vhdl     | axi_iic_v2_0_21                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1_12                       | vhdl     | axi_intc_v4_1_12                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_interconnect_v1_7_15               | verilog  | axi_interconnect_v1_7_15               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_master_burst_v2_0_7                | vhdl     | axi_master_burst_v2_0_7                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_msg_v1_0_4                         | vhdl     | axi_msg_v1_0_4                         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_0_4                       | vhdl     | axi_mcdma_v1_0_4                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mm2s_mapper_v1_1_17                | verilog  | axi_mm2s_mapper_v1_1_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mmu_v2_1_16                        | verilog  | axi_mmu_v2_1_16                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_9_0                        | vhdl     | axi_pcie_v2_9_0                        | 1        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_9_0                        | verilog  | axi_pcie_v2_9_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v2_0_4            | verilog  | axi_protocol_checker_v2_0_4            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_quad_spi_v3_2_17                   | vhdl     | axi_quad_spi_v3_2_17                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sideband_util_v1_0_2               | verilog  | axi_sideband_util_v1_0_2               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_21                        | vhdl     | axi_tft_v2_0_21                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_21                        | verilog  | axi_tft_v2_0_21                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timebase_wdt_v3_0_10               | vhdl     | axi_timebase_wdt_v3_0_10               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timer_v2_0_20                      | vhdl     | axi_timer_v2_0_20                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_19                | vhdl     | axi_traffic_gen_v2_0_19                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_19                | verilog  | axi_traffic_gen_v2_0_19                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_4                 | vhdl     | axi_traffic_gen_v3_0_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_4                 | verilog  | axi_traffic_gen_v3_0_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uart16550_v2_0_20                  | vhdl     | axi_uart16550_v2_0_20                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uartlite_v2_0_22                   | vhdl     | axi_uartlite_v2_0_22                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_19                | vhdl     | axi_usb2_device_v5_0_19                | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_19                | verilog  | axi_usb2_device_v5_0_19                | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_utils_v2_0_5                       | vhdl     | axi_utils_v2_0_5                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_6                        | vhdl     | axi_vdma_v6_3_6                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_6                        | verilog  | axi_vdma_v6_3_6                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_pipe_v3_0_5                       | vhdl     | xbip_pipe_v3_0_5                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_addsub_v3_0_5               | vhdl     | xbip_dsp48_addsub_v3_0_5               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_addsub_v3_0_5                     | vhdl     | xbip_addsub_v3_0_5                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_reg_fd_v12_0_5                       | vhdl     | c_reg_fd_v12_0_5                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_addsub_v12_0_12                      | vhdl     | c_addsub_v12_0_12                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vfifo_ctrl_v2_0_20                 | vhdl     | axi_vfifo_ctrl_v2_0_20                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_1_4                         | verilog  | axi_vip_v1_1_4                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_switch_v1_0_0                       | verilog  | bs_switch_v1_0_0                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  canfd_v2_0_0                           | verilog  | canfd_v2_0_0                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  can_v5_0_21                            | vhdl     | can_v5_0_21                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cic_compiler_v4_0_13                   | vhdl     | cic_compiler_v4_0_13                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_bram18k_v3_0_5                    | vhdl     | xbip_bram18k_v3_0_5                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mult_gen_v12_0_14                      | vhdl     | mult_gen_v12_0_14                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmpy_v6_0_16                           | vhdl     | cmpy_v6_0_16                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bit_v12_0_5                      | vhdl     | c_mux_bit_v12_0_5                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_shift_ram_v12_0_12                   | vhdl     | c_shift_ram_v12_0_12                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bus_v12_0_5                      | vhdl     | c_mux_bus_v12_0_5                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_gate_bit_v12_0_5                     | vhdl     | c_gate_bit_v12_0_5                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_counter_v3_0_5                    | vhdl     | xbip_counter_v3_0_5                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_counter_binary_v12_0_12              | vhdl     | c_counter_binary_v12_0_12              | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_compare_v12_0_5                      | vhdl     | c_compare_v12_0_5                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  convolution_v9_0_13                    | vhdl     | convolution_v9_0_13                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cordic_v6_0_14                         | vhdl     | cordic_v6_0_14                         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_9_2                            | vhdl     | cpri_v8_9_2                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_9_2                            | verilog  | cpri_v8_9_2                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_acc_v3_0_5                  | vhdl     | xbip_dsp48_acc_v3_0_5                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_accum_v3_0_5                      | vhdl     | xbip_accum_v3_0_5                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_accum_v12_0_12                       | vhdl     | c_accum_v12_0_12                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multadd_v3_0_5              | vhdl     | xbip_dsp48_multadd_v3_0_5              | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dds_compiler_v6_0_17                   | vhdl     | dds_compiler_v6_0_17                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_0_15                            | vhdl     | dft_v4_0_15                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_1_0                             | vhdl     | dft_v4_1_0                             | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_10                    | vhdl     | displayport_v7_0_10                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_10                    | verilog  | displayport_v7_0_10                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_0_2                     | vhdl     | displayport_v8_0_2                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_0_2                     | verilog  | displayport_v8_0_2                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_1_0                     | vhdl     | displayport_v8_1_0                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_1_0                     | verilog  | displayport_v8_1_0                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v9_0_0                     | vhdl     | displayport_v9_0_0                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v9_0_0                     | verilog  | displayport_v9_0_0                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_mult_v3_0_5                 | vhdl     | xbip_dsp48_mult_v3_0_5                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_0_15                 | vhdl     | floating_point_v7_0_15                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  div_gen_v5_1_14                        | vhdl     | div_gen_v5_1_14                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v5_2_5                    | vhdl     | fir_compiler_v5_2_5                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  duc_ddc_compiler_v3_0_14               | vhdl     | duc_ddc_compiler_v3_0_14               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ernic_v1_0_0                           | verilog  | ernic_v1_0_0                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  etrnic_v1_0_2                          | verilog  | etrnic_v1_0_2                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  etrnic_v1_1_1                          | verilog  | etrnic_v1_1_1                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fc32_rs_fec_v1_0_8                     | verilog  | fc32_rs_fec_v1_0_8                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_0_0                   | verilog  | fec_5g_common_v1_0_0                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_1_0                   | verilog  | fec_5g_common_v1_1_0                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v7_2_11                   | vhdl     | fir_compiler_v7_2_11                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  flexo_100g_rs_fec_v1_0_8               | verilog  | flexo_100g_rs_fec_v1_0_8               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_7                  | vhdl     | floating_point_v7_1_7                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_encoder_v2_2_5                 | vhdl     | g709_rs_encoder_v2_2_5                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_toolbox_v9_0_6                      | vhdl     | rs_toolbox_v9_0_6                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_decoder_v2_2_7                 | vhdl     | g709_rs_decoder_v2_2_7                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_3_4                        | vhdl     | g709_fec_v2_3_4                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_4_0                        | vhdl     | g709_fec_v2_4_0                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i4_v1_0_16                   | vhdl     | g975_efec_i4_v1_0_16                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i7_v2_0_17                   | vhdl     | g975_efec_i7_v2_0_17                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_200g_rs_fec_v1_0_4           | verilog  | ieee802d3_200g_rs_fec_v1_0_4           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_25g_rs_fec_v1_0_10           | verilog  | ieee802d3_25g_rs_fec_v1_0_10           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_400g_rs_fec_v1_0_4           | verilog  | ieee802d3_400g_rs_fec_v1_0_4           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v1_0_10           | verilog  | ieee802d3_50g_rs_fec_v1_0_10           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v1_0_14               | verilog  | ieee802d3_rs_fec_v1_0_14               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v2_0_2                | verilog  | ieee802d3_rs_fec_v2_0_2                | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_v2_0_2                            | verilog  | ldpc_v2_0_2                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_channel_estimator_v2_0_15     | vhdl     | lte_3gpp_channel_estimator_v2_0_15     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_decoder_v3_0_14          | vhdl     | lte_3gpp_mimo_decoder_v3_0_14          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_encoder_v4_0_13          | vhdl     | lte_3gpp_mimo_encoder_v4_0_13          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpplte_v4_0_14            | vhdl     | tcc_encoder_3gpplte_v4_0_14            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_dl_channel_encoder_v3_0_14         | vhdl     | lte_dl_channel_encoder_v3_0_14         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v7_2_8                            | vhdl     | xfft_v7_2_8                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_0_17                        | vhdl     | lte_fft_v2_0_17                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multacc_v3_0_5              | vhdl     | xbip_dsp48_multacc_v3_0_5              | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_pucch_receiver_v2_0_15             | vhdl     | lte_pucch_receiver_v2_0_15             | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_multadd_v3_0_13                   | vhdl     | xbip_multadd_v3_0_13                   | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_rach_detector_v3_1_4               | vhdl     | lte_rach_detector_v3_1_4               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_ul_channel_decoder_v4_0_15         | vhdl     | lte_ul_channel_decoder_v4_0_15         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mailbox_v2_1_11                        | vhdl     | mailbox_v2_1_11                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2_15                            | vhdl     | mdm_v3_2_15                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_0                          | vhdl     | iomodule_v3_0                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0                 | vhdl     | lmb_bram_if_cntlr_v4_0                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0                           | vhdl     | lmb_v10_v3_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0                     | vhdl     | axi_lite_ipif_v3_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2                               | vhdl     | mdm_v3_2                               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_mcs_v2_3_6                  | vhdl     | microblaze_mcs_v2_3_6                  | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  multi_channel_25g_rs_fec_v1_0_0        | verilog  | multi_channel_25g_rs_fec_v1_0_0        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  polar_v1_0_2                           | verilog  | polar_v1_0_2                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  prc_v1_3_1                             | vhdl     | prc_v1_3_1                             | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_vip_v1_0_6          | verilog  | processing_system7_vip_v1_0_6          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  proc_sys_reset_v5_0_13                 | vhdl     | proc_sys_reset_v5_0_13                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_axi_shutdown_manager_v1_0_0         | vhdl     | pr_axi_shutdown_manager_v1_0_0         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_bitstream_monitor_v1_0_0            | vhdl     | pr_bitstream_monitor_v1_0_0            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_decoupler_v1_0_7                    | vhdl     | pr_decoupler_v1_0_7                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  quadsgmii_v3_4_5                       | vhdl     | quadsgmii_v3_4_5                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_decoder_v9_0_15                     | vhdl     | rs_decoder_v9_0_15                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_encoder_v9_0_14                     | vhdl     | rs_encoder_v9_0_14                     | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_5                           | vhdl     | rxaui_v4_4_5                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_5                           | verilog  | rxaui_v4_4_5                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_1_2                          | verilog  | sd_fec_v1_1_2                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sid_v8_0_13                            | vhdl     | sid_v8_0_13                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  spdif_v2_0_20                          | vhdl     | spdif_v2_0_20                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_5                       | vhdl     | srio_gen2_v4_1_5                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_5                       | verilog  | srio_gen2_v4_1_5                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_6                 | vhdl     | switch_core_top_v1_0_6                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_6                 | verilog  | switch_core_top_v1_0_6                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gppmm_v2_0_17             | vhdl     | tcc_decoder_3gppmm_v2_0_17             | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpp_v5_0_14               | vhdl     | tcc_encoder_3gpp_v5_0_14               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_comparator_v1_0_2                  | vhdl     | tmr_comparator_v1_0_2                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_sem_v1_0_6                         | vhdl     | tmr_sem_v1_0_6                         | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_13          | vhdl     | tri_mode_ethernet_mac_v9_0_13          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_13          | verilog  | tri_mode_ethernet_mac_v9_0_13          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_3                       | vhdl     | tsn_temac_v1_0_3                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_3                       | verilog  | tsn_temac_v1_0_3                       | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  videoaxi4s_bridge_v1_0_5               | verilog  | videoaxi4s_bridge_v1_0_5               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  viterbi_v9_1_10                        | vhdl     | viterbi_v9_1_10                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ccm_v6_0_15                          | vhdl     | v_ccm_v6_0_15                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cfa_v7_0_14                          | vhdl     | v_cfa_v7_0_14                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cresample_v4_0_14                    | vhdl     | v_cresample_v4_0_14                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_9                 | vhdl     | v_dual_splitter_v1_0_9                 | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_9                 | verilog  | v_dual_splitter_v1_0_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_enhance_v8_0_15                      | vhdl     | v_enhance_v8_0_15                      | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_v7_0_15                        | vhdl     | v_gamma_v7_0_15                        | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_osd_v6_0_16                          | vhdl     | v_osd_v6_0_16                          | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_rgb2ycrcb_v7_1_13                    | vhdl     | v_rgb2ycrcb_v7_1_13                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_sdi_tx_bridge_v2_0_0             | verilog  | v_vid_sdi_tx_bridge_v2_0_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ycrcb2rgb_v7_1_13                    | vhdl     | v_ycrcb2rgb_v7_1_13                    | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_macro_v3_0_16               | vhdl     | xbip_dsp48_macro_v3_0_16               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_0_16                           | vhdl     | xfft_v9_0_16                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_1_1                            | vhdl     | xfft_v9_1_1                            | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbs_v1_0_2                           | verilog  | xsdbs_v1_0_2                           | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_vip_v1_0_4             | verilog  | zynq_ultra_ps_e_vip_v1_0_4             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*

ERROR: [Vivado 12-5602] compile_simlib failed to compile for modelsim with error in 287 libraries (cxl_error.log)
compile_simlib: Time (s): cpu = 00:00:43 ; elapsed = 00:23:13 . Memory (MB): peak = 3157.746 ; gain = 340.684
ERROR: [Common 17-39] 'compile_simlib' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:41:27 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/keypress.v ../../../../0001_project_beep.srcs/sources_1/new/pwm.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Compiling module keypress
# -- Compiling module pwm
# ** Error: ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v(43): (vlog-2730) Undefined variable: 'i'.
# 
# End time: 15:41:27 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: d:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./tb_beep_compile.do line 21
# d:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  \
# "../../../../0001_project_beep.srcs/sources_1/new/beep.v" \
# "../../../../0001_project_beep.srcs/sources_1/new/k..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:18 . Memory (MB): peak = 3157.746 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:18 . Memory (MB): peak = 3157.746 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:42:51 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/keypress.v ../../../../0001_project_beep.srcs/sources_1/new/pwm.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Skipping module keypress
# -- Skipping module pwm
# ** Error: ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v(43): (vlog-2730) Undefined variable: 'i'.
# 
# End time: 15:42:51 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: d:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./tb_beep_compile.do line 21
# d:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  \
# "../../../../0001_project_beep.srcs/sources_1/new/beep.v" \
# "../../../../0001_project_beep.srcs/sources_1/new/k..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3157.746 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3157.746 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property target_simulator XSim [current_project]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
ERROR: [VRFC 10-2989] 'i' is not declared [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v:43]
ERROR: [VRFC 10-2865] module 'tb_beep' ignored due to previous errors [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3157.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'beep' [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:23]
	Parameter TIMEOUT bound to: 999999 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'keypress' [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v:22]
	Parameter TIMEOUT bound to: 999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'keypress' (1#1) [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v:22]
INFO: [Synth 8-6157] synthesizing module 'pwm' [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (2#1) [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'beep' (3#1) [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3157.746 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3157.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3157.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/constrs_1/new/beep.xdc]
Finished Parsing XDC File [D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/constrs_1/new/beep.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_beep_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_beep
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 84e3ab761e3f475fbd9c4037eea745fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_beep_behav xil_defaultlib.tb_beep xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v" Line 23. Module beep(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 22. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v" Line 22. Module keypress(TIMEOUT=32'b01111100111) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v" Line 23. Module pwm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypress(TIMEOUT=32'b01111100111...
Compiling module xil_defaultlib.pwm
Compiling module xil_defaultlib.beep(TIMEOUT=32'b01111100111)
Compiling module xil_defaultlib.tb_beep
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_beep_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_beep_behav -key {Behavioral:sim_1:Functional:tb_beep} -tclbatch {tb_beep.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_beep.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_beep_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 20 us
run 20 us
run 20 us
run 20 us
run 20 us
set_property target_simulator ModelSim [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:46:16 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/keypress.v ../../../../0001_project_beep.srcs/sources_1/new/pwm.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Skipping module keypress
# -- Skipping module pwm
# -- Compiling module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 15:46:16 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:46:16 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:46:16 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Program launched (PID=69272)
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:58:31 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/keypress.v ../../../../0001_project_beep.srcs/sources_1/new/pwm.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Compiling module beep
# -- Skipping module keypress
# -- Skipping module pwm
# -- Skipping module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 15:58:31 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 15:58:31 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:58:31 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Program launched (PID=46380)
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:05:00 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/keypress.v ../../../../0001_project_beep.srcs/sources_1/new/pwm.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Compiling module beep
# -- Skipping module keypress
# -- Skipping module pwm
# -- Skipping module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 16:05:00 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:05:00 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:05:00 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3157.746 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Nov 27 16:06:22 2022] Launched synth_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Nov 27 16:07:00 2022] Launched impl_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/runme.log
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:09:46 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Compiling module beep
# -- Skipping module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 16:09:46 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:09:46 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:09:46 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Vivado Simulator 2018.3
Time resolution is 1 ps
export_ip_user_files -of_objects  [get_files D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v] -no_script -reset -force -quiet
remove_files  {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v}
add_files -norecurse {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm_gen.v D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/key_press.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:12:59 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/key_press.v ../../../../0001_project_beep.srcs/sources_1/new/pwm_gen.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Compiling module key_press
# -- Compiling module pwm_gen
# -- Skipping module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 16:12:59 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:12:59 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:12:59 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Vivado Simulator 2018.3
Time resolution is 1 ps
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:13:51 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/key_press.v ../../../../0001_project_beep.srcs/sources_1/new/pwm_gen.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Skipping module key_press
# -- Skipping module pwm_gen
# -- Skipping module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 16:13:51 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:13:51 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:13:51 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Program launched (PID=61136)
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Nov 27 16:17:32 2022] Launched synth_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Nov 27 16:18:01 2022] Launched impl_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 27 16:19:08 2022] Launched impl_1...
Run output will be captured here: D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/beep.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_study/projects/0001_project_beep/0001_project_beep.runs/impl_1/beep.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:23:38 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/key_press.v ../../../../0001_project_beep.srcs/sources_1/new/pwm_gen.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Skipping module key_press
# -- Skipping module pwm_gen
# -- Compiling module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 16:23:38 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:23:38 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:23:38 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:24:30 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/key_press.v ../../../../0001_project_beep.srcs/sources_1/new/pwm_gen.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Skipping module key_press
# -- Skipping module pwm_gen
# -- Compiling module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 16:24:30 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:24:30 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:24:30 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:30:12 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/key_press.v ../../../../0001_project_beep.srcs/sources_1/new/pwm_gen.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Skipping module key_press
# -- Skipping module pwm_gen
# -- Compiling module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 16:30:12 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:30:12 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:30:12 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:33:20 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/key_press.v ../../../../0001_project_beep.srcs/sources_1/new/pwm_gen.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Skipping module key_press
# -- Skipping module pwm_gen
# -- Skipping module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 16:33:20 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:33:20 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:33:20 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Program launched (PID=35192)
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'd:\modeltech64_10.4\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/Xilinx/Vivado/2018.3/lib/modelsim.ini' copied to run dir:'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_beep' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Reading D:/modeltech64_10.4/tcl/vsim/pref.tcl

# 10.4

# do {tb_beep_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:42:20 on Nov 27,2022
# vlog -64 -incr -work xil_defaultlib ../../../../0001_project_beep.srcs/sources_1/new/beep.v ../../../../0001_project_beep.srcs/sources_1/new/key_press.v ../../../../0001_project_beep.srcs/sources_1/new/pwm_gen.v ../../../../0001_project_beep.srcs/sim_1/new/tb_beep.v 
# -- Skipping module beep
# -- Skipping module key_press
# -- Skipping module pwm_gen
# -- Skipping module tb_beep
# 
# Top level modules:
# 	tb_beep
# End time: 16:42:20 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:42:20 on Nov 27,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:42:20 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/modelsim'
Program launched (PID=48616)
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 16:49:31 2022...
