{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480448476002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480448476005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 17:41:15 2016 " "Processing started: Tue Nov 29 17:41:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480448476005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448476005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448476005 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480448476244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32_2_1-arch " "Found design unit 1: MUX32_2_1-arch" {  } { { "MUX32_2_1.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/MUX32_2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489091 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX32_2_1 " "Found entity 1: MUX32_2_1" {  } { { "MUX32_2_1.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/MUX32_2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch " "Found design unit 1: ALU-arch" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489092 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-arch " "Found design unit 1: ADDER-arch" {  } { { "ADDER.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ADDER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489093 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ADDER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAMEMORY-behaviour " "Found design unit 1: DATAMEMORY-behaviour" {  } { { "DATAMEMORY.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/DATAMEMORY.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489094 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAMEMORY " "Found entity 1: DATAMEMORY" {  } { { "DATAMEMORY.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/DATAMEMORY.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG32-Behavior " "Found design unit 1: REG32-Behavior" {  } { { "REG32.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/REG32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489095 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG32 " "Found entity 1: REG32" {  } { { "REG32.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/REG32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTIONMEMORY-Behavior " "Found design unit 1: INSTRUCTIONMEMORY-Behavior" {  } { { "INSTRUCTIONMEMORY.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/INSTRUCTIONMEMORY.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489096 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTIONMEMORY " "Found entity 1: INSTRUCTIONMEMORY" {  } { { "INSTRUCTIONMEMORY.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/INSTRUCTIONMEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXTENSOR-arch " "Found design unit 1: EXTENSOR-arch" {  } { { "EXTENSOR.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/EXTENSOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489097 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXTENSOR " "Found entity 1: EXTENSOR" {  } { { "EXTENSOR.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/EXTENSOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-arch " "Found design unit 1: ALUControl-arch" {  } { { "ALUControl.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALUControl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALUControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorif_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorif_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorIF_ID-arch " "Found design unit 1: RegistradorIF_ID-arch" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489099 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorIF_ID " "Found entity 1: RegistradorIF_ID" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorid_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorid_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorID_EX-arch " "Found design unit 1: RegistradorID_EX-arch" {  } { { "RegistradorID_EX.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorID_EX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489100 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorID_EX " "Found entity 1: RegistradorID_EX" {  } { { "RegistradorID_EX.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorID_EX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorEX-arch " "Found design unit 1: RegistradorEX-arch" {  } { { "RegistradorEX.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorEX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489101 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorEX " "Found entity 1: RegistradorEX" {  } { { "RegistradorEX.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorEX_MEM-arch " "Found design unit 1: RegistradorEX_MEM-arch" {  } { { "RegistradorEX_MEM.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorEX_MEM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489102 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorEX_MEM " "Found entity 1: RegistradorEX_MEM" {  } { { "RegistradorEX_MEM.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorEX_MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradormem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradormem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorMEM-arch " "Found design unit 1: RegistradorMEM-arch" {  } { { "RegistradorMEM.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorMEM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489103 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorMEM " "Found entity 1: RegistradorMEM" {  } { { "RegistradorMEM.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorMEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradormem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradormem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorMEM_WB-arch " "Found design unit 1: RegistradorMEM_WB-arch" {  } { { "RegistradorMEM_WB.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorMEM_WB.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489104 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorMEM_WB " "Found entity 1: RegistradorMEM_WB" {  } { { "RegistradorMEM_WB.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorMEM_WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistradorWB-arch " "Found design unit 1: RegistradorWB-arch" {  } { { "RegistradorWB.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorWB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489105 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistradorWB " "Found entity 1: RegistradorWB" {  } { { "RegistradorWB.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorWB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTERS-arch " "Found design unit 1: REGISTERS-arch" {  } { { "REGISTERS.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/REGISTERS.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489106 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "REGISTERS.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/REGISTERS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_descida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32_descida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG32_DESCIDA-Behavior " "Found design unit 1: REG32_DESCIDA-Behavior" {  } { { "REG32_DESCIDA.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/REG32_DESCIDA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489107 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG32_DESCIDA " "Found entity 1: REG32_DESCIDA" {  } { { "REG32_DESCIDA.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/REG32_DESCIDA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-arch " "Found design unit 1: CONTROL-arch" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489109 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32_3_1-arch " "Found design unit 1: MUX32_3_1-arch" {  } { { "MUX32_3_1.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/MUX32_3_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489110 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX32_3_1 " "Found entity 1: MUX32_3_1" {  } { { "MUX32_3_1.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/MUX32_3_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX5_2_1-arch " "Found design unit 1: MUX5_2_1-arch" {  } { { "MUX5_2_1.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/MUX5_2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489110 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX5_2_1 " "Found entity 1: MUX5_2_1" {  } { { "MUX5_2_1.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/MUX5_2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto3_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto3_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto3_V2-arch " "Found design unit 1: Projeto3_V2-arch" {  } { { "Projeto3_V2.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489112 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto3_V2 " "Found entity 1: Projeto3_V2" {  } { { "Projeto3_V2.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448489112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto3_V2 " "Elaborating entity \"Projeto3_V2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480448489143 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegDST_EX Projeto3_V2.vhd(373) " "Verilog HDL or VHDL warning at Projeto3_V2.vhd(373): object \"RegDST_EX\" assigned a value but never read" {  } { { "Projeto3_V2.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448489148 "|Projeto3_V2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG32_DESCIDA REG32_DESCIDA:PC0 " "Elaborating entity \"REG32_DESCIDA\" for hierarchy \"REG32_DESCIDA:PC0\"" {  } { { "Projeto3_V2.vhd" "PC0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:ADDERPC0 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:ADDERPC0\"" {  } { { "Projeto3_V2.vhd" "ADDERPC0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32_2_1 MUX32_2_1:MUXPC0 " "Elaborating entity \"MUX32_2_1\" for hierarchy \"MUX32_2_1:MUXPC0\"" {  } { { "Projeto3_V2.vhd" "MUXPC0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTIONMEMORY INSTRUCTIONMEMORY:INSTRUCTIONMEMORY0 " "Elaborating entity \"INSTRUCTIONMEMORY\" for hierarchy \"INSTRUCTIONMEMORY:INSTRUCTIONMEMORY0\"" {  } { { "Projeto3_V2.vhd" "INSTRUCTIONMEMORY0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorIF_ID RegistradorIF_ID:RegistradorIF_ID0 " "Elaborating entity \"RegistradorIF_ID\" for hierarchy \"RegistradorIF_ID:RegistradorIF_ID0\"" {  } { { "Projeto3_V2.vhd" "RegistradorIF_ID0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTENSOR EXTENSOR:EXTENSORIMMED0 " "Elaborating entity \"EXTENSOR\" for hierarchy \"EXTENSOR:EXTENSORIMMED0\"" {  } { { "Projeto3_V2.vhd" "EXTENSORIMMED0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:REGISTERS0 " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:REGISTERS0\"" {  } { { "Projeto3_V2.vhd" "REGISTERS0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489168 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGS REGISTERS.vhd(58) " "VHDL Process Statement warning at REGISTERS.vhd(58): signal \"REGS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REGISTERS.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/REGISTERS.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480448489176 "|Projeto3_V2|REGISTERS:REGISTERS0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "READ0_ADDR REGISTERS.vhd(58) " "VHDL Process Statement warning at REGISTERS.vhd(58): signal \"READ0_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REGISTERS.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/REGISTERS.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480448489176 "|Projeto3_V2|REGISTERS:REGISTERS0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGS REGISTERS.vhd(59) " "VHDL Process Statement warning at REGISTERS.vhd(59): signal \"REGS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REGISTERS.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/REGISTERS.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480448489176 "|Projeto3_V2|REGISTERS:REGISTERS0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "READ1_ADDR REGISTERS.vhd(59) " "VHDL Process Statement warning at REGISTERS.vhd(59): signal \"READ1_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REGISTERS.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/REGISTERS.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480448489176 "|Projeto3_V2|REGISTERS:REGISTERS0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:CONTROL0 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:CONTROL0\"" {  } { { "Projeto3_V2.vhd" "CONTROL0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489177 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489180 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489180 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUOp CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"ALUOp\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489180 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489180 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489180 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489180 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489180 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489180 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AddSrc CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"AddSrc\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489180 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489180 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ImmedOrReg CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"ImmedOrReg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RD_ADDR CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"RD_ADDR\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RS_ADDR CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"RS_ADDR\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RT_ADDR CONTROL.vhd(30) " "VHDL Process Statement warning at CONTROL.vhd(30): inferring latch(es) for signal or variable \"RT_ADDR\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RT_ADDR\[0\] CONTROL.vhd(30) " "Inferred latch for \"RT_ADDR\[0\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RT_ADDR\[1\] CONTROL.vhd(30) " "Inferred latch for \"RT_ADDR\[1\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RT_ADDR\[2\] CONTROL.vhd(30) " "Inferred latch for \"RT_ADDR\[2\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RT_ADDR\[3\] CONTROL.vhd(30) " "Inferred latch for \"RT_ADDR\[3\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RT_ADDR\[4\] CONTROL.vhd(30) " "Inferred latch for \"RT_ADDR\[4\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS_ADDR\[0\] CONTROL.vhd(30) " "Inferred latch for \"RS_ADDR\[0\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS_ADDR\[1\] CONTROL.vhd(30) " "Inferred latch for \"RS_ADDR\[1\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS_ADDR\[2\] CONTROL.vhd(30) " "Inferred latch for \"RS_ADDR\[2\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS_ADDR\[3\] CONTROL.vhd(30) " "Inferred latch for \"RS_ADDR\[3\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS_ADDR\[4\] CONTROL.vhd(30) " "Inferred latch for \"RS_ADDR\[4\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_ADDR\[0\] CONTROL.vhd(30) " "Inferred latch for \"RD_ADDR\[0\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_ADDR\[1\] CONTROL.vhd(30) " "Inferred latch for \"RD_ADDR\[1\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_ADDR\[2\] CONTROL.vhd(30) " "Inferred latch for \"RD_ADDR\[2\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_ADDR\[3\] CONTROL.vhd(30) " "Inferred latch for \"RD_ADDR\[3\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD_ADDR\[4\] CONTROL.vhd(30) " "Inferred latch for \"RD_ADDR\[4\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmedOrReg CONTROL.vhd(30) " "Inferred latch for \"ImmedOrReg\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump CONTROL.vhd(30) " "Inferred latch for \"Jump\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddSrc CONTROL.vhd(30) " "Inferred latch for \"AddSrc\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489181 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch CONTROL.vhd(30) " "Inferred latch for \"Branch\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg CONTROL.vhd(30) " "Inferred latch for \"MemtoReg\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead CONTROL.vhd(30) " "Inferred latch for \"MemRead\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite CONTROL.vhd(30) " "Inferred latch for \"MemWrite\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst CONTROL.vhd(30) " "Inferred latch for \"RegDst\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] CONTROL.vhd(30) " "Inferred latch for \"ALUOp\[0\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] CONTROL.vhd(30) " "Inferred latch for \"ALUOp\[1\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] CONTROL.vhd(30) " "Inferred latch for \"ALUOp\[2\]\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc CONTROL.vhd(30) " "Inferred latch for \"ALUSrc\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite CONTROL.vhd(30) " "Inferred latch for \"RegWrite\" at CONTROL.vhd(30)" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 "|Projeto3_V2|CONTROL:CONTROL0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorID_EX RegistradorID_EX:RegistradorID_EX0 " "Elaborating entity \"RegistradorID_EX\" for hierarchy \"RegistradorID_EX:RegistradorID_EX0\"" {  } { { "Projeto3_V2.vhd" "RegistradorID_EX0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorEX RegistradorEX:RegistradorEX_0 " "Elaborating entity \"RegistradorEX\" for hierarchy \"RegistradorEX:RegistradorEX_0\"" {  } { { "Projeto3_V2.vhd" "RegistradorEX_0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorMEM RegistradorMEM:RegistradorMEM_0 " "Elaborating entity \"RegistradorMEM\" for hierarchy \"RegistradorMEM:RegistradorMEM_0\"" {  } { { "Projeto3_V2.vhd" "RegistradorMEM_0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorWB RegistradorWB:RegistradorWB_0 " "Elaborating entity \"RegistradorWB\" for hierarchy \"RegistradorWB:RegistradorWB_0\"" {  } { { "Projeto3_V2.vhd" "RegistradorWB_0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUControl0 " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUControl0\"" {  } { { "Projeto3_V2.vhd" "ALUControl0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489188 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operacao ALUControl.vhd(18) " "VHDL Process Statement warning at ALUControl.vhd(18): inferring latch(es) for signal or variable \"operacao\", which holds its previous value in one or more paths through the process" {  } { { "ALUControl.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALUControl.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489189 "|Projeto3|ALUControl:ALUControl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[0\] ALUControl.vhd(18) " "Inferred latch for \"operacao\[0\]\" at ALUControl.vhd(18)" {  } { { "ALUControl.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALUControl.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489189 "|Projeto3|ALUControl:ALUControl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[1\] ALUControl.vhd(18) " "Inferred latch for \"operacao\[1\]\" at ALUControl.vhd(18)" {  } { { "ALUControl.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALUControl.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489189 "|Projeto3|ALUControl:ALUControl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operacao\[2\] ALUControl.vhd(18) " "Inferred latch for \"operacao\[2\]\" at ALUControl.vhd(18)" {  } { { "ALUControl.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALUControl.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489189 "|Projeto3|ALUControl:ALUControl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "Projeto3_V2.vhd" "ALU0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489189 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT ALU.vhd(27) " "VHDL Process Statement warning at ALU.vhd(27): inferring latch(es) for signal or variable \"RESULT\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] ALU.vhd(27) " "Inferred latch for \"RESULT\[0\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] ALU.vhd(27) " "Inferred latch for \"RESULT\[1\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] ALU.vhd(27) " "Inferred latch for \"RESULT\[2\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] ALU.vhd(27) " "Inferred latch for \"RESULT\[3\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] ALU.vhd(27) " "Inferred latch for \"RESULT\[4\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] ALU.vhd(27) " "Inferred latch for \"RESULT\[5\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] ALU.vhd(27) " "Inferred latch for \"RESULT\[6\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] ALU.vhd(27) " "Inferred latch for \"RESULT\[7\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[8\] ALU.vhd(27) " "Inferred latch for \"RESULT\[8\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[9\] ALU.vhd(27) " "Inferred latch for \"RESULT\[9\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[10\] ALU.vhd(27) " "Inferred latch for \"RESULT\[10\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[11\] ALU.vhd(27) " "Inferred latch for \"RESULT\[11\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[12\] ALU.vhd(27) " "Inferred latch for \"RESULT\[12\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[13\] ALU.vhd(27) " "Inferred latch for \"RESULT\[13\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[14\] ALU.vhd(27) " "Inferred latch for \"RESULT\[14\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[15\] ALU.vhd(27) " "Inferred latch for \"RESULT\[15\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[16\] ALU.vhd(27) " "Inferred latch for \"RESULT\[16\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[17\] ALU.vhd(27) " "Inferred latch for \"RESULT\[17\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[18\] ALU.vhd(27) " "Inferred latch for \"RESULT\[18\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[19\] ALU.vhd(27) " "Inferred latch for \"RESULT\[19\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[20\] ALU.vhd(27) " "Inferred latch for \"RESULT\[20\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[21\] ALU.vhd(27) " "Inferred latch for \"RESULT\[21\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[22\] ALU.vhd(27) " "Inferred latch for \"RESULT\[22\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[23\] ALU.vhd(27) " "Inferred latch for \"RESULT\[23\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[24\] ALU.vhd(27) " "Inferred latch for \"RESULT\[24\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489191 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[25\] ALU.vhd(27) " "Inferred latch for \"RESULT\[25\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489192 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[26\] ALU.vhd(27) " "Inferred latch for \"RESULT\[26\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489192 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[27\] ALU.vhd(27) " "Inferred latch for \"RESULT\[27\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489192 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[28\] ALU.vhd(27) " "Inferred latch for \"RESULT\[28\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489192 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[29\] ALU.vhd(27) " "Inferred latch for \"RESULT\[29\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489192 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[30\] ALU.vhd(27) " "Inferred latch for \"RESULT\[30\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489192 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[31\] ALU.vhd(27) " "Inferred latch for \"RESULT\[31\]\" at ALU.vhd(27)" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448489192 "|Projeto3_V2|ALU:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorEX_MEM RegistradorEX_MEM:RegistradorEX_MEM0 " "Elaborating entity \"RegistradorEX_MEM\" for hierarchy \"RegistradorEX_MEM:RegistradorEX_MEM0\"" {  } { { "Projeto3_V2.vhd" "RegistradorEX_MEM0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEMORY DATAMEMORY:DATAMEMORY0 " "Elaborating entity \"DATAMEMORY\" for hierarchy \"DATAMEMORY:DATAMEMORY0\"" {  } { { "Projeto3_V2.vhd" "DATAMEMORY0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489194 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory DATAMEMORY.vhd(42) " "VHDL Process Statement warning at DATAMEMORY.vhd(42): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAMEMORY.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/DATAMEMORY.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480448489207 "|Projeto3_V2|DATAMEMORY:DATAMEMORY0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address DATAMEMORY.vhd(42) " "VHDL Process Statement warning at DATAMEMORY.vhd(42): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAMEMORY.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/DATAMEMORY.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480448489207 "|Projeto3_V2|DATAMEMORY:DATAMEMORY0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorMEM_WB RegistradorMEM_WB:RegistradorMEM_WB0 " "Elaborating entity \"RegistradorMEM_WB\" for hierarchy \"RegistradorMEM_WB:RegistradorMEM_WB0\"" {  } { { "Projeto3_V2.vhd" "RegistradorMEM_WB0" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/Projeto3_V2.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448489207 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[0\] " "LATCH primitive \"ALU:ALU0\|RESULT\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[1\] " "LATCH primitive \"ALU:ALU0\|RESULT\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[2\] " "LATCH primitive \"ALU:ALU0\|RESULT\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[3\] " "LATCH primitive \"ALU:ALU0\|RESULT\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[4\] " "LATCH primitive \"ALU:ALU0\|RESULT\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[5\] " "LATCH primitive \"ALU:ALU0\|RESULT\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[6\] " "LATCH primitive \"ALU:ALU0\|RESULT\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[7\] " "LATCH primitive \"ALU:ALU0\|RESULT\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[8\] " "LATCH primitive \"ALU:ALU0\|RESULT\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[9\] " "LATCH primitive \"ALU:ALU0\|RESULT\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[10\] " "LATCH primitive \"ALU:ALU0\|RESULT\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[11\] " "LATCH primitive \"ALU:ALU0\|RESULT\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[12\] " "LATCH primitive \"ALU:ALU0\|RESULT\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[13\] " "LATCH primitive \"ALU:ALU0\|RESULT\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[14\] " "LATCH primitive \"ALU:ALU0\|RESULT\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[15\] " "LATCH primitive \"ALU:ALU0\|RESULT\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[16\] " "LATCH primitive \"ALU:ALU0\|RESULT\[16\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[17\] " "LATCH primitive \"ALU:ALU0\|RESULT\[17\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[18\] " "LATCH primitive \"ALU:ALU0\|RESULT\[18\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[19\] " "LATCH primitive \"ALU:ALU0\|RESULT\[19\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[20\] " "LATCH primitive \"ALU:ALU0\|RESULT\[20\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[21\] " "LATCH primitive \"ALU:ALU0\|RESULT\[21\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[22\] " "LATCH primitive \"ALU:ALU0\|RESULT\[22\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[23\] " "LATCH primitive \"ALU:ALU0\|RESULT\[23\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[24\] " "LATCH primitive \"ALU:ALU0\|RESULT\[24\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[25\] " "LATCH primitive \"ALU:ALU0\|RESULT\[25\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[26\] " "LATCH primitive \"ALU:ALU0\|RESULT\[26\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[27\] " "LATCH primitive \"ALU:ALU0\|RESULT\[27\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[28\] " "LATCH primitive \"ALU:ALU0\|RESULT\[28\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[29\] " "LATCH primitive \"ALU:ALU0\|RESULT\[29\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[30\] " "LATCH primitive \"ALU:ALU0\|RESULT\[30\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[31\] " "LATCH primitive \"ALU:ALU0\|RESULT\[31\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448489871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[5\] " "LATCH primitive \"ALU:ALU0\|RESULT\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[4\] " "LATCH primitive \"ALU:ALU0\|RESULT\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[3\] " "LATCH primitive \"ALU:ALU0\|RESULT\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[2\] " "LATCH primitive \"ALU:ALU0\|RESULT\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[1\] " "LATCH primitive \"ALU:ALU0\|RESULT\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[0\] " "LATCH primitive \"ALU:ALU0\|RESULT\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[6\] " "LATCH primitive \"ALU:ALU0\|RESULT\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[7\] " "LATCH primitive \"ALU:ALU0\|RESULT\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[8\] " "LATCH primitive \"ALU:ALU0\|RESULT\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[9\] " "LATCH primitive \"ALU:ALU0\|RESULT\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[10\] " "LATCH primitive \"ALU:ALU0\|RESULT\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[11\] " "LATCH primitive \"ALU:ALU0\|RESULT\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[12\] " "LATCH primitive \"ALU:ALU0\|RESULT\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[13\] " "LATCH primitive \"ALU:ALU0\|RESULT\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[14\] " "LATCH primitive \"ALU:ALU0\|RESULT\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[15\] " "LATCH primitive \"ALU:ALU0\|RESULT\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[16\] " "LATCH primitive \"ALU:ALU0\|RESULT\[16\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[17\] " "LATCH primitive \"ALU:ALU0\|RESULT\[17\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[18\] " "LATCH primitive \"ALU:ALU0\|RESULT\[18\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[19\] " "LATCH primitive \"ALU:ALU0\|RESULT\[19\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[20\] " "LATCH primitive \"ALU:ALU0\|RESULT\[20\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[21\] " "LATCH primitive \"ALU:ALU0\|RESULT\[21\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[22\] " "LATCH primitive \"ALU:ALU0\|RESULT\[22\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[23\] " "LATCH primitive \"ALU:ALU0\|RESULT\[23\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[24\] " "LATCH primitive \"ALU:ALU0\|RESULT\[24\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[25\] " "LATCH primitive \"ALU:ALU0\|RESULT\[25\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[26\] " "LATCH primitive \"ALU:ALU0\|RESULT\[26\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[27\] " "LATCH primitive \"ALU:ALU0\|RESULT\[27\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[28\] " "LATCH primitive \"ALU:ALU0\|RESULT\[28\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[29\] " "LATCH primitive \"ALU:ALU0\|RESULT\[29\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[30\] " "LATCH primitive \"ALU:ALU0\|RESULT\[30\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:ALU0\|RESULT\[31\] " "LATCH primitive \"ALU:ALU0\|RESULT\[31\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALU.vhd" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480448490640 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROL:CONTROL0\|RT_ADDR\[4\] CONTROL:CONTROL0\|RT_ADDR\[3\] " "Duplicate LATCH primitive \"CONTROL:CONTROL0\|RT_ADDR\[4\]\" merged with LATCH primitive \"CONTROL:CONTROL0\|RT_ADDR\[3\]\"" {  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480448491841 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1480448491841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControl:ALUControl0\|operacao\[1\] " "Latch ALUControl:ALUControl0\|operacao\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorEX:RegistradorEX_0\|ALUOp_out\[1\] " "Ports D and ENA on the latch are fed by the same signal RegistradorEX:RegistradorEX_0\|ALUOp_out\[1\]" {  } { { "RegistradorEX.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorEX.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491844 ""}  } { { "ALUControl.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALUControl.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUControl:ALUControl0\|operacao\[0\] " "Latch ALUControl:ALUControl0\|operacao\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorEX:RegistradorEX_0\|ALUOp_out\[0\] " "Ports D and ENA on the latch are fed by the same signal RegistradorEX:RegistradorEX_0\|ALUOp_out\[0\]" {  } { { "RegistradorEX.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorEX.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491844 ""}  } { { "ALUControl.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/ALUControl.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|AddSrc " "Latch CONTROL:CONTROL0\|AddSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491844 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|RS_ADDR\[1\] " "Latch CONTROL:CONTROL0\|RS_ADDR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[29\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[29\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491844 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|RS_ADDR\[0\] " "Latch CONTROL:CONTROL0\|RS_ADDR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[29\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[29\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491845 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|RS_ADDR\[3\] " "Latch CONTROL:CONTROL0\|RS_ADDR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[31\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[31\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491845 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|RS_ADDR\[2\] " "Latch CONTROL:CONTROL0\|RS_ADDR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[29\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[29\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491845 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|RS_ADDR\[4\] " "Latch CONTROL:CONTROL0\|RS_ADDR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[31\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[31\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491845 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|ImmedOrReg " "Latch CONTROL:CONTROL0\|ImmedOrReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[31\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[31\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491845 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|Branch " "Latch CONTROL:CONTROL0\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[28\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[28\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491845 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|Jump " "Latch CONTROL:CONTROL0\|Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491845 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|RT_ADDR\[1\] " "Latch CONTROL:CONTROL0\|RT_ADDR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491845 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|RT_ADDR\[0\] " "Latch CONTROL:CONTROL0\|RT_ADDR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491845 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|RT_ADDR\[2\] " "Latch CONTROL:CONTROL0\|RT_ADDR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491846 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|ALUSrc " "Latch CONTROL:CONTROL0\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[31\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[31\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491846 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|MemWrite " "Latch CONTROL:CONTROL0\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[28\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[28\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491846 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|MemtoReg " "Latch CONTROL:CONTROL0\|MemtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[28\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[28\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491846 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|RegWrite " "Latch CONTROL:CONTROL0\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[31\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[31\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491846 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|ALUOp\[1\] " "Latch CONTROL:CONTROL0\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491846 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|ALUOp\[0\] " "Latch CONTROL:CONTROL0\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491846 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:CONTROL0\|ALUOp\[2\] " "Latch CONTROL:CONTROL0\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\] " "Ports D and ENA on the latch are fed by the same signal RegistradorIF_ID:RegistradorIF_ID0\|instrucao_out\[30\]" {  } { { "RegistradorIF_ID.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/RegistradorIF_ID.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480448491846 ""}  } { { "CONTROL.vhd" "" { Text "C:/Users/victor030916/Documents/Arquitetura de Computadores Pratica/Projeto3/CONTROL.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480448491846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7313 " "Implemented 7313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480448494522 ""} { "Info" "ICUT_CUT_TM_OPINS" "832 " "Implemented 832 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480448494522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6480 " "Implemented 6480 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480448494522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480448494522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480448494856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 17:41:34 2016 " "Processing ended: Tue Nov 29 17:41:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480448494856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480448494856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480448494856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448494856 ""}
