.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ultrasonic_uart_IntClock */
.set ultrasonic_uart_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ultrasonic_uart_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ultrasonic_uart_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ultrasonic_uart_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ultrasonic_uart_IntClock__INDEX, 0x01
.set ultrasonic_uart_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ultrasonic_uart_IntClock__PM_ACT_MSK, 0x02
.set ultrasonic_uart_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ultrasonic_uart_IntClock__PM_STBY_MSK, 0x02

/* isr_byte_ultrasonic_rx */
.set isr_byte_ultrasonic_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_byte_ultrasonic_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_byte_ultrasonic_rx__INTC_MASK, 0x04
.set isr_byte_ultrasonic_rx__INTC_NUMBER, 2
.set isr_byte_ultrasonic_rx__INTC_PRIOR_NUM, 7
.set isr_byte_ultrasonic_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_byte_ultrasonic_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_byte_ultrasonic_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ultrasonic_voltage_pin */
.set ultrasonic_voltage_pin__0__MASK, 0x02
.set ultrasonic_voltage_pin__0__PC, CYREG_PRT0_PC1
.set ultrasonic_voltage_pin__0__PORT, 0
.set ultrasonic_voltage_pin__0__SHIFT, 1
.set ultrasonic_voltage_pin__AG, CYREG_PRT0_AG
.set ultrasonic_voltage_pin__AMUX, CYREG_PRT0_AMUX
.set ultrasonic_voltage_pin__BIE, CYREG_PRT0_BIE
.set ultrasonic_voltage_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ultrasonic_voltage_pin__BYP, CYREG_PRT0_BYP
.set ultrasonic_voltage_pin__CTL, CYREG_PRT0_CTL
.set ultrasonic_voltage_pin__DM0, CYREG_PRT0_DM0
.set ultrasonic_voltage_pin__DM1, CYREG_PRT0_DM1
.set ultrasonic_voltage_pin__DM2, CYREG_PRT0_DM2
.set ultrasonic_voltage_pin__DR, CYREG_PRT0_DR
.set ultrasonic_voltage_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set ultrasonic_voltage_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ultrasonic_voltage_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set ultrasonic_voltage_pin__MASK, 0x02
.set ultrasonic_voltage_pin__PORT, 0
.set ultrasonic_voltage_pin__PRT, CYREG_PRT0_PRT
.set ultrasonic_voltage_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ultrasonic_voltage_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ultrasonic_voltage_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ultrasonic_voltage_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ultrasonic_voltage_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ultrasonic_voltage_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ultrasonic_voltage_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ultrasonic_voltage_pin__PS, CYREG_PRT0_PS
.set ultrasonic_voltage_pin__SHIFT, 1
.set ultrasonic_voltage_pin__SLW, CYREG_PRT0_SLW

/* ultrasonic_uart_BUART */
.set ultrasonic_uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set ultrasonic_uart_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set ultrasonic_uart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set ultrasonic_uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set ultrasonic_uart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ultrasonic_uart_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set ultrasonic_uart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set ultrasonic_uart_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set ultrasonic_uart_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set ultrasonic_uart_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set ultrasonic_uart_BUART_sRX_RxSts__3__MASK, 0x08
.set ultrasonic_uart_BUART_sRX_RxSts__3__POS, 3
.set ultrasonic_uart_BUART_sRX_RxSts__4__MASK, 0x10
.set ultrasonic_uart_BUART_sRX_RxSts__4__POS, 4
.set ultrasonic_uart_BUART_sRX_RxSts__5__MASK, 0x20
.set ultrasonic_uart_BUART_sRX_RxSts__5__POS, 5
.set ultrasonic_uart_BUART_sRX_RxSts__MASK, 0x38
.set ultrasonic_uart_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set ultrasonic_uart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set ultrasonic_uart_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB14_ST
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set ultrasonic_uart_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set ultrasonic_uart_BUART_sTX_TxSts__0__MASK, 0x01
.set ultrasonic_uart_BUART_sTX_TxSts__0__POS, 0
.set ultrasonic_uart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ultrasonic_uart_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set ultrasonic_uart_BUART_sTX_TxSts__1__MASK, 0x02
.set ultrasonic_uart_BUART_sTX_TxSts__1__POS, 1
.set ultrasonic_uart_BUART_sTX_TxSts__2__MASK, 0x04
.set ultrasonic_uart_BUART_sTX_TxSts__2__POS, 2
.set ultrasonic_uart_BUART_sTX_TxSts__3__MASK, 0x08
.set ultrasonic_uart_BUART_sTX_TxSts__3__POS, 3
.set ultrasonic_uart_BUART_sTX_TxSts__MASK, 0x0F
.set ultrasonic_uart_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set ultrasonic_uart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ultrasonic_uart_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB01_A0
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB01_A1
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB01_D0
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB01_D1
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB01_F0
.set ultrasonic_uart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB01_F1

/* uart_rx_voltage_pin */
.set uart_rx_voltage_pin__0__MASK, 0x01
.set uart_rx_voltage_pin__0__PC, CYREG_PRT0_PC0
.set uart_rx_voltage_pin__0__PORT, 0
.set uart_rx_voltage_pin__0__SHIFT, 0
.set uart_rx_voltage_pin__AG, CYREG_PRT0_AG
.set uart_rx_voltage_pin__AMUX, CYREG_PRT0_AMUX
.set uart_rx_voltage_pin__BIE, CYREG_PRT0_BIE
.set uart_rx_voltage_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set uart_rx_voltage_pin__BYP, CYREG_PRT0_BYP
.set uart_rx_voltage_pin__CTL, CYREG_PRT0_CTL
.set uart_rx_voltage_pin__DM0, CYREG_PRT0_DM0
.set uart_rx_voltage_pin__DM1, CYREG_PRT0_DM1
.set uart_rx_voltage_pin__DM2, CYREG_PRT0_DM2
.set uart_rx_voltage_pin__DR, CYREG_PRT0_DR
.set uart_rx_voltage_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set uart_rx_voltage_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set uart_rx_voltage_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set uart_rx_voltage_pin__MASK, 0x01
.set uart_rx_voltage_pin__PORT, 0
.set uart_rx_voltage_pin__PRT, CYREG_PRT0_PRT
.set uart_rx_voltage_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set uart_rx_voltage_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set uart_rx_voltage_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set uart_rx_voltage_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set uart_rx_voltage_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set uart_rx_voltage_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set uart_rx_voltage_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set uart_rx_voltage_pin__PS, CYREG_PRT0_PS
.set uart_rx_voltage_pin__SHIFT, 0
.set uart_rx_voltage_pin__SLW, CYREG_PRT0_SLW

/* uart_tx_voltage_pin */
.set uart_tx_voltage_pin__0__MASK, 0x04
.set uart_tx_voltage_pin__0__PC, CYREG_PRT0_PC2
.set uart_tx_voltage_pin__0__PORT, 0
.set uart_tx_voltage_pin__0__SHIFT, 2
.set uart_tx_voltage_pin__AG, CYREG_PRT0_AG
.set uart_tx_voltage_pin__AMUX, CYREG_PRT0_AMUX
.set uart_tx_voltage_pin__BIE, CYREG_PRT0_BIE
.set uart_tx_voltage_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set uart_tx_voltage_pin__BYP, CYREG_PRT0_BYP
.set uart_tx_voltage_pin__CTL, CYREG_PRT0_CTL
.set uart_tx_voltage_pin__DM0, CYREG_PRT0_DM0
.set uart_tx_voltage_pin__DM1, CYREG_PRT0_DM1
.set uart_tx_voltage_pin__DM2, CYREG_PRT0_DM2
.set uart_tx_voltage_pin__DR, CYREG_PRT0_DR
.set uart_tx_voltage_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set uart_tx_voltage_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set uart_tx_voltage_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set uart_tx_voltage_pin__MASK, 0x04
.set uart_tx_voltage_pin__PORT, 0
.set uart_tx_voltage_pin__PRT, CYREG_PRT0_PRT
.set uart_tx_voltage_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set uart_tx_voltage_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set uart_tx_voltage_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set uart_tx_voltage_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set uart_tx_voltage_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set uart_tx_voltage_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set uart_tx_voltage_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set uart_tx_voltage_pin__PS, CYREG_PRT0_PS
.set uart_tx_voltage_pin__SHIFT, 2
.set uart_tx_voltage_pin__SLW, CYREG_PRT0_SLW

/* ultrasonic_uart_rx */
.set ultrasonic_uart_rx__0__MASK, 0x10
.set ultrasonic_uart_rx__0__PC, CYREG_PRT0_PC4
.set ultrasonic_uart_rx__0__PORT, 0
.set ultrasonic_uart_rx__0__SHIFT, 4
.set ultrasonic_uart_rx__AG, CYREG_PRT0_AG
.set ultrasonic_uart_rx__AMUX, CYREG_PRT0_AMUX
.set ultrasonic_uart_rx__BIE, CYREG_PRT0_BIE
.set ultrasonic_uart_rx__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ultrasonic_uart_rx__BYP, CYREG_PRT0_BYP
.set ultrasonic_uart_rx__CTL, CYREG_PRT0_CTL
.set ultrasonic_uart_rx__DM0, CYREG_PRT0_DM0
.set ultrasonic_uart_rx__DM1, CYREG_PRT0_DM1
.set ultrasonic_uart_rx__DM2, CYREG_PRT0_DM2
.set ultrasonic_uart_rx__DR, CYREG_PRT0_DR
.set ultrasonic_uart_rx__INP_DIS, CYREG_PRT0_INP_DIS
.set ultrasonic_uart_rx__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ultrasonic_uart_rx__LCD_EN, CYREG_PRT0_LCD_EN
.set ultrasonic_uart_rx__MASK, 0x10
.set ultrasonic_uart_rx__PORT, 0
.set ultrasonic_uart_rx__PRT, CYREG_PRT0_PRT
.set ultrasonic_uart_rx__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ultrasonic_uart_rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ultrasonic_uart_rx__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ultrasonic_uart_rx__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ultrasonic_uart_rx__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ultrasonic_uart_rx__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ultrasonic_uart_rx__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ultrasonic_uart_rx__PS, CYREG_PRT0_PS
.set ultrasonic_uart_rx__SHIFT, 4
.set ultrasonic_uart_rx__SLW, CYREG_PRT0_SLW

/* modem_voltage_pin */
.set modem_voltage_pin__0__MASK, 0x20
.set modem_voltage_pin__0__PC, CYREG_PRT0_PC5
.set modem_voltage_pin__0__PORT, 0
.set modem_voltage_pin__0__SHIFT, 5
.set modem_voltage_pin__AG, CYREG_PRT0_AG
.set modem_voltage_pin__AMUX, CYREG_PRT0_AMUX
.set modem_voltage_pin__BIE, CYREG_PRT0_BIE
.set modem_voltage_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set modem_voltage_pin__BYP, CYREG_PRT0_BYP
.set modem_voltage_pin__CTL, CYREG_PRT0_CTL
.set modem_voltage_pin__DM0, CYREG_PRT0_DM0
.set modem_voltage_pin__DM1, CYREG_PRT0_DM1
.set modem_voltage_pin__DM2, CYREG_PRT0_DM2
.set modem_voltage_pin__DR, CYREG_PRT0_DR
.set modem_voltage_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set modem_voltage_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set modem_voltage_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set modem_voltage_pin__MASK, 0x20
.set modem_voltage_pin__PORT, 0
.set modem_voltage_pin__PRT, CYREG_PRT0_PRT
.set modem_voltage_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set modem_voltage_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set modem_voltage_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set modem_voltage_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set modem_voltage_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set modem_voltage_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set modem_voltage_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set modem_voltage_pin__PS, CYREG_PRT0_PS
.set modem_voltage_pin__SHIFT, 5
.set modem_voltage_pin__SLW, CYREG_PRT0_SLW

/* modem_power_pin */
.set modem_power_pin__0__MASK, 0x04
.set modem_power_pin__0__PC, CYREG_PRT12_PC2
.set modem_power_pin__0__PORT, 12
.set modem_power_pin__0__SHIFT, 2
.set modem_power_pin__AG, CYREG_PRT12_AG
.set modem_power_pin__BIE, CYREG_PRT12_BIE
.set modem_power_pin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set modem_power_pin__BYP, CYREG_PRT12_BYP
.set modem_power_pin__DM0, CYREG_PRT12_DM0
.set modem_power_pin__DM1, CYREG_PRT12_DM1
.set modem_power_pin__DM2, CYREG_PRT12_DM2
.set modem_power_pin__DR, CYREG_PRT12_DR
.set modem_power_pin__INP_DIS, CYREG_PRT12_INP_DIS
.set modem_power_pin__MASK, 0x04
.set modem_power_pin__PORT, 12
.set modem_power_pin__PRT, CYREG_PRT12_PRT
.set modem_power_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set modem_power_pin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set modem_power_pin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set modem_power_pin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set modem_power_pin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set modem_power_pin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set modem_power_pin__PS, CYREG_PRT12_PS
.set modem_power_pin__SHIFT, 2
.set modem_power_pin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set modem_power_pin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set modem_power_pin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set modem_power_pin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set modem_power_pin__SLW, CYREG_PRT12_SLW

/* timer_TimerUDB */
.set timer_TimerUDB_nrstSts_stsreg__0__MASK, 0x01
.set timer_TimerUDB_nrstSts_stsreg__0__POS, 0
.set timer_TimerUDB_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set timer_TimerUDB_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set timer_TimerUDB_nrstSts_stsreg__2__MASK, 0x04
.set timer_TimerUDB_nrstSts_stsreg__2__POS, 2
.set timer_TimerUDB_nrstSts_stsreg__3__MASK, 0x08
.set timer_TimerUDB_nrstSts_stsreg__3__POS, 3
.set timer_TimerUDB_nrstSts_stsreg__MASK, 0x0D
.set timer_TimerUDB_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set timer_TimerUDB_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set timer_TimerUDB_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set timer_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set timer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set timer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set timer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set timer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set timer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set timer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set timer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set timer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set timer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set timer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set timer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set timer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set timer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set timer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set timer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set timer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set timer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set timer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set timer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set timer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set timer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set timer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set timer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set timer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB07_F1

/* uart_IntClock */
.set uart_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set uart_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set uart_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set uart_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set uart_IntClock__INDEX, 0x00
.set uart_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set uart_IntClock__PM_ACT_MSK, 0x01
.set uart_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set uart_IntClock__PM_STBY_MSK, 0x01

/* isr_byte_rx */
.set isr_byte_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_byte_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_byte_rx__INTC_MASK, 0x02
.set isr_byte_rx__INTC_NUMBER, 1
.set isr_byte_rx__INTC_PRIOR_NUM, 7
.set isr_byte_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_byte_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_byte_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* uart_BUART */
.set uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set uart_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set uart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set uart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set uart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set uart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set uart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set uart_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set uart_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set uart_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set uart_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set uart_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set uart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set uart_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set uart_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set uart_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set uart_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set uart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set uart_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set uart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set uart_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set uart_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set uart_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set uart_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set uart_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set uart_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set uart_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set uart_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set uart_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set uart_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set uart_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set uart_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set uart_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set uart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set uart_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set uart_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set uart_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set uart_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set uart_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set uart_BUART_sRX_RxSts__3__MASK, 0x08
.set uart_BUART_sRX_RxSts__3__POS, 3
.set uart_BUART_sRX_RxSts__4__MASK, 0x10
.set uart_BUART_sRX_RxSts__4__POS, 4
.set uart_BUART_sRX_RxSts__5__MASK, 0x20
.set uart_BUART_sRX_RxSts__5__POS, 5
.set uart_BUART_sRX_RxSts__MASK, 0x38
.set uart_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set uart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set uart_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set uart_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set uart_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set uart_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set uart_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set uart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set uart_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set uart_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set uart_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set uart_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set uart_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set uart_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set uart_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set uart_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set uart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set uart_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set uart_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set uart_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set uart_BUART_sTX_TxSts__0__MASK, 0x01
.set uart_BUART_sTX_TxSts__0__POS, 0
.set uart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set uart_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set uart_BUART_sTX_TxSts__1__MASK, 0x02
.set uart_BUART_sTX_TxSts__1__POS, 1
.set uart_BUART_sTX_TxSts__2__MASK, 0x04
.set uart_BUART_sTX_TxSts__2__POS, 2
.set uart_BUART_sTX_TxSts__3__MASK, 0x08
.set uart_BUART_sTX_TxSts__3__POS, 3
.set uart_BUART_sTX_TxSts__MASK, 0x0F
.set uart_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set uart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set uart_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1

/* isr_timer */
.set isr_timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_timer__INTC_MASK, 0x08
.set isr_timer__INTC_NUMBER, 3
.set isr_timer__INTC_PRIOR_NUM, 7
.set isr_timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LED_Blue */
.set LED_Blue__0__MASK, 0x80
.set LED_Blue__0__PC, CYREG_PRT5_PC7
.set LED_Blue__0__PORT, 5
.set LED_Blue__0__SHIFT, 7
.set LED_Blue__AG, CYREG_PRT5_AG
.set LED_Blue__AMUX, CYREG_PRT5_AMUX
.set LED_Blue__BIE, CYREG_PRT5_BIE
.set LED_Blue__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED_Blue__BYP, CYREG_PRT5_BYP
.set LED_Blue__CTL, CYREG_PRT5_CTL
.set LED_Blue__DM0, CYREG_PRT5_DM0
.set LED_Blue__DM1, CYREG_PRT5_DM1
.set LED_Blue__DM2, CYREG_PRT5_DM2
.set LED_Blue__DR, CYREG_PRT5_DR
.set LED_Blue__INP_DIS, CYREG_PRT5_INP_DIS
.set LED_Blue__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED_Blue__LCD_EN, CYREG_PRT5_LCD_EN
.set LED_Blue__MASK, 0x80
.set LED_Blue__PORT, 5
.set LED_Blue__PRT, CYREG_PRT5_PRT
.set LED_Blue__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED_Blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED_Blue__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED_Blue__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED_Blue__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED_Blue__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED_Blue__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED_Blue__PS, CYREG_PRT5_PS
.set LED_Blue__SHIFT, 7
.set LED_Blue__SLW, CYREG_PRT5_SLW

/* uart_rx */
.set uart_rx__0__MASK, 0x08
.set uart_rx__0__PC, CYREG_PRT5_PC3
.set uart_rx__0__PORT, 5
.set uart_rx__0__SHIFT, 3
.set uart_rx__AG, CYREG_PRT5_AG
.set uart_rx__AMUX, CYREG_PRT5_AMUX
.set uart_rx__BIE, CYREG_PRT5_BIE
.set uart_rx__BIT_MASK, CYREG_PRT5_BIT_MASK
.set uart_rx__BYP, CYREG_PRT5_BYP
.set uart_rx__CTL, CYREG_PRT5_CTL
.set uart_rx__DM0, CYREG_PRT5_DM0
.set uart_rx__DM1, CYREG_PRT5_DM1
.set uart_rx__DM2, CYREG_PRT5_DM2
.set uart_rx__DR, CYREG_PRT5_DR
.set uart_rx__INP_DIS, CYREG_PRT5_INP_DIS
.set uart_rx__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set uart_rx__LCD_EN, CYREG_PRT5_LCD_EN
.set uart_rx__MASK, 0x08
.set uart_rx__PORT, 5
.set uart_rx__PRT, CYREG_PRT5_PRT
.set uart_rx__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set uart_rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set uart_rx__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set uart_rx__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set uart_rx__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set uart_rx__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set uart_rx__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set uart_rx__PS, CYREG_PRT5_PS
.set uart_rx__SHIFT, 3
.set uart_rx__SLW, CYREG_PRT5_SLW

/* uart_tx */
.set uart_tx__0__MASK, 0x04
.set uart_tx__0__PC, CYREG_PRT1_PC2
.set uart_tx__0__PORT, 1
.set uart_tx__0__SHIFT, 2
.set uart_tx__AG, CYREG_PRT1_AG
.set uart_tx__AMUX, CYREG_PRT1_AMUX
.set uart_tx__BIE, CYREG_PRT1_BIE
.set uart_tx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set uart_tx__BYP, CYREG_PRT1_BYP
.set uart_tx__CTL, CYREG_PRT1_CTL
.set uart_tx__DM0, CYREG_PRT1_DM0
.set uart_tx__DM1, CYREG_PRT1_DM1
.set uart_tx__DM2, CYREG_PRT1_DM2
.set uart_tx__DR, CYREG_PRT1_DR
.set uart_tx__INP_DIS, CYREG_PRT1_INP_DIS
.set uart_tx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set uart_tx__LCD_EN, CYREG_PRT1_LCD_EN
.set uart_tx__MASK, 0x04
.set uart_tx__PORT, 1
.set uart_tx__PRT, CYREG_PRT1_PRT
.set uart_tx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set uart_tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set uart_tx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set uart_tx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set uart_tx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set uart_tx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set uart_tx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set uart_tx__PS, CYREG_PRT1_PS
.set uart_tx__SHIFT, 2
.set uart_tx__SLW, CYREG_PRT1_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x01
.set isr_1__INTC_NUMBER, 0
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000E
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
