

================================================================
== Vivado HLS Report for 'dateport_DS2_layer'
================================================================
* Date:           Tue May 09 23:13:29 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     14.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2079830|  2079830|  2079830|  2079830|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                  |     1356|     1356|       226|          -|          -|      6|    no    |
        | + Loop 1.1               |      224|      224|        16|          -|          -|     14|    no    |
        |  ++ Loop 1.1.1           |       14|       14|         1|          -|          -|     14|    no    |
        |- Loop 2                  |     5792|     5792|       362|          -|          -|     16|    no    |
        | + Loop 2.1               |      360|      360|        20|          -|          -|     18|    no    |
        |  ++ Loop 2.1.1           |       18|       18|         1|          -|          -|     18|    no    |
        |- Loop 3                  |     2912|     2912|       182|          -|          -|     16|    no    |
        | + Loop 3.1               |      180|      180|        20|          -|          -|      9|    no    |
        |  ++ Loop 3.1.1           |       18|       18|         2|          -|          -|      9|    no    |
        |- L_L_L_DS2_layer_label4  |  2069765|  2069765|        28|         22|          1|  94080|    yes   |
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 22, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 40
* Pipeline: 1
  Pipeline-0: II = 22, D = 28, States = { 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / (exitcond11)
	4  / (!exitcond11)
4 --> 
	3  / (exitcond12)
	4  / (!exitcond12)
5 --> 
	8  / (exitcond5)
	6  / (!exitcond5)
6 --> 
	5  / (exitcond10)
	7  / (!exitcond10)
7 --> 
	6  / (exitcond9)
	7  / (!exitcond9)
8 --> 
	12  / (exitcond8)
	9  / (!exitcond8)
9 --> 
	8  / (exitcond7)
	10  / (!exitcond7)
10 --> 
	11  / (!exitcond6)
	9  / (exitcond6)
11 --> 
	10  / true
12 --> 
	40  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	12  / true
40 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: tmp1 [1/1] 0.00ns
:0  %tmp1 = alloca [5184 x float], align 4

ST_1: stg_42 [1/1] 1.57ns
:1  br label %.loopexit


 <State 2>: 3.19ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_14, %.preheader26 ]

ST_2: exitcond [1/1] 1.62ns
.loopexit:1  %exitcond = icmp eq i3 %i, -2

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

ST_2: i_14 [1/1] 0.80ns
.loopexit:3  %i_14 = add i3 %i, 1

ST_2: stg_47 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond, label %.preheader24, label %.preheader26.preheader

ST_2: tmp [1/1] 0.00ns
.preheader26.preheader:0  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i, i4 0)

ST_2: p_shl_cast [1/1] 0.00ns
.preheader26.preheader:1  %p_shl_cast = zext i7 %tmp to i8

ST_2: tmp_116 [1/1] 0.00ns
.preheader26.preheader:2  %tmp_116 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i, i1 false)

ST_2: p_shl48_cast [1/1] 0.00ns
.preheader26.preheader:3  %p_shl48_cast = zext i4 %tmp_116 to i8

ST_2: S2_d_addr1 [1/1] 1.72ns
.preheader26.preheader:4  %S2_d_addr1 = sub i8 %p_shl_cast, %p_shl48_cast

ST_2: S2_d_addr1_cast [1/1] 0.00ns
.preheader26.preheader:5  %S2_d_addr1_cast = sext i8 %S2_d_addr1 to i9

ST_2: stg_54 [1/1] 1.57ns
.preheader26.preheader:6  br label %.preheader26


 <State 3>: 3.68ns
ST_3: p [1/1] 0.00ns
.preheader26:0  %p = phi i4 [ 0, %.preheader26.preheader ], [ %p_4, %.preheader25 ]

ST_3: exitcond11 [1/1] 1.88ns
.preheader26:1  %exitcond11 = icmp eq i4 %p, -2

ST_3: empty_38 [1/1] 0.00ns
.preheader26:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

ST_3: p_4 [1/1] 0.80ns
.preheader26:3  %p_4 = add i4 %p, 1

ST_3: stg_59 [1/1] 0.00ns
.preheader26:4  br i1 %exitcond11, label %.loopexit, label %.preheader25.preheader

ST_3: tmp_95_trn_cast [1/1] 0.00ns
.preheader25.preheader:0  %tmp_95_trn_cast = zext i4 %p to i9

ST_3: S2_d_addr2 [1/1] 1.72ns
.preheader25.preheader:1  %S2_d_addr2 = add i9 %S2_d_addr1_cast, %tmp_95_trn_cast

ST_3: tmp_97 [1/1] 0.00ns
.preheader25.preheader:2  %tmp_97 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %S2_d_addr2, i4 0)

ST_3: p_shl [1/1] 0.00ns
.preheader25.preheader:3  %p_shl = sext i13 %tmp_97 to i32

ST_3: tmp_98 [1/1] 0.00ns
.preheader25.preheader:4  %tmp_98 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %S2_d_addr2, i1 false)

ST_3: p_shl20 [1/1] 0.00ns
.preheader25.preheader:5  %p_shl20 = sext i10 %tmp_98 to i32

ST_3: S2_d_addr3 [1/1] 1.96ns
.preheader25.preheader:6  %S2_d_addr3 = sub i32 %p_shl, %p_shl20

ST_3: stg_67 [1/1] 1.57ns
.preheader25.preheader:7  br label %.preheader25


 <State 4>: 4.67ns
ST_4: q [1/1] 0.00ns
.preheader25:0  %q = phi i4 [ %q_3, %1 ], [ 0, %.preheader25.preheader ]

ST_4: exitcond12 [1/1] 1.88ns
.preheader25:1  %exitcond12 = icmp eq i4 %q, -2

ST_4: empty_39 [1/1] 0.00ns
.preheader25:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind

ST_4: q_3 [1/1] 0.80ns
.preheader25:3  %q_3 = add i4 %q, 1

ST_4: stg_72 [1/1] 0.00ns
.preheader25:4  br i1 %exitcond12, label %.preheader26, label %1

ST_4: tmp_101_trn [1/1] 0.00ns
:0  %tmp_101_trn = zext i4 %q to i32

ST_4: S2_d_addr4 [1/1] 1.96ns
:1  %S2_d_addr4 = add i32 %S2_d_addr3, %tmp_101_trn

ST_4: tmp_141 [1/1] 0.00ns
:2  %tmp_141 = zext i32 %S2_d_addr4 to i64

ST_4: S2_d_addr [1/1] 0.00ns
:3  %S2_d_addr = getelementptr [1176 x float]* @S2_d, i64 0, i64 %tmp_141

ST_4: stg_77 [1/1] 2.71ns
:4  store float 0.000000e+00, float* %S2_d_addr, align 4

ST_4: stg_78 [1/1] 0.00ns
:5  br label %.preheader25


 <State 5>: 3.48ns
ST_5: i_1 [1/1] 0.00ns
.preheader24:0  %i_1 = phi i5 [ 0, %.loopexit ], [ %i_15, %.preheader23 ]

ST_5: exitcond5 [1/1] 1.91ns
.preheader24:1  %exitcond5 = icmp eq i5 %i_1, -16

ST_5: empty_40 [1/1] 0.00ns
.preheader24:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_5: i_15 [1/1] 1.72ns
.preheader24:3  %i_15 = add i5 %i_1, 1

ST_5: stg_83 [1/1] 1.57ns
.preheader24:4  br i1 %exitcond5, label %.preheader21, label %.preheader23.preheader

ST_5: tmp_117 [1/1] 0.00ns
.preheader23.preheader:0  %tmp_117 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_1, i4 0)

ST_5: p_shl49_cast [1/1] 0.00ns
.preheader23.preheader:1  %p_shl49_cast = zext i9 %tmp_117 to i10

ST_5: tmp_118 [1/1] 0.00ns
.preheader23.preheader:2  %tmp_118 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_1, i1 false)

ST_5: p_shl50_cast [1/1] 0.00ns
.preheader23.preheader:3  %p_shl50_cast = zext i6 %tmp_118 to i10

ST_5: p_addr [1/1] 1.84ns
.preheader23.preheader:4  %p_addr = add i10 %p_shl50_cast, %p_shl49_cast

ST_5: stg_89 [1/1] 1.57ns
.preheader23.preheader:5  br label %.preheader23


 <State 6>: 3.80ns
ST_6: p_1 [1/1] 0.00ns
.preheader23:0  %p_1 = phi i5 [ 0, %.preheader23.preheader ], [ %p_5, %.preheader22 ]

ST_6: exitcond10 [1/1] 1.91ns
.preheader23:1  %exitcond10 = icmp eq i5 %p_1, -14

ST_6: empty_41 [1/1] 0.00ns
.preheader23:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind

ST_6: p_5 [1/1] 1.72ns
.preheader23:3  %p_5 = add i5 %p_1, 1

ST_6: stg_94 [1/1] 0.00ns
.preheader23:4  br i1 %exitcond10, label %.preheader24, label %.preheader22.preheader

ST_6: tmp_97_trn_cast [1/1] 0.00ns
.preheader22.preheader:0  %tmp_97_trn_cast = zext i5 %p_1 to i10

ST_6: p_addr2 [1/1] 1.84ns
.preheader22.preheader:1  %p_addr2 = add i10 %p_addr, %tmp_97_trn_cast

ST_6: tmp_107 [1/1] 0.00ns
.preheader22.preheader:2  %tmp_107 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_addr2, i4 0)

ST_6: p_shl26 [1/1] 0.00ns
.preheader22.preheader:3  %p_shl26 = zext i14 %tmp_107 to i32

ST_6: tmp_108 [1/1] 0.00ns
.preheader22.preheader:4  %tmp_108 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_addr2, i1 false)

ST_6: p_shl27 [1/1] 0.00ns
.preheader22.preheader:5  %p_shl27 = zext i11 %tmp_108 to i32

ST_6: p_addr3 [1/1] 1.96ns
.preheader22.preheader:6  %p_addr3 = add i32 %p_shl27, %p_shl26

ST_6: stg_102 [1/1] 1.57ns
.preheader22.preheader:7  br label %.preheader22


 <State 7>: 4.67ns
ST_7: q_1 [1/1] 0.00ns
.preheader22:0  %q_1 = phi i5 [ %q_4, %2 ], [ 0, %.preheader22.preheader ]

ST_7: exitcond9 [1/1] 1.91ns
.preheader22:1  %exitcond9 = icmp eq i5 %q_1, -14

ST_7: empty_42 [1/1] 0.00ns
.preheader22:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind

ST_7: q_4 [1/1] 1.72ns
.preheader22:3  %q_4 = add i5 %q_1, 1

ST_7: stg_107 [1/1] 0.00ns
.preheader22:4  br i1 %exitcond9, label %.preheader23, label %2

ST_7: tmp_103_trn [1/1] 0.00ns
:0  %tmp_103_trn = zext i5 %q_1 to i32

ST_7: p_addr14 [1/1] 1.96ns
:1  %p_addr14 = add i32 %p_addr3, %tmp_103_trn

ST_7: tmp_142 [1/1] 0.00ns
:2  %tmp_142 = zext i32 %p_addr14 to i64

ST_7: tmp1_addr [1/1] 0.00ns
:3  %tmp1_addr = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_142

ST_7: stg_112 [1/1] 2.71ns
:4  store float 0.000000e+00, float* %tmp1_addr, align 4

ST_7: stg_113 [1/1] 0.00ns
:5  br label %.preheader22


 <State 8>: 3.48ns
ST_8: i_2 [1/1] 0.00ns
.preheader21:0  %i_2 = phi i5 [ 0, %.preheader24 ], [ %i_16, %.preheader20 ]

ST_8: exitcond8 [1/1] 1.91ns
.preheader21:1  %exitcond8 = icmp eq i5 %i_2, -16

ST_8: empty_43 [1/1] 0.00ns
.preheader21:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_8: i_16 [1/1] 1.72ns
.preheader21:3  %i_16 = add i5 %i_2, 1

ST_8: stg_118 [1/1] 1.57ns
.preheader21:4  br i1 %exitcond8, label %.preheader, label %.preheader20.preheader

ST_8: tmp_119 [1/1] 0.00ns
.preheader20.preheader:0  %tmp_119 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_2, i3 0)

ST_8: p_shl53_cast [1/1] 0.00ns
.preheader20.preheader:1  %p_shl53_cast = zext i8 %tmp_119 to i9

ST_8: tmp_120 [1/1] 0.00ns
.preheader20.preheader:2  %tmp_120 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_2, i1 false)

ST_8: p_shl54_cast1 [1/1] 0.00ns
.preheader20.preheader:3  %p_shl54_cast1 = zext i6 %tmp_120 to i10

ST_8: p_shl54_cast [1/1] 0.00ns
.preheader20.preheader:4  %p_shl54_cast = zext i6 %tmp_120 to i9

ST_8: C3_d_addr4 [1/1] 1.72ns
.preheader20.preheader:5  %C3_d_addr4 = add i9 %p_shl54_cast, %p_shl53_cast

ST_8: tmp_121 [1/1] 0.00ns
.preheader20.preheader:6  %tmp_121 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_2, i4 0)

ST_8: p_shl55_cast [1/1] 0.00ns
.preheader20.preheader:7  %p_shl55_cast = zext i9 %tmp_121 to i10

ST_8: p_addr1 [1/1] 1.84ns
.preheader20.preheader:8  %p_addr1 = add i10 %p_shl54_cast1, %p_shl55_cast

ST_8: stg_128 [1/1] 1.57ns
.preheader20.preheader:9  br label %.preheader20


 <State 9>: 4.48ns
ST_9: p_2 [1/1] 0.00ns
.preheader20:0  %p_2 = phi i4 [ %p_6, %4 ], [ 2, %.preheader20.preheader ]

ST_9: exitcond7 [1/1] 1.88ns
.preheader20:1  %exitcond7 = icmp eq i4 %p_2, -5

ST_9: empty_44 [1/1] 0.00ns
.preheader20:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

ST_9: stg_132 [1/1] 0.00ns
.preheader20:3  br i1 %exitcond7, label %.preheader21, label %.preheader19.preheader

ST_9: tmp_75 [1/1] 0.80ns
.preheader19.preheader:0  %tmp_75 = add i4 %p_2, -2

ST_9: tmp_99_trn_cast [1/1] 0.00ns
.preheader19.preheader:1  %tmp_99_trn_cast = zext i4 %tmp_75 to i9

ST_9: C3_d_addr5 [1/1] 1.84ns
.preheader19.preheader:2  %C3_d_addr5 = add i9 %C3_d_addr4, %tmp_99_trn_cast

ST_9: tmp_109 [1/1] 0.00ns
.preheader19.preheader:3  %tmp_109 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %C3_d_addr5, i3 0)

ST_9: p_shl28 [1/1] 0.00ns
.preheader19.preheader:4  %p_shl28 = zext i12 %tmp_109 to i32

ST_9: tmp_110 [1/1] 0.00ns
.preheader19.preheader:5  %tmp_110 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %C3_d_addr5, i1 false)

ST_9: p_shl29 [1/1] 0.00ns
.preheader19.preheader:6  %p_shl29 = zext i10 %tmp_110 to i32

ST_9: C3_d_addr6 [1/1] 1.84ns
.preheader19.preheader:7  %C3_d_addr6 = add i32 %p_shl29, %p_shl28

ST_9: tmp_100_trn_cast [1/1] 0.00ns
.preheader19.preheader:8  %tmp_100_trn_cast = zext i4 %p_2 to i10

ST_9: p_addr12 [1/1] 1.84ns
.preheader19.preheader:9  %p_addr12 = add i10 %p_addr1, %tmp_100_trn_cast

ST_9: tmp_111 [1/1] 0.00ns
.preheader19.preheader:10  %tmp_111 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_addr12, i4 0)

ST_9: p_shl30 [1/1] 0.00ns
.preheader19.preheader:11  %p_shl30 = zext i14 %tmp_111 to i32

ST_9: tmp_112 [1/1] 0.00ns
.preheader19.preheader:12  %tmp_112 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_addr12, i1 false)

ST_9: p_shl31 [1/1] 0.00ns
.preheader19.preheader:13  %p_shl31 = zext i11 %tmp_112 to i32

ST_9: p_addr13 [1/1] 1.96ns
.preheader19.preheader:14  %p_addr13 = add i32 %p_shl31, %p_shl30

ST_9: stg_148 [1/1] 1.57ns
.preheader19.preheader:15  br label %.preheader19


 <State 10>: 5.47ns
ST_10: q_2 [1/1] 0.00ns
.preheader19:0  %q_2 = phi i4 [ %q_5, %3 ], [ 2, %.preheader19.preheader ]

ST_10: exitcond6 [1/1] 1.88ns
.preheader19:1  %exitcond6 = icmp eq i4 %q_2, -5

ST_10: empty_45 [1/1] 0.00ns
.preheader19:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

ST_10: stg_152 [1/1] 0.00ns
.preheader19:3  br i1 %exitcond6, label %4, label %3

ST_10: tmp_76 [1/1] 0.80ns
:0  %tmp_76 = add i4 %q_2, -2

ST_10: tmp_105_trn [1/1] 0.00ns
:1  %tmp_105_trn = zext i4 %tmp_76 to i32

ST_10: C3_d_addr7 [1/1] 1.96ns
:2  %C3_d_addr7 = add i32 %C3_d_addr6, %tmp_105_trn

ST_10: tmp_143 [1/1] 0.00ns
:3  %tmp_143 = zext i32 %C3_d_addr7 to i64

ST_10: C3_d_addr [1/1] 0.00ns
:4  %C3_d_addr = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_143

ST_10: C3_d_load [2/2] 2.71ns
:5  %C3_d_load = load float* %C3_d_addr, align 4

ST_10: tmp_106_trn [1/1] 0.00ns
:6  %tmp_106_trn = zext i4 %q_2 to i32

ST_10: p_addr15 [1/1] 1.96ns
:7  %p_addr15 = add i32 %p_addr13, %tmp_106_trn

ST_10: q_5 [1/1] 0.80ns
:11  %q_5 = add i4 %q_2, 1

ST_10: p_6 [1/1] 0.80ns
:0  %p_6 = add i4 %p_2, 1

ST_10: stg_163 [1/1] 0.00ns
:1  br label %.preheader20


 <State 11>: 5.42ns
ST_11: C3_d_load [1/2] 2.71ns
:5  %C3_d_load = load float* %C3_d_addr, align 4

ST_11: tmp_144 [1/1] 0.00ns
:8  %tmp_144 = zext i32 %p_addr15 to i64

ST_11: tmp1_addr_1 [1/1] 0.00ns
:9  %tmp1_addr_1 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_144

ST_11: stg_167 [1/1] 2.71ns
:10  store float %C3_d_load, float* %tmp1_addr_1, align 4

ST_11: stg_168 [1/1] 0.00ns
:12  br label %.preheader19


 <State 12>: 7.73ns
ST_12: indvar_flatten6 [1/1] 0.00ns
.preheader:0  %indvar_flatten6 = phi i17 [ %indvar_flatten_next8, %.preheader18 ], [ 0, %.preheader21 ]

ST_12: i_3 [1/1] 0.00ns
.preheader:1  %i_3 = phi i3 [ %i_3_mid2, %.preheader18 ], [ 0, %.preheader21 ]

ST_12: indvar_flatten7 [1/1] 0.00ns
.preheader:2  %indvar_flatten7 = phi i15 [ %indvar_flatten_next7, %.preheader18 ], [ 0, %.preheader21 ]

ST_12: j [1/1] 0.00ns
.preheader:3  %j = phi i5 [ %j_mid2, %.preheader18 ], [ 0, %.preheader21 ]

ST_12: indvar_flatten8 [1/1] 0.00ns
.preheader:4  %indvar_flatten8 = phi i11 [ %indvar_flatten_next6, %.preheader18 ], [ 0, %.preheader21 ]

ST_12: k [1/1] 0.00ns
.preheader:5  %k = phi i4 [ %k_mid2, %.preheader18 ], [ 0, %.preheader21 ]

ST_12: indvar_flatten [1/1] 0.00ns
.preheader:6  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader18 ], [ 0, %.preheader21 ]

ST_12: m [1/1] 0.00ns
.preheader:7  %m = phi i4 [ %m_mid2, %.preheader18 ], [ 0, %.preheader21 ]

ST_12: p_3 [1/1] 0.00ns
.preheader:8  %p_3 = phi i3 [ %p_7, %.preheader18 ], [ 0, %.preheader21 ]

ST_12: exitcond_flatten8 [1/1] 2.30ns
.preheader:9  %exitcond_flatten8 = icmp eq i17 %indvar_flatten6, -36992

ST_12: indvar_flatten_next8 [1/1] 2.08ns
.preheader:10  %indvar_flatten_next8 = add i17 %indvar_flatten6, 1

ST_12: stg_180 [1/1] 0.00ns
.preheader:11  br i1 %exitcond_flatten8, label %5, label %.preheader18

ST_12: exitcond_flatten [1/1] 2.25ns
.preheader18:2  %exitcond_flatten = icmp eq i15 %indvar_flatten7, 15680

ST_12: j_mid [1/1] 1.37ns
.preheader18:3  %j_mid = select i1 %exitcond_flatten, i5 0, i5 %j

ST_12: not_exitcond_flatten [1/1] 1.37ns
.preheader18:4  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_12: exitcond13 [1/1] 1.62ns
.preheader18:5  %exitcond13 = icmp eq i3 %p_3, -3

ST_12: exitcond1_mid [1/1] 1.37ns
.preheader18:6  %exitcond1_mid = and i1 %exitcond13, %not_exitcond_flatten

ST_12: exitcond_flatten3 [1/1] 1.97ns
.preheader18:7  %exitcond_flatten3 = icmp eq i7 %indvar_flatten, -58

ST_12: exitcond_flatten_mid [1/1] 1.37ns
.preheader18:8  %exitcond_flatten_mid = and i1 %exitcond_flatten3, %not_exitcond_flatten

ST_12: exitcond_flatten4 [1/1] 2.11ns
.preheader18:9  %exitcond_flatten4 = icmp eq i11 %indvar_flatten8, 980

ST_12: exitcond_flatten15_mid [1/1] 1.37ns
.preheader18:10  %exitcond_flatten15_mid = and i1 %exitcond_flatten4, %not_exitcond_flatten

ST_12: j_12 [1/1] 1.72ns
.preheader18:13  %j_12 = add i5 1, %j_mid

ST_12: tmp_122 [1/1] 1.37ns
.preheader18:15  %tmp_122 = or i1 %exitcond_flatten15_mid, %exitcond_flatten

ST_12: exitcond_flatten15_not [1/1] 1.37ns
.preheader18:17  %exitcond_flatten15_not = xor i1 %exitcond_flatten4, true

ST_12: not_exitcond_flatten15_mid [1/1] 1.37ns
.preheader18:18  %not_exitcond_flatten15_mid = or i1 %exitcond_flatten, %exitcond_flatten15_not

ST_12: exitcond1_mid1 [1/1] 1.37ns
.preheader18:19  %exitcond1_mid1 = and i1 %exitcond1_mid, %not_exitcond_flatten15_mid

ST_12: exitcond_flatten_mid2 [1/1] 1.37ns
.preheader18:20  %exitcond_flatten_mid2 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten15_mid

ST_12: j_mid2 [1/1] 1.37ns
.preheader18:21  %j_mid2 = select i1 %exitcond_flatten15_mid, i5 %j_12, i5 %j_mid

ST_12: not_exitcond_flatten_mid [1/1] 1.37ns
.preheader18:27  %not_exitcond_flatten_mid = xor i1 %exitcond_flatten_mid2, true

ST_12: indvar_flatten13_op [1/1] 1.84ns
.preheader18:151  %indvar_flatten13_op = add i11 1, %indvar_flatten8

ST_12: indvar_flatten_next6 [1/1] 1.37ns
.preheader18:152  %indvar_flatten_next6 = select i1 %tmp_122, i11 1, i11 %indvar_flatten13_op

ST_12: indvar_flatten33_op [1/1] 1.96ns
.preheader18:153  %indvar_flatten33_op = add i15 1, %indvar_flatten7

ST_12: indvar_flatten_next7 [1/1] 1.37ns
.preheader18:154  %indvar_flatten_next7 = select i1 %exitcond_flatten, i15 1, i15 %indvar_flatten33_op


 <State 13>: 7.65ns
ST_13: i_s [1/1] 0.80ns
.preheader18:11  %i_s = add i3 1, %i_3

ST_13: i_3_mid2 [1/1] 1.37ns
.preheader18:12  %i_3_mid2 = select i1 %exitcond_flatten, i3 %i_s, i3 %i_3

ST_13: k_mid [1/1] 1.37ns
.preheader18:16  %k_mid = select i1 %tmp_122, i4 0, i4 %k

ST_13: k_11 [1/1] 0.80ns
.preheader18:22  %k_11 = add i4 1, %k_mid

ST_13: tmp_123 [1/1] 1.37ns
.preheader18:24  %tmp_123 = or i1 %exitcond_flatten_mid2, %exitcond_flatten15_mid

ST_13: tmp_99 [1/1] 1.37ns
.preheader18:25  %tmp_99 = or i1 %tmp_123, %exitcond_flatten

ST_13: m_mid3 [1/1] 1.37ns
.preheader18:26  %m_mid3 = select i1 %tmp_99, i4 0, i4 %m

ST_13: exitcond1_mid2 [1/1] 1.37ns
.preheader18:28  %exitcond1_mid2 = and i1 %exitcond1_mid1, %not_exitcond_flatten_mid

ST_13: k_mid2 [1/1] 1.37ns
.preheader18:29  %k_mid2 = select i1 %exitcond_flatten_mid2, i4 %k_11, i4 %k_mid

ST_13: tmp_123_cast [1/1] 0.00ns
.preheader18:30  %tmp_123_cast = zext i4 %k_mid2 to i5

ST_13: m_3 [1/1] 0.80ns
.preheader18:31  %m_3 = add i4 1, %m_mid3

ST_13: tmp_124 [1/1] 1.37ns
.preheader18:33  %tmp_124 = or i1 %exitcond1_mid2, %exitcond_flatten_mid2

ST_13: tmp_100 [1/1] 1.37ns
.preheader18:34  %tmp_100 = or i1 %tmp_124, %tmp_122

ST_13: p_3_mid2 [1/1] 1.37ns
.preheader18:35  %p_3_mid2 = select i1 %tmp_100, i3 0, i3 %p_3

ST_13: m_mid2 [1/1] 1.37ns
.preheader18:36  %m_mid2 = select i1 %exitcond1_mid2, i4 %m_3, i4 %m_mid3

ST_13: tmp_127_cast [1/1] 0.00ns
.preheader18:46  %tmp_127_cast = zext i3 %p_3_mid2 to i5

ST_13: tmp_s [1/1] 0.80ns
.preheader18:47  %tmp_s = add i5 %tmp_123_cast, %tmp_127_cast

ST_13: tmp_110_trn_cast [1/1] 0.00ns
.preheader18:48  %tmp_110_trn_cast = zext i5 %tmp_s to i10

ST_13: tmp_125 [1/1] 0.00ns
.preheader18:49  %tmp_125 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %j_mid2, i4 0)

ST_13: p_shl59_cast [1/1] 0.00ns
.preheader18:50  %p_shl59_cast = zext i9 %tmp_125 to i10

ST_13: tmp_126 [1/1] 0.00ns
.preheader18:51  %tmp_126 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %j_mid2, i1 false)

ST_13: p_shl60_cast1 [1/1] 0.00ns
.preheader18:52  %p_shl60_cast1 = zext i6 %tmp_126 to i10

ST_13: p_shl60_cast [1/1] 0.00ns
.preheader18:53  %p_shl60_cast = zext i6 %tmp_126 to i9

ST_13: p_addr4 [1/1] 1.37ns
.preheader18:54  %p_addr4 = add i10 %p_shl59_cast, %p_shl60_cast1

ST_13: p_addr5 [1/1] 1.37ns
.preheader18:55  %p_addr5 = add i10 %tmp_110_trn_cast, %p_addr4

ST_13: tmp_96_trn_cast [1/1] 0.00ns
.preheader18:66  %tmp_96_trn_cast = zext i3 %i_3_mid2 to i10

ST_13: tmp_128 [1/1] 0.00ns
.preheader18:67  %tmp_128 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %j_mid2, i3 0)

ST_13: p_shl63_cast [1/1] 0.00ns
.preheader18:68  %p_shl63_cast = zext i8 %tmp_128 to i9

ST_13: C3_mapData_addr5 [1/1] 1.72ns
.preheader18:69  %C3_mapData_addr5 = sub i9 %p_shl63_cast, %p_shl60_cast

ST_13: C3_mapData_addr10_cast [1/1] 0.00ns
.preheader18:70  %C3_mapData_addr10_cast = sext i9 %C3_mapData_addr5 to i10

ST_13: C3_mapData_addr6 [1/1] 1.84ns
.preheader18:71  %C3_mapData_addr6 = add i10 %tmp_96_trn_cast, %C3_mapData_addr10_cast

ST_13: C3_mapData_addr11_cast [1/1] 0.00ns
.preheader18:72  %C3_mapData_addr11_cast = sext i10 %C3_mapData_addr6 to i32

ST_13: tmp_111_trn [1/1] 0.00ns
.preheader18:73  %tmp_111_trn = zext i3 %p_3_mid2 to i32

ST_13: tmp_103 [1/1] 0.00ns
.preheader18:74  %tmp_103 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C3_mapData_addr6, i2 0)

ST_13: p_shl23 [1/1] 0.00ns
.preheader18:75  %p_shl23 = sext i12 %tmp_103 to i32

ST_13: C3_mapData_addr7 [1/1] 1.73ns
.preheader18:76  %C3_mapData_addr7 = add i32 %p_shl23, %C3_mapData_addr11_cast

ST_13: C3_mapData_addr8 [1/1] 1.73ns
.preheader18:77  %C3_mapData_addr8 = add i32 %tmp_111_trn, %C3_mapData_addr7

ST_13: p_7 [1/1] 0.80ns
.preheader18:148  %p_7 = add i3 1, %p_3_mid2

ST_13: indvar_flatten_op [1/1] 1.72ns
.preheader18:149  %indvar_flatten_op = add i7 1, %indvar_flatten

ST_13: indvar_flatten_next [1/1] 1.37ns
.preheader18:150  %indvar_flatten_next = select i1 %tmp_99, i7 1, i7 %indvar_flatten_op


 <State 14>: 6.90ns
ST_14: tmp_170_1 [1/1] 0.80ns
.preheader18:38  %tmp_170_1 = add i4 1, %m_mid2

ST_14: tmp_108_trn [1/1] 0.00ns
.preheader18:56  %tmp_108_trn = zext i4 %m_mid2 to i32

ST_14: tmp_101 [1/1] 0.00ns
.preheader18:57  %tmp_101 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_addr5, i4 0)

ST_14: p_shl21 [1/1] 0.00ns
.preheader18:58  %p_shl21 = zext i14 %tmp_101 to i32

ST_14: tmp_102 [1/1] 0.00ns
.preheader18:59  %tmp_102 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_addr5, i1 false)

ST_14: p_shl22 [1/1] 0.00ns
.preheader18:60  %p_shl22 = zext i11 %tmp_102 to i32

ST_14: p_addr6 [1/1] 1.96ns
.preheader18:61  %p_addr6 = add i32 %p_shl21, %p_shl22

ST_14: p_addr7 [1/1] 1.96ns
.preheader18:62  %p_addr7 = add i32 %tmp_108_trn, %p_addr6

ST_14: tmp_127 [1/1] 0.00ns
.preheader18:63  %tmp_127 = zext i32 %p_addr7 to i64

ST_14: tmp1_addr_2 [1/1] 0.00ns
.preheader18:64  %tmp1_addr_2 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_127

ST_14: empty_47 [2/2] 2.71ns
.preheader18:65  %empty_47 = load float* %tmp1_addr_2, align 4

ST_14: tmp_104 [1/1] 0.00ns
.preheader18:78  %tmp_104 = shl i32 %C3_mapData_addr8, 2

ST_14: C3_mapData_addr9 [1/1] 2.08ns
.preheader18:79  %C3_mapData_addr9 = add i32 %tmp_104, %C3_mapData_addr8

ST_14: tmp_129 [1/1] 0.00ns
.preheader18:80  %tmp_129 = zext i32 %C3_mapData_addr9 to i64

ST_14: C3_mapData_addr [1/1] 0.00ns
.preheader18:81  %C3_mapData_addr = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_129

ST_14: C3_mapData_load [2/2] 2.71ns
.preheader18:82  %C3_mapData_load = load float* %C3_mapData_addr, align 4

ST_14: tmp_107_trn_cast [1/1] 0.00ns
.preheader18:84  %tmp_107_trn_cast = zext i4 %k_mid2 to i9

ST_14: tmp_130 [1/1] 0.00ns
.preheader18:85  %tmp_130 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i_3_mid2, i4 0)

ST_14: p_shl67_cast [1/1] 0.00ns
.preheader18:86  %p_shl67_cast = zext i7 %tmp_130 to i8

ST_14: tmp_131 [1/1] 0.00ns
.preheader18:87  %tmp_131 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_3_mid2, i1 false)

ST_14: p_shl68_cast [1/1] 0.00ns
.preheader18:88  %p_shl68_cast = zext i4 %tmp_131 to i8

ST_14: S2_d_addr5 [1/1] 1.72ns
.preheader18:89  %S2_d_addr5 = sub i8 %p_shl67_cast, %p_shl68_cast

ST_14: S2_d_addr5_cast [1/1] 0.00ns
.preheader18:90  %S2_d_addr5_cast = sext i8 %S2_d_addr5 to i9

ST_14: S2_d_addr6 [1/1] 1.72ns
.preheader18:91  %S2_d_addr6 = add i9 %tmp_107_trn_cast, %S2_d_addr5_cast

ST_14: tmp_105 [1/1] 0.00ns
.preheader18:92  %tmp_105 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %S2_d_addr6, i4 0)

ST_14: p_shl24 [1/1] 0.00ns
.preheader18:93  %p_shl24 = sext i13 %tmp_105 to i32

ST_14: tmp_106 [1/1] 0.00ns
.preheader18:94  %tmp_106 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %S2_d_addr6, i1 false)

ST_14: p_shl25 [1/1] 0.00ns
.preheader18:95  %p_shl25 = sext i10 %tmp_106 to i32

ST_14: S2_d_addr7 [1/1] 1.73ns
.preheader18:96  %S2_d_addr7 = sub i32 %p_shl24, %p_shl25

ST_14: S2_d_addr8 [1/1] 1.73ns
.preheader18:97  %S2_d_addr8 = add i32 %tmp_108_trn, %S2_d_addr7

ST_14: tmp_132 [1/1] 0.00ns
.preheader18:98  %tmp_132 = zext i32 %S2_d_addr8 to i64

ST_14: S2_d_addr_1 [1/1] 0.00ns
.preheader18:99  %S2_d_addr_1 = getelementptr [1176 x float]* @S2_d, i64 0, i64 %tmp_132

ST_14: tmp_171_1_trn [1/1] 0.00ns
.preheader18:102  %tmp_171_1_trn = zext i4 %tmp_170_1 to i32

ST_14: p_addr8 [1/1] 1.96ns
.preheader18:103  %p_addr8 = add i32 %tmp_171_1_trn, %p_addr6

ST_14: tmp_133 [1/1] 0.00ns
.preheader18:104  %tmp_133 = zext i32 %p_addr8 to i64

ST_14: tmp1_addr_3 [1/1] 0.00ns
.preheader18:105  %tmp1_addr_3 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_133

ST_14: empty_48 [2/2] 2.71ns
.preheader18:106  %empty_48 = load float* %tmp1_addr_3, align 4

ST_14: C3_mapData_addr10 [1/1] 2.08ns
.preheader18:107  %C3_mapData_addr10 = add i32 1, %C3_mapData_addr9

ST_14: tmp_134 [1/1] 0.00ns
.preheader18:108  %tmp_134 = zext i32 %C3_mapData_addr10 to i64

ST_14: C3_mapData_addr_1 [1/1] 0.00ns
.preheader18:109  %C3_mapData_addr_1 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_134

ST_14: C3_mapData_load_1 [2/2] 2.71ns
.preheader18:110  %C3_mapData_load_1 = load float* %C3_mapData_addr_1, align 4


 <State 15>: 8.41ns
ST_15: tmp_125_cast2 [1/1] 0.00ns
.preheader18:37  %tmp_125_cast2 = zext i4 %m_mid2 to i5

ST_15: tmp_170_2 [1/1] 0.80ns
.preheader18:39  %tmp_170_2 = add i4 2, %m_mid2

ST_15: tmp_170_3 [1/1] 0.80ns
.preheader18:40  %tmp_170_3 = add i5 3, %tmp_125_cast2

ST_15: tmp_170_4 [1/1] 0.80ns
.preheader18:41  %tmp_170_4 = add i5 4, %tmp_125_cast2

ST_15: empty_47 [1/2] 2.71ns
.preheader18:65  %empty_47 = load float* %tmp1_addr_2, align 4

ST_15: C3_mapData_load [1/2] 2.71ns
.preheader18:82  %C3_mapData_load = load float* %C3_mapData_addr, align 4

ST_15: tmp_73 [4/4] 5.70ns
.preheader18:83  %tmp_73 = fmul float %empty_47, %C3_mapData_load

ST_15: empty_48 [1/2] 2.71ns
.preheader18:106  %empty_48 = load float* %tmp1_addr_3, align 4

ST_15: C3_mapData_load_1 [1/2] 2.71ns
.preheader18:110  %C3_mapData_load_1 = load float* %C3_mapData_addr_1, align 4

ST_15: tmp_171_2_trn [1/1] 0.00ns
.preheader18:113  %tmp_171_2_trn = zext i4 %tmp_170_2 to i32

ST_15: p_addr9 [1/1] 1.96ns
.preheader18:114  %p_addr9 = add i32 %tmp_171_2_trn, %p_addr6

ST_15: tmp_135 [1/1] 0.00ns
.preheader18:115  %tmp_135 = zext i32 %p_addr9 to i64

ST_15: tmp1_addr_4 [1/1] 0.00ns
.preheader18:116  %tmp1_addr_4 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_135

ST_15: empty_49 [2/2] 2.71ns
.preheader18:117  %empty_49 = load float* %tmp1_addr_4, align 4

ST_15: C3_mapData_addr11 [1/1] 2.08ns
.preheader18:118  %C3_mapData_addr11 = add i32 2, %C3_mapData_addr9

ST_15: tmp_136 [1/1] 0.00ns
.preheader18:119  %tmp_136 = zext i32 %C3_mapData_addr11 to i64

ST_15: C3_mapData_addr_2 [1/1] 0.00ns
.preheader18:120  %C3_mapData_addr_2 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_136

ST_15: C3_mapData_load_2 [2/2] 2.71ns
.preheader18:121  %C3_mapData_load_2 = load float* %C3_mapData_addr_2, align 4

ST_15: tmp_171_3_trn [1/1] 0.00ns
.preheader18:124  %tmp_171_3_trn = zext i5 %tmp_170_3 to i32

ST_15: p_addr10 [1/1] 1.96ns
.preheader18:125  %p_addr10 = add i32 %tmp_171_3_trn, %p_addr6

ST_15: tmp_137 [1/1] 0.00ns
.preheader18:126  %tmp_137 = zext i32 %p_addr10 to i64

ST_15: tmp1_addr_5 [1/1] 0.00ns
.preheader18:127  %tmp1_addr_5 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_137

ST_15: empty_50 [2/2] 2.71ns
.preheader18:128  %empty_50 = load float* %tmp1_addr_5, align 4

ST_15: C3_mapData_addr12 [1/1] 2.08ns
.preheader18:129  %C3_mapData_addr12 = add i32 3, %C3_mapData_addr9

ST_15: tmp_138 [1/1] 0.00ns
.preheader18:130  %tmp_138 = zext i32 %C3_mapData_addr12 to i64

ST_15: C3_mapData_addr_3 [1/1] 0.00ns
.preheader18:131  %C3_mapData_addr_3 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_138

ST_15: C3_mapData_load_3 [2/2] 2.71ns
.preheader18:132  %C3_mapData_load_3 = load float* %C3_mapData_addr_3, align 4

ST_15: tmp_171_4_trn [1/1] 0.00ns
.preheader18:135  %tmp_171_4_trn = zext i5 %tmp_170_4 to i32

ST_15: p_addr11 [1/1] 1.96ns
.preheader18:136  %p_addr11 = add i32 %tmp_171_4_trn, %p_addr6


 <State 16>: 5.70ns
ST_16: tmp_73 [3/4] 5.70ns
.preheader18:83  %tmp_73 = fmul float %empty_47, %C3_mapData_load

ST_16: tmp_173_1 [4/4] 5.70ns
.preheader18:111  %tmp_173_1 = fmul float %empty_48, %C3_mapData_load_1

ST_16: empty_49 [1/2] 2.71ns
.preheader18:117  %empty_49 = load float* %tmp1_addr_4, align 4

ST_16: C3_mapData_load_2 [1/2] 2.71ns
.preheader18:121  %C3_mapData_load_2 = load float* %C3_mapData_addr_2, align 4

ST_16: empty_50 [1/2] 2.71ns
.preheader18:128  %empty_50 = load float* %tmp1_addr_5, align 4

ST_16: C3_mapData_load_3 [1/2] 2.71ns
.preheader18:132  %C3_mapData_load_3 = load float* %C3_mapData_addr_3, align 4

ST_16: tmp_139 [1/1] 0.00ns
.preheader18:137  %tmp_139 = zext i32 %p_addr11 to i64

ST_16: tmp1_addr_6 [1/1] 0.00ns
.preheader18:138  %tmp1_addr_6 = getelementptr [5184 x float]* %tmp1, i64 0, i64 %tmp_139

ST_16: empty_51 [2/2] 2.71ns
.preheader18:139  %empty_51 = load float* %tmp1_addr_6, align 4

ST_16: C3_mapData_addr13 [1/1] 2.08ns
.preheader18:140  %C3_mapData_addr13 = add i32 4, %C3_mapData_addr9

ST_16: tmp_140 [1/1] 0.00ns
.preheader18:141  %tmp_140 = zext i32 %C3_mapData_addr13 to i64

ST_16: C3_mapData_addr_4 [1/1] 0.00ns
.preheader18:142  %C3_mapData_addr_4 = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_140

ST_16: C3_mapData_load_4 [2/2] 2.71ns
.preheader18:143  %C3_mapData_load_4 = load float* %C3_mapData_addr_4, align 4


 <State 17>: 5.70ns
ST_17: tmp_73 [2/4] 5.70ns
.preheader18:83  %tmp_73 = fmul float %empty_47, %C3_mapData_load

ST_17: tmp_173_1 [3/4] 5.70ns
.preheader18:111  %tmp_173_1 = fmul float %empty_48, %C3_mapData_load_1

ST_17: tmp_173_2 [4/4] 5.70ns
.preheader18:122  %tmp_173_2 = fmul float %empty_49, %C3_mapData_load_2

ST_17: empty_51 [1/2] 2.71ns
.preheader18:139  %empty_51 = load float* %tmp1_addr_6, align 4

ST_17: C3_mapData_load_4 [1/2] 2.71ns
.preheader18:143  %C3_mapData_load_4 = load float* %C3_mapData_addr_4, align 4


 <State 18>: 5.70ns
ST_18: tmp_73 [1/4] 5.70ns
.preheader18:83  %tmp_73 = fmul float %empty_47, %C3_mapData_load

ST_18: S2_d_load [2/2] 2.71ns
.preheader18:100  %S2_d_load = load float* %S2_d_addr_1, align 4

ST_18: tmp_173_1 [2/4] 5.70ns
.preheader18:111  %tmp_173_1 = fmul float %empty_48, %C3_mapData_load_1

ST_18: tmp_173_2 [3/4] 5.70ns
.preheader18:122  %tmp_173_2 = fmul float %empty_49, %C3_mapData_load_2

ST_18: tmp_173_3 [4/4] 5.70ns
.preheader18:133  %tmp_173_3 = fmul float %empty_50, %C3_mapData_load_3


 <State 19>: 9.97ns
ST_19: S2_d_load [1/2] 2.71ns
.preheader18:100  %S2_d_load = load float* %S2_d_addr_1, align 4

ST_19: tmp_74 [5/5] 7.26ns
.preheader18:101  %tmp_74 = fadd float %S2_d_load, %tmp_73

ST_19: tmp_173_1 [1/4] 5.70ns
.preheader18:111  %tmp_173_1 = fmul float %empty_48, %C3_mapData_load_1

ST_19: tmp_173_2 [2/4] 5.70ns
.preheader18:122  %tmp_173_2 = fmul float %empty_49, %C3_mapData_load_2

ST_19: tmp_173_3 [3/4] 5.70ns
.preheader18:133  %tmp_173_3 = fmul float %empty_50, %C3_mapData_load_3

ST_19: tmp_173_4 [4/4] 5.70ns
.preheader18:144  %tmp_173_4 = fmul float %empty_51, %C3_mapData_load_4


 <State 20>: 7.26ns
ST_20: tmp_74 [4/5] 7.26ns
.preheader18:101  %tmp_74 = fadd float %S2_d_load, %tmp_73

ST_20: tmp_173_2 [1/4] 5.70ns
.preheader18:122  %tmp_173_2 = fmul float %empty_49, %C3_mapData_load_2

ST_20: tmp_173_3 [2/4] 5.70ns
.preheader18:133  %tmp_173_3 = fmul float %empty_50, %C3_mapData_load_3

ST_20: tmp_173_4 [3/4] 5.70ns
.preheader18:144  %tmp_173_4 = fmul float %empty_51, %C3_mapData_load_4


 <State 21>: 7.26ns
ST_21: tmp_74 [3/5] 7.26ns
.preheader18:101  %tmp_74 = fadd float %S2_d_load, %tmp_73

ST_21: tmp_173_3 [1/4] 5.70ns
.preheader18:133  %tmp_173_3 = fmul float %empty_50, %C3_mapData_load_3

ST_21: tmp_173_4 [2/4] 5.70ns
.preheader18:144  %tmp_173_4 = fmul float %empty_51, %C3_mapData_load_4


 <State 22>: 7.26ns
ST_22: tmp_74 [2/5] 7.26ns
.preheader18:101  %tmp_74 = fadd float %S2_d_load, %tmp_73

ST_22: tmp_173_4 [1/4] 5.70ns
.preheader18:144  %tmp_173_4 = fmul float %empty_51, %C3_mapData_load_4


 <State 23>: 14.51ns
ST_23: tmp_74 [1/5] 7.26ns
.preheader18:101  %tmp_74 = fadd float %S2_d_load, %tmp_73

ST_23: tmp_174_1 [5/5] 7.26ns
.preheader18:112  %tmp_174_1 = fadd float %tmp_74, %tmp_173_1


 <State 24>: 7.26ns
ST_24: tmp_174_1 [4/5] 7.26ns
.preheader18:112  %tmp_174_1 = fadd float %tmp_74, %tmp_173_1


 <State 25>: 7.26ns
ST_25: tmp_174_1 [3/5] 7.26ns
.preheader18:112  %tmp_174_1 = fadd float %tmp_74, %tmp_173_1


 <State 26>: 7.26ns
ST_26: tmp_174_1 [2/5] 7.26ns
.preheader18:112  %tmp_174_1 = fadd float %tmp_74, %tmp_173_1


 <State 27>: 14.51ns
ST_27: tmp_174_1 [1/5] 7.26ns
.preheader18:112  %tmp_174_1 = fadd float %tmp_74, %tmp_173_1

ST_27: tmp_174_2 [5/5] 7.26ns
.preheader18:123  %tmp_174_2 = fadd float %tmp_174_1, %tmp_173_2


 <State 28>: 7.26ns
ST_28: tmp_174_2 [4/5] 7.26ns
.preheader18:123  %tmp_174_2 = fadd float %tmp_174_1, %tmp_173_2


 <State 29>: 7.26ns
ST_29: tmp_174_2 [3/5] 7.26ns
.preheader18:123  %tmp_174_2 = fadd float %tmp_174_1, %tmp_173_2


 <State 30>: 7.26ns
ST_30: tmp_174_2 [2/5] 7.26ns
.preheader18:123  %tmp_174_2 = fadd float %tmp_174_1, %tmp_173_2


 <State 31>: 14.51ns
ST_31: tmp_174_2 [1/5] 7.26ns
.preheader18:123  %tmp_174_2 = fadd float %tmp_174_1, %tmp_173_2

ST_31: tmp_174_3 [5/5] 7.26ns
.preheader18:134  %tmp_174_3 = fadd float %tmp_174_2, %tmp_173_3


 <State 32>: 7.26ns
ST_32: tmp_174_3 [4/5] 7.26ns
.preheader18:134  %tmp_174_3 = fadd float %tmp_174_2, %tmp_173_3


 <State 33>: 7.26ns
ST_33: tmp_174_3 [3/5] 7.26ns
.preheader18:134  %tmp_174_3 = fadd float %tmp_174_2, %tmp_173_3


 <State 34>: 7.26ns
ST_34: tmp_174_3 [2/5] 7.26ns
.preheader18:134  %tmp_174_3 = fadd float %tmp_174_2, %tmp_173_3


 <State 35>: 14.51ns
ST_35: tmp_174_3 [1/5] 7.26ns
.preheader18:134  %tmp_174_3 = fadd float %tmp_174_2, %tmp_173_3

ST_35: tmp_174_4 [5/5] 7.26ns
.preheader18:145  %tmp_174_4 = fadd float %tmp_174_3, %tmp_173_4


 <State 36>: 7.26ns
ST_36: tmp_174_4 [4/5] 7.26ns
.preheader18:145  %tmp_174_4 = fadd float %tmp_174_3, %tmp_173_4


 <State 37>: 7.26ns
ST_37: tmp_174_4 [3/5] 7.26ns
.preheader18:145  %tmp_174_4 = fadd float %tmp_174_3, %tmp_173_4


 <State 38>: 7.26ns
ST_38: tmp_174_4 [2/5] 7.26ns
.preheader18:145  %tmp_174_4 = fadd float %tmp_174_3, %tmp_173_4


 <State 39>: 9.97ns
ST_39: stg_370 [1/1] 0.00ns
.preheader18:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @L_L_L_DS2_layer_label4_str)

ST_39: empty_46 [1/1] 0.00ns
.preheader18:1  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 94080, i64 94080, i64 94080) nounwind

ST_39: stg_372 [1/1] 0.00ns
.preheader18:14  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_L_DS2_layer_label4_str)

ST_39: stg_373 [1/1] 0.00ns
.preheader18:23  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_L_DS2_layer_label4_str)

ST_39: stg_374 [1/1] 0.00ns
.preheader18:32  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_DS2_layer_label4_str)

ST_39: stg_375 [1/1] 0.00ns
.preheader18:42  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str9) nounwind

ST_39: tmp_14 [1/1] 0.00ns
.preheader18:43  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str9) nounwind

ST_39: stg_377 [1/1] 0.00ns
.preheader18:44  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_39: stg_378 [1/1] 0.00ns
.preheader18:45  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_39: tmp_174_4 [1/5] 7.26ns
.preheader18:145  %tmp_174_4 = fadd float %tmp_174_3, %tmp_173_4

ST_39: stg_380 [1/1] 2.71ns
.preheader18:146  store float %tmp_174_4, float* %S2_d_addr_1, align 4

ST_39: empty_52 [1/1] 0.00ns
.preheader18:147  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str9, i32 %tmp_14) nounwind

ST_39: stg_382 [1/1] 0.00ns
.preheader18:155  br label %.preheader


 <State 40>: 0.00ns
ST_40: stg_383 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
