#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55efd698c4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55efd6a5afd0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fac43b30018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55efd6a57620_0 .net "clk", 0 0, o0x7fac43b30018;  0 drivers
o0x7fac43b30048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55efd6a5bd50_0 .net "data_address", 31 0, o0x7fac43b30048;  0 drivers
o0x7fac43b30078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55efd6a61010_0 .net "data_read", 0 0, o0x7fac43b30078;  0 drivers
v0x55efd6a61340_0 .var "data_readdata", 31 0;
o0x7fac43b300d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55efd6a623c0_0 .net "data_write", 0 0, o0x7fac43b300d8;  0 drivers
o0x7fac43b30108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55efd6a643e0_0 .net "data_writedata", 31 0, o0x7fac43b30108;  0 drivers
S_0x55efd6a35790 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fac43b30258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55efd6a7b660_0 .net "instr_address", 31 0, o0x7fac43b30258;  0 drivers
v0x55efd6a7b760_0 .var "instr_readdata", 31 0;
S_0x55efd6a48080 .scope module, "sllv_tb" "sllv_tb" 5 1;
 .timescale 0 0;
v0x55efd6a89ce0_0 .net "active", 0 0, L_0x55efd6aa4040;  1 drivers
v0x55efd6a89da0_0 .var "clk", 0 0;
v0x55efd6a89e40_0 .var "clk_enable", 0 0;
v0x55efd6a89f30_0 .net "data_address", 31 0, L_0x55efd6aa1c10;  1 drivers
v0x55efd6a89fd0_0 .net "data_read", 0 0, L_0x55efd6a9f790;  1 drivers
v0x55efd6a8a0c0_0 .var "data_readdata", 31 0;
v0x55efd6a8a190_0 .net "data_write", 0 0, L_0x55efd6a9f5b0;  1 drivers
v0x55efd6a8a260_0 .net "data_writedata", 31 0, L_0x55efd6aa1900;  1 drivers
v0x55efd6a8a330_0 .net "instr_address", 31 0, L_0x55efd6aa2f70;  1 drivers
v0x55efd6a8a490_0 .var "instr_readdata", 31 0;
v0x55efd6a8a530_0 .net "register_v0", 31 0, L_0x55efd6aa1890;  1 drivers
v0x55efd6a8a620_0 .var "reset", 0 0;
S_0x55efd6a48450 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55efd6a48080;
 .timescale 0 0;
v0x55efd6a7b930_0 .var "expected", 31 0;
v0x55efd6a7ba30_0 .var "funct", 5 0;
v0x55efd6a7bb10_0 .var "i", 4 0;
v0x55efd6a7bbd0_0 .var "imm", 15 0;
v0x55efd6a7bcb0_0 .var "imm_instr", 31 0;
v0x55efd6a7bde0_0 .var "opcode", 5 0;
v0x55efd6a7bec0_0 .var "r_instr", 31 0;
v0x55efd6a7bfa0_0 .var "rd", 4 0;
v0x55efd6a7c080_0 .var "rs", 4 0;
v0x55efd6a7c160_0 .var "rt", 4 0;
v0x55efd6a7c240_0 .var "shamt", 4 0;
v0x55efd6a7c320_0 .var "test", 31 0;
E_0x55efd69d4c90 .event posedge, v0x55efd6a7e180_0;
S_0x55efd6a48880 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x55efd6a48080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55efd6a57500 .functor OR 1, L_0x55efd6a9af90, L_0x55efd6a9b210, C4<0>, C4<0>;
L_0x55efd69c1d80 .functor BUFZ 1, L_0x55efd6a9a9f0, C4<0>, C4<0>, C4<0>;
L_0x55efd6a61220 .functor BUFZ 1, L_0x55efd6a9ab90, C4<0>, C4<0>, C4<0>;
L_0x55efd6a622a0 .functor BUFZ 1, L_0x55efd6a9ab90, C4<0>, C4<0>, C4<0>;
L_0x55efd6a9b750 .functor AND 1, L_0x55efd6a9a9f0, L_0x55efd6a9ba50, C4<1>, C4<1>;
L_0x55efd6a642c0 .functor OR 1, L_0x55efd6a9b750, L_0x55efd6a9b630, C4<0>, C4<0>;
L_0x55efd6a05d40 .functor OR 1, L_0x55efd6a642c0, L_0x55efd6a9b860, C4<0>, C4<0>;
L_0x55efd6a9bcf0 .functor OR 1, L_0x55efd6a05d40, L_0x55efd6a9d350, C4<0>, C4<0>;
L_0x55efd6a9be00 .functor OR 1, L_0x55efd6a9bcf0, L_0x55efd6a9cab0, C4<0>, C4<0>;
L_0x55efd6a9bec0 .functor BUFZ 1, L_0x55efd6a9acb0, C4<0>, C4<0>, C4<0>;
L_0x55efd6a9c9a0 .functor AND 1, L_0x55efd6a9c410, L_0x55efd6a9c770, C4<1>, C4<1>;
L_0x55efd6a9cab0 .functor OR 1, L_0x55efd6a9c110, L_0x55efd6a9c9a0, C4<0>, C4<0>;
L_0x55efd6a9d350 .functor AND 1, L_0x55efd6a9ce80, L_0x55efd6a9d130, C4<1>, C4<1>;
L_0x55efd6a9db00 .functor OR 1, L_0x55efd6a9d5a0, L_0x55efd6a9d8c0, C4<0>, C4<0>;
L_0x55efd6a9cc10 .functor OR 1, L_0x55efd6a9e070, L_0x55efd6a9e370, C4<0>, C4<0>;
L_0x55efd6a9e250 .functor AND 1, L_0x55efd6a9dd80, L_0x55efd6a9cc10, C4<1>, C4<1>;
L_0x55efd6a9eb70 .functor OR 1, L_0x55efd6a9e800, L_0x55efd6a9ea80, C4<0>, C4<0>;
L_0x55efd6a9ee70 .functor OR 1, L_0x55efd6a9eb70, L_0x55efd6a9ec80, C4<0>, C4<0>;
L_0x55efd6a9f020 .functor AND 1, L_0x55efd6a9a9f0, L_0x55efd6a9ee70, C4<1>, C4<1>;
L_0x55efd6a9f1d0 .functor AND 1, L_0x55efd6a9a9f0, L_0x55efd6a9f0e0, C4<1>, C4<1>;
L_0x55efd6a9f4f0 .functor AND 1, L_0x55efd6a9a9f0, L_0x55efd6a9ef80, C4<1>, C4<1>;
L_0x55efd6a9f790 .functor BUFZ 1, L_0x55efd6a61220, C4<0>, C4<0>, C4<0>;
L_0x55efd6aa0420 .functor AND 1, L_0x55efd6aa4040, L_0x55efd6a9be00, C4<1>, C4<1>;
L_0x55efd6aa0530 .functor OR 1, L_0x55efd6a9cab0, L_0x55efd6a9d350, C4<0>, C4<0>;
L_0x55efd6aa1900 .functor BUFZ 32, L_0x55efd6aa1780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55efd6aa19c0 .functor BUFZ 32, L_0x55efd6aa0710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55efd6aa1b10 .functor BUFZ 32, L_0x55efd6aa1780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55efd6aa1c10 .functor BUFZ 32, v0x55efd6a7d210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55efd6aa2c10 .functor AND 1, v0x55efd6a89e40_0, L_0x55efd6a9f020, C4<1>, C4<1>;
L_0x55efd6aa2c80 .functor AND 1, L_0x55efd6aa2c10, v0x55efd6a86e70_0, C4<1>, C4<1>;
L_0x55efd6aa2f70 .functor BUFZ 32, v0x55efd6a7e240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55efd6aa4040 .functor BUFZ 1, v0x55efd6a86e70_0, C4<0>, C4<0>, C4<0>;
L_0x55efd6aa41c0 .functor AND 1, v0x55efd6a89e40_0, v0x55efd6a86e70_0, C4<1>, C4<1>;
v0x55efd6a80f60_0 .net *"_ivl_100", 31 0, L_0x55efd6a9cc80;  1 drivers
L_0x7fac43ae7498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a81060_0 .net *"_ivl_103", 25 0, L_0x7fac43ae7498;  1 drivers
L_0x7fac43ae74e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a81140_0 .net/2u *"_ivl_104", 31 0, L_0x7fac43ae74e0;  1 drivers
v0x55efd6a81200_0 .net *"_ivl_106", 0 0, L_0x55efd6a9ce80;  1 drivers
v0x55efd6a812c0_0 .net *"_ivl_109", 5 0, L_0x55efd6a9d090;  1 drivers
L_0x7fac43ae7528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55efd6a813a0_0 .net/2u *"_ivl_110", 5 0, L_0x7fac43ae7528;  1 drivers
v0x55efd6a81480_0 .net *"_ivl_112", 0 0, L_0x55efd6a9d130;  1 drivers
v0x55efd6a81540_0 .net *"_ivl_116", 31 0, L_0x55efd6a9d4b0;  1 drivers
L_0x7fac43ae7570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a81620_0 .net *"_ivl_119", 25 0, L_0x7fac43ae7570;  1 drivers
L_0x7fac43ae70a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55efd6a81700_0 .net/2u *"_ivl_12", 5 0, L_0x7fac43ae70a8;  1 drivers
L_0x7fac43ae75b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55efd6a817e0_0 .net/2u *"_ivl_120", 31 0, L_0x7fac43ae75b8;  1 drivers
v0x55efd6a818c0_0 .net *"_ivl_122", 0 0, L_0x55efd6a9d5a0;  1 drivers
v0x55efd6a81980_0 .net *"_ivl_124", 31 0, L_0x55efd6a9d7d0;  1 drivers
L_0x7fac43ae7600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a81a60_0 .net *"_ivl_127", 25 0, L_0x7fac43ae7600;  1 drivers
L_0x7fac43ae7648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55efd6a81b40_0 .net/2u *"_ivl_128", 31 0, L_0x7fac43ae7648;  1 drivers
v0x55efd6a81c20_0 .net *"_ivl_130", 0 0, L_0x55efd6a9d8c0;  1 drivers
v0x55efd6a81ce0_0 .net *"_ivl_134", 31 0, L_0x55efd6a9dc90;  1 drivers
L_0x7fac43ae7690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a81ed0_0 .net *"_ivl_137", 25 0, L_0x7fac43ae7690;  1 drivers
L_0x7fac43ae76d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a81fb0_0 .net/2u *"_ivl_138", 31 0, L_0x7fac43ae76d8;  1 drivers
v0x55efd6a82090_0 .net *"_ivl_140", 0 0, L_0x55efd6a9dd80;  1 drivers
v0x55efd6a82150_0 .net *"_ivl_143", 5 0, L_0x55efd6a9dfd0;  1 drivers
L_0x7fac43ae7720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55efd6a82230_0 .net/2u *"_ivl_144", 5 0, L_0x7fac43ae7720;  1 drivers
v0x55efd6a82310_0 .net *"_ivl_146", 0 0, L_0x55efd6a9e070;  1 drivers
v0x55efd6a823d0_0 .net *"_ivl_149", 5 0, L_0x55efd6a9e2d0;  1 drivers
L_0x7fac43ae7768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a824b0_0 .net/2u *"_ivl_150", 5 0, L_0x7fac43ae7768;  1 drivers
v0x55efd6a82590_0 .net *"_ivl_152", 0 0, L_0x55efd6a9e370;  1 drivers
v0x55efd6a82650_0 .net *"_ivl_155", 0 0, L_0x55efd6a9cc10;  1 drivers
v0x55efd6a82710_0 .net *"_ivl_159", 1 0, L_0x55efd6a9e710;  1 drivers
L_0x7fac43ae70f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55efd6a827f0_0 .net/2u *"_ivl_16", 5 0, L_0x7fac43ae70f0;  1 drivers
L_0x7fac43ae77b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55efd6a828d0_0 .net/2u *"_ivl_160", 1 0, L_0x7fac43ae77b0;  1 drivers
v0x55efd6a829b0_0 .net *"_ivl_162", 0 0, L_0x55efd6a9e800;  1 drivers
L_0x7fac43ae77f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55efd6a82a70_0 .net/2u *"_ivl_164", 5 0, L_0x7fac43ae77f8;  1 drivers
v0x55efd6a82b50_0 .net *"_ivl_166", 0 0, L_0x55efd6a9ea80;  1 drivers
v0x55efd6a82e20_0 .net *"_ivl_169", 0 0, L_0x55efd6a9eb70;  1 drivers
L_0x7fac43ae7840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55efd6a82ee0_0 .net/2u *"_ivl_170", 5 0, L_0x7fac43ae7840;  1 drivers
v0x55efd6a82fc0_0 .net *"_ivl_172", 0 0, L_0x55efd6a9ec80;  1 drivers
v0x55efd6a83080_0 .net *"_ivl_175", 0 0, L_0x55efd6a9ee70;  1 drivers
L_0x7fac43ae7888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a83140_0 .net/2u *"_ivl_178", 5 0, L_0x7fac43ae7888;  1 drivers
v0x55efd6a83220_0 .net *"_ivl_180", 0 0, L_0x55efd6a9f0e0;  1 drivers
L_0x7fac43ae78d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55efd6a832e0_0 .net/2u *"_ivl_184", 5 0, L_0x7fac43ae78d0;  1 drivers
v0x55efd6a833c0_0 .net *"_ivl_186", 0 0, L_0x55efd6a9ef80;  1 drivers
L_0x7fac43ae7918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55efd6a83480_0 .net/2u *"_ivl_190", 0 0, L_0x7fac43ae7918;  1 drivers
v0x55efd6a83560_0 .net *"_ivl_20", 31 0, L_0x55efd6a9ae50;  1 drivers
L_0x7fac43ae7960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55efd6a83640_0 .net/2u *"_ivl_200", 4 0, L_0x7fac43ae7960;  1 drivers
v0x55efd6a83720_0 .net *"_ivl_203", 4 0, L_0x55efd6a9fcb0;  1 drivers
v0x55efd6a83800_0 .net *"_ivl_205", 4 0, L_0x55efd6a9fed0;  1 drivers
v0x55efd6a838e0_0 .net *"_ivl_206", 4 0, L_0x55efd6a9ff70;  1 drivers
v0x55efd6a839c0_0 .net *"_ivl_213", 0 0, L_0x55efd6aa0530;  1 drivers
L_0x7fac43ae79a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55efd6a83a80_0 .net/2u *"_ivl_214", 31 0, L_0x7fac43ae79a8;  1 drivers
v0x55efd6a83b60_0 .net *"_ivl_216", 31 0, L_0x55efd6aa0670;  1 drivers
v0x55efd6a83c40_0 .net *"_ivl_218", 31 0, L_0x55efd6aa0920;  1 drivers
v0x55efd6a83d20_0 .net *"_ivl_220", 31 0, L_0x55efd6aa0ab0;  1 drivers
v0x55efd6a83e00_0 .net *"_ivl_222", 31 0, L_0x55efd6aa0df0;  1 drivers
L_0x7fac43ae7138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a83ee0_0 .net *"_ivl_23", 25 0, L_0x7fac43ae7138;  1 drivers
v0x55efd6a83fc0_0 .net *"_ivl_235", 0 0, L_0x55efd6aa2c10;  1 drivers
L_0x7fac43ae7ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55efd6a84080_0 .net/2u *"_ivl_238", 31 0, L_0x7fac43ae7ac8;  1 drivers
L_0x7fac43ae7180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55efd6a84160_0 .net/2u *"_ivl_24", 31 0, L_0x7fac43ae7180;  1 drivers
v0x55efd6a84240_0 .net *"_ivl_243", 15 0, L_0x55efd6aa30d0;  1 drivers
v0x55efd6a84320_0 .net *"_ivl_244", 17 0, L_0x55efd6aa3340;  1 drivers
L_0x7fac43ae7b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55efd6a84400_0 .net *"_ivl_247", 1 0, L_0x7fac43ae7b10;  1 drivers
v0x55efd6a844e0_0 .net *"_ivl_250", 15 0, L_0x55efd6aa3480;  1 drivers
L_0x7fac43ae7b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55efd6a845c0_0 .net *"_ivl_252", 1 0, L_0x7fac43ae7b58;  1 drivers
v0x55efd6a846a0_0 .net *"_ivl_255", 0 0, L_0x55efd6aa3890;  1 drivers
L_0x7fac43ae7ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55efd6a84780_0 .net/2u *"_ivl_256", 13 0, L_0x7fac43ae7ba0;  1 drivers
L_0x7fac43ae7be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a84860_0 .net/2u *"_ivl_258", 13 0, L_0x7fac43ae7be8;  1 drivers
v0x55efd6a84d50_0 .net *"_ivl_26", 0 0, L_0x55efd6a9af90;  1 drivers
v0x55efd6a84e10_0 .net *"_ivl_260", 13 0, L_0x55efd6aa3b70;  1 drivers
v0x55efd6a84ef0_0 .net *"_ivl_28", 31 0, L_0x55efd6a9b120;  1 drivers
L_0x7fac43ae71c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a84fd0_0 .net *"_ivl_31", 25 0, L_0x7fac43ae71c8;  1 drivers
L_0x7fac43ae7210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55efd6a850b0_0 .net/2u *"_ivl_32", 31 0, L_0x7fac43ae7210;  1 drivers
v0x55efd6a85190_0 .net *"_ivl_34", 0 0, L_0x55efd6a9b210;  1 drivers
v0x55efd6a85250_0 .net *"_ivl_4", 31 0, L_0x55efd6a8a890;  1 drivers
v0x55efd6a85330_0 .net *"_ivl_45", 2 0, L_0x55efd6a9b500;  1 drivers
L_0x7fac43ae7258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55efd6a85410_0 .net/2u *"_ivl_46", 2 0, L_0x7fac43ae7258;  1 drivers
v0x55efd6a854f0_0 .net *"_ivl_51", 2 0, L_0x55efd6a9b7c0;  1 drivers
L_0x7fac43ae72a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55efd6a855d0_0 .net/2u *"_ivl_52", 2 0, L_0x7fac43ae72a0;  1 drivers
v0x55efd6a856b0_0 .net *"_ivl_57", 0 0, L_0x55efd6a9ba50;  1 drivers
v0x55efd6a85770_0 .net *"_ivl_59", 0 0, L_0x55efd6a9b750;  1 drivers
v0x55efd6a85830_0 .net *"_ivl_61", 0 0, L_0x55efd6a642c0;  1 drivers
v0x55efd6a858f0_0 .net *"_ivl_63", 0 0, L_0x55efd6a05d40;  1 drivers
v0x55efd6a859b0_0 .net *"_ivl_65", 0 0, L_0x55efd6a9bcf0;  1 drivers
L_0x7fac43ae7018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a85a70_0 .net *"_ivl_7", 25 0, L_0x7fac43ae7018;  1 drivers
v0x55efd6a85b50_0 .net *"_ivl_70", 31 0, L_0x55efd6a9bfe0;  1 drivers
L_0x7fac43ae72e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a85c30_0 .net *"_ivl_73", 25 0, L_0x7fac43ae72e8;  1 drivers
L_0x7fac43ae7330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55efd6a85d10_0 .net/2u *"_ivl_74", 31 0, L_0x7fac43ae7330;  1 drivers
v0x55efd6a85df0_0 .net *"_ivl_76", 0 0, L_0x55efd6a9c110;  1 drivers
v0x55efd6a85eb0_0 .net *"_ivl_78", 31 0, L_0x55efd6a9c280;  1 drivers
L_0x7fac43ae7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a85f90_0 .net/2u *"_ivl_8", 31 0, L_0x7fac43ae7060;  1 drivers
L_0x7fac43ae7378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a86070_0 .net *"_ivl_81", 25 0, L_0x7fac43ae7378;  1 drivers
L_0x7fac43ae73c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55efd6a86150_0 .net/2u *"_ivl_82", 31 0, L_0x7fac43ae73c0;  1 drivers
v0x55efd6a86230_0 .net *"_ivl_84", 0 0, L_0x55efd6a9c410;  1 drivers
v0x55efd6a862f0_0 .net *"_ivl_87", 0 0, L_0x55efd6a9c580;  1 drivers
v0x55efd6a863d0_0 .net *"_ivl_88", 31 0, L_0x55efd6a9c320;  1 drivers
L_0x7fac43ae7408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a864b0_0 .net *"_ivl_91", 30 0, L_0x7fac43ae7408;  1 drivers
L_0x7fac43ae7450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55efd6a86590_0 .net/2u *"_ivl_92", 31 0, L_0x7fac43ae7450;  1 drivers
v0x55efd6a86670_0 .net *"_ivl_94", 0 0, L_0x55efd6a9c770;  1 drivers
v0x55efd6a86730_0 .net *"_ivl_97", 0 0, L_0x55efd6a9c9a0;  1 drivers
v0x55efd6a867f0_0 .net "active", 0 0, L_0x55efd6aa4040;  alias, 1 drivers
v0x55efd6a868b0_0 .net "alu_op1", 31 0, L_0x55efd6aa19c0;  1 drivers
v0x55efd6a86970_0 .net "alu_op2", 31 0, L_0x55efd6aa1b10;  1 drivers
v0x55efd6a86a30_0 .net "alui_instr", 0 0, L_0x55efd6a9b630;  1 drivers
v0x55efd6a86af0_0 .net "b_flag", 0 0, v0x55efd6a7cd40_0;  1 drivers
v0x55efd6a86b90_0 .net "b_imm", 17 0, L_0x55efd6aa3750;  1 drivers
v0x55efd6a86c50_0 .net "b_offset", 31 0, L_0x55efd6aa3d00;  1 drivers
v0x55efd6a86d30_0 .net "clk", 0 0, v0x55efd6a89da0_0;  1 drivers
v0x55efd6a86dd0_0 .net "clk_enable", 0 0, v0x55efd6a89e40_0;  1 drivers
v0x55efd6a86e70_0 .var "cpu_active", 0 0;
v0x55efd6a86f10_0 .net "curr_addr", 31 0, v0x55efd6a7e240_0;  1 drivers
v0x55efd6a87000_0 .net "curr_addr_p4", 31 0, L_0x55efd6aa2ed0;  1 drivers
v0x55efd6a870c0_0 .net "data_address", 31 0, L_0x55efd6aa1c10;  alias, 1 drivers
v0x55efd6a871a0_0 .net "data_read", 0 0, L_0x55efd6a9f790;  alias, 1 drivers
v0x55efd6a87260_0 .net "data_readdata", 31 0, v0x55efd6a8a0c0_0;  1 drivers
v0x55efd6a87340_0 .net "data_write", 0 0, L_0x55efd6a9f5b0;  alias, 1 drivers
v0x55efd6a87400_0 .net "data_writedata", 31 0, L_0x55efd6aa1900;  alias, 1 drivers
v0x55efd6a874e0_0 .net "funct_code", 5 0, L_0x55efd6a8a760;  1 drivers
v0x55efd6a875c0_0 .net "hi_out", 31 0, v0x55efd6a7e900_0;  1 drivers
v0x55efd6a876b0_0 .net "hl_reg_enable", 0 0, L_0x55efd6aa2c80;  1 drivers
v0x55efd6a87750_0 .net "instr_address", 31 0, L_0x55efd6aa2f70;  alias, 1 drivers
v0x55efd6a87810_0 .net "instr_opcode", 5 0, L_0x55efd6a8a6c0;  1 drivers
v0x55efd6a878f0_0 .net "instr_readdata", 31 0, v0x55efd6a8a490_0;  1 drivers
v0x55efd6a879b0_0 .net "j_imm", 0 0, L_0x55efd6a9db00;  1 drivers
v0x55efd6a87a50_0 .net "j_reg", 0 0, L_0x55efd6a9e250;  1 drivers
v0x55efd6a87b10_0 .net "l_type", 0 0, L_0x55efd6a9b860;  1 drivers
v0x55efd6a87bd0_0 .net "link_const", 0 0, L_0x55efd6a9cab0;  1 drivers
v0x55efd6a87c90_0 .net "link_reg", 0 0, L_0x55efd6a9d350;  1 drivers
v0x55efd6a87d50_0 .net "lo_out", 31 0, v0x55efd6a7f150_0;  1 drivers
v0x55efd6a87e40_0 .net "lw", 0 0, L_0x55efd6a9ab90;  1 drivers
v0x55efd6a87ee0_0 .net "mem_read", 0 0, L_0x55efd6a61220;  1 drivers
v0x55efd6a87fa0_0 .net "mem_to_reg", 0 0, L_0x55efd6a622a0;  1 drivers
v0x55efd6a88870_0 .net "mem_write", 0 0, L_0x55efd6a9bec0;  1 drivers
v0x55efd6a88930_0 .net "memaddroffset", 31 0, v0x55efd6a7d210_0;  1 drivers
v0x55efd6a88a20_0 .net "mfhi", 0 0, L_0x55efd6a9f1d0;  1 drivers
v0x55efd6a88ac0_0 .net "mflo", 0 0, L_0x55efd6a9f4f0;  1 drivers
v0x55efd6a88b80_0 .net "movefrom", 0 0, L_0x55efd6a57500;  1 drivers
v0x55efd6a88c40_0 .net "muldiv", 0 0, L_0x55efd6a9f020;  1 drivers
v0x55efd6a88d00_0 .var "next_instr_addr", 31 0;
v0x55efd6a88df0_0 .net "pc_enable", 0 0, L_0x55efd6aa41c0;  1 drivers
v0x55efd6a88ec0_0 .net "r_format", 0 0, L_0x55efd6a9a9f0;  1 drivers
v0x55efd6a88f60_0 .net "reg_a_read_data", 31 0, L_0x55efd6aa0710;  1 drivers
v0x55efd6a89030_0 .net "reg_a_read_index", 4 0, L_0x55efd6a9f960;  1 drivers
v0x55efd6a89100_0 .net "reg_b_read_data", 31 0, L_0x55efd6aa1780;  1 drivers
v0x55efd6a891d0_0 .net "reg_b_read_index", 4 0, L_0x55efd6a9fbc0;  1 drivers
v0x55efd6a892a0_0 .net "reg_dst", 0 0, L_0x55efd69c1d80;  1 drivers
v0x55efd6a89340_0 .net "reg_write", 0 0, L_0x55efd6a9be00;  1 drivers
v0x55efd6a89400_0 .net "reg_write_data", 31 0, L_0x55efd6aa0f80;  1 drivers
v0x55efd6a894f0_0 .net "reg_write_enable", 0 0, L_0x55efd6aa0420;  1 drivers
v0x55efd6a895c0_0 .net "reg_write_index", 4 0, L_0x55efd6aa0290;  1 drivers
v0x55efd6a89690_0 .net "register_v0", 31 0, L_0x55efd6aa1890;  alias, 1 drivers
v0x55efd6a89760_0 .net "reset", 0 0, v0x55efd6a8a620_0;  1 drivers
v0x55efd6a89890_0 .net "result", 31 0, v0x55efd6a7d670_0;  1 drivers
v0x55efd6a89960_0 .net "result_hi", 31 0, v0x55efd6a7cf70_0;  1 drivers
v0x55efd6a89a00_0 .net "result_lo", 31 0, v0x55efd6a7d130_0;  1 drivers
v0x55efd6a89aa0_0 .net "sw", 0 0, L_0x55efd6a9acb0;  1 drivers
E_0x55efd69d6750/0 .event anyedge, v0x55efd6a7cd40_0, v0x55efd6a87000_0, v0x55efd6a86c50_0, v0x55efd6a879b0_0;
E_0x55efd69d6750/1 .event anyedge, v0x55efd6a7d050_0, v0x55efd6a87a50_0, v0x55efd6a7ff40_0;
E_0x55efd69d6750 .event/or E_0x55efd69d6750/0, E_0x55efd69d6750/1;
L_0x55efd6a8a6c0 .part v0x55efd6a8a490_0, 26, 6;
L_0x55efd6a8a760 .part v0x55efd6a8a490_0, 0, 6;
L_0x55efd6a8a890 .concat [ 6 26 0 0], L_0x55efd6a8a6c0, L_0x7fac43ae7018;
L_0x55efd6a9a9f0 .cmp/eq 32, L_0x55efd6a8a890, L_0x7fac43ae7060;
L_0x55efd6a9ab90 .cmp/eq 6, L_0x55efd6a8a6c0, L_0x7fac43ae70a8;
L_0x55efd6a9acb0 .cmp/eq 6, L_0x55efd6a8a6c0, L_0x7fac43ae70f0;
L_0x55efd6a9ae50 .concat [ 6 26 0 0], L_0x55efd6a8a6c0, L_0x7fac43ae7138;
L_0x55efd6a9af90 .cmp/eq 32, L_0x55efd6a9ae50, L_0x7fac43ae7180;
L_0x55efd6a9b120 .concat [ 6 26 0 0], L_0x55efd6a8a6c0, L_0x7fac43ae71c8;
L_0x55efd6a9b210 .cmp/eq 32, L_0x55efd6a9b120, L_0x7fac43ae7210;
L_0x55efd6a9b500 .part L_0x55efd6a8a6c0, 3, 3;
L_0x55efd6a9b630 .cmp/eq 3, L_0x55efd6a9b500, L_0x7fac43ae7258;
L_0x55efd6a9b7c0 .part L_0x55efd6a8a6c0, 3, 3;
L_0x55efd6a9b860 .cmp/eq 3, L_0x55efd6a9b7c0, L_0x7fac43ae72a0;
L_0x55efd6a9ba50 .reduce/nor L_0x55efd6a9f020;
L_0x55efd6a9bfe0 .concat [ 6 26 0 0], L_0x55efd6a8a6c0, L_0x7fac43ae72e8;
L_0x55efd6a9c110 .cmp/eq 32, L_0x55efd6a9bfe0, L_0x7fac43ae7330;
L_0x55efd6a9c280 .concat [ 6 26 0 0], L_0x55efd6a8a6c0, L_0x7fac43ae7378;
L_0x55efd6a9c410 .cmp/eq 32, L_0x55efd6a9c280, L_0x7fac43ae73c0;
L_0x55efd6a9c580 .part v0x55efd6a8a490_0, 20, 1;
L_0x55efd6a9c320 .concat [ 1 31 0 0], L_0x55efd6a9c580, L_0x7fac43ae7408;
L_0x55efd6a9c770 .cmp/eq 32, L_0x55efd6a9c320, L_0x7fac43ae7450;
L_0x55efd6a9cc80 .concat [ 6 26 0 0], L_0x55efd6a8a6c0, L_0x7fac43ae7498;
L_0x55efd6a9ce80 .cmp/eq 32, L_0x55efd6a9cc80, L_0x7fac43ae74e0;
L_0x55efd6a9d090 .part v0x55efd6a8a490_0, 0, 6;
L_0x55efd6a9d130 .cmp/eq 6, L_0x55efd6a9d090, L_0x7fac43ae7528;
L_0x55efd6a9d4b0 .concat [ 6 26 0 0], L_0x55efd6a8a6c0, L_0x7fac43ae7570;
L_0x55efd6a9d5a0 .cmp/eq 32, L_0x55efd6a9d4b0, L_0x7fac43ae75b8;
L_0x55efd6a9d7d0 .concat [ 6 26 0 0], L_0x55efd6a8a6c0, L_0x7fac43ae7600;
L_0x55efd6a9d8c0 .cmp/eq 32, L_0x55efd6a9d7d0, L_0x7fac43ae7648;
L_0x55efd6a9dc90 .concat [ 6 26 0 0], L_0x55efd6a8a6c0, L_0x7fac43ae7690;
L_0x55efd6a9dd80 .cmp/eq 32, L_0x55efd6a9dc90, L_0x7fac43ae76d8;
L_0x55efd6a9dfd0 .part v0x55efd6a8a490_0, 0, 6;
L_0x55efd6a9e070 .cmp/eq 6, L_0x55efd6a9dfd0, L_0x7fac43ae7720;
L_0x55efd6a9e2d0 .part v0x55efd6a8a490_0, 0, 6;
L_0x55efd6a9e370 .cmp/eq 6, L_0x55efd6a9e2d0, L_0x7fac43ae7768;
L_0x55efd6a9e710 .part L_0x55efd6a8a760, 3, 2;
L_0x55efd6a9e800 .cmp/eq 2, L_0x55efd6a9e710, L_0x7fac43ae77b0;
L_0x55efd6a9ea80 .cmp/eq 6, L_0x55efd6a8a760, L_0x7fac43ae77f8;
L_0x55efd6a9ec80 .cmp/eq 6, L_0x55efd6a8a760, L_0x7fac43ae7840;
L_0x55efd6a9f0e0 .cmp/eq 6, L_0x55efd6a8a760, L_0x7fac43ae7888;
L_0x55efd6a9ef80 .cmp/eq 6, L_0x55efd6a8a760, L_0x7fac43ae78d0;
L_0x55efd6a9f5b0 .functor MUXZ 1, L_0x7fac43ae7918, L_0x55efd6a9bec0, L_0x55efd6aa4040, C4<>;
L_0x55efd6a9f960 .part v0x55efd6a8a490_0, 21, 5;
L_0x55efd6a9fbc0 .part v0x55efd6a8a490_0, 16, 5;
L_0x55efd6a9fcb0 .part v0x55efd6a8a490_0, 11, 5;
L_0x55efd6a9fed0 .part v0x55efd6a8a490_0, 16, 5;
L_0x55efd6a9ff70 .functor MUXZ 5, L_0x55efd6a9fed0, L_0x55efd6a9fcb0, L_0x55efd69c1d80, C4<>;
L_0x55efd6aa0290 .functor MUXZ 5, L_0x55efd6a9ff70, L_0x7fac43ae7960, L_0x55efd6a9cab0, C4<>;
L_0x55efd6aa0670 .arith/sum 32, L_0x55efd6aa2ed0, L_0x7fac43ae79a8;
L_0x55efd6aa0920 .functor MUXZ 32, v0x55efd6a7d670_0, v0x55efd6a8a0c0_0, L_0x55efd6a622a0, C4<>;
L_0x55efd6aa0ab0 .functor MUXZ 32, L_0x55efd6aa0920, v0x55efd6a7f150_0, L_0x55efd6a9f4f0, C4<>;
L_0x55efd6aa0df0 .functor MUXZ 32, L_0x55efd6aa0ab0, v0x55efd6a7e900_0, L_0x55efd6a9f1d0, C4<>;
L_0x55efd6aa0f80 .functor MUXZ 32, L_0x55efd6aa0df0, L_0x55efd6aa0670, L_0x55efd6aa0530, C4<>;
L_0x55efd6aa2ed0 .arith/sum 32, v0x55efd6a7e240_0, L_0x7fac43ae7ac8;
L_0x55efd6aa30d0 .part v0x55efd6a8a490_0, 0, 16;
L_0x55efd6aa3340 .concat [ 16 2 0 0], L_0x55efd6aa30d0, L_0x7fac43ae7b10;
L_0x55efd6aa3480 .part L_0x55efd6aa3340, 0, 16;
L_0x55efd6aa3750 .concat [ 2 16 0 0], L_0x7fac43ae7b58, L_0x55efd6aa3480;
L_0x55efd6aa3890 .part L_0x55efd6aa3750, 17, 1;
L_0x55efd6aa3b70 .functor MUXZ 14, L_0x7fac43ae7be8, L_0x7fac43ae7ba0, L_0x55efd6aa3890, C4<>;
L_0x55efd6aa3d00 .concat [ 18 14 0 0], L_0x55efd6aa3750, L_0x55efd6aa3b70;
S_0x55efd6a5ac00 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55efd6a48880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55efd6a7c6d0_0 .net *"_ivl_10", 15 0, L_0x55efd6aa25d0;  1 drivers
L_0x7fac43ae7a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55efd6a7c7d0_0 .net/2u *"_ivl_14", 15 0, L_0x7fac43ae7a80;  1 drivers
v0x55efd6a7c8b0_0 .net *"_ivl_17", 15 0, L_0x55efd6aa2840;  1 drivers
v0x55efd6a7c970_0 .net *"_ivl_5", 0 0, L_0x55efd6aa1eb0;  1 drivers
v0x55efd6a7ca50_0 .net *"_ivl_6", 15 0, L_0x55efd6aa1f50;  1 drivers
v0x55efd6a7cb80_0 .net *"_ivl_9", 15 0, L_0x55efd6aa2320;  1 drivers
v0x55efd6a7cc60_0 .net "addr_rt", 4 0, L_0x55efd6aa2b70;  1 drivers
v0x55efd6a7cd40_0 .var "b_flag", 0 0;
v0x55efd6a7ce00_0 .net "funct", 5 0, L_0x55efd6aa1e10;  1 drivers
v0x55efd6a7cf70_0 .var "hi", 31 0;
v0x55efd6a7d050_0 .net "instructionword", 31 0, v0x55efd6a8a490_0;  alias, 1 drivers
v0x55efd6a7d130_0 .var "lo", 31 0;
v0x55efd6a7d210_0 .var "memaddroffset", 31 0;
v0x55efd6a7d2f0_0 .var "multresult", 63 0;
v0x55efd6a7d3d0_0 .net "op1", 31 0, L_0x55efd6aa19c0;  alias, 1 drivers
v0x55efd6a7d4b0_0 .net "op2", 31 0, L_0x55efd6aa1b10;  alias, 1 drivers
v0x55efd6a7d590_0 .net "opcode", 5 0, L_0x55efd6aa1d70;  1 drivers
v0x55efd6a7d670_0 .var "result", 31 0;
v0x55efd6a7d750_0 .net "shamt", 4 0, L_0x55efd6aa2a70;  1 drivers
v0x55efd6a7d830_0 .net/s "sign_op1", 31 0, L_0x55efd6aa19c0;  alias, 1 drivers
v0x55efd6a7d8f0_0 .net/s "sign_op2", 31 0, L_0x55efd6aa1b10;  alias, 1 drivers
v0x55efd6a7d990_0 .net "simmediatedata", 31 0, L_0x55efd6aa26b0;  1 drivers
v0x55efd6a7da50_0 .net "simmediatedatas", 31 0, L_0x55efd6aa26b0;  alias, 1 drivers
v0x55efd6a7db10_0 .net "uimmediatedata", 31 0, L_0x55efd6aa2930;  1 drivers
v0x55efd6a7dbd0_0 .net "unsign_op1", 31 0, L_0x55efd6aa19c0;  alias, 1 drivers
v0x55efd6a7dc90_0 .net "unsign_op2", 31 0, L_0x55efd6aa1b10;  alias, 1 drivers
v0x55efd6a7dda0_0 .var "unsigned_result", 31 0;
E_0x55efd69ae7b0/0 .event anyedge, v0x55efd6a7d590_0, v0x55efd6a7ce00_0, v0x55efd6a7d4b0_0, v0x55efd6a7d750_0;
E_0x55efd69ae7b0/1 .event anyedge, v0x55efd6a7d3d0_0, v0x55efd6a7d2f0_0, v0x55efd6a7cc60_0, v0x55efd6a7d990_0;
E_0x55efd69ae7b0/2 .event anyedge, v0x55efd6a7db10_0, v0x55efd6a7dda0_0;
E_0x55efd69ae7b0 .event/or E_0x55efd69ae7b0/0, E_0x55efd69ae7b0/1, E_0x55efd69ae7b0/2;
L_0x55efd6aa1d70 .part v0x55efd6a8a490_0, 26, 6;
L_0x55efd6aa1e10 .part v0x55efd6a8a490_0, 0, 6;
L_0x55efd6aa1eb0 .part v0x55efd6a8a490_0, 15, 1;
LS_0x55efd6aa1f50_0_0 .concat [ 1 1 1 1], L_0x55efd6aa1eb0, L_0x55efd6aa1eb0, L_0x55efd6aa1eb0, L_0x55efd6aa1eb0;
LS_0x55efd6aa1f50_0_4 .concat [ 1 1 1 1], L_0x55efd6aa1eb0, L_0x55efd6aa1eb0, L_0x55efd6aa1eb0, L_0x55efd6aa1eb0;
LS_0x55efd6aa1f50_0_8 .concat [ 1 1 1 1], L_0x55efd6aa1eb0, L_0x55efd6aa1eb0, L_0x55efd6aa1eb0, L_0x55efd6aa1eb0;
LS_0x55efd6aa1f50_0_12 .concat [ 1 1 1 1], L_0x55efd6aa1eb0, L_0x55efd6aa1eb0, L_0x55efd6aa1eb0, L_0x55efd6aa1eb0;
L_0x55efd6aa1f50 .concat [ 4 4 4 4], LS_0x55efd6aa1f50_0_0, LS_0x55efd6aa1f50_0_4, LS_0x55efd6aa1f50_0_8, LS_0x55efd6aa1f50_0_12;
L_0x55efd6aa2320 .part v0x55efd6a8a490_0, 0, 16;
L_0x55efd6aa25d0 .concat [ 16 0 0 0], L_0x55efd6aa2320;
L_0x55efd6aa26b0 .concat [ 16 16 0 0], L_0x55efd6aa25d0, L_0x55efd6aa1f50;
L_0x55efd6aa2840 .part v0x55efd6a8a490_0, 0, 16;
L_0x55efd6aa2930 .concat [ 16 16 0 0], L_0x55efd6aa2840, L_0x7fac43ae7a80;
L_0x55efd6aa2a70 .part v0x55efd6a8a490_0, 6, 5;
L_0x55efd6aa2b70 .part v0x55efd6a8a490_0, 16, 5;
S_0x55efd6a7dfd0 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x55efd6a48880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55efd6a7e180_0 .net "clk", 0 0, v0x55efd6a89da0_0;  alias, 1 drivers
v0x55efd6a7e240_0 .var "curr_addr", 31 0;
v0x55efd6a7e320_0 .net "enable", 0 0, L_0x55efd6aa41c0;  alias, 1 drivers
v0x55efd6a7e3c0_0 .net "next_addr", 31 0, v0x55efd6a88d00_0;  1 drivers
v0x55efd6a7e4a0_0 .net "reset", 0 0, v0x55efd6a8a620_0;  alias, 1 drivers
S_0x55efd6a7e650 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55efd6a48880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55efd6a7e830_0 .net "clk", 0 0, v0x55efd6a89da0_0;  alias, 1 drivers
v0x55efd6a7e900_0 .var "data", 31 0;
v0x55efd6a7e9c0_0 .net "data_in", 31 0, v0x55efd6a7cf70_0;  alias, 1 drivers
v0x55efd6a7eac0_0 .net "data_out", 31 0, v0x55efd6a7e900_0;  alias, 1 drivers
v0x55efd6a7eb80_0 .net "enable", 0 0, L_0x55efd6aa2c80;  alias, 1 drivers
v0x55efd6a7ec90_0 .net "reset", 0 0, v0x55efd6a8a620_0;  alias, 1 drivers
S_0x55efd6a7ede0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55efd6a48880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55efd6a7f040_0 .net "clk", 0 0, v0x55efd6a89da0_0;  alias, 1 drivers
v0x55efd6a7f150_0 .var "data", 31 0;
v0x55efd6a7f230_0 .net "data_in", 31 0, v0x55efd6a7d130_0;  alias, 1 drivers
v0x55efd6a7f300_0 .net "data_out", 31 0, v0x55efd6a7f150_0;  alias, 1 drivers
v0x55efd6a7f3c0_0 .net "enable", 0 0, L_0x55efd6aa2c80;  alias, 1 drivers
v0x55efd6a7f4b0_0 .net "reset", 0 0, v0x55efd6a8a620_0;  alias, 1 drivers
S_0x55efd6a7f620 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55efd6a48880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55efd6aa0710 .functor BUFZ 32, L_0x55efd6aa1320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55efd6aa1780 .functor BUFZ 32, L_0x55efd6aa15a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55efd6a803a0_2 .array/port v0x55efd6a803a0, 2;
L_0x55efd6aa1890 .functor BUFZ 32, v0x55efd6a803a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55efd6a7f850_0 .net *"_ivl_0", 31 0, L_0x55efd6aa1320;  1 drivers
v0x55efd6a7f950_0 .net *"_ivl_10", 6 0, L_0x55efd6aa1640;  1 drivers
L_0x7fac43ae7a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55efd6a7fa30_0 .net *"_ivl_13", 1 0, L_0x7fac43ae7a38;  1 drivers
v0x55efd6a7faf0_0 .net *"_ivl_2", 6 0, L_0x55efd6aa13c0;  1 drivers
L_0x7fac43ae79f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55efd6a7fbd0_0 .net *"_ivl_5", 1 0, L_0x7fac43ae79f0;  1 drivers
v0x55efd6a7fd00_0 .net *"_ivl_8", 31 0, L_0x55efd6aa15a0;  1 drivers
v0x55efd6a7fde0_0 .net "r_clk", 0 0, v0x55efd6a89da0_0;  alias, 1 drivers
v0x55efd6a7fe80_0 .net "r_clk_enable", 0 0, v0x55efd6a89e40_0;  alias, 1 drivers
v0x55efd6a7ff40_0 .net "read_data1", 31 0, L_0x55efd6aa0710;  alias, 1 drivers
v0x55efd6a80020_0 .net "read_data2", 31 0, L_0x55efd6aa1780;  alias, 1 drivers
v0x55efd6a80100_0 .net "read_reg1", 4 0, L_0x55efd6a9f960;  alias, 1 drivers
v0x55efd6a801e0_0 .net "read_reg2", 4 0, L_0x55efd6a9fbc0;  alias, 1 drivers
v0x55efd6a802c0_0 .net "register_v0", 31 0, L_0x55efd6aa1890;  alias, 1 drivers
v0x55efd6a803a0 .array "registers", 0 31, 31 0;
v0x55efd6a80970_0 .net "reset", 0 0, v0x55efd6a8a620_0;  alias, 1 drivers
v0x55efd6a80a10_0 .net "write_control", 0 0, L_0x55efd6aa0420;  alias, 1 drivers
v0x55efd6a80ad0_0 .net "write_data", 31 0, L_0x55efd6aa0f80;  alias, 1 drivers
v0x55efd6a80cc0_0 .net "write_reg", 4 0, L_0x55efd6aa0290;  alias, 1 drivers
L_0x55efd6aa1320 .array/port v0x55efd6a803a0, L_0x55efd6aa13c0;
L_0x55efd6aa13c0 .concat [ 5 2 0 0], L_0x55efd6a9f960, L_0x7fac43ae79f0;
L_0x55efd6aa15a0 .array/port v0x55efd6a803a0, L_0x55efd6aa1640;
L_0x55efd6aa1640 .concat [ 5 2 0 0], L_0x55efd6a9fbc0, L_0x7fac43ae7a38;
    .scope S_0x55efd6a7f620;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55efd6a803a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55efd6a7f620;
T_1 ;
    %wait E_0x55efd69d4c90;
    %load/vec4 v0x55efd6a80970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55efd6a7fe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55efd6a80a10_0;
    %load/vec4 v0x55efd6a80cc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55efd6a80ad0_0;
    %load/vec4 v0x55efd6a80cc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55efd6a803a0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55efd6a5ac00;
T_2 ;
    %wait E_0x55efd69ae7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
    %load/vec4 v0x55efd6a7d590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55efd6a7ce00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55efd6a7d8f0_0;
    %ix/getv 4, v0x55efd6a7d750_0;
    %shiftl 4;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55efd6a7d8f0_0;
    %ix/getv 4, v0x55efd6a7d750_0;
    %shiftr 4;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55efd6a7d8f0_0;
    %ix/getv 4, v0x55efd6a7d750_0;
    %shiftr/s 4;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55efd6a7d8f0_0;
    %load/vec4 v0x55efd6a7dbd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55efd6a7d8f0_0;
    %load/vec4 v0x55efd6a7dbd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55efd6a7d8f0_0;
    %load/vec4 v0x55efd6a7dbd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55efd6a7d830_0;
    %pad/s 64;
    %load/vec4 v0x55efd6a7d8f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55efd6a7d2f0_0, 0, 64;
    %load/vec4 v0x55efd6a7d2f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55efd6a7cf70_0, 0, 32;
    %load/vec4 v0x55efd6a7d2f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55efd6a7d130_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %pad/u 64;
    %load/vec4 v0x55efd6a7dc90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55efd6a7d2f0_0, 0, 64;
    %load/vec4 v0x55efd6a7d2f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55efd6a7cf70_0, 0, 32;
    %load/vec4 v0x55efd6a7d2f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55efd6a7d130_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d8f0_0;
    %mod/s;
    %store/vec4 v0x55efd6a7cf70_0, 0, 32;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d8f0_0;
    %div/s;
    %store/vec4 v0x55efd6a7d130_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7dc90_0;
    %mod;
    %store/vec4 v0x55efd6a7cf70_0, 0, 32;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7dc90_0;
    %div;
    %store/vec4 v0x55efd6a7d130_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55efd6a7d3d0_0;
    %store/vec4 v0x55efd6a7cf70_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55efd6a7d3d0_0;
    %store/vec4 v0x55efd6a7d130_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d8f0_0;
    %add;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7dc90_0;
    %add;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7dc90_0;
    %sub;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7dc90_0;
    %and;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7dc90_0;
    %or;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7dc90_0;
    %xor;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7dc90_0;
    %or;
    %inv;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d8f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7dc90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55efd6a7cc60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55efd6a7d830_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55efd6a7d830_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55efd6a7d830_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55efd6a7d830_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d8f0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d4b0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55efd6a7d830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55efd6a7d830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a7cd40_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d990_0;
    %add;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7d990_0;
    %add;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d990_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7da50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7db10_0;
    %and;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7db10_0;
    %or;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55efd6a7dbd0_0;
    %load/vec4 v0x55efd6a7db10_0;
    %xor;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55efd6a7db10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55efd6a7dda0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d990_0;
    %add;
    %store/vec4 v0x55efd6a7d210_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d990_0;
    %add;
    %store/vec4 v0x55efd6a7d210_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d990_0;
    %add;
    %store/vec4 v0x55efd6a7d210_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d990_0;
    %add;
    %store/vec4 v0x55efd6a7d210_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d990_0;
    %add;
    %store/vec4 v0x55efd6a7d210_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d990_0;
    %add;
    %store/vec4 v0x55efd6a7d210_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d990_0;
    %add;
    %store/vec4 v0x55efd6a7d210_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55efd6a7d830_0;
    %load/vec4 v0x55efd6a7d990_0;
    %add;
    %store/vec4 v0x55efd6a7d210_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55efd6a7dda0_0;
    %store/vec4 v0x55efd6a7d670_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55efd6a7ede0;
T_3 ;
    %wait E_0x55efd69d4c90;
    %load/vec4 v0x55efd6a7f4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55efd6a7f150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55efd6a7f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55efd6a7f230_0;
    %assign/vec4 v0x55efd6a7f150_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55efd6a7e650;
T_4 ;
    %wait E_0x55efd69d4c90;
    %load/vec4 v0x55efd6a7ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55efd6a7e900_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55efd6a7eb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55efd6a7e9c0_0;
    %assign/vec4 v0x55efd6a7e900_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55efd6a7dfd0;
T_5 ;
    %wait E_0x55efd69d4c90;
    %load/vec4 v0x55efd6a7e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55efd6a7e240_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55efd6a7e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55efd6a7e3c0_0;
    %assign/vec4 v0x55efd6a7e240_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55efd6a48880;
T_6 ;
    %wait E_0x55efd69d4c90;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55efd6a89760_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55efd6a878f0_0, v0x55efd6a867f0_0, v0x55efd6a89340_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55efd6a89030_0, v0x55efd6a891d0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55efd6a88f60_0, v0x55efd6a89100_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55efd6a89400_0, v0x55efd6a89890_0, v0x55efd6a895c0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55efd6a88c40_0, v0x55efd6a89a00_0, v0x55efd6a89960_0, v0x55efd6a87d50_0, v0x55efd6a875c0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55efd6a86f10_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55efd6a48880;
T_7 ;
    %wait E_0x55efd69d6750;
    %load/vec4 v0x55efd6a86af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55efd6a87000_0;
    %load/vec4 v0x55efd6a86c50_0;
    %add;
    %store/vec4 v0x55efd6a88d00_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55efd6a879b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55efd6a87000_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55efd6a878f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55efd6a88d00_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55efd6a87a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55efd6a88f60_0;
    %store/vec4 v0x55efd6a88d00_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55efd6a87000_0;
    %store/vec4 v0x55efd6a88d00_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55efd6a48880;
T_8 ;
    %wait E_0x55efd69d4c90;
    %load/vec4 v0x55efd6a89760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a86e70_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55efd6a86f10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55efd6a86e70_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55efd6a48080;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a89da0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55efd6a89da0_0;
    %inv;
    %store/vec4 v0x55efd6a89da0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55efd6a48080;
T_10 ;
    %fork t_1, S_0x55efd6a48450;
    %jmp t_0;
    .scope S_0x55efd6a48450;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a8a620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55efd6a89e40_0, 0, 1;
    %wait E_0x55efd69d4c90;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55efd6a8a620_0, 0, 1;
    %wait E_0x55efd69d4c90;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55efd6a7bb10_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55efd6a8a0c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55efd6a7bde0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55efd6a7c080_0, 0, 5;
    %load/vec4 v0x55efd6a7bb10_0;
    %store/vec4 v0x55efd6a7c160_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55efd6a7bbd0_0, 0, 16;
    %load/vec4 v0x55efd6a7bde0_0;
    %load/vec4 v0x55efd6a7c080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55efd6a7c160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55efd6a7bbd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55efd6a7bcb0_0, 0, 32;
    %load/vec4 v0x55efd6a7bcb0_0;
    %store/vec4 v0x55efd6a8a490_0, 0, 32;
    %load/vec4 v0x55efd6a8a0c0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55efd6a8a0c0_0, 0, 32;
    %vpi_call/w 5 76 "$display", "%h", v0x55efd6a8a0c0_0 {0 0 0};
    %wait E_0x55efd69d4c90;
    %delay 2, 0;
    %load/vec4 v0x55efd6a8a190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55efd6a89fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55efd6a7bb10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55efd6a7bb10_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55efd6a7bb10_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55efd6a7bde0_0, 0, 6;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x55efd6a7ba30_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55efd6a7c240_0, 0, 5;
    %load/vec4 v0x55efd6a7bb10_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55efd6a7c080_0, 0, 5;
    %load/vec4 v0x55efd6a7bb10_0;
    %store/vec4 v0x55efd6a7c160_0, 0, 5;
    %load/vec4 v0x55efd6a7bb10_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55efd6a7bfa0_0, 0, 5;
    %load/vec4 v0x55efd6a7bde0_0;
    %load/vec4 v0x55efd6a7c080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55efd6a7c160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55efd6a7bfa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55efd6a7c240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55efd6a7ba30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55efd6a7bec0_0, 0, 32;
    %load/vec4 v0x55efd6a7bec0_0;
    %store/vec4 v0x55efd6a8a490_0, 0, 32;
    %wait E_0x55efd69d4c90;
    %delay 2, 0;
    %load/vec4 v0x55efd6a7bb10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55efd6a7bb10_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55efd6a7bb10_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55efd6a7c320_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55efd6a7bde0_0, 0, 6;
    %load/vec4 v0x55efd6a7bb10_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55efd6a7c080_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55efd6a7c160_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55efd6a7bbd0_0, 0, 16;
    %load/vec4 v0x55efd6a7bde0_0;
    %load/vec4 v0x55efd6a7c080_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55efd6a7c160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55efd6a7bbd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55efd6a7bcb0_0, 0, 32;
    %load/vec4 v0x55efd6a7bcb0_0;
    %store/vec4 v0x55efd6a8a490_0, 0, 32;
    %wait E_0x55efd69d4c90;
    %delay 2, 0;
    %load/vec4 v0x55efd6a7c320_0;
    %addi 3703181876, 0, 32;
    %load/vec4 v0x55efd6a7bb10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x55efd6a7c320_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55efd6a7b930_0, 0, 32;
    %load/vec4 v0x55efd6a7bb10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %load/vec4 v0x55efd6a7c320_0;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %load/vec4 v0x55efd6a7c320_0;
    %addi 3703181876, 0, 32;
    %vpi_call/w 5 118 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x55efd6a8a530_0;
    %load/vec4 v0x55efd6a7b930_0;
    %cmp/e;
    %jmp/0xz  T_10.14, 4;
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 5 119 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55efd6a7b930_0, v0x55efd6a8a530_0 {0 0 0};
T_10.15 ;
    %load/vec4 v0x55efd6a7bb10_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55efd6a7bb10_0, 0, 5;
    %load/vec4 v0x55efd6a7c320_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55efd6a7c320_0, 0, 32;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55efd6a48080;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sllv_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
