{"vcs1":{"timestamp_begin":1739436760.403939669, "rt":0.26, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739436760.742152753, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739436761.062923720, "rt":0.16, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739436760.176035315}
{"VCS_COMP_START_TIME": 1739436760.176035315}
{"VCS_COMP_END_TIME": 1739436761.286742767}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150356}}
