INFO-FLOW: Workspace /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1 opened at Fri Dec 08 11:43:22 EST 2023
Execute     ap_set_clock -name default -period 6.667 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
Execute     import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.4 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Command         import_lib done; 0.17 sec.
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.69 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
Execute     config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=slave 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.97 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
Execute   config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./Final_Optimization/solution1/directives.tcl 
Execute     set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.245 MB.
INFO: [HLS 200-10] Analyzing design file 'common/check_endian.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling common/check_endian.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang common/check_endian.cpp -foptimization-record-file=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.check_endian.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.check_endian.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.check_endian.cpp.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top krnl_LZW -name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
Command       set_directive_top done; 0.2 sec.
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/.systemc_flag -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/all.directive.json -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.check_endian.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.check_endian.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.check_endian.pp.0.cpp.err.log 
Command         ap_eval done; 0.68 sec.
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.7 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.check_endian.pp.0.cpp.diag.yml /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.check_endian.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.check_endian.pp.0.cpp.err.log 
Command       ap_eval done; 0.32 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.check_endian.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.check_endian.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.check_endian.pp.0.cpp.err.log 
Command       ap_eval done; 0.33 sec.
INFO: [HLS 200-10] Analyzing design file 'common/Utilities.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling common/Utilities.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang common/Utilities.cpp -foptimization-record-file=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.Utilities.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.Utilities.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.Utilities.cpp.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top krnl_LZW -name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/.systemc_flag -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/all.directive.json -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.Utilities.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.Utilities.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.Utilities.pp.0.cpp.err.log 
Command         ap_eval done; 0.66 sec.
Command       clang_tidy done; 0.67 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.Utilities.pp.0.cpp.diag.yml /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.Utilities.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.Utilities.pp.0.cpp.err.log 
Command       ap_eval done; 0.33 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.Utilities.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.Utilities.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.Utilities.pp.0.cpp.err.log 
Command       ap_eval done; 0.33 sec.
INFO: [HLS 200-10] Analyzing design file 'LZW_hybrid_hash_HW.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling LZW_hybrid_hash_HW.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang LZW_hybrid_hash_HW.cpp -foptimization-record-file=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.LZW_hybrid_hash_HW.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.LZW_hybrid_hash_HW.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.LZW_hybrid_hash_HW.cpp.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top krnl_LZW -name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/.systemc_flag -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/all.directive.json -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.LZW_hybrid_hash_HW.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.LZW_hybrid_hash_HW.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.LZW_hybrid_hash_HW.pp.0.cpp.err.log 
Command         ap_eval done; 0.71 sec.
Command       clang_tidy done; 0.74 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.LZW_hybrid_hash_HW.pp.0.cpp.diag.yml /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.LZW_hybrid_hash_HW.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.LZW_hybrid_hash_HW.pp.0.cpp.err.log 
Command       ap_eval done; 0.33 sec.
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: LZW_hybrid_hash_HW.cpp:341:9
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: LZW_hybrid_hash_HW.cpp:346:43
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: LZW_hybrid_hash_HW.cpp:352:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:27
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:42
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:353:61
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:21
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:53
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:354:69
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:22
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:41
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:57
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: LZW_hybrid_hash_HW.cpp:355:107
Execute       send_msg_by_id WARNING @200-471@%s%s 14 LZW_hybrid_hash_HW.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file LZW_hybrid_hash_HW.cpp
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.LZW_hybrid_hash_HW.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.LZW_hybrid_hash_HW.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.LZW_hybrid_hash_HW.pp.0.cpp.err.log 
Command       ap_eval done; 0.36 sec.
WARNING: [HLS 207-5334] Only for-loops and functions support the dataflow: LZW_hybrid_hash_HW.cpp:341:9
INFO: [HLS 200-10] Analyzing design file 'common/EventTimer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling common/EventTimer.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang common/EventTimer.cpp -foptimization-record-file=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.EventTimer.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.EventTimer.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.EventTimer.cpp.err.log 
Command       ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top krnl_LZW -name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/.systemc_flag -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.15 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/all.directive.json -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.12 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.15 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.EventTimer.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.EventTimer.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang-tidy.EventTimer.pp.0.cpp.err.log 
Command         ap_eval done; 0.28 sec.
Command       clang_tidy done; 0.29 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.EventTimer.pp.0.cpp.diag.yml /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.EventTimer.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/xilinx-dataflow-lawyer.EventTimer.pp.0.cpp.err.log 
Command       ap_eval done; 0.13 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.EventTimer.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.EventTimer.pp.0.cpp.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.EventTimer.pp.0.cpp.err.log 
Command       ap_eval done; 0.16 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.75 seconds. CPU system time: 0.79 seconds. Elapsed time: 9.86 seconds; current allocated memory: 210.023 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.0.bc -args  "/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.g.bc" "/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.g.bc" "/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.g.bc" "/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.g.bc"  
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/check_endian.g.bc /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Utilities.g.bc /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/LZW_hybrid_hash_HW.g.bc /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/EventTimer.g.bc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.0.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.1.lower.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.2.m1.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.36 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.36 sec.
Execute       run_link_or_opt -opt -out /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl_LZW -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl_LZW -reflow-float-conversion -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.44 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.46 sec.
Execute       run_link_or_opt -out /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.4.m2.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl_LZW 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=krnl_LZW -mllvm -hls-db-dir -mllvm /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.lto.bc > /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 2.38 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::write(char const&)' into 'hls::stream<char, 0>::operator<<(char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'read_input(char*, unsigned int*, unsigned short, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:48:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read(char&)' into 'hls::stream<char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::write(ap_uint<13> const&)' into 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:225:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:224:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::operator<<(ap_uint<13> const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:212:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::operator<<(char const&)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:211:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:102:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:90:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read(ap_uint<13>&)' into 'hls::stream<ap_uint<13>, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:241:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:245:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:269:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::read()' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:266:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:315:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:316:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<13>, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:317:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<char, 0>::stream(char const*)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:318:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:352:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::operator<<(unsigned short const&)' into 'krnl_LZW(char*, unsigned short*, unsigned short*, unsigned short*)' (LZW_hybrid_hash_HW.cpp:342:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_168_7' (LZW_hybrid_hash_HW.cpp:168:31) in function 'compute_LZW' completely with a factor of 1 (LZW_hybrid_hash_HW.cpp:168:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (LZW_hybrid_hash_HW.cpp:80:22) in function 'compute_LZW' completely with a factor of 512 (LZW_hybrid_hash_HW.cpp:80:22)
INFO: [HLS 214-178] Inlining function 'my_hash(ap_uint<21>)' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&)' (LZW_hybrid_hash_HW.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'swap_endian_16(unsigned short)' into 'write_result(unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&, unsigned short*, unsigned short*, unsigned int*)' (LZW_hybrid_hash_HW.cpp:234:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint.3s' into 'compute_LZW(hls::stream<char, 0>&, unsigned short, hls::stream<ap_uint<13>, 0>&, hls::stream<char, 0>&) (.1)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml -> /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.17 seconds. CPU system time: 0.28 seconds. Elapsed time: 8.52 seconds; current allocated memory: 227.552 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 227.553 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top krnl_LZW -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.0.bc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 238.170 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.1.bc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 249.912 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.g.1.bc to /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.o.1.bc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (LZW_hybrid_hash_HW.cpp:46) in function 'read_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_1' (LZW_hybrid_hash_HW.cpp:246) in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'write_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (LZW_hybrid_hash_HW.cpp:72) in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_6' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' in function 'compute_LZW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_336_1' (LZW_hybrid_hash_HW.cpp:330) in function 'krnl_LZW' automatically.
INFO: [XFORM 203-102] Partitioning array 'hash_table.V' (LZW_hybrid_hash_HW.cpp:64) in dimension 2 automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_346_2 (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0)  of function 'krnl_LZW'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_346_2' (LZW_hybrid_hash_HW.cpp:0:9), detected/extracted 5 process function(s): 
	 'dataflow_in_loop_VITIS_LOOP_346_2.entry6'
	 'Block_entry_proc_proc'
	 'read_input'
	 'compute_LZW'
	 'write_result'.
Command         transform done; 0.56 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'compute_LZW' (LZW_hybrid_hash_HW.cpp:7:52)...3 expression(s) balanced.
Command         transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 288.669 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.o.2.bc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_4' (LZW_hybrid_hash_HW.cpp:66:15) in function 'compute_LZW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:253:32)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:257:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:261:34)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:273:24)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:278:28)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:281:30)
INFO: [HLS 200-472] Inferring partial write operation for 'store_array.i.i.i' (LZW_hybrid_hash_HW.cpp:286:30)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:75:30)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' (LZW_hybrid_hash_HW.cpp:83:32)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.middle_key_mem.V' (LZW_hybrid_hash_HW.cpp:84:40)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.lower_key_mem.V' (LZW_hybrid_hash_HW.cpp:85:39)
INFO: [HLS 200-472] Inferring partial write operation for 'hash_table.V[0]' (LZW_hybrid_hash_HW.cpp:174:49)
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.upper_key_mem.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'my_assoc_mem.value.V' (LZW_hybrid_hash_HW.cpp:192:59)
WARNING: [HLS 200-1449] Process read_input has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process read_input has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process write_result has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_346_2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process dataflow_in_loop_VITIS_LOOP_346_2 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream or using '::common::get_param hls.config_cosim.top_streamed_array true' in the TCL script.
Command         transform done; 2.36 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.36 seconds; current allocated memory: 383.798 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.79 sec.
Command     elaborate done; 22.2 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'krnl_LZW' ...
Execute       ap_set_top_model krnl_LZW 
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_346_2.entry3' to 'dataflow_in_loop_VITIS_LOOP_346_2_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_VITIS_LOOP_346_2.entry6' to 'dataflow_in_loop_VITIS_LOOP_346_2_entry6'.
Execute       get_model_list krnl_LZW -filter all-wo-channel -topdown 
Execute       preproc_iomode -model krnl_LZW 
Execute       preproc_iomode -model dataflow_parent_loop_proc 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_346_2 
Execute       preproc_iomode -model write_result 
Execute       preproc_iomode -model compute_LZW 
Execute       preproc_iomode -model read_input 
Execute       preproc_iomode -model Block_entry_proc_proc 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_346_2.entry6 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_346_2.entry3 
Execute       get_model_list krnl_LZW -filter all-wo-channel 
INFO-FLOW: Model list for configure: dataflow_in_loop_VITIS_LOOP_346_2.entry3 dataflow_in_loop_VITIS_LOOP_346_2.entry6 Block_entry_proc_proc read_input compute_LZW write_result dataflow_in_loop_VITIS_LOOP_346_2 dataflow_parent_loop_proc krnl_LZW
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_346_2.entry3 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2.entry3 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_346_2.entry3 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_346_2.entry6 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2.entry6 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_346_2.entry6 
INFO-FLOW: Configuring Module : Block_entry_proc_proc ...
Execute       set_default_model Block_entry_proc_proc 
Execute       apply_spec_resource_limit Block_entry_proc_proc 
INFO-FLOW: Configuring Module : read_input ...
Execute       set_default_model read_input 
Execute       apply_spec_resource_limit read_input 
INFO-FLOW: Configuring Module : compute_LZW ...
Execute       set_default_model compute_LZW 
Execute       apply_spec_resource_limit compute_LZW 
INFO-FLOW: Configuring Module : write_result ...
Execute       set_default_model write_result 
Execute       apply_spec_resource_limit write_result 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_346_2 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_346_2 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc 
INFO-FLOW: Configuring Module : krnl_LZW ...
Execute       set_default_model krnl_LZW 
Execute       apply_spec_resource_limit krnl_LZW 
INFO-FLOW: Model list for preprocess: dataflow_in_loop_VITIS_LOOP_346_2.entry3 dataflow_in_loop_VITIS_LOOP_346_2.entry6 Block_entry_proc_proc read_input compute_LZW write_result dataflow_in_loop_VITIS_LOOP_346_2 dataflow_parent_loop_proc krnl_LZW
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_346_2.entry3 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2.entry3 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_346_2.entry3 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_346_2.entry3 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_346_2.entry6 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2.entry6 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_346_2.entry6 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_346_2.entry6 
INFO-FLOW: Preprocessing Module: Block_entry_proc_proc ...
Execute       set_default_model Block_entry_proc_proc 
Execute       cdfg_preprocess -model Block_entry_proc_proc 
Execute       rtl_gen_preprocess Block_entry_proc_proc 
INFO-FLOW: Preprocessing Module: read_input ...
Execute       set_default_model read_input 
Execute       cdfg_preprocess -model read_input 
Execute       rtl_gen_preprocess read_input 
INFO-FLOW: Preprocessing Module: compute_LZW ...
Execute       set_default_model compute_LZW 
Execute       cdfg_preprocess -model compute_LZW 
Command       cdfg_preprocess done; 0.45 sec.
Execute       rtl_gen_preprocess compute_LZW 
INFO-FLOW: Preprocessing Module: write_result ...
Execute       set_default_model write_result 
Execute       cdfg_preprocess -model write_result 
Execute       rtl_gen_preprocess write_result 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_346_2 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_346_2 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_346_2 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
INFO-FLOW: Preprocessing Module: krnl_LZW ...
Execute       set_default_model krnl_LZW 
Execute       cdfg_preprocess -model krnl_LZW 
Execute       rtl_gen_preprocess krnl_LZW 
WARNING: [SYN 201-107] Renaming port name 'krnl_LZW/input' to 'krnl_LZW/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: dataflow_in_loop_VITIS_LOOP_346_2.entry3 dataflow_in_loop_VITIS_LOOP_346_2.entry6 Block_entry_proc_proc read_input compute_LZW write_result dataflow_in_loop_VITIS_LOOP_346_2 dataflow_parent_loop_proc krnl_LZW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_346_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2.entry3 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_346_2.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 385.306 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_346_2.entry3.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2.entry3 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_346_2.entry3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.429 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_346_2.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_346_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2.entry6 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_346_2.entry6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.498 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_346_2.entry6.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2.entry6 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_346_2.entry6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.677 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_346_2.entry6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry_proc_proc 
Execute       schedule -model Block_entry_proc_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 385.711 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_proc_proc.
Execute       set_default_model Block_entry_proc_proc 
Execute       bind -model Block_entry_proc_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.757 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_proc_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_input 
Execute       schedule -model read_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 386.098 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.sched.adb -f 
INFO-FLOW: Finish scheduling read_input.
Execute       set_default_model read_input 
Execute       bind -model read_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 386.528 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.bind.adb -f 
INFO-FLOW: Finish binding read_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_LZW 
Execute       schedule -model compute_LZW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 395.506 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.41 sec.
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.sched.adb -f 
Command       db_write done; 0.8 sec.
INFO-FLOW: Finish scheduling compute_LZW.
Execute       set_default_model compute_LZW 
Execute       bind -model compute_LZW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.5 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 405.393 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding compute_LZW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_result 
Execute       schedule -model write_result 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_1'.
WARNING: [HLS 200-880] The II Violation in module 'write_result' (loop 'VITIS_LOOP_244_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('store_array_i_i_i_addr_7_write_ln261', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:355->LZW_hybrid_hash_HW.cpp:355) of variable 'or_ln261', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:355->LZW_hybrid_hash_HW.cpp:355 on array 'store_array_i_i_i' and 'load' operation ('store_array_i_i_i_load_3', LZW_hybrid_hash_HW.cpp:261->LZW_hybrid_hash_HW.cpp:355->LZW_hybrid_hash_HW.cpp:355) on array 'store_array_i_i_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_244_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'Loop 4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 406.827 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.sched.adb -f 
INFO-FLOW: Finish scheduling write_result.
Execute       set_default_model write_result 
Execute       bind -model write_result 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 408.949 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.bind.adb -f 
INFO-FLOW: Finish binding write_result.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_346_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_346_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 409.132 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_346_2.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_346_2 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_346_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 409.431 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_346_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc 
Execute       schedule -model dataflow_parent_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 409.513 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc.
Execute       set_default_model dataflow_parent_loop_proc 
Execute       bind -model dataflow_parent_loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 409.643 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model krnl_LZW 
Execute       schedule -model krnl_LZW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_336_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 409.932 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.sched.adb -f 
INFO-FLOW: Finish scheduling krnl_LZW.
Execute       set_default_model krnl_LZW 
Execute       bind -model krnl_LZW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 410.433 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.bind.adb -f 
INFO-FLOW: Finish binding krnl_LZW.
Execute       get_model_list krnl_LZW -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_346_2.entry3 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_346_2.entry6 
Execute       rtl_gen_preprocess Block_entry_proc_proc 
Execute       rtl_gen_preprocess read_input 
Execute       rtl_gen_preprocess compute_LZW 
Execute       rtl_gen_preprocess write_result 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_346_2 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess krnl_LZW 
INFO-FLOW: Model list for RTL generation: dataflow_in_loop_VITIS_LOOP_346_2.entry3 dataflow_in_loop_VITIS_LOOP_346_2.entry6 Block_entry_proc_proc read_input compute_LZW write_result dataflow_in_loop_VITIS_LOOP_346_2 dataflow_parent_loop_proc krnl_LZW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_346_2_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_346_2.entry3 -top_prefix krnl_LZW_ -sub_prefix krnl_LZW_ -mg_file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_346_2_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 410.667 MB.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_346_2.entry3 -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/vhdl/krnl_LZW_dataflow_in_loop_VITIS_LOOP_346_2_entry3 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_346_2.entry3 -style xilinx -f -lang vlog -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/verilog/krnl_LZW_dataflow_in_loop_VITIS_LOOP_346_2_entry3 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_346_2.entry3 -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_346_2_entry3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_346_2.entry3 -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_346_2_entry3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_346_2.entry3 -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_346_2.entry3 -f -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.adb 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_346_2.entry3 -p /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_346_2_entry6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_346_2.entry6 -top_prefix krnl_LZW_ -sub_prefix krnl_LZW_ -mg_file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_346_2_entry6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.167 MB.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_346_2.entry6 -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/vhdl/krnl_LZW_dataflow_in_loop_VITIS_LOOP_346_2_entry6 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_346_2.entry6 -style xilinx -f -lang vlog -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/verilog/krnl_LZW_dataflow_in_loop_VITIS_LOOP_346_2_entry6 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_346_2.entry6 -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_346_2_entry6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_346_2.entry6 -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_346_2_entry6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_346_2.entry6 -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_346_2.entry6 -f -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.adb 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_346_2.entry6 -p /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_entry_proc_proc -top_prefix krnl_LZW_ -sub_prefix krnl_LZW_ -mg_file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 411.630 MB.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry_proc_proc -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/vhdl/krnl_LZW_Block_entry_proc_proc 
Execute       gen_rtl Block_entry_proc_proc -style xilinx -f -lang vlog -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/verilog/krnl_LZW_Block_entry_proc_proc 
Execute       syn_report -csynth -model Block_entry_proc_proc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/Block_entry_proc_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Block_entry_proc_proc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/Block_entry_proc_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Block_entry_proc_proc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Block_entry_proc_proc -f -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.adb 
Execute       gen_tb_info Block_entry_proc_proc -p /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_input -top_prefix krnl_LZW_ -sub_prefix krnl_LZW_ -mg_file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 413.101 MB.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_input -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/vhdl/krnl_LZW_read_input 
Execute       gen_rtl read_input -style xilinx -f -lang vlog -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/verilog/krnl_LZW_read_input 
Execute       syn_report -csynth -model read_input -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/read_input_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_input -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/read_input_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_input -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_input -f -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.adb 
Execute       gen_tb_info read_input -p /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_LZW -top_prefix krnl_LZW_ -sub_prefix krnl_LZW_ -mg_file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_LZW'.
Command       create_rtl_model done; 0.68 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 425.597 MB.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_LZW -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/vhdl/krnl_LZW_compute_LZW 
Execute       gen_rtl compute_LZW -style xilinx -f -lang vlog -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/verilog/krnl_LZW_compute_LZW 
Execute       syn_report -csynth -model compute_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/compute_LZW_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model compute_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/compute_LZW_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model compute_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -model compute_LZW -f -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.adb 
Command       db_write done; 0.95 sec.
Execute       gen_tb_info compute_LZW -p /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_result -top_prefix krnl_LZW_ -sub_prefix krnl_LZW_ -mg_file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.76 seconds; current allocated memory: 473.562 MB.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_result -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/vhdl/krnl_LZW_write_result 
Execute       gen_rtl write_result -style xilinx -f -lang vlog -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/verilog/krnl_LZW_write_result 
Execute       syn_report -csynth -model write_result -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/write_result_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model write_result -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/write_result_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_result -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model write_result -f -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.adb 
Execute       gen_tb_info write_result -p /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_346_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_346_2 -top_prefix krnl_LZW_ -sub_prefix krnl_LZW_ -mg_file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_346_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 480.488 MB.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_346_2 -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/vhdl/krnl_LZW_dataflow_in_loop_VITIS_LOOP_346_2 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_346_2 -style xilinx -f -lang vlog -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/verilog/krnl_LZW_dataflow_in_loop_VITIS_LOOP_346_2 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_346_2 -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_346_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_346_2 -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_346_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_346_2 -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_346_2 -f -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.adb 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_346_2 -p /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dataflow_parent_loop_proc -top_prefix krnl_LZW_ -sub_prefix krnl_LZW_ -mg_file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 481.729 MB.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/vhdl/krnl_LZW_dataflow_parent_loop_proc 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vlog -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/verilog/krnl_LZW_dataflow_parent_loop_proc 
Execute       syn_report -csynth -model dataflow_parent_loop_proc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/dataflow_parent_loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/dataflow_parent_loop_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model dataflow_parent_loop_proc -f -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.adb 
Execute       gen_tb_info dataflow_parent_loop_proc -p /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_LZW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model krnl_LZW -top_prefix  -sub_prefix krnl_LZW_ -mg_file /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/aximm0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/input_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/send_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_LZW/output_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_LZW' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'input_offset_constprop' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'output_offset_constprop' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'input_length', 'send_data', 'output_length' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_LZW'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 483.740 MB.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       gen_rtl krnl_LZW -istop -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/vhdl/krnl_LZW 
Execute       gen_rtl krnl_LZW -istop -style xilinx -f -lang vlog -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/verilog/krnl_LZW 
Execute       syn_report -csynth -model krnl_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/krnl_LZW_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model krnl_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/krnl_LZW_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model krnl_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model krnl_LZW -f -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.adb 
Execute       gen_tb_info krnl_LZW -p /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW 
Execute       export_constraint_db -f -tool general -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.constraint.tcl 
Execute       syn_report -designview -model krnl_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.design.xml 
Command       syn_report done; 0.18 sec.
Execute       syn_report -csynthDesign -model krnl_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model krnl_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model krnl_LZW -o /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks krnl_LZW 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain krnl_LZW 
INFO-FLOW: Model list for RTL component generation: dataflow_in_loop_VITIS_LOOP_346_2.entry3 dataflow_in_loop_VITIS_LOOP_346_2.entry6 Block_entry_proc_proc read_input compute_LZW write_result dataflow_in_loop_VITIS_LOOP_346_2 dataflow_parent_loop_proc krnl_LZW
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_346_2_entry3] ... 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_346_2_entry6] ... 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry_proc_proc] ... 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_input] ... 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.compgen.tcl 
INFO-FLOW: Handling components in module [compute_LZW] ... 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.compgen.tcl 
INFO-FLOW: Found component krnl_LZW_compute_LZW_hash_table_V_0.
INFO-FLOW: Append model krnl_LZW_compute_LZW_hash_table_V_0
INFO-FLOW: Found component krnl_LZW_compute_LZW_my_assoc_mem_upper_key_mem_V.
INFO-FLOW: Append model krnl_LZW_compute_LZW_my_assoc_mem_upper_key_mem_V
INFO-FLOW: Found component krnl_LZW_compute_LZW_my_assoc_mem_value_V.
INFO-FLOW: Append model krnl_LZW_compute_LZW_my_assoc_mem_value_V
INFO-FLOW: Handling components in module [write_result] ... 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.compgen.tcl 
INFO-FLOW: Found component krnl_LZW_write_result_store_array_i_i_i.
INFO-FLOW: Append model krnl_LZW_write_result_store_array_i_i_i
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_346_2] ... 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.compgen.tcl 
INFO-FLOW: Found component krnl_LZW_fifo_w64_d2_S.
INFO-FLOW: Append model krnl_LZW_fifo_w64_d2_S
INFO-FLOW: Found component krnl_LZW_fifo_w64_d2_S.
INFO-FLOW: Append model krnl_LZW_fifo_w64_d2_S
INFO-FLOW: Found component krnl_LZW_fifo_w7_d2_S.
INFO-FLOW: Append model krnl_LZW_fifo_w7_d2_S
INFO-FLOW: Found component krnl_LZW_fifo_w64_d2_S.
INFO-FLOW: Append model krnl_LZW_fifo_w64_d2_S
INFO-FLOW: Found component krnl_LZW_fifo_w64_d2_S.
INFO-FLOW: Append model krnl_LZW_fifo_w64_d2_S
INFO-FLOW: Found component krnl_LZW_fifo_w64_d4_S.
INFO-FLOW: Append model krnl_LZW_fifo_w64_d4_S
INFO-FLOW: Found component krnl_LZW_fifo_w7_d4_S.
INFO-FLOW: Append model krnl_LZW_fifo_w7_d4_S
INFO-FLOW: Found component krnl_LZW_fifo_w64_d4_S.
INFO-FLOW: Append model krnl_LZW_fifo_w64_d4_S
INFO-FLOW: Found component krnl_LZW_fifo_w8_d2_S.
INFO-FLOW: Append model krnl_LZW_fifo_w8_d2_S
INFO-FLOW: Found component krnl_LZW_fifo_w8_d4_S.
INFO-FLOW: Append model krnl_LZW_fifo_w8_d4_S
INFO-FLOW: Found component krnl_LZW_fifo_w13_d4_S.
INFO-FLOW: Append model krnl_LZW_fifo_w13_d4_S
INFO-FLOW: Found component krnl_LZW_start_for_dataflow_in_loop_VITIS_LOOP_346_2_entry6_U0.
INFO-FLOW: Append model krnl_LZW_start_for_dataflow_in_loop_VITIS_LOOP_346_2_entry6_U0
INFO-FLOW: Found component krnl_LZW_start_for_compute_LZW_U0.
INFO-FLOW: Append model krnl_LZW_start_for_compute_LZW_U0
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc] ... 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [krnl_LZW] ... 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.tcl 
INFO-FLOW: Found component krnl_LZW_fifo_w16_d4_S.
INFO-FLOW: Append model krnl_LZW_fifo_w16_d4_S
INFO-FLOW: Found component krnl_LZW_control_s_axi.
INFO-FLOW: Append model krnl_LZW_control_s_axi
INFO-FLOW: Found component krnl_LZW_aximm0_m_axi.
INFO-FLOW: Append model krnl_LZW_aximm0_m_axi
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_346_2_entry3
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_346_2_entry6
INFO-FLOW: Append model Block_entry_proc_proc
INFO-FLOW: Append model read_input
INFO-FLOW: Append model compute_LZW
INFO-FLOW: Append model write_result
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_346_2
INFO-FLOW: Append model dataflow_parent_loop_proc
INFO-FLOW: Append model krnl_LZW
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: krnl_LZW_compute_LZW_hash_table_V_0 krnl_LZW_compute_LZW_my_assoc_mem_upper_key_mem_V krnl_LZW_compute_LZW_my_assoc_mem_value_V krnl_LZW_write_result_store_array_i_i_i krnl_LZW_fifo_w64_d2_S krnl_LZW_fifo_w64_d2_S krnl_LZW_fifo_w7_d2_S krnl_LZW_fifo_w64_d2_S krnl_LZW_fifo_w64_d2_S krnl_LZW_fifo_w64_d4_S krnl_LZW_fifo_w7_d4_S krnl_LZW_fifo_w64_d4_S krnl_LZW_fifo_w8_d2_S krnl_LZW_fifo_w8_d4_S krnl_LZW_fifo_w13_d4_S krnl_LZW_start_for_dataflow_in_loop_VITIS_LOOP_346_2_entry6_U0 krnl_LZW_start_for_compute_LZW_U0 krnl_LZW_fifo_w16_d4_S krnl_LZW_control_s_axi krnl_LZW_aximm0_m_axi dataflow_in_loop_VITIS_LOOP_346_2_entry3 dataflow_in_loop_VITIS_LOOP_346_2_entry6 Block_entry_proc_proc read_input compute_LZW write_result dataflow_in_loop_VITIS_LOOP_346_2 dataflow_parent_loop_proc krnl_LZW
INFO-FLOW: To file: write model krnl_LZW_compute_LZW_hash_table_V_0
INFO-FLOW: To file: write model krnl_LZW_compute_LZW_my_assoc_mem_upper_key_mem_V
INFO-FLOW: To file: write model krnl_LZW_compute_LZW_my_assoc_mem_value_V
INFO-FLOW: To file: write model krnl_LZW_write_result_store_array_i_i_i
INFO-FLOW: To file: write model krnl_LZW_fifo_w64_d2_S
INFO-FLOW: To file: write model krnl_LZW_fifo_w64_d2_S
INFO-FLOW: To file: write model krnl_LZW_fifo_w7_d2_S
INFO-FLOW: To file: write model krnl_LZW_fifo_w64_d2_S
INFO-FLOW: To file: write model krnl_LZW_fifo_w64_d2_S
INFO-FLOW: To file: write model krnl_LZW_fifo_w64_d4_S
INFO-FLOW: To file: write model krnl_LZW_fifo_w7_d4_S
INFO-FLOW: To file: write model krnl_LZW_fifo_w64_d4_S
INFO-FLOW: To file: write model krnl_LZW_fifo_w8_d2_S
INFO-FLOW: To file: write model krnl_LZW_fifo_w8_d4_S
INFO-FLOW: To file: write model krnl_LZW_fifo_w13_d4_S
INFO-FLOW: To file: write model krnl_LZW_start_for_dataflow_in_loop_VITIS_LOOP_346_2_entry6_U0
INFO-FLOW: To file: write model krnl_LZW_start_for_compute_LZW_U0
INFO-FLOW: To file: write model krnl_LZW_fifo_w16_d4_S
INFO-FLOW: To file: write model krnl_LZW_control_s_axi
INFO-FLOW: To file: write model krnl_LZW_aximm0_m_axi
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_346_2_entry3
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_346_2_entry6
INFO-FLOW: To file: write model Block_entry_proc_proc
INFO-FLOW: To file: write model read_input
INFO-FLOW: To file: write model compute_LZW
INFO-FLOW: To file: write model write_result
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_346_2
INFO-FLOW: To file: write model dataflow_parent_loop_proc
INFO-FLOW: To file: write model krnl_LZW
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (sdx target): krnl_LZW
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1
Execute       get_solution -flow_target 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=6.667 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'krnl_LZW_compute_LZW_hash_table_V_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'krnl_LZW_compute_LZW_my_assoc_mem_upper_key_mem_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'krnl_LZW_compute_LZW_my_assoc_mem_value_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'krnl_LZW_write_result_store_array_i_i_i_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_c1_U(krnl_LZW_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'send_data_c2_U(krnl_LZW_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'i_1_c3_U(krnl_LZW_fifo_w7_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_length_c4_U(krnl_LZW_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'input_c_U(krnl_LZW_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'send_data_c_U(krnl_LZW_fifo_w64_d4_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'i_1_c_U(krnl_LZW_fifo_w7_d4_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_length_c_U(krnl_LZW_fifo_w64_d4_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'inStream_in_U(krnl_LZW_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'outStream_code_flg_U(krnl_LZW_fifo_w8_d4_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'outStream_code_U(krnl_LZW_fifo_w13_d4_S)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dataflow_in_loop_VITIS_LOOP_346_2_entry6_U0_U(krnl_LZW_start_for_dataflow_in_loop_VITIS_LOOP_346_2_entry6_U0)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_LZW_U0_U(krnl_LZW_start_for_compute_LZW_U0)' using Shift Registers.
Command       ap_source done; 0.43 sec.
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'inStream_in_length_U(krnl_LZW_fifo_w16_d4_S)' using Shift Registers.
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       get_solution -flow_target 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/kernel.internal.xml srclang=c top=krnl_LZW
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name krnl_LZW vlnv xilinx.com:hls:krnl_LZW:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1
Execute       get_solution -flow_target 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=krnl_LZW xml_exists=0
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.constraint.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       get_solution -flow_target 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/kernel.internal.xml srclang=c top=krnl_LZW
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name krnl_LZW vlnv xilinx.com:hls:krnl_LZW:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=29 #gSsdmPorts=0
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.dataonly.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.dataonly.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -output 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.constraint.tcl 
Execute       sc_get_clocks krnl_LZW 
Execute       source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.77 seconds. CPU system time: 0.25 seconds. Elapsed time: 5.26 seconds; current allocated memory: 490.302 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for krnl_LZW.
INFO: [VLOG 209-307] Generating Verilog RTL for krnl_LZW.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model krnl_LZW -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
Command     autosyn done; 17.21 sec.
Command   csynth_design done; 39.42 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28.89 seconds. CPU system time: 1.57 seconds. Elapsed time: 39.42 seconds; current allocated memory: 493.283 MB.
Command ap_source done; 41.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1 opened at Fri Dec 08 11:44:40 EST 2023
Execute     ap_set_clock -name default -period 6.667 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
Execute     import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 2.15 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Command         import_lib done; 0.12 sec.
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.22 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.4 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     get_config_interface -m_axi_offset 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_offset=slave 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
Execute     config_export -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.65 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
Execute     ap_set_clock -name default -period 6.667 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
Execute   config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl verilog 
Execute   source ./Final_Optimization/solution1/directives.tcl 
Execute     set_directive_top -name krnl_LZW krnl_LZW 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_LZW krnl_LZW 
INFO-FLOW: Setting directive 'TOP' name=krnl_LZW 
Execute   export_design -rtl verilog -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=xo -output=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format xo -rtl verilog
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (sdx target): krnl_LZW
Execute     get_solution -flow_target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=6.667 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=krnl_LZW xml_exists=1
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to krnl_LZW
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry3.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2_entry6.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/Block_entry_proc_proc.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/read_input.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/compute_LZW.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/write_result.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_346_2.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to krnl_LZW
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.constraint.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute     get_solution -flow_target 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/kernel.internal.xml srclang=c top=krnl_LZW
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml
Execute     get_config_debug -enable 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name krnl_LZW vlnv xilinx.com:hls:krnl_LZW:1.0
INFO-FLOW: DBG:CMD:       copying IP vlog from /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/driver
Execute     get_config_export -format 
Execute     get_config_export -output 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/krnl_LZW.xo
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.dataonly.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.compgen.dataonly.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=krnl_LZW
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=krnl_LZW
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.constraint.tcl 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/krnl_LZW.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /mnt/castor/seas_home/c/chihan/chihan/ese532_project/project/Server_HW_final/Final_Optimization/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s krnl_LZW.xo 
INFO: [HLS 200-802] Generated output file krnl_LZW.xo
Command   export_design done; 28.23 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.51 seconds. CPU system time: 1.09 seconds. Elapsed time: 28.23 seconds; current allocated memory: 218.215 MB.
Command ap_source done; 31.14 sec.
Execute cleanup_all 
