name: LPTIM
description: LPTIM1 address block description
groupName: LPTIM
registers:
  - name: LPTIM1_ISR_OUTPUT
    displayName: LPTIM1_ISR_OUTPUT
    description: LPTIM1 interrupt and status register [alternate]
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IF
        description: "Compare 1 interrupt flag\nIf channel CC1 is configured as output:\n\
          The CC1IF flag is set by hardware to inform application that LPTIM_CNT register\
          \ value matches the compare register's value. CC1IF flag can be cleared\
          \ by writing 1 to the CC1CF bit in the LPTIM_ICR register."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No match
            value: 0
          - name: B_0x1
            description: The content of the counter LPTIM_CNT register value has matched
              the LPTIM_CCR1 register's value
            value: 1
      - name: ARRM
        description: "Autoreload match\nARRM is set by hardware to inform application\
          \ that LPTIM_CNT registers value reached the LPTIM_ARR registers value.\
          \ ARRM flag can be cleared by writing 1 to the ARRMCF bit in the LPTIM_ICR\
          \ register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: EXTTRIG
        description: "External trigger edge event\nEXTTRIG is set by hardware to inform\
          \ application that a valid edge on the selected external trigger input has\
          \ occurred. If the trigger is ignored because the timer has already started,\
          \ then this flag is not set. EXTTRIG flag can be cleared by writing 1 to\
          \ the EXTTRIGCF bit in the LPTIM_ICR register."
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: CMP1OK
        description: "Compare register 1 update OK\nCMP1OK is set by hardware to inform\
          \ application that the APB bus write operation to the LPTIM_CCR1 register\
          \ has been successfully completed. CMP1OK flag can be cleared by writing\
          \ 1 to the CMP1OKCF bit in the LPTIM_ICR register."
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: ARROK
        description: "Autoreload register update OK\nARROK is set by hardware to inform\
          \ application that the APB bus write operation to the LPTIM_ARR register\
          \ has been successfully completed. ARROK flag can be cleared by writing\
          \ 1 to the ARROKCF bit in the LPTIM_ICR register."
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: UP
        description: "Counter direction change down to up\nIn Encoder mode, UP bit\
          \ is set by hardware to inform application that the counter direction has\
          \ changed from down to up. UP flag can be cleared by writing 1 to the UPCF\
          \ bit in the LPTIM_ICR register.\nNote: If the LPTIM does not support encoder\
          \ mode feature, this bit is reserved. Refer to Section125.3."
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: DOWN
        description: "Counter direction change up to down\nIn Encoder mode, DOWN bit\
          \ is set by hardware to inform application that the counter direction has\
          \ changed from up to down. DOWN flag can be cleared by writing 1 to the\
          \ DOWNCF bit in the LPTIM_ICR register.\nNote: If the LPTIM does not support\
          \ encoder mode feature, this bit is reserved. Refer to Section125.3."
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: UE
        description: "LPTIM update event occurred\nUE is set by hardware to inform\
          \ application that an update event was generated. The corresponding interrupt\
          \ or DMA request is generated if enabled. UE flag can be cleared by writing\
          \ 1 to the UECF bit in the LPTIM_ICR register. The UE flag is automatically\
          \ cleared by hardware once the LPTIM_ARR register is written by any bus\
          \ master like CPU or DMA."
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: REPOK
        description: "Repetition register update OK\nREPOK is set by hardware to inform\
          \ application that the APB bus write operation to the LPTIM_RCR register\
          \ has been successfully completed. REPOK flag can be cleared by writing\
          \ 1 to the REPOKCF bit in the LPTIM_ICR register."
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: CC2IF
        description: "Compare 2 interrupt flag\nIf channel CC2 is configured as output:\n\
          The CC2IF flag is set by hardware to inform application that LPTIM_CNT register\
          \ value matches the\ncompare register's value. CC2IF flag can be cleared\
          \ by writing 1 to the CC2CF bit in the LPTIM_ICR register.\nNote: If LPTIM\
          \ does not implement at least 2 channels this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No match
            value: 0
          - name: B_0x1
            description: The content of the counter LPTIM_CNT register value has matched
              the LPTIM_CCR2 register's value
            value: 1
      - name: CC3IF
        description: "Compare 3 interrupt flag\nIf channel CC3 is configured as output:\n\
          The CC3IF flag is set by hardware to inform application that LPTIM_CNT register\
          \ value matches the compare register's value. CC3IF flag can be cleared\
          \ by writing 1 to the CC3CF bit in the LPTIM_ICR register.\nNote: If LPTIM\
          \ does not implement at least 3 channels this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No match
            value: 0
          - name: B_0x1
            description: The content of the counter LPTIM_CNT register value has matched
              the LPTIM_CCR3 register's value.
            value: 1
      - name: CC4IF
        description: "Compare 4 interrupt flag\nIf channel CC4 is configured as output:\n\
          The CC4IF flag is set by hardware to inform application that LPTIM_CNT register\
          \ value matches the compare register's value. CC4IF flag can be cleared\
          \ by writing 1 to the CC4CF bit in the LPTIM_ICR register.\nNote: If LPTIM\
          \ does not implement at least 4 channels this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No match
            value: 0
          - name: B_0x1
            description: The content of the counter LPTIM_CNT register value has matched
              the LPTIM_CCR4 register's value
            value: 1
      - name: CMP2OK
        description: "Compare register 2 update OK\nCMP2OK is set by hardware to inform\
          \ application that the APB bus write operation to the LPTIM_CCR2 register\
          \ has been successfully completed. CMP2OK flag can be cleared by writing\
          \ 1 to the CMP2OKCF bit in the LPTIM_ICR register.\nNote: If LPTIM does\
          \ not implement at least 2 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: CMP3OK
        description: "Compare register 3 update OK\nCMP3OK is set by hardware to inform\
          \ application that the APB bus write operation to the LPTIM_CCR3 register\
          \ has been successfully completed. CMP3OK flag can be cleared by writing\
          \ 1 to the CMP3OKCF bit in the LPTIM_ICR register.\nNote: If LPTIM does\
          \ not implement at least 3 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 20
        bitWidth: 1
        access: read-only
      - name: CMP4OK
        description: "Compare register 4 update OK\nCMP4OK is set by hardware to inform\
          \ application that the APB bus write operation to the LPTIM_CCR4 register\
          \ has been successfully completed. CMP4OK flag can be cleared by writing\
          \ 1 to the CMP4OKCF bit in the LPTIM_ICR register.\nNote: If LPTIM does\
          \ not implement at least 4 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 21
        bitWidth: 1
        access: read-only
      - name: DIEROK
        description: "Interrupt enable register update OK\nDIEROK is set by hardware\
          \ to inform application that the APB bus write operation to the LPTIM_DIER\
          \ register has been successfully completed. DIEROK flag can be cleared by\
          \ writing 1 to the DIEROKCF bit in the LPTIM_ICR register."
        bitOffset: 24
        bitWidth: 1
        access: read-only
  - name: LPTIM1_ISR_INPUT
    displayName: LPTIM1_ISR_INPUT
    description: LPTIM1 interrupt and status register [alternate]
    alternateRegister: LPTIM1_ISR_OUTPUT
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IF
        description: "capture 1 interrupt flag\nIf channel CC1 is configured as input:\n\
          CC1IF is set by hardware to inform application that the current value of\
          \ the counter is captured in LPTIM_CCR1 register. The corresponding interrupt\
          \ or DMA request is generated if enabled. The CC1OF flag is set if the CC1IF\
          \ flag was already high."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No input capture occurred
            value: 0
          - name: B_0x1
            description: The counter value has been captured in the LPTIM_CCR1 register.
              (An edge has been detected on IC1 which matches the selected polarity).
              The CC1IF flag is automatically cleared by hardware once the captured
              value is read (CPU or DMA).CC1IF flag can be cleared by writing 1 to
              the CC1CF bit in the LPTIM_ICR register.
            value: 1
      - name: ARRM
        description: "Autoreload match\nARRM is set by hardware to inform application\
          \ that LPTIM_CNT registers value reached the LPTIM_ARR registers value.\
          \ ARRM flag can be cleared by writing 1 to the ARRMCF bit in the LPTIM_ICR\
          \ register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: EXTTRIG
        description: "External trigger edge event\nEXTTRIG is set by hardware to inform\
          \ application that a valid edge on the selected external trigger input has\
          \ occurred. If the trigger is ignored because the timer has already started,\
          \ then this flag is not set. EXTTRIG flag can be cleared by writing 1 to\
          \ the EXTTRIGCF bit in the LPTIM_ICR register."
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: ARROK
        description: "Autoreload register update OK\nARROK is set by hardware to inform\
          \ application that the APB bus write operation to the LPTIM_ARR register\
          \ has been successfully completed. ARROK flag can be cleared by writing\
          \ 1 to the ARROKCF bit in the LPTIM_ICR register."
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: UP
        description: "Counter direction change down to up\nIn Encoder mode, UP bit\
          \ is set by hardware to inform application that the counter direction has\
          \ changed from down to up. UP flag can be cleared by writing 1 to the UPCF\
          \ bit in the LPTIM_ICR register.\nNote: If the LPTIM does not support encoder\
          \ mode feature, this bit is reserved. Refer to Section125.3."
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: DOWN
        description: "Counter direction change up to down\nIn Encoder mode, DOWN bit\
          \ is set by hardware to inform application that the counter direction has\
          \ changed from up to down. DOWN flag can be cleared by writing 1 to the\
          \ DOWNCF bit in the LPTIM_ICR register.\nNote: If the LPTIM does not support\
          \ encoder mode feature, this bit is reserved. Refer to Section125.3."
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: UE
        description: "LPTIM update event occurred\nUE is set by hardware to inform\
          \ application that an update event was generated. UE flag can be cleared\
          \ by writing 1 to the UECF bit in the LPTIM_ICR register."
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: REPOK
        description: "Repetition register update OK\nREPOK is set by hardware to inform\
          \ application that the APB bus write operation to the LPTIM_RCR register\
          \ has been successfully completed. REPOK flag can be cleared by writing\
          \ 1 to the REPOKCF bit in the LPTIM_ICR register."
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: CC2IF
        description: "Capture 2 interrupt flag\nIf channel CC2 is configured as input:\n\
          CC2IF is set by hardware to inform application that the current value of\
          \ the counter is captured in LPTIM_CCR2 register. The corresponding interrupt\
          \ or DMA request is generated if enabled. The CC2OF flag is set if the CC2IF\
          \ flag was already high.\nNote: If LPTIM does not implement at least 2 channels\
          \ this bit is reserved. Refer to Section125.3."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No input capture occurred
            value: 0
          - name: B_0x1
            description: The counter value has been captured in the LPTIM_CCR2 register.
              (An edge has been detected on IC2 which matches the selected polarity).
              The CC2IF flag is automatically cleared by hardware once the captured
              value is read (CPU or DMA). The CC2IF flag can be cleared by writing
              1 to the CC2CF bit in the LPTIM_ICR register.
            value: 1
      - name: CC3IF
        description: "Capture 3 interrupt flag\nIf channel CC3 is configured as input:\n\
          CC3IF is set by hardware to inform application that the current value of\
          \ the counter is captured in LPTIM_CCR3 register. The corresponding interrupt\
          \ or DMA request is generated if enabled. The CC3OF flag is set if the CC3IF\
          \ flag was already high.\nNote: If LPTIM does not implement at least 3 channels\
          \ this bit is reserved. Refer to Section125.3."
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No input capture occurred
            value: 0
          - name: B_0x1
            description: The counter value has been captured in the LPTIM_CCR3 register.
              (An edge has been detected on IC3 which matches the selected polarity).
              The CC3IF flag is automatically cleared by hardware once the captured
              value is read (CPU or DMA). The CC3IF flag can be cleared by writing
              1 to the CC3CF bit in the LPTIM_ICR register.
            value: 1
      - name: CC4IF
        description: "Capture 4 interrupt flag\nIf channel CC4 is configured as input:\n\
          CC4IF is set by hardware to inform application that the current value of\
          \ the counter is captured in LPTIM_CCR4 register. The corresponding interrupt\
          \ or DMA request is generated if enabled. The CC4OF flag is set if the CC4IF\
          \ flag was already high.\nNote: If LPTIM does not implement at least 4 channels\
          \ this bit is reserved. Refer to Section125.3."
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No input capture occurred
            value: 0
          - name: B_0x1
            description: The counter value has been captured in the LPTIM_CCR4 register.
              (An edge has been detected on IC4 which matches the selected polarity).
              The CC4IF flag is automatically cleared by hardware once the captured
              value is read (CPU or DMA). The CC4IF flag can be cleared by writing
              1 to the CC4CF bit in the LPTIM_ICR register.
            value: 1
      - name: CC1OF
        description: "Capture 1 over-capture flag\nThis flag is set by hardware only\
          \ when the corresponding channel is configured in input capture mode. It\
          \ is cleared by software by writing 1 to the CC1OCF bit in the LPTIM_ICR\
          \ register.\nNote: If LPTIM does not implement at least 1 channel this bit\
          \ is reserved. Refer to Section125.3."
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No over-capture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in LPTIM_CCR1 register
              while CC1IF flag was already set.
            value: 1
      - name: CC2OF
        description: "Capture 2 over-capture flag\nThis flag is set by hardware only\
          \ when the corresponding channel is configured in input capture mode. It\
          \ is cleared by software by writing 1 to the CC2OCF bit in the LPTIM_ICR\
          \ register.\nNote: If LPTIM does not implement at least 2 channels this\
          \ bit is reserved. Refer to Section125.3."
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No over-capture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in LPTIM_CCR2 register
              while CC2IF flag was already set.
            value: 1
      - name: CC3OF
        description: "Capture 3 over-capture flag\nThis flag is set by hardware only\
          \ when the corresponding channel is configured in input capture mode. It\
          \ is cleared by software by writing 1 to the CC3OCF bit in the LPTIM_ICR\
          \ register.\nNote: If LPTIM does not implement at least 3 channels this\
          \ bit is reserved. Refer to Section125.3."
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No over-capture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in LPTIM_CCR3 register
              while CC3IF flag was already set
            value: 1
      - name: CC4OF
        description: "Capture 4 over-capture flag\nThis flag is set by hardware only\
          \ when the corresponding channel is configured in input capture mode. It\
          \ is cleared by software by writing 1 to the CC4OCF bit in the LPTIM_ICR\
          \ register.\nNote: If LPTIM does not implement at least 4 channels this\
          \ bit is reserved. Refer to Section125.3."
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No over-capture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in LPTIM_CCR4 register
              while CC4IF flag was already set
            value: 1
      - name: DIEROK
        description: "Interrupt enable register update OK\nDIEROK is set by hardware\
          \ to inform application that the APB bus write operation to the LPTIM_DIER\
          \ register has been successfully completed. DIEROK flag can be cleared by\
          \ writing 1 to the DIEROKCF bit in the LPTIM_ICR register."
        bitOffset: 24
        bitWidth: 1
        access: read-only
  - name: LPTIM1_ICR_OUTPUT
    displayName: LPTIM1_ICR_OUTPUT
    description: LPTIM1 interrupt clear register [alternate]
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1CF
        description: "Capture/compare 1 clear flag\nWriting 1 to this bit clears the\
          \ CC1IF flag in the LPTIM_ISR register."
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ARRMCF
        description: "Autoreload match clear flag\nWriting 1 to this bit clears the\
          \ ARRM flag in the LPTIM_ISR register"
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: EXTTRIGCF
        description: "External trigger valid edge clear flag\nWriting 1 to this bit\
          \ clears the EXTTRIG flag in the LPTIM_ISR register"
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CMP1OKCF
        description: "Compare register 1 update OK clear flag\nWriting 1 to this bit\
          \ clears the CMP1OK flag in the LPTIM_ISR register."
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: ARROKCF
        description: "Autoreload register update OK clear flag\nWriting 1 to this\
          \ bit clears the ARROK flag in the LPTIM_ISR register"
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: UPCF
        description: "Direction change to UP clear flag\nWriting 1 to this bit clear\
          \ the UP flag in the LPTIM_ISR register.\nNote: If the LPTIM does not support\
          \ encoder mode feature, this bit is reserved. Refer to Section125.3."
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DOWNCF
        description: "Direction change to down clear flag\nWriting 1 to this bit clear\
          \ the DOWN flag in the LPTIM_ISR register.\nNote: If the LPTIM does not\
          \ support encoder mode feature, this bit is reserved. Refer to Section125.3."
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: UECF
        description: "Update event clear flag\nWriting 1 to this bit clear the UE\
          \ flag in the LPTIM_ISR register."
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: REPOKCF
        description: "Repetition register update OK clear flag\nWriting 1 to this\
          \ bit clears the REPOK flag in the LPTIM_ISR register."
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: CC2CF
        description: "Capture/compare 2 clear flag\nWriting 1 to this bit clears the\
          \ CC2IF flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement\
          \ at least 2 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CC3CF
        description: "Capture/compare 3 clear flag\nWriting 1 to this bit clears the\
          \ CC3IF flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement\
          \ at least 3 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: CC4CF
        description: "Capture/compare 4 clear flag\nWriting 1 to this bit clears the\
          \ CC4IF flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement\
          \ at least 4 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: CMP2OKCF
        description: "Compare register 2 update OK clear flag\nWriting 1 to this bit\
          \ clears the CMP2OK flag in the LPTIM_ISR register.\nNote: If LPTIM does\
          \ not implement at least 2 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: CMP3OKCF
        description: "Compare register 3 update OK clear flag\nWriting 1 to this bit\
          \ clears the CMP3OK flag in the LPTIM_ISR register.\nNote: If LPTIM does\
          \ not implement at least 3 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 20
        bitWidth: 1
        access: write-only
      - name: CMP4OKCF
        description: "Compare register 4 update OK clear flag\nWriting 1 to this bit\
          \ clears the CMP4OK flag in the LPTIM_ISR register.\nNote: If LPTIM does\
          \ not implement at least 4 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 21
        bitWidth: 1
        access: write-only
      - name: DIEROKCF
        description: "Interrupt enable register update OK clear flag\nWriting 1 to\
          \ this bit clears the DIEROK flag in the LPTIM_ISR register."
        bitOffset: 24
        bitWidth: 1
        access: write-only
  - name: LPTIM1_ICR_INPUT
    displayName: LPTIM1_ICR_INPUT
    description: LPTIM1 interrupt clear register [alternate]
    alternateRegister: LPTIM1_ICR_OUTPUT
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1CF
        description: "Capture/compare 1 clear flag\nWriting 1 to this bit clears the\
          \ CC1IF flag in the LPTIM_ISR register."
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: ARRMCF
        description: "Autoreload match clear flag\nWriting 1 to this bit clears the\
          \ ARRM flag in the LPTIM_ISR register"
        bitOffset: 1
        bitWidth: 1
        access: write-only
      - name: EXTTRIGCF
        description: "External trigger valid edge clear flag\nWriting 1 to this bit\
          \ clears the EXTTRIG flag in the LPTIM_ISR register"
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: ARROKCF
        description: "Autoreload register update OK clear flag\nWriting 1 to this\
          \ bit clears the ARROK flag in the LPTIM_ISR register"
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: UPCF
        description: "Direction change to UP clear flag\nWriting 1 to this bit clear\
          \ the UP flag in the LPTIM_ISR register.\nNote: If the LPTIM does not support\
          \ encoder mode feature, this bit is reserved. Refer to Section125.3."
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: DOWNCF
        description: "Direction change to down clear flag\nWriting 1 to this bit clear\
          \ the DOWN flag in the LPTIM_ISR register.\nNote: If the LPTIM does not\
          \ support encoder mode feature, this bit is reserved. Refer to Section125.3."
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: UECF
        description: "Update event clear flag\nWriting 1 to this bit clear the UE\
          \ flag in the LPTIM_ISR register."
        bitOffset: 7
        bitWidth: 1
        access: write-only
      - name: REPOKCF
        description: "Repetition register update OK clear flag\nWriting 1 to this\
          \ bit clears the REPOK flag in the LPTIM_ISR register."
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: CC2CF
        description: "Capture/compare 2 clear flag\nWriting 1 to this bit clears the\
          \ CC2IF flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement\
          \ at least 2 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 9
        bitWidth: 1
        access: write-only
      - name: CC3CF
        description: "Capture/compare 3 clear flag\nWriting 1 to this bit clears the\
          \ CC3IF flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement\
          \ at least 3 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 10
        bitWidth: 1
        access: write-only
      - name: CC4CF
        description: "Capture/compare 4 clear flag\nWriting 1 to this bit clears the\
          \ CC4IF flag in the LPTIM_ISR register.\nNote: If LPTIM does not implement\
          \ at least 4 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: CC1OCF
        description: "Capture/compare 1 over-capture clear flag\nWriting 1 to this\
          \ bit clears the CC1OF flag in the LPTIM_ISR register.\nNote: If LPTIM does\
          \ not implement at least 1 channel this bit is reserved. Refer to Section125.3."
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: CC2OCF
        description: "Capture/compare 2 over-capture clear flag\nWriting 1 to this\
          \ bit clears the CC2OF flag in the LPTIM_ISR register.\nNote: If LPTIM does\
          \ not implement at least 2 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: CC3OCF
        description: "Capture/compare 3 over-capture clear flag\nWriting 1 to this\
          \ bit clears the CC3OF flag in the LPTIM_ISR register.\nNote: If LPTIM does\
          \ not implement at least 3 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: CC4OCF
        description: "Capture/compare 4 over-capture clear flag\nWriting 1 to this\
          \ bit clears the CC4OF flag in the LPTIM_ISR register.\nNote: If LPTIM does\
          \ not implement at least 4 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: DIEROKCF
        description: "Interrupt enable register update OK clear flag\nWriting 1 to\
          \ this bit clears the DIEROK flag in the LPTIM_ISR register."
        bitOffset: 24
        bitWidth: 1
        access: write-only
  - name: LPTIM1_DIER_OUTPUT
    displayName: LPTIM1_DIER_OUTPUT
    description: LPTIM1 interrupt enable register [alternate]
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IE
        description: Capture/compare 1 interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 1 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 1 interrupt enabled
            value: 1
      - name: ARRMIE
        description: Autoreload match Interrupt Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARRM interrupt disabled
            value: 0
          - name: B_0x1
            description: ARRM interrupt enabled
            value: 1
      - name: EXTTRIGIE
        description: External trigger valid edge Interrupt Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EXTTRIG interrupt disabled
            value: 0
          - name: B_0x1
            description: EXTTRIG interrupt enabled
            value: 1
      - name: CMP1OKIE
        description: Compare register 1 update OK interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMPOK register 1 interrupt disabled
            value: 0
          - name: B_0x1
            description: CMPOK register 1 interrupt enabled
            value: 1
      - name: ARROKIE
        description: Autoreload register update OK Interrupt Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARROK interrupt disabled
            value: 0
          - name: B_0x1
            description: ARROK interrupt enabled
            value: 1
      - name: UPIE
        description: "Direction change to UP Interrupt Enable\nNote: If the LPTIM\
          \ does not support encoder mode feature, this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UP interrupt disabled
            value: 0
          - name: B_0x1
            description: UP interrupt enabled
            value: 1
      - name: DOWNIE
        description: "Direction change to down Interrupt Enable\nNote: If the LPTIM\
          \ does not support encoder mode feature, this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DOWN interrupt disabled
            value: 0
          - name: B_0x1
            description: DOWN interrupt enabled
            value: 1
      - name: UEIE
        description: Update event interrupt enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update event interrupt disabled
            value: 0
          - name: B_0x1
            description: Update event interrupt enabled
            value: 1
      - name: REPOKIE
        description: Repetition register update OK interrupt Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Repetition register update OK interrupt disabled
            value: 0
          - name: B_0x1
            description: Repetition register update OK interrupt enabled
            value: 1
      - name: CC2IE
        description: "Capture/compare 2 interrupt enable\nNote: If LPTIM does not\
          \ implement at least 2 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 2 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 2 interrupt enabled
            value: 1
      - name: CC3IE
        description: "Capture/compare 3 interrupt enable\nNote: If LPTIM does not\
          \ implement at least 3 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 3 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 3 interrupt enabled
            value: 1
      - name: CC4IE
        description: "Capture/compare 4 interrupt enable\nNote: If LPTIM does not\
          \ implement at least 4 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 4 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 4 interrupt enabled
            value: 1
      - name: CMP2OKIE
        description: "Compare register 2 update OK interrupt enable\nNote: If LPTIM\
          \ does not implement at least 2 channels this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMPOK register 2 interrupt disabled
            value: 0
          - name: B_0x1
            description: CMPOK register 2 interrupt enabled
            value: 1
      - name: CMP3OKIE
        description: "Compare register 3 update OK interrupt enable\nNote: If LPTIM\
          \ does not implement at least 3 channels this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMPOK register 3 interrupt disabled
            value: 0
          - name: B_0x1
            description: CMPOK register 3 interrupt enabled
            value: 1
      - name: CMP4OKIE
        description: "Compare register 4 update OK interrupt enable\nNote: If LPTIM\
          \ does not implement at least 4 channels this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CMPOK register 4 interrupt disabled
            value: 0
          - name: B_0x1
            description: CMPOK register 4 interrupt enabled
            value: 1
      - name: UEDE
        description: "Update event DMA request enable\nNote: If LPTIM does not implement\
          \ at least 1 channel this bit is reserved. Refer to Section125.3."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UE DMA request disabled. Writing '0' to the UEDE bit resets
              the associated ue_dma_req signal.
            value: 0
          - name: B_0x1
            description: UE DMA request enabled
            value: 1
  - name: LPTIM1_DIER_INPUT
    displayName: LPTIM1_DIER_INPUT
    description: LPTIM1 interrupt enable register [alternate]
    alternateRegister: LPTIM1_DIER_OUTPUT
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IE
        description: Capture/compare 1 interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 1 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 1 interrupt enabled
            value: 1
      - name: ARRMIE
        description: Autoreload match Interrupt Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARRM interrupt disabled
            value: 0
          - name: B_0x1
            description: ARRM interrupt enabled
            value: 1
      - name: EXTTRIGIE
        description: External trigger valid edge Interrupt Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EXTTRIG interrupt disabled
            value: 0
          - name: B_0x1
            description: EXTTRIG interrupt enabled
            value: 1
      - name: ARROKIE
        description: Autoreload register update OK Interrupt Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARROK interrupt disabled
            value: 0
          - name: B_0x1
            description: ARROK interrupt enabled
            value: 1
      - name: UPIE
        description: "Direction change to UP Interrupt Enable\nNote: If the LPTIM\
          \ does not support encoder mode feature, this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UP interrupt disabled
            value: 0
          - name: B_0x1
            description: UP interrupt enabled
            value: 1
      - name: DOWNIE
        description: "Direction change to down Interrupt Enable\nNote: If the LPTIM\
          \ does not support encoder mode feature, this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DOWN interrupt disabled
            value: 0
          - name: B_0x1
            description: DOWN interrupt enabled
            value: 1
      - name: UEIE
        description: Update event interrupt enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update event interrupt disabled
            value: 0
          - name: B_0x1
            description: Update event interrupt enabled
            value: 1
      - name: REPOKIE
        description: Repetition register update OK interrupt Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Repetition register update OK interrupt disabled
            value: 0
          - name: B_0x1
            description: Repetition register update OK interrupt enabled
            value: 1
      - name: CC2IE
        description: "Capture/compare 2 interrupt enable\nNote: If LPTIM does not\
          \ implement at least 2 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 2 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 2 interrupt enabled
            value: 1
      - name: CC3IE
        description: "Capture/compare 3 interrupt enable\nNote: If LPTIM does not\
          \ implement at least 3 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 3 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 3 interrupt enabled
            value: 1
      - name: CC4IE
        description: "Capture/compare 4 interrupt enable\nNote: If LPTIM does not\
          \ implement at least 4 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture/compare 4 interrupt disabled
            value: 0
          - name: B_0x1
            description: Capture/compare 4 interrupt enabled
            value: 1
      - name: CC1OIE
        description: "Capture/compare 1 over-capture interrupt enable\nNote: If LPTIM\
          \ does not implement at least 1 channel this bit is reserved. Refer to Section125.3."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 over-capture interrupt disabled
            value: 0
          - name: B_0x1
            description: CC1 over-capture interrupt enabled
            value: 1
      - name: CC2OIE
        description: "Capture/compare 2 over-capture interrupt enable\nNote: If LPTIM\
          \ does not implement at least 2 channels this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 over-capture interrupt disabled
            value: 0
          - name: B_0x1
            description: CC2 over-capture interrupt enabled
            value: 1
      - name: CC3OIE
        description: "Capture/compare 3 over-capture interrupt enable\nNote: If LPTIM\
          \ does not implement at least 3 channels this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 over-capture interrupt disabled
            value: 0
          - name: B_0x1
            description: CC3 over-capture interrupt enabled
            value: 1
      - name: CC4OIE
        description: "Capture/compare 4 over-capture interrupt enable\nNote: If LPTIM\
          \ does not implement at least 4 channels this bit is reserved. Refer to\
          \ Section125.3."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 over-capture interrupt disabled
            value: 0
          - name: B_0x1
            description: CC4 over-capture interrupt enabled
            value: 1
      - name: CC1DE
        description: "Capture/compare 1 DMA request enable\nNote: If LPTIM does not\
          \ implement at least 1 channel this bit is reserved. Refer to Section125.3."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 DMA request disabled. Writing '0' to the CC1DE bit resets
              the associated ic1_dma_req signal.
            value: 0
          - name: B_0x1
            description: CC1 DMA request enabled
            value: 1
      - name: UEDE
        description: "Update event DMA request enable \nNote: If LPTIM does not implement\
          \ at least 1 channel this bit is reserved. Refer to Section125.3."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UE DMA request disabled. Writing '0' to the UEDE bit resets
              the associated ue_dma_req signal.
            value: 0
          - name: B_0x1
            description: UE DMA request enabled
            value: 1
      - name: CC2DE
        description: "Capture/compare 2 DMA request enable\nNote: If LPTIM does not\
          \ implement at least 2 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 DMA request disabled. Writing '0' to the CC2DE bit resets
              the associated ic2_dma_req signal.
            value: 0
          - name: B_0x1
            description: CC2 DMA request enabled
            value: 1
      - name: CC3DE
        description: "Capture/compare 3 DMA request enable\nNote: If LPTIM does not\
          \ implement at least 3 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 DMA request disabled. Writing '0' to the CC3DE bit resets
              the associated ic3_dma_req signal.
            value: 0
          - name: B_0x1
            description: CC3 DMA request enabled
            value: 1
      - name: CC4DE
        description: "Capture/compare 4 DMA request enable\nNote: If LPTIM does not\
          \ implement at least 4 channels this bit is reserved. Refer to Section125.3."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 DMA request disabled. Writing '0' to the CC4DE bit resets
              the associated ic4_dma_req signal.
            value: 0
          - name: B_0x1
            description: CC4 DMA request enabled
            value: 1
  - name: LPTIM1_CFGR
    displayName: LPTIM1_CFGR
    description: LPTIM configuration register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CKSEL
        description: "Clock selector\nThe CKSEL bit selects which clock source the\
          \ LPTIM uses:"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM is clocked by internal clock source (APB clock or any
              of the embedded oscillators)
            value: 0
          - name: B_0x1
            description: LPTIM is clocked by an external clock source through the
              LPTIM external Input1
            value: 1
      - name: CKPOL
        description: "Clock Polarity\nWhen the LPTIM is clocked by an external clock\
          \ source, CKPOL bits is used to configure the active edge or edges used\
          \ by the counter:\nIf the LPTIM is configured in Encoder mode (ENC bit is\
          \ set), the encoder sub-mode 1 is active.\nIf the LPTIM is configured in\
          \ Encoder mode (ENC bit is set), the encoder sub-mode 2 is active.\nIf the\
          \ LPTIM is configured in Encoder mode (ENC bit is set), the encoder sub-mode\
          \ 3 is active.\nRefer to Section125.4.15: Encoder mode for more details\
          \ about Encoder mode sub-modes."
        bitOffset: 1
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the rising edge is the active edge used for counting.
            value: 0
          - name: B_0x1
            description: the falling edge is the active edge used for counting.
            value: 1
          - name: B_0x2
            description: both edges are active edges. When both external clock signal
              edges are considered active ones, the LPTIM must also be clocked by
              an internal clock source with a frequency equal to at least four times
              the external clock frequency.
            value: 2
          - name: B_0x3
            description: not allowed
            value: 3
      - name: CKFLT
        description: "Configurable digital filter for external clock\nThe CKFLT value\
          \ sets the number of consecutive equal samples that are detected when a\
          \ level change occurs on an external clock signal before it is considered\
          \ as a valid level transition. An internal clock source must be present\
          \ to use this feature"
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: any external clock signal level change is considered as a
              valid transition
            value: 0
          - name: B_0x1
            description: external clock signal level change must be stable for at
              least 2 clock periods before it is considered as valid transition.
            value: 1
          - name: B_0x2
            description: external clock signal level change must be stable for at
              least 4 clock periods before it is considered as valid transition.
            value: 2
          - name: B_0x3
            description: external clock signal level change must be stable for at
              least 8 clock periods before it is considered as valid transition.
            value: 3
      - name: TRGFLT
        description: "Configurable digital filter for trigger\nThe TRGFLT value sets\
          \ the number of consecutive equal samples that are detected when a level\
          \ change occurs on an internal trigger before it is considered as a valid\
          \ level transition. An internal clock source must be present to use this\
          \ feature"
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: any trigger active level change is considered as a valid
              trigger
            value: 0
          - name: B_0x1
            description: trigger active level change must be stable for at least 2
              clock periods before it is considered as valid trigger.
            value: 1
          - name: B_0x2
            description: trigger active level change must be stable for at least 4
              clock periods before it is considered as valid trigger.
            value: 2
          - name: B_0x3
            description: trigger active level change must be stable for at least 8
              clock periods before it is considered as valid trigger.
            value: 3
      - name: PRESC
        description: "Clock prescaler\nThe PRESC bits configure the prescaler division\
          \ factor. It can be one among the following division factors:"
        bitOffset: 9
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: /1
            value: 0
          - name: B_0x1
            description: /2
            value: 1
          - name: B_0x2
            description: /4
            value: 2
          - name: B_0x3
            description: /8
            value: 3
          - name: B_0x4
            description: /16
            value: 4
          - name: B_0x5
            description: /32
            value: 5
          - name: B_0x6
            description: /64
            value: 6
          - name: B_0x7
            description: /128
            value: 7
      - name: TRIGSEL
        description: "Trigger selector\nThe TRIGSEL bits select the trigger source\
          \ that serves as a trigger event for the LPTIM among the below 8 available\
          \ sources:\nSee Section125.4.3: LPTIM input and trigger mapping for details."
        bitOffset: 13
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1_ext_trig0
            value: 0
          - name: B_0x1
            description: LPTIM1_ext_trig1
            value: 1
          - name: B_0x2
            description: LPTIM1_ext_trig2
            value: 2
          - name: B_0x3
            description: LPTIM1_ext_trig3
            value: 3
          - name: B_0x4
            description: LPTIM1_ext_trig4
            value: 4
          - name: B_0x5
            description: LPTIM1_ext_trig5
            value: 5
          - name: B_0x6
            description: LPTIM1_ext_trig6
            value: 6
          - name: B_0x7
            description: LPTIM1_ext_trig7
            value: 7
      - name: TRIGEN
        description: "Trigger enable and polarity\nThe TRIGEN bits controls whether\
          \ the LPTIM counter is started by an external trigger or not. If the external\
          \ trigger option is selected, three configurations are possible for the\
          \ trigger active edge:"
        bitOffset: 17
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: software trigger (counting start is initiated by software)
            value: 0
          - name: B_0x1
            description: rising edge is the active edge
            value: 1
          - name: B_0x2
            description: falling edge is the active edge
            value: 2
          - name: B_0x3
            description: both edges are active edges
            value: 3
      - name: TIMOUT
        description: "Timeout enable\nThe TIMOUT bit controls the Timeout feature"
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: A trigger event arriving when the timer is already started
              is ignored
            value: 0
          - name: B_0x1
            description: A trigger event arriving when the timer is already started
              resets and restarts the LPTIM counter and the repetition counter
            value: 1
      - name: WAVE
        description: "Waveform shape\nThe WAVE bit controls the output shape"
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Deactivate Set-once mode
            value: 0
          - name: B_0x1
            description: Activate the Set-once mode
            value: 1
      - name: PRELOAD
        description: "Registers update mode\nThe PRELOAD bit controls the LPTIM1_ARR,\
          \ LPTIM1_RCR and the LPTIM1_CCRx registers update modality"
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Registers are updated after each APB bus write access
            value: 0
          - name: B_0x1
            description: Registers are updated at the end of the current LPTIM period
            value: 1
      - name: COUNTMODE
        description: "counter mode enabled\nThe COUNTMODE bit selects which clock\
          \ source is used by the LPTIM to clock the counter:"
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: the counter is incremented following each internal clock
              pulse
            value: 0
          - name: B_0x1
            description: the counter is incremented following each valid clock pulse
              on the LPTIM external Input1
            value: 1
      - name: ENC
        description: "Encoder mode enable\nThe ENC bit controls the Encoder mode\n\
          Note: If the LPTIM does not support encoder mode feature, this bit is reserved.\
          \ Refer to Section125.3."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Encoder mode disabled
            value: 0
          - name: B_0x1
            description: Encoder mode enabled
            value: 1
  - name: LPTIM1_CR
    displayName: LPTIM1_CR
    description: LPTIM control register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ENABLE
        description: "LPTIM enable\nThe ENABLE bit is set and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM is disabled. Writing '0' to the ENABLE bit resets all
              the DMA request signals (input capture and update event DMA requests).
            value: 0
          - name: B_0x1
            description: LPTIM is enabled
            value: 1
      - name: SNGSTRT
        description: "LPTIM start in Single mode\nThis bit is set by software and\
          \ cleared by hardware.\nIn case of software start (TRIGEN[1:0] = 00), setting\
          \ this bit starts the LPTIM in single pulse mode.\nIf the software start\
          \ is disabled (TRIGEN[1:0] different than 00), setting this bit starts the\
          \ LPTIM in single pulse mode as soon as an external trigger is detected.\n\
          If this bit is set when the LPTIM is in continuous counting mode, then the\
          \ LPTIM stops at the following match between LPTIM1_ARR and LPTIM1_CNT registers.\n\
          This bit can only be set when the LPTIM is enabled. It is automatically\
          \ reset by hardware."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: CNTSTRT
        description: "Timer start in Continuous mode\nThis bit is set by software\
          \ and cleared by hardware.\nIn case of software start (TRIGEN[1:0] = 00),\
          \ setting this bit starts the LPTIM in Continuous mode.\nIf the software\
          \ start is disabled (TRIGEN[1:0] different than 00), setting this bit starts\
          \ the timer in Continuous mode as soon as an external trigger is detected.\n\
          If this bit is set when a single pulse mode counting is ongoing, then the\
          \ timer does not stop at the next match between the LPTIM1_ARR and LPTIM1_CNT\
          \ registers and the LPTIM counter keeps counting in Continuous mode.\nThis\
          \ bit can be set only when the LPTIM is enabled. It is automatically reset\
          \ by hardware."
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: COUNTRST
        description: "Counter reset\nThis bit is set by software and cleared by hardware.\
          \ When set to '1' this bit triggers a synchronous reset of the LPTIM1_CNT\
          \ counter register. Due to the synchronous nature of this reset, it only\
          \ takes place after a synchronization delay of 3 LPTimer core clock cycles\
          \ (LPTimer core clock may be different from APB clock).\nThis bit can be\
          \ set only when the LPTIM is enabled. It is automatically reset by hardware.\n\
          COUNTRST must never be set to '1' by software before it is already cleared\
          \ to '0' by hardware. Software must consequently check that COUNTRST bit\
          \ is already cleared to '0' before attempting to set it to '1'."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: RSTARE
        description: "Reset after read enable\nThis bit is set and cleared by software.\
          \ When RSTARE is set to '1', any read access to LPTIM1_CNT register asynchronously\
          \ resets LPTIM1_CNT register content.\nThis bit can be set only when the\
          \ LPTIM is enabled."
        bitOffset: 4
        bitWidth: 1
        access: read-write
  - name: LPTIM1_CCR1
    displayName: LPTIM1_CCR1
    description: LPTIM compare register 1
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR1
        description: "Capture/compare 1 value\nIf channel CC1 is configured as output:\n\
          CCR1 is the value to be loaded in the capture/compare 1 register.\nDepending\
          \ on the PRELOAD option, the CCR1 register is immediately updated if the\
          \ PRELOAD bit is reset and updated at next LPTIM update event if PREOAD\
          \ bit is reset.\nThe capture/compare register 1 contains the value to be\
          \ compared to the counter LPTIM1_CNT and signaled on OC1 output.\nIf channel\
          \ CC1 is configured as input:\nCCR1 becomes read-only, it contains the counter\
          \ value transferred by the last input capture 1 event. The LPTIM1_CCR1 register\
          \ is read-only and cannot be programmed."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: LPTIM1_ARR
    displayName: LPTIM1_ARR
    description: LPTIM autoreload register
    addressOffset: 24
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: ARR
        description: "Auto reload value\nARR is the autoreload value for the LPTIM.\n\
          This value must be strictly greater than the CCRx[15:0] value."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: LPTIM1_CNT
    displayName: LPTIM1_CNT
    description: LPTIM counter register
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: "Counter value\nWhen the LPTIM is running with an asynchronous\
          \ clock, reading the LPTIM1_CNT register may return unreliable values. So\
          \ in this case it is necessary to perform two consecutive read accesses\
          \ and verify that the two returned values are identical."
        bitOffset: 0
        bitWidth: 16
        access: read-only
  - name: LPTIM1_CFGR2
    displayName: LPTIM1_CFGR2
    description: LPTIM configuration register 2
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IN1SEL
        description: "LPTIM input 1 selection\nThe IN1SEL bits control the LPTIM input\
          \ 1 multiplexer, which connects LPTIM input 1 to one of the available inputs.\n\
          For connection details refer to Section125.4.3: LPTIM input and trigger\
          \ mapping."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1_in1_mux0
            value: 0
          - name: B_0x1
            description: LPTIM1_in1_mux1
            value: 1
          - name: B_0x2
            description: LPTIM1_in1_mux2
            value: 2
          - name: B_0x3
            description: LPTIM1_in1_mux3
            value: 3
      - name: IN2SEL
        description: "LPTIM input 2 selection\nThe IN2SEL bits control the LPTIM input\
          \ 2 multiplexer, which connects LPTIM input 2 to one of the available inputs.\n\
          For connection details refer to Section125.4.3: LPTIM input and trigger\
          \ mapping."
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1_in2_mux0
            value: 0
          - name: B_0x1
            description: LPTIM1_in2_mux1
            value: 1
          - name: B_0x2
            description: LPTIM1_in2_mux2
            value: 2
          - name: B_0x3
            description: LPTIM1_in2_mux3
            value: 3
      - name: IC1SEL
        description: "LPTIM input capture 1 selection\nThe IC1SEL bits control the\
          \ LPTIM Input capture 1 multiplexer, which connects LPTIM Input capture\n\
          1 to one of the available inputs.\nFor connection details refer to Section125.4.3:\
          \ LPTIM input and trigger mapping."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1_ic1_mux0
            value: 0
          - name: B_0x1
            description: LPTIM1_ic1_mux1
            value: 1
          - name: B_0x2
            description: LPTIM1_ic1_mux2
            value: 2
          - name: B_0x3
            description: LPTIM1_ic1_mux3
            value: 3
      - name: IC2SEL
        description: "LPTIM input capture 2 selection\nThe IC2SEL bits control the\
          \ LPTIM Input capture 2 multiplexer, which connects LPTIM Input capture\n\
          2 to one of the available inputs.\nFor connection details refer to Section125.4.3:\
          \ LPTIM input and trigger mapping."
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1_ic2_mux0
            value: 0
          - name: B_0x1
            description: LPTIM1_ic2_mux1
            value: 1
          - name: B_0x2
            description: LPTIM1_ic2_mux2
            value: 2
          - name: B_0x3
            description: LPTIM1_ic2_mux3
            value: 3
  - name: LPTIM1_RCR
    displayName: LPTIM1_RCR
    description: LPTIM repetition register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: REP
        description: "Repetition register value\nREP is the repetition value for the\
          \ LPTIM."
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: LPTIM1_CCMR1
    displayName: LPTIM1_CCMR1
    description: LPTIM capture/compare mode register 1
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1SEL
        description: "Capture/compare 1 selection\nThis bitfield defines the direction\
          \ of the channel input (capture) or output mode."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured in output PWM mode
            value: 0
          - name: B_0x1
            description: CC1 channel is configured in input capture mode
            value: 1
      - name: CC1E
        description: "Capture/compare 1 output enable.\nThis bit determines if a capture\
          \ of the counter value can actually be done into the input capture/compare\
          \ register 1 (LPTIM1_CCR1) or not."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: CC1P
        description: "Capture/compare 1 output polarity.\nOnly bit2 is used to set\
          \ polarity when output mode is enabled, bit3 is don't care.\nThis field\
          \ is used to select the IC1 polarity for capture operations."
        bitOffset: 2
        bitWidth: 2
        access: read-write
      - name: IC1PSC
        description: "Input capture 1 prescaler\nThis bitfield defines the ratio of\
          \ the prescaler acting on the CC1 input (IC1)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no prescaler, capture is done each time an edge is detected
              on the capture input
            value: 0
          - name: B_0x1
            description: capture is done once every 2 events
            value: 1
          - name: B_0x2
            description: capture is done once every 4 events
            value: 2
          - name: B_0x3
            description: capture is done once every 8 events
            value: 3
      - name: IC1F
        description: "Input capture 1 filter\nThis bitfield defines the number of\
          \ consecutive equal samples that are detected when a level change occurs\
          \ on an external input capture signal before it is considered as a valid\
          \ level transition. An internal clock source must be present to use this\
          \ feature."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: any external input capture signal level change is considered
              as a valid transition
            value: 0
          - name: B_0x1
            description: external input capture signal level change must be stable
              for at least 2 clock periods before it is considered as valid transition.
            value: 1
          - name: B_0x2
            description: external input capture signal level change must be stable
              for at least 4 clock periods before it is considered as valid transition.
            value: 2
          - name: B_0x3
            description: external input capture signal level change must be stable
              for at least 8 clock periods before it is considered as valid transition.
            value: 3
      - name: CC2SEL
        description: "Capture/compare 2 selection\nThis bitfield defines the direction\
          \ of the channel, input (capture) or output mode."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 channel is configured in output PWM mode
            value: 0
          - name: B_0x1
            description: CC2 channel is configured in input capture mode
            value: 1
      - name: CC2E
        description: "Capture/compare 2 output enable.\nThis bit determines if a capture\
          \ of the counter value can actually be done into the input capture/compare\
          \ register 2 (LPTIM1_CCR2) or not."
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: CC2P
        description: "Capture/compare 2 output polarity.\nOnly bit2 is used to set\
          \ polarity when output mode is enabled, bit3 is don't care.\nThis field\
          \ is used to select the IC2 polarity for capture operations."
        bitOffset: 18
        bitWidth: 2
        access: read-write
      - name: IC2PSC
        description: "Input capture 2 prescaler\nThis bitfield defines the ratio of\
          \ the prescaler acting on the CC2 input (IC2)."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no prescaler, capture is done each time an edge is detected
              on the capture input
            value: 0
          - name: B_0x1
            description: capture is done once every 2 events
            value: 1
          - name: B_0x2
            description: capture is done once every 4 events
            value: 2
          - name: B_0x3
            description: capture is done once every 8 events
            value: 3
      - name: IC2F
        description: "Input capture 2 filter\nThis bitfield defines the number of\
          \ consecutive equal samples that are detected when a level change occurs\
          \ on an external input capture signal before it is considered as a valid\
          \ level transition. An internal clock source must be present to use this\
          \ feature."
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: any external input capture signal level change is considered
              as a valid transition
            value: 0
          - name: B_0x1
            description: external input capture signal level change must be stable
              for at least 2 clock periods before it is considered as valid transition.
            value: 1
          - name: B_0x2
            description: external input capture signal level change must be stable
              for at least 4 clock periods before it is considered as valid transition.
            value: 2
          - name: B_0x3
            description: external input capture signal level change must be stable
              for at least 8 clock periods before it is considered as valid transition.
            value: 3
  - name: LPTIM1_CCMR2
    displayName: LPTIM1_CCMR2
    description: LPTIM capture/compare mode register 2
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC3SEL
        description: "Capture/compare 3 selection\nThis bitfield defines the direction\
          \ of the channel input (capture) or output mode."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 channel is configured in output PWM mode
            value: 0
          - name: B_0x1
            description: CC3 channel is configured in input capture mode
            value: 1
      - name: CC3E
        description: "Capture/compare 3 output enable.\nCondition: CC3 as output:\n\
          Condition: CC3 as input:\nThis bit determines if a capture of the counter\
          \ value can actually be done into the input capture/compare register 3 (LPTIM1_CCR3)\
          \ or not."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture disabled. Writing '0' to the CC3E bit resets the
              associated ic3_dma_req signal.
            value: 0
          - name: B_0x1
            description: Capture enabled.
            value: 1
      - name: CC3P
        description: "Capture/compare 3 output polarity.\nCondition: CC3 as output:\n\
          Only bit2 is used to set polarity when output mode is enabled, bit3 is don't\
          \ care.\nCondition: CC3 as input:\nThis field is used to select the IC3\
          \ polarity for capture operations."
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rising edge, circuit is sensitive to IC3 rising edge
            value: 0
          - name: B_0x1
            description: falling edge, circuit is sensitive to IC3 falling edge
            value: 1
          - name: B_0x2
            description: reserved, do not use this configuration.
            value: 2
          - name: B_0x3
            description: both edges, circuit is sensitive to both IC3 rising and falling
              edges.
            value: 3
      - name: IC3PSC
        description: "Input capture 3 prescaler\nThis bitfield defines the ratio of\
          \ the prescaler acting on the CC3 input (IC3)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no prescaler, capture is done each time an edge is detected
              on the capture input
            value: 0
          - name: B_0x1
            description: capture is done once every 2 events
            value: 1
          - name: B_0x2
            description: capture is done once every 4 events
            value: 2
          - name: B_0x3
            description: capture is done once every 8 events
            value: 3
      - name: IC3F
        description: "Input capture 3 filter\nThis bitfield defines the number of\
          \ consecutive equal samples that should be detected when a level change\
          \ occurs on an external input capture signal before it is considered as\
          \ a valid level transition. An internal clock source must be present to\
          \ use this feature."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: any external input capture signal level change is considered
              as a valid transition
            value: 0
          - name: B_0x1
            description: external input capture signal level change must be stable
              for at least 2 clock periods before it is considered as valid transition.
            value: 1
          - name: B_0x2
            description: external input capture signal level change must be stable
              for at least 4 clock periods before it is considered as valid transition.
            value: 2
          - name: B_0x3
            description: external input capture signal level change must be stable
              for at least 8 clock periods before it is considered as valid transition.
            value: 3
      - name: CC4SEL
        description: "Capture/compare 4 selection\nThis bitfield defines the direction\
          \ of the channel, input (capture) or output mode."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 channel is configured in output PWM mode
            value: 0
          - name: B_0x1
            description: CC4 channel is configured in input capture mode
            value: 1
      - name: CC4E
        description: "Capture/compare 4 output enable.\nCondition: CC4 as output:\n\
          Condition: CC4 as input:\nThis bit determines if a capture of the counter\
          \ value can actually be done into the input capture/compare register 4 (LPTIM1_CCR4)\
          \ or not."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture disabled. Writing '0' to the CC4E bit resets the
              associated ic4_dma_req signal.
            value: 0
          - name: B_0x1
            description: Capture enabled.
            value: 1
      - name: CC4P
        description: "Capture/compare 4 output polarity.\nCondition: CC4 as output:\n\
          Only bit2 is used to set polarity when output mode is enabled, bit3 is don't\
          \ care.\nCondition: CC4 as input:\nThis field is used to select the IC4\
          \ polarity for capture operations."
        bitOffset: 18
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rising edge, circuit is sensitive to IC4 rising edge
            value: 0
          - name: B_0x1
            description: falling edge, circuit is sensitive to IC4 falling edge
            value: 1
          - name: B_0x2
            description: reserved, do not use this configuration.
            value: 2
          - name: B_0x3
            description: both edges, circuit is sensitive to both IC4 rising and falling
              edges.
            value: 3
      - name: IC4PSC
        description: "Input capture 4 prescaler\nThis bitfield defines the ratio of\
          \ the prescaler acting on the CC4 input (IC4)."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no prescaler, capture is done each time an edge is detected
              on the capture input
            value: 0
          - name: B_0x1
            description: capture is done once every 2 events
            value: 1
          - name: B_0x2
            description: capture is done once every 4 events
            value: 2
          - name: B_0x3
            description: capture is done once every 8 events
            value: 3
      - name: IC4F
        description: "Input capture 4 filter\nThis bitfield defines the number of\
          \ consecutive equal samples that should be detected when a level change\
          \ occurs on an external input capture signal before it is considered as\
          \ a valid level transition. An internal clock source must be present to\
          \ use this feature."
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: any external input capture signal level change is considered
              as a valid transition
            value: 0
          - name: B_0x1
            description: external input capture signal level change must be stable
              for at least 2 clock periods before it is considered as valid transition.
            value: 1
          - name: B_0x2
            description: external input capture signal level change must be stable
              for at least 4 clock periods before it is considered as valid transition.
            value: 2
          - name: B_0x3
            description: external input capture signal level change must be stable
              for at least 8 clock periods before it is considered as valid transition.
            value: 3
  - name: LPTIM1_CCR2
    displayName: LPTIM1_CCR2
    description: LPTIM compare register 2
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR2
        description: "Capture/compare 2 value\nIf channel CC2 is configured as output:\n\
          CCR2 is the value to be loaded in the capture/compare 2 register.\nDepending\
          \ on the PRELOAD option, the CCR2 register is immediately updated if the\
          \ PRELOAD bit is reset and updated at next LPTIM update event if PREOAD\
          \ bit is reset.\nThe capture/compare register 2 contains the value to be\
          \ compared to the counter LPTIM1_CNT and signaled on OC2 output.\nIf channel\
          \ CC2 is configured as input:\nCCR2 becomes read-only, it contains the counter\
          \ value transferred by the last input capture 2 event. The LPTIM1_CCR2 register\
          \ is read-only and cannot be programmed."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: LPTIM1_CCR3
    displayName: LPTIM1_CCR3
    description: LPTIM compare register 3
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR3
        description: "Capture/compare 3 value\nIf channel CC3 is configured as output:\n\
          CCR3 is the value to be loaded in the capture/compare 3 register.\nDepending\
          \ on the PRELOAD option, the CCR3 register is immediately updated if the\
          \ PRELOAD bit is reset and updated at next LPTIM update event if PREOAD\
          \ bit is reset.\nThe capture/compare register 3 contains the value to be\
          \ compared to the counter LPTIM1_CNT and signaled on OC3 output.\nIf channel\
          \ CC3 is configured as input:\nCCR3 becomes read-only, it contains the counter\
          \ value transferred by the last input capture 3 event. The LPTIM1_CCR3 register\
          \ is read-only and cannot be programmed."
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: LPTIM1_CCR4
    displayName: LPTIM1_CCR4
    description: LPTIM compare register 4
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR4
        description: "Capture/compare 4 value\nIf channel CC4 is configured as output:\n\
          CCR4 is the value to be loaded in the capture/compare 4 register.\nDepending\
          \ on the PRELOAD option, the CCR4 register is immediately updated if the\
          \ PRELOAD bit is reset and updated at next LPTIM update event if PREOAD\
          \ bit is reset.\nThe capture/compare register 4 contains the value to be\
          \ compared to the counter LPTIM1_CNT and signaled on OC4 output.\nIf channel\
          \ CC4 is configured as input:\nCCR4 becomes read-only, it contains the counter\
          \ value transferred by the last input capture 4 event. The LPTIM1_CCR4 register\
          \ is read-only and cannot be programmed."
        bitOffset: 0
        bitWidth: 16
        access: read-write
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
