# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_cpll_railing.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v" \
"../../../../alex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v" \
"../../../../alex.srcs/lib/arbiter.v" \
"../../../../alex.srcs/sources_1/arp.v" \
"../../../../alex.srcs/sources_1/arp_cache.v" \
"../../../../alex.srcs/sources_1/arp_eth_rx.v" \
"../../../../alex.srcs/sources_1/arp_eth_tx.v" \
"../../../../alex.srcs/lib/axis_async_fifo.v" \
"../../../../alex.srcs/lib/axis_async_fifo_adapter.v" \
"../../../../alex.srcs/lib/axis_fifo.v" \
"../../../../alex.srcs/sources_1/axis_gmii_rx.v" \
"../../../../alex.srcs/sources_1/axis_gmii_tx.v" \
"../../../../alex.srcs/sources_1/eth_arb_mux.v" \
"../../../../alex.srcs/sources_1/eth_axis_rx.v" \
"../../../../alex.srcs/sources_1/eth_axis_tx.v" \
"../../../../alex.srcs/sources_1/eth_mac_1g.v" \
"../../../../alex.srcs/sources_1/eth_mac_1g_fifo.v" \
"../../../../alex.srcs/sources_1/fpga_core.v" \
"../../../../alex.srcs/sources_1/ip.v" \
"../../../../alex.srcs/sources_1/ip_arb_mux.v" \
"../../../../alex.srcs/sources_1/ip_complete.v" \
"../../../../alex.srcs/sources_1/ip_eth_rx.v" \
"../../../../alex.srcs/sources_1/ip_eth_tx.v" \
"../../../../alex.srcs/sources_1/lfsr.v" \
"../../../../alex.srcs/lib/priority_encoder.v" \
"../../../../alex.srcs/lib/sync_reset.v" \
"../../../../alex.srcs/sources_1/udp.v" \
"../../../../alex.srcs/sources_1/udp_checksum_gen.v" \
"../../../../alex.srcs/sources_1/udp_complete.v" \
"../../../../alex.srcs/sources_1/udp_ip_rx.v" \
"../../../../alex.srcs/sources_1/udp_ip_tx.v" \
"../../../../alex.srcs/sources_1/fpga.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
