SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z020
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package clg400
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory E:/quadrotor/prj_INS/qrc_32/INS_prj/ipcore_dir/
SET_PREFERENCE workingdirectory E:/quadrotor/prj_INS/qrc_32/INS_prj/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory E:/quadrotor/prj_INS/qrc_32/INS_prj/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory E:/quadrotor/prj_INS/qrc_32/INS_prj/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads true
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name atan
SET_PARAMETER Functional_Selection Arc_Tan
SET_PARAMETER Architectural_Configuration Parallel
SET_PARAMETER Pipelining_Mode Optimal
SET_PARAMETER Data_Format SignedFraction
SET_PARAMETER Phase_Format Radians
SET_PARAMETER Input_Width 16
SET_PARAMETER Register_Inputs true
SET_PARAMETER Output_Width 16
SET_PARAMETER Register_Outputs true
SET_PARAMETER Round_Mode Round_Pos_Neg_Inf
SET_PARAMETER Iterations 0
SET_PARAMETER Precision 0
SET_PARAMETER Coarse_Rotation true
SET_PARAMETER Compensation_Scaling No_Scale_Compensation
SET_PARAMETER CE true
SET_PARAMETER SCLR true
SET_PARAMETER ND true
SET_PARAMETER RDY true
SET_PARAMETER X_OUT false
SET_PARAMETER Y_OUT false
SET_PARAMETER Phase_Output true
SET_CORE_NAME CORDIC
SET_CORE_VERSION 4.0
SET_CORE_VLNV xilinx.com:ip:cordic:4.0
SET_CORE_CLASS com.xilinx.ip.cordic_v4_0.cordic_v4_0
SET_CORE_PATH D:/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v4_0
SET_CORE_GUIPATH D:/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v4_0/gui/cordic_v4_0.tcl
SET_CORE_DATASHEET d:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cordic_v4_0\doc\cordic_ds249.pdf
ADD_CORE_DOCUMENT <d:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cordic_v4_0\doc\cordic_ds249.pdf><cordic_ds249.pdf>
ADD_CORE_DOCUMENT <d:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cordic_v4_0\doc\cordic_v4_0_vinfo.html><cordic_v4_0_vinfo.html>
