var pairs =
{
"iddrx2d":{"primitive":1,"input":1}
,"input":{"ddr":1,"sysio":1,"logic":1}
,"ddr":{"ddr3_mem":1,"generic":1,"input":1,"registers":1,"memory":1,"interfaces":1,"clock":1,"latch":1}
,"ddr3_mem":{"ddr_genx2":1,"left":1}
,"ddr_genx2":{"ddr3_memgen":1,"ddr":1,"left":1}
,"architectures":{"supported":1}
,"inputs":{"sclk":1}
,"sclk":{"eclkdqsr":1,"domain":1,"eclk":1}
,"eclkdqsr":{"eclk":1,"used":1}
,"eclk":{"ddrlat":1,"sclk":1,"rate":1}
,"ddrlat":{"ddrclkpol":1}
,"outputs":{"qa0":1}
,"qa0":{"qa1":1}
,"qa1":{"qb0":1}
,"qb0":{"qb1":1}
,"sclklatency":{"default":1}
,"generic":{"mode":1,"ddr":1}
,"mode":{"gearing":1}
,"gearing":{"ddr3_memgen":1,"selectively":1}
,"left":{"right":1}
,"right":{"top":1}
,"ddr3_memgen":{"left":1}
,"below":{"table":1}
,"table":{"port":1}
,"port":{"description":1}
,"sysio":{"buffer":1,"usage":1}
,"edge":{"clock":1}
,"clock":{"second":1,"clock":1,"used":1,"generic":1,"polarity":1,"ipa":1,"ipb":1,"ina":1,"inb":1}
,"second":{"stage":1}
,"stage":{"ddr":1,"registers":1}
,"system":{"clock":1}
,"used":{"transfer":1,"dqs":1,"guarantee":1}
,"transfer":{"eclk":1}
,"domain":{"sclk":1}
,"rate":{"third":1}
,"third":{"stage":1}
,"phase":{"shifted":1}
,"shifted":{"dqs":1}
,"dqs":{"case":1,"strobe":1}
,"case":{"ddr":1}
,"memory":{"interface":1}
,"interface":{"edge":1}
,"interfaces":{"connects":1}
,"connects":{"dqsbuf":1}
,"devices":{"eclkdqsr":1}
,"polarity":{"signal":1}
,"latch":{"control":1}
,"control":{"input":1}
,"logic":{"used":1}
,"guarantee":{"iddrx2":1}
,"iddrx2":{"gearing":1}
,"selectively":{"enabling":1}
,"enabling":{"flip-flop":1}
,"flip-flop":{"data":1}
,"data":{"path":1,"positive":1,"negative":1}
,"positive":{"edge":1}
,"negative":{"edge":1}
,"information":{"usage":1}
,"usage":{"refer":1,"guide":1}
,"refer":{"following":1}
,"following":{"technical":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"tn1177":{"latticeecp3":1}
,"latticeecp3":{"sysio":1}
}
;Search.control.loadWordPairs(pairs);
