{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543444876615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543444876625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 16:41:16 2018 " "Processing started: Wed Nov 28 16:41:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543444876625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444876625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_vga -c reloj_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_vga -c reloj_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444876625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543444877144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543444877144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reloj_vga.vhd 2 1 " "Using design file reloj_vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_vga-beh " "Found design unit 1: reloj_vga-beh" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889212 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_vga " "Found entity 1: reloj_vga" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444889212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_vga " "Elaborating entity \"reloj_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543444889212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga.vhd 2 1 " "Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Beh " "Found design unit 1: VGA-Beh" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889275 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444889275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:U0 " "Elaborating entity \"VGA\" for hierarchy \"VGA:U0\"" {  } { { "reloj_vga.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444889290 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga25mhz.vhd 2 1 " "Using design file vga25mhz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga25MHz-beh " "Found design unit 1: vga25MHz-beh" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889444 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga25MHz " "Found entity 1: vga25MHz" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444889444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga25MHz VGA:U0\|vga25MHz:U0 " "Elaborating entity \"vga25MHz\" for hierarchy \"VGA:U0\|vga25MHz:U0\"" {  } { { "vga.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444889444 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div vga25mhz.vhd(23) " "VHDL Process Statement warning at vga25mhz.vhd(23): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889444 "|reloj_vga|VGA:U0|vga25MHz:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div vga25mhz.vhd(25) " "VHDL Process Statement warning at vga25mhz.vhd(25): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889444 "|reloj_vga|VGA:U0|vga25MHz:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "relojfunc.vhd 2 1 " "Using design file relojfunc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojFUNC-Beh " "Found design unit 1: relojFUNC-Beh" {  } { { "relojfunc.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889491 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojFUNC " "Found entity 1: relojFUNC" {  } { { "relojfunc.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444889491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojFUNC relojFUNC:U1 " "Elaborating entity \"relojFUNC\" for hierarchy \"relojFUNC:U1\"" {  } { { "reloj_vga.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444889491 ""}
{ "Warning" "WSGN_SEARCH_FILE" "relojfunciona.vhd 2 1 " "Using design file relojfunciona.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojFUNCIONA-Beh " "Found design unit 1: relojFUNCIONA-Beh" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889529 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojFUNCIONA " "Found entity 1: relojFUNCIONA" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889529 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444889529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojFUNCIONA relojFUNC:U1\|relojFUNCIONA:U0 " "Elaborating entity \"relojFUNCIONA\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\"" {  } { { "relojfunc.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444889529 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minC relojfunciona.vhd(61) " "VHDL Process Statement warning at relojfunciona.vhd(61): signal \"minC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889529 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contCM relojfunciona.vhd(61) " "VHDL Process Statement warning at relojfunciona.vhd(61): signal \"contCM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889529 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horC relojfunciona.vhd(62) " "VHDL Process Statement warning at relojfunciona.vhd(62): signal \"horC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889529 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contCH relojfunciona.vhd(62) " "VHDL Process Statement warning at relojfunciona.vhd(62): signal \"contCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889529 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minC relojfunciona.vhd(77) " "VHDL Process Statement warning at relojfunciona.vhd(77): signal \"minC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889529 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horC relojfunciona.vhd(78) " "VHDL Process Statement warning at relojfunciona.vhd(78): signal \"horC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889529 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "relojtotal.vhd 2 1 " "Using design file relojtotal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojTOTAL-Beh " "Found design unit 1: relojTOTAL-Beh" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889560 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojTOTAL " "Found entity 1: relojTOTAL" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444889560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojTOTAL relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0 " "Elaborating entity \"relojTOTAL\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\"" {  } { { "relojfunciona.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444889560 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sumarMIN relojtotal.vhd(29) " "VHDL Signal Declaration warning at relojtotal.vhd(29): used explicit default value for signal \"sumarMIN\" because signal was never assigned a value" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543444889576 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sumarHOR relojtotal.vhd(29) " "VHDL Signal Declaration warning at relojtotal.vhd(29): used explicit default value for signal \"sumarHOR\" because signal was never assigned a value" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543444889576 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorSEG relojtotal.vhd(65) " "VHDL Process Statement warning at relojtotal.vhd(65): signal \"contadorSEG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889576 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "divisor60seg.vhd 2 1 " "Using design file divisor60seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor60SEG-Beh " "Found design unit 1: divisor60SEG-Beh" {  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889629 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor60SEG " "Found entity 1: divisor60SEG" {  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889629 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444889629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor60SEG relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0 " "Elaborating entity \"divisor60SEG\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\"" {  } { { "relojtotal.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444889629 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRst divisor60seg.vhd(23) " "VHDL Process Statement warning at divisor60seg.vhd(23): signal \"nRst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889629 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0|divisor60SEG:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "fijarhora.vhd 2 1 " "Using design file fijarhora.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fijarHora-Beh " "Found design unit 1: fijarHora-Beh" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889707 ""} { "Info" "ISGN_ENTITY_NAME" "1 fijarHora " "Found entity 1: fijarHora" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889707 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444889707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fijarHora relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1 " "Elaborating entity \"fijarHora\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\"" {  } { { "relojfunciona.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444889707 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorMIN fijarhora.vhd(26) " "VHDL Process Statement warning at fijarhora.vhd(26): signal \"contadorMIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889707 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorMIN fijarhora.vhd(32) " "VHDL Process Statement warning at fijarhora.vhd(32): signal \"contadorMIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889707 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorMIN fijarhora.vhd(34) " "VHDL Process Statement warning at fijarhora.vhd(34): signal \"contadorMIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889707 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidaMIN fijarhora.vhd(21) " "VHDL Process Statement warning at fijarhora.vhd(21): inferring latch(es) for signal or variable \"salidaMIN\", which holds its previous value in one or more paths through the process" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[0\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[0\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[1\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[1\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[2\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[2\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[3\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[3\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[4\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[4\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[5\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[5\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[6\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[6\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[7\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[7\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[8\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[8\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[9\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[9\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[10\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[10\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[11\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[11\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[12\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[12\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[13\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[13\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[14\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[14\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[15\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[15\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[16\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[16\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[17\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[17\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[18\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[18\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[19\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[19\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[20\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[20\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[21\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[21\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[22\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[22\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[23\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[23\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[24\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[24\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[25\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[25\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[26\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[26\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[27\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[27\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[28\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[28\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[29\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[29\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[30\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[30\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[31\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[31\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889714 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "fijarhora2.vhd 2 1 " "Using design file fijarhora2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fijarHora2-Beh " "Found design unit 1: fijarHora2-Beh" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889845 ""} { "Info" "ISGN_ENTITY_NAME" "1 fijarHora2 " "Found entity 1: fijarHora2" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889845 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fijarHora2 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2 " "Elaborating entity \"fijarHora2\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\"" {  } { { "relojfunciona.vhd" "U2" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorHOR fijarhora2.vhd(26) " "VHDL Process Statement warning at fijarhora2.vhd(26): signal \"contadorHOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorHOR fijarhora2.vhd(32) " "VHDL Process Statement warning at fijarhora2.vhd(32): signal \"contadorHOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorHOR fijarhora2.vhd(34) " "VHDL Process Statement warning at fijarhora2.vhd(34): signal \"contadorHOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidaHOR fijarhora2.vhd(21) " "VHDL Process Statement warning at fijarhora2.vhd(21): inferring latch(es) for signal or variable \"salidaHOR\", which holds its previous value in one or more paths through the process" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[0\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[0\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[1\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[1\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[2\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[2\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[3\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[3\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[4\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[4\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[5\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[5\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[6\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[6\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[7\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[7\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[8\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[8\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[9\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[9\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[10\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[10\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[11\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[11\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[12\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[12\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[13\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[13\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[14\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[14\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[15\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[15\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[16\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[16\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[17\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[17\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[18\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[18\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[19\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[19\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[20\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[20\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[21\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[21\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[22\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[22\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[23\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[23\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[24\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[24\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[25\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[25\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[26\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[26\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[27\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[27\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[28\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[28\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[29\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[29\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[30\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[30\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[31\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[31\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889845 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7segmin.vhd 2 1 " "Using design file bcd7segmin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7SEGMIN-Beh " "Found design unit 1: bcd7SEGMIN-Beh" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889939 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7SEGMIN " "Found entity 1: bcd7SEGMIN" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444889939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444889939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7SEGMIN relojFUNC:U1\|bcd7SEGMIN:U1 " "Elaborating entity \"bcd7SEGMIN\" for hierarchy \"relojFUNC:U1\|bcd7SEGMIN:U1\"" {  } { { "relojfunc.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444889939 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(25) " "VHDL Process Statement warning at bcd7segmin.vhd(25): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889955 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(53) " "VHDL Process Statement warning at bcd7segmin.vhd(53): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889955 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(81) " "VHDL Process Statement warning at bcd7segmin.vhd(81): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889955 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(109) " "VHDL Process Statement warning at bcd7segmin.vhd(109): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889955 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(137) " "VHDL Process Statement warning at bcd7segmin.vhd(137): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889955 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(165) " "VHDL Process Statement warning at bcd7segmin.vhd(165): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resta bcd7segmin.vhd(19) " "VHDL Process Statement warning at bcd7segmin.vhd(19): inferring latch(es) for signal or variable \"resta\", which holds its previous value in one or more paths through the process" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[0\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[0\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[1\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[1\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[2\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[2\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[3\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[3\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[4\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[4\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[5\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[5\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[6\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[6\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[7\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[7\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[8\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[8\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[9\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[9\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[10\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[10\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[11\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[11\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[12\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[12\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[13\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[13\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[14\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[14\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[15\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[15\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[16\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[16\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[17\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[17\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[18\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[18\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[19\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[19\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[20\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[20\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[21\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[21\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[22\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[22\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[23\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[23\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[24\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[24\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[25\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[25\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[26\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[26\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[27\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[27\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[28\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[28\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[29\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[29\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[30\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[30\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[31\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[31\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444889970 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7seghor.vhd 2 1 " "Using design file bcd7seghor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7SEGHOR-Beh " "Found design unit 1: bcd7SEGHOR-Beh" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444890061 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7SEGHOR " "Found entity 1: bcd7SEGHOR" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444890061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543444890061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7SEGHOR relojFUNC:U1\|bcd7SEGHOR:U2 " "Elaborating entity \"bcd7SEGHOR\" for hierarchy \"relojFUNC:U1\|bcd7SEGHOR:U2\"" {  } { { "relojfunc.vhd" "U2" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7seghor.vhd(25) " "VHDL Process Statement warning at bcd7seghor.vhd(25): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7seghor.vhd(53) " "VHDL Process Statement warning at bcd7seghor.vhd(53): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7seghor.vhd(81) " "VHDL Process Statement warning at bcd7seghor.vhd(81): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resta bcd7seghor.vhd(19) " "VHDL Process Statement warning at bcd7seghor.vhd(19): inferring latch(es) for signal or variable \"resta\", which holds its previous value in one or more paths through the process" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[0\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[0\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[1\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[1\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[2\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[2\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[3\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[3\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[4\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[4\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[5\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[5\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[6\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[6\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[7\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[7\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[8\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[8\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[9\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[9\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[10\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[10\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[11\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[11\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[12\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[12\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[13\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[13\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[14\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[14\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[15\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[15\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[16\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[16\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[17\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[17\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[18\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[18\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[19\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[19\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[20\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[20\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[21\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[21\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[22\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[22\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[23\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[23\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[24\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[24\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[25\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[25\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[26\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[26\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[27\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[27\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[28\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[28\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[29\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[29\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[30\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[30\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[31\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[31\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444890077 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[5\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[5\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[5\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[4\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[4\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[4\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[3\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[3\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[3\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[2\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[2\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[2\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[1\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[1\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[1\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[0\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[6\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[6\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[6\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[7\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[7\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[7\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[8\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[8\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[8\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[9\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[9\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[9\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[10\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[10\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[10\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[11\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[11\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[11\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[12\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[12\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[12\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[13\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[13\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[13\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[14\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[14\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[14\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[15\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[15\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[15\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[16\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[16\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[16\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[17\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[17\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[17\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[18\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[18\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[18\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[19\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[19\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[19\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[20\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[20\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[20\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[21\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[21\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[21\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[22\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[22\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[22\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[23\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[23\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[23\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[24\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[24\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[24\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[25\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[25\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[25\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[26\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[26\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[26\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[27\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[27\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[27\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[28\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[28\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[28\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[29\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[29\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[29\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[30\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[30\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[30\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[31\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[31\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[31\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[11\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[10\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[9\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[8\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[7\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[6\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[5\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[4\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[3\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[2\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[1\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[0\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaOPf " "Ports D and ENA on the latch are fed by the same signal entradaOPf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[13\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[12\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[14\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[15\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[16\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[17\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[18\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[19\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[20\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[21\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[22\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[23\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[24\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[25\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[26\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[27\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[28\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[29\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[30\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[31\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[0\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[1\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[1\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[1\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[2\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[2\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[2\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[3\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[3\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[3\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[4\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[4\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[4\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[5\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[5\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[5\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[6\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[6\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[6\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[7\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[7\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[7\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[8\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[8\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[8\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892113 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[9\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[9\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[9\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[10\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[10\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[10\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[11\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[11\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[11\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[12\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[12\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[12\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[13\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[13\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[13\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[14\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[14\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[14\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[15\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[15\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[15\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[16\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[16\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[16\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[17\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[17\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[17\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[18\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[18\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[18\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[19\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[19\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[19\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[20\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[20\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[20\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[21\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[21\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[21\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[22\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[22\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[22\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[23\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[23\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[23\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[24\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[24\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[24\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[25\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[25\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[25\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[26\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[26\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[26\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[27\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[27\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[27\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[28\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[28\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[28\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892123 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[29\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[29\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[29\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[30\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[30\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[30\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[31\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[31\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[31\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[7\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[6\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[5\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[4\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[3\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[2\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[1\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[0\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaOPf " "Ports D and ENA on the latch are fed by the same signal entradaOPf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[9\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[10\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[11\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[12\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[13\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[14\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[15\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[16\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[17\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[18\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[19\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[20\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[21\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[22\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[23\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[24\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[25\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[26\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[27\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[28\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[29\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[30\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[31\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[8\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543444892125 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543444892125 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[0\] GND " "Pin \"vgaBLUE\[0\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaBLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[1\] GND " "Pin \"vgaBLUE\[1\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaBLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[2\] GND " "Pin \"vgaBLUE\[2\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaBLUE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[3\] GND " "Pin \"vgaBLUE\[3\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaBLUE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[4\] GND " "Pin \"vgaBLUE\[4\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaBLUE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[5\] GND " "Pin \"vgaBLUE\[5\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaBLUE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[6\] GND " "Pin \"vgaBLUE\[6\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaBLUE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[7\] GND " "Pin \"vgaBLUE\[7\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaBLUE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[0\] GND " "Pin \"vgaGREEN\[0\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaGREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[1\] GND " "Pin \"vgaGREEN\[1\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaGREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[2\] GND " "Pin \"vgaGREEN\[2\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaGREEN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[3\] GND " "Pin \"vgaGREEN\[3\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaGREEN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[4\] GND " "Pin \"vgaGREEN\[4\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaGREEN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[5\] GND " "Pin \"vgaGREEN\[5\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaGREEN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[6\] GND " "Pin \"vgaGREEN\[6\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaGREEN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[7\] GND " "Pin \"vgaGREEN\[7\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaGREEN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLANK VCC " "Pin \"vgaBLANK\" is stuck at VCC" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaBLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaSYNC GND " "Pin \"vgaSYNC\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444892683 "|reloj_vga|vgaSYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543444892683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543444892867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543444894727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444894727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1532 " "Implemented 1532 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543444895193 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543444895193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1497 " "Implemented 1497 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543444895193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543444895193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 318 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 318 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543444895429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 16:41:35 2018 " "Processing ended: Wed Nov 28 16:41:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543444895429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543444895429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543444895429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444895429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543444897547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543444897547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 16:41:36 2018 " "Processing started: Wed Nov 28 16:41:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543444897547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543444897547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reloj_vga -c reloj_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off reloj_vga -c reloj_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543444897547 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543444898518 ""}
{ "Info" "0" "" "Project  = reloj_vga" {  } {  } 0 0 "Project  = reloj_vga" 0 0 "Fitter" 0 0 1543444898518 ""}
{ "Info" "0" "" "Revision = reloj_vga" {  } {  } 0 0 "Revision = reloj_vga" 0 0 "Fitter" 0 0 1543444898518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543444898603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543444898618 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "reloj_vga EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"reloj_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543444898618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543444898720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543444898720 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543444899219 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543444899251 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444899547 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543444899547 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 2466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 2468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 2470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 2472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444899547 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 2474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444899547 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543444899547 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543444899555 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543444900425 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543444900813 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reloj_vga.sdc " "Synopsys Design Constraints File file not found: 'reloj_vga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543444900829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543444900829 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[10\]~21  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[10\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[11\]~22  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[11\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[12\]~23  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[12\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[13\]~24  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[13\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[14\]~13  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[14\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[15\]~14  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[15\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[16\]~15  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[16\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[17\]~16  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[17\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[18\]~25  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[18\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[19\]~26  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[19\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[1\]~4  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[1\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[20\]~27  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[20\]~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[21\]~28  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[21\]~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[22\]~9  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[22\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[23\]~10  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[23\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[24\]~11  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[24\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[25\]~12  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[25\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[26\]~5  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[26\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[27\]~6  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[27\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[28\]~7  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[28\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[29\]~8  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[29\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[2\]~3  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~0  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~32  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[31\]~30  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[31\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[3\]~1  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[3\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~29  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[6\]~17  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[6\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[7\]~18  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[7\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[8\]~19  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[8\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[9\]~20  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[9\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~4  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~5  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~6  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~7  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~0  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~1  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~2  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~3  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~20  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~21  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~30  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~22  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~23  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~16  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~17  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~18  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~19  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~12  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~13  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~14  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~15  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~26  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~28  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~31  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~25  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~27  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~24  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~8  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~9  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~10  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~11  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444900829 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543444900829 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543444900845 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543444900845 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543444900860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkRTf~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clkRTf~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444901021 ""}  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 2460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444901021 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA:U0\|vga25MHz:U0\|clk_div  " "Automatically promoted node VGA:U0\|vga25MHz:U0\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444901021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|vga25MHz:U0\|clk_div~0 " "Destination node VGA:U0\|vga25MHz:U0\|clk_div~0" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 2422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkvga~output " "Destination node clkvga~output" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 2453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901021 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543444901021 ""}  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444901021 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojFUNC:U1\|bcd7SEGHOR:U2\|salida7SEGHOR\[6\]~0  " "Automatically promoted node relojFUNC:U1\|bcd7SEGHOR:U2\|salida7SEGHOR\[6\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444901021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|process_0~47 " "Destination node VGA:U0\|process_0~47" {  } { { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGHOR:U2\|salida7SEGHOR\[4\]~4 " "Destination node relojFUNC:U1\|bcd7SEGHOR:U2\|salida7SEGHOR\[4\]~4" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGHOR:U2\|salida7SEGHOR\[0\]~6 " "Destination node relojFUNC:U1\|bcd7SEGHOR:U2\|salida7SEGHOR\[0\]~6" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|process_0~55 " "Destination node VGA:U0\|process_0~55" {  } { { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|process_0~58 " "Destination node VGA:U0\|process_0~58" {  } { { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901021 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|tDispx~52 " "Destination node VGA:U0\|tDispx~52" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901021 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543444901021 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444901021 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojFUNC:U1\|bcd7SEGMIN:U1\|salida7SEG\[4\]~1  " "Automatically promoted node relojFUNC:U1\|bcd7SEGMIN:U1\|salida7SEG\[4\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|process_0~13 " "Destination node VGA:U0\|process_0~13" {  } { { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|salida7SEG\[4\]~6 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|salida7SEG\[4\]~6" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|process_0~33 " "Destination node VGA:U0\|process_0~33" {  } { { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|process_0~35 " "Destination node VGA:U0\|process_0~35" {  } { { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|salida7SEG\[3\]~9 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|salida7SEG\[3\]~9" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|tDispx~33 " "Destination node VGA:U0\|tDispx~33" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543444901022 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444901022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "Automatically promoted node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[0\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[0\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[1\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[1\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[2\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[2\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[3\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[3\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[4\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[4\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[5\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[5\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[6\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[6\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[7\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[7\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[8\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[8\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[9\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[9\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1543444901022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543444901022 ""}  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444901022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRESETEOf~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node nRESETEOf~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|Add3~16 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|Add3~16" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|Add2~20 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|Add2~20" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|Add4~20 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|Add4~20" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|Add1~18 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|Add1~18" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|Add0~20 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|Add0~20" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|Add2~18 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|Add2~18" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|Add3~14 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|Add3~14" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 136 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|Add4~18 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|Add4~18" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|Add1~16 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|Add1~16" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGMIN:U1\|Add0~18 " "Destination node relojFUNC:U1\|bcd7SEGMIN:U1\|Add0~18" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444901023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1543444901023 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543444901023 ""}  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 2456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444901023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543444901329 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543444901329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543444901329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543444901329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543444901329 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543444901329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543444901329 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543444901329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543444901430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543444901430 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543444901430 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 4 29 0 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 4 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543444901445 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543444901445 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543444901445 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543444901445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543444901445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543444901445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543444901445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543444901445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543444901445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543444901445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543444901445 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543444901445 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543444901445 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543444901630 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543444901699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543444904208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543444904569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543444904600 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543444910440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543444910440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543444910979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.1% " "3e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1543444915036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X58_Y49 X68_Y60 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } { { "loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} { { 12 { 0 ""} 58 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543444915809 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543444915809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543444963903 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543444963903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:50 " "Fitter routing operations ending: elapsed time is 00:00:50" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543444963912 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.53 " "Total time spent on timing analysis during the Fitter is 2.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543444964056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543444964087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543444964425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543444964425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543444964742 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543444965527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/output_files/reloj_vga.fit.smsg " "Generated suppressed messages file C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/Reloj digital/relojFUNC/reloj VGA/output_files/reloj_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543444966213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5891 " "Peak virtual memory: 5891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543444967009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 16:42:47 2018 " "Processing ended: Wed Nov 28 16:42:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543444967009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543444967009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543444967009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543444967009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543444968903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543444968910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 16:42:48 2018 " "Processing started: Wed Nov 28 16:42:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543444968910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543444968910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reloj_vga -c reloj_vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off reloj_vga -c reloj_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543444968910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543444969365 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543444971754 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543444971866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543444972350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 16:42:52 2018 " "Processing ended: Wed Nov 28 16:42:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543444972350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543444972350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543444972350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543444972350 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543444973105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543444974470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543444974486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 16:42:53 2018 " "Processing started: Wed Nov 28 16:42:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543444974486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543444974486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta reloj_vga -c reloj_vga " "Command: quartus_sta reloj_vga -c reloj_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543444974486 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543444974871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543444975194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543444975194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444975241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444975241 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543444975657 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reloj_vga.sdc " "Synopsys Design Constraints File file not found: 'reloj_vga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543444975795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444975795 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444975795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkRTf clkRTf " "create_clock -period 1.000 -name clkRTf clkRTf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444975795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444975795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inMINf inMINf " "create_clock -period 1.000 -name inMINf inMINf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444975795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entradaOPf entradaOPf " "create_clock -period 1.000 -name entradaOPf entradaOPf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444975795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444975795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inHORf inHORf " "create_clock -period 1.000 -name inHORf inHORf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444975795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:U0\|vga25MHz:U0\|clk_div VGA:U0\|vga25MHz:U0\|clk_div " "create_clock -period 1.000 -name VGA:U0\|vga25MHz:U0\|clk_div VGA:U0\|vga25MHz:U0\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444975795 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clok clok " "create_clock -period 1.000 -name clok clok" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444975795 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543444975795 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[10\]~21  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[10\]~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[11\]~22  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[11\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[12\]~23  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[12\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[13\]~24  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[13\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[14\]~13  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[14\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[15\]~14  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[15\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[16\]~15  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[16\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[17\]~16  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[17\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[18\]~25  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[18\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[19\]~26  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[19\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[1\]~4  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[1\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[20\]~27  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[20\]~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[21\]~28  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[21\]~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[22\]~9  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[22\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[23\]~10  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[23\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[24\]~11  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[24\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[25\]~12  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[25\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[26\]~5  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[26\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[27\]~6  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[27\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[28\]~7  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[28\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[29\]~8  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[29\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[2\]~3  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~0  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~32  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[31\]~30  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[31\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[3\]~1  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~29  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[6\]~17  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[6\]~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[7\]~18  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[7\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[8\]~19  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[8\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[9\]~20  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[9\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~4  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~5  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~6  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~7  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~0  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~1  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~2  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~3  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~20  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~21  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~30  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~22  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~23  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~16  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~17  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~18  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~19  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~12  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~13  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~14  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~15  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~26  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~28  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~31  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~25  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~27  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~24  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~8  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~9  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~10  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~11  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444975811 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543444975811 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543444975811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543444975811 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543444975811 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543444975826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543444976018 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543444976018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.771 " "Worst-case setup slack is -17.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.771            -987.604 entradaOPf  " "  -17.771            -987.604 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.300            -383.805 VGA:U0\|vga25MHz:U0\|clk_div  " "  -11.300            -383.805 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.882             -94.773 clkRTf  " "   -6.882             -94.773 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.133            -469.769 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -6.133            -469.769 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.707             -86.717 inHORf  " "   -3.707             -86.717 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.598             -84.567 inMINf  " "   -3.598             -84.567 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.448             -52.649 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -2.448             -52.649 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -12.567 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -0.902             -12.567 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562              -0.562 clok  " "   -0.562              -0.562 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444976034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.234 " "Worst-case hold slack is -2.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.234             -11.438 entradaOPf  " "   -2.234             -11.438 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.896 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -0.297              -0.896 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -0.181 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -0.181              -0.181 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clkRTf  " "    0.402               0.000 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "    0.524               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 clok  " "    0.550               0.000 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 VGA:U0\|vga25MHz:U0\|clk_div  " "    0.640               0.000 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 inHORf  " "    0.693               0.000 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 inMINf  " "    0.693               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444976049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.671 " "Worst-case recovery slack is -5.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.671            -179.890 inMINf  " "   -5.671            -179.890 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.228            -166.587 inHORf  " "   -5.228            -166.587 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444976065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.123 " "Worst-case removal slack is 2.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.123               0.000 inMINf  " "    2.123               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.329               0.000 inHORf  " "    2.329               0.000 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444976065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.884 " "Worst-case minimum pulse width slack is -3.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.884           -1200.480 entradaOPf  " "   -3.884           -1200.480 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clkRTf  " "   -3.000             -46.690 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 inHORf  " "   -3.000             -44.120 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 inMINf  " "   -3.000             -44.120 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 clok  " "   -3.000              -4.285 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -123.360 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -1.285            -123.360 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -87.380 VGA:U0\|vga25MHz:U0\|clk_div  " "   -1.285             -87.380 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "    0.347               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "    0.421               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444976081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444976081 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543444976770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543444976797 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543444977198 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[10\]~21  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[10\]~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[11\]~22  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[11\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[12\]~23  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[12\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[13\]~24  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[13\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[14\]~13  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[14\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[15\]~14  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[15\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[16\]~15  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[16\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[17\]~16  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[17\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[18\]~25  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[18\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[19\]~26  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[19\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[1\]~4  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[1\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[20\]~27  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[20\]~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[21\]~28  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[21\]~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[22\]~9  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[22\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[23\]~10  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[23\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[24\]~11  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[24\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[25\]~12  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[25\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[26\]~5  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[26\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[27\]~6  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[27\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[28\]~7  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[28\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[29\]~8  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[29\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[2\]~3  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~0  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~32  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[31\]~30  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[31\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[3\]~1  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~29  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[6\]~17  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[6\]~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[7\]~18  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[7\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[8\]~19  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[8\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[9\]~20  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[9\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~4  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~5  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~6  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~7  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~0  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~1  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~2  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~3  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~20  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~21  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~30  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~22  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~23  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~16  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~17  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~18  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~19  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~12  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~13  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~14  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~15  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~26  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~28  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~31  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~25  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~27  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~24  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~8  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~9  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~10  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~11  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444977329 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543444977329 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543444977329 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543444977401 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543444977401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.460 " "Worst-case setup slack is -16.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.460            -912.268 entradaOPf  " "  -16.460            -912.268 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.084            -338.087 VGA:U0\|vga25MHz:U0\|clk_div  " "  -10.084            -338.087 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.170             -81.616 clkRTf  " "   -6.170             -81.616 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.460            -417.756 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -5.460            -417.756 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.357             -79.126 inHORf  " "   -3.357             -79.126 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.263             -77.383 inMINf  " "   -3.263             -77.383 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.161             -44.562 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -2.161             -44.562 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -7.165 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -0.728              -7.165 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426              -0.426 clok  " "   -0.426              -0.426 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444977411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.118 " "Worst-case hold slack is -2.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118             -10.650 entradaOPf  " "   -2.118             -10.650 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -1.377 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -0.351              -1.377 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.205 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -0.205              -0.205 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clkRTf  " "    0.354               0.000 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clok  " "    0.435               0.000 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "    0.458               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 VGA:U0\|vga25MHz:U0\|clk_div  " "    0.586               0.000 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 inHORf  " "    0.632               0.000 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 inMINf  " "    0.632               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444977449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.171 " "Worst-case recovery slack is -5.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.171            -164.343 inMINf  " "   -5.171            -164.343 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.730            -150.717 inHORf  " "   -4.730            -150.717 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444977472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.019 " "Worst-case removal slack is 2.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.019               0.000 inMINf  " "    2.019               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.190               0.000 inHORf  " "    2.190               0.000 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444977492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.506 " "Worst-case minimum pulse width slack is -3.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.506           -1074.466 entradaOPf  " "   -3.506           -1074.466 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clkRTf  " "   -3.000             -46.690 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 inHORf  " "   -3.000             -44.120 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 inMINf  " "   -3.000             -44.120 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 clok  " "   -3.000              -4.285 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -123.360 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -1.285            -123.360 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -87.380 VGA:U0\|vga25MHz:U0\|clk_div  " "   -1.285             -87.380 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "    0.382               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "    0.428               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444977500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444977500 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543444978458 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[10\]~21  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[10\]~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[11\]~22  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[11\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[12\]~23  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[12\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[13\]~24  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[13\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[14\]~13  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[14\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[15\]~14  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[15\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[16\]~15  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[16\]~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[17\]~16  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[17\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[18\]~25  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[18\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[19\]~26  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[19\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[1\]~4  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[1\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[20\]~27  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[20\]~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[21\]~28  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[21\]~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[22\]~9  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[22\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[23\]~10  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[23\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[24\]~11  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[24\]~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[25\]~12  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[25\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[26\]~5  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[26\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[27\]~6  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[27\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[28\]~7  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[28\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[29\]~8  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[29\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[2\]~3  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~0  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~32  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[31\]~30  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[31\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[3\]~1  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[3\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~29  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[6\]~17  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[6\]~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[7\]~18  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[7\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[8\]~19  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[8\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[9\]~20  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[9\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~4  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~5  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~6  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~7  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~0  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~1  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~2  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~3  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~20  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~21  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~30  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~22  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~23  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~16  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~17  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~18  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~19  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~12  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~13  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~14  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~15  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~26  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~28  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~31  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~25  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~27  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~24  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~8  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~9  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~10  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~11  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543444978559 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543444978559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543444978559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543444978574 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543444978574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.777 " "Worst-case setup slack is -8.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.777            -483.736 entradaOPf  " "   -8.777            -483.736 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.935            -150.587 VGA:U0\|vga25MHz:U0\|clk_div  " "   -4.935            -150.587 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.905             -30.130 clkRTf  " "   -2.905             -30.130 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.638            -191.453 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -2.638            -191.453 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.169             -24.953 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -1.169             -24.953 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.163             -21.074 inHORf  " "   -1.163             -21.074 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100             -19.601 inMINf  " "   -1.100             -19.601 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.469              -6.147 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -0.469              -6.147 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.106 clok  " "   -0.106              -0.106 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444978590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.356 " "Worst-case hold slack is -1.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.356              -8.872 entradaOPf  " "   -1.356              -8.872 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "    0.062               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "    0.145               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clkRTf  " "    0.182               0.000 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "    0.246               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 VGA:U0\|vga25MHz:U0\|clk_div  " "    0.292               0.000 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 inMINf  " "    0.316               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 inHORf  " "    0.317               0.000 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clok  " "    0.336               0.000 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444978628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.505 " "Worst-case recovery slack is -2.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505             -79.071 inMINf  " "   -2.505             -79.071 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.201             -69.992 inHORf  " "   -2.201             -69.992 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444978703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.538 " "Worst-case removal slack is 0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 inMINf  " "    0.538               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 inHORf  " "    0.621               0.000 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444978737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -540.688 entradaOPf  " "   -3.000            -540.688 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.950 inMINf  " "   -3.000             -41.950 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.634 inHORf  " "   -3.000             -41.634 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.101 clkRTf  " "   -3.000             -39.101 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.094 clok  " "   -3.000              -4.094 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -96.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -1.000             -96.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -68.000 VGA:U0\|vga25MHz:U0\|clk_div  " "   -1.000             -68.000 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "    0.323               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "    0.335               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444978758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444978758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543444980002 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543444980015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543444980278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 16:43:00 2018 " "Processing ended: Wed Nov 28 16:43:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543444980278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543444980278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543444980278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543444980278 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 331 s " "Quartus Prime Full Compilation was successful. 0 errors, 331 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543444981063 ""}
