Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Feb 15 10:22:34 2019
| Host         : offersen-S550CB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: prescaler_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.656        0.000                      0                   16        0.308        0.000                      0                   16        3.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.656        0.000                      0                   16        0.308        0.000                      0                   16        3.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.579ns (65.834%)  route 0.819ns (34.166%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.740     5.408    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.819     6.746    prescaler_reg_n_0_[2]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.250 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.484    prescaler_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.807 r  prescaler_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.807    prescaler_reg[12]_i_1_n_6
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[13]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.109    13.463    prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.571ns (65.720%)  route 0.819ns (34.280%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.740     5.408    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.819     6.746    prescaler_reg_n_0_[2]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.250 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.484    prescaler_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.799 r  prescaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.799    prescaler_reg[12]_i_1_n_4
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[15]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.109    13.463    prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.495ns (64.594%)  route 0.819ns (35.406%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.740     5.408    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.819     6.746    prescaler_reg_n_0_[2]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.250 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.484    prescaler_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.723 r  prescaler_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.723    prescaler_reg[12]_i_1_n_5
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[14]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.109    13.463    prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.475ns (64.285%)  route 0.819ns (35.715%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.740     5.408    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.819     6.746    prescaler_reg_n_0_[2]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.250 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.484 r  prescaler_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.484    prescaler_reg[8]_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.703 r  prescaler_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.703    prescaler_reg[12]_i_1_n_7
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[12]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.109    13.463    prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.462ns (64.082%)  route 0.819ns (35.918%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.740     5.408    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.819     6.746    prescaler_reg_n_0_[2]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.250 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.690 r  prescaler_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.690    prescaler_reg[8]_i_1_n_6
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[9]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.109    13.463    prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.454ns (63.955%)  route 0.819ns (36.045%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.740     5.408    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.819     6.746    prescaler_reg_n_0_[2]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.250 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.682 r  prescaler_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.682    prescaler_reg[8]_i_1_n_4
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[11]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.109    13.463    prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.378ns (62.709%)  route 0.819ns (37.291%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.740     5.408    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.819     6.746    prescaler_reg_n_0_[2]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.250 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.606 r  prescaler_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.606    prescaler_reg[8]_i_1_n_5
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[10]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.109    13.463    prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 1.358ns (62.366%)  route 0.819ns (37.634%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.740     5.408    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.819     6.746    prescaler_reg_n_0_[2]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.250 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.367 r  prescaler_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    prescaler_reg[4]_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.586 r  prescaler_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.586    prescaler_reg[8]_i_1_n_7
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.568    12.960    clk_8ns_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[8]/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.109    13.463    prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.345ns (62.140%)  route 0.819ns (37.860%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 12.959 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.740     5.408    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.819     6.746    prescaler_reg_n_0_[2]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.250 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.573 r  prescaler_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.573    prescaler_reg[4]_i_1_n_6
    SLICE_X42Y28         FDRE                                         r  prescaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.567    12.959    clk_8ns_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  prescaler_reg[5]/C
                         clock pessimism              0.429    13.388    
                         clock uncertainty           -0.035    13.353    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.109    13.462    prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.337ns (62.000%)  route 0.819ns (38.000%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 12.959 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.740     5.408    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.926 r  prescaler_reg[2]/Q
                         net (fo=1, routed)           0.819     6.746    prescaler_reg_n_0_[2]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.250 r  prescaler_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.250    prescaler_reg[0]_i_1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.565 r  prescaler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.565    prescaler_reg[4]_i_1_n_4
    SLICE_X42Y28         FDRE                                         r  prescaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     8.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.567    12.959    clk_8ns_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  prescaler_reg[7]/C
                         clock pessimism              0.429    13.388    
                         clock uncertainty           -0.035    13.353    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.109    13.462    prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  5.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 prescaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.496    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.660 f  prescaler_reg[0]/Q
                         net (fo=1, routed)           0.163     1.823    prescaler_reg_n_0_[0]
    SLICE_X42Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  prescaler[0]_i_2/O
                         net (fo=1, routed)           0.000     1.868    prescaler[0]_i_2_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.938 r  prescaler_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    prescaler_reg[0]_i_1_n_7
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     2.009    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[0]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.134     1.630    prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.496    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  prescaler_reg[3]/Q
                         net (fo=1, routed)           0.173     1.832    prescaler_reg_n_0_[3]
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.941 r  prescaler_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    prescaler_reg[0]_i_1_n_4
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     2.009    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[3]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.134     1.630    prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 prescaler_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.497    clk_8ns_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  prescaler_reg[8]/Q
                         net (fo=1, routed)           0.170     1.831    prescaler_reg_n_0_[8]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  prescaler_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    prescaler_reg[8]_i_1_n_7
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.852     2.011    clk_8ns_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[8]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.134     1.631    prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.496    clk_8ns_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  prescaler_reg[4]/Q
                         net (fo=1, routed)           0.170     1.830    prescaler_reg_n_0_[4]
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.945 r  prescaler_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    prescaler_reg[4]_i_1_n_7
    SLICE_X42Y28         FDRE                                         r  prescaler_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     2.010    clk_8ns_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  prescaler_reg[4]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.134     1.630    prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 prescaler_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.497    clk_8ns_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  prescaler_reg[11]/Q
                         net (fo=1, routed)           0.199     1.860    prescaler_reg_n_0_[11]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.969 r  prescaler_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.969    prescaler_reg[8]_i_1_n_4
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.852     2.011    clk_8ns_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[11]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.134     1.631    prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 prescaler_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.498    clk_8ns_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  prescaler_reg[15]/Q
                         net (fo=1, routed)           0.199     1.861    prescaler_reg_n_0_[15]
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.970 r  prescaler_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.970    prescaler_reg[12]_i_1_n_4
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     2.012    clk_8ns_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[15]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.134     1.632    prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.496    clk_8ns_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  prescaler_reg[7]/Q
                         net (fo=1, routed)           0.199     1.859    prescaler_reg_n_0_[7]
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.968 r  prescaler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.968    prescaler_reg[4]_i_1_n_4
    SLICE_X42Y28         FDRE                                         r  prescaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.851     2.010    clk_8ns_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  prescaler_reg[7]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.134     1.630    prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 prescaler_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.584     1.496    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164     1.660 f  prescaler_reg[0]/Q
                         net (fo=1, routed)           0.163     1.823    prescaler_reg_n_0_[0]
    SLICE_X42Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  prescaler[0]_i_2/O
                         net (fo=1, routed)           0.000     1.868    prescaler[0]_i_2_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.973 r  prescaler_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.973    prescaler_reg[0]_i_1_n_6
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.850     2.009    clk_8ns_IBUF_BUFG
    SLICE_X42Y27         FDRE                                         r  prescaler_reg[1]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.134     1.630    prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 prescaler_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.586     1.498    clk_8ns_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  prescaler_reg[12]/Q
                         net (fo=1, routed)           0.199     1.861    prescaler_reg_n_0_[12]
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.976 r  prescaler_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.976    prescaler_reg[12]_i_1_n_7
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.853     2.012    clk_8ns_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  prescaler_reg[12]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.134     1.632    prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 prescaler_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            prescaler_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.585     1.497    clk_8ns_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  prescaler_reg[8]/Q
                         net (fo=1, routed)           0.170     1.831    prescaler_reg_n_0_[8]
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.981 r  prescaler_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.981    prescaler_reg[8]_i_1_n_6
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_8ns (IN)
                         net (fo=0)                   0.000     0.000    clk_8ns
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_8ns_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_8ns_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_8ns_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.852     2.011    clk_8ns_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  prescaler_reg[9]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.134     1.631    prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_8ns }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_8ns_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y27    prescaler_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y29    prescaler_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y29    prescaler_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y30    prescaler_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y30    prescaler_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y30    prescaler_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y30    prescaler_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y27    prescaler_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y27    prescaler_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    prescaler_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    prescaler_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    prescaler_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    prescaler_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    prescaler_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    prescaler_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    prescaler_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    prescaler_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    prescaler_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    prescaler_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    prescaler_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    prescaler_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    prescaler_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    prescaler_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    prescaler_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    prescaler_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    prescaler_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29    prescaler_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    prescaler_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    prescaler_reg[1]/C



