{
  "module_name": "tegra20_ac97.h",
  "hash_id": "a889a2303938db6454b7e3327b00290828eae88d5e351157e83ff5476a010396",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra20_ac97.h",
  "human_readable_source": " \n \n\n#ifndef __TEGRA20_AC97_H__\n#define __TEGRA20_AC97_H__\n\n#include \"tegra_pcm.h\"\n\n#define TEGRA20_AC97_CTRL\t\t\t\t0x00\n#define TEGRA20_AC97_CMD\t\t\t\t0x04\n#define TEGRA20_AC97_STATUS1\t\t\t\t0x08\n \n#define TEGRA20_AC97_FIFO1_SCR\t\t\t\t0x1c\n \n#define TEGRA20_AC97_FIFO_TX1\t\t\t\t0x40\n#define TEGRA20_AC97_FIFO_RX1\t\t\t\t0x80\n\n \n#define TEGRA20_AC97_CTRL_STM2_EN\t\t\t(1 << 16)\n#define TEGRA20_AC97_CTRL_DOUBLE_SAMPLING_EN\t\t(1 << 11)\n#define TEGRA20_AC97_CTRL_IO_CNTRL_EN\t\t\t(1 << 10)\n#define TEGRA20_AC97_CTRL_HSET_DAC_EN\t\t\t(1 << 9)\n#define TEGRA20_AC97_CTRL_LINE2_DAC_EN\t\t\t(1 << 8)\n#define TEGRA20_AC97_CTRL_PCM_LFE_EN\t\t\t(1 << 7)\n#define TEGRA20_AC97_CTRL_PCM_SUR_EN\t\t\t(1 << 6)\n#define TEGRA20_AC97_CTRL_PCM_CEN_DAC_EN\t\t(1 << 5)\n#define TEGRA20_AC97_CTRL_LINE1_DAC_EN\t\t\t(1 << 4)\n#define TEGRA20_AC97_CTRL_PCM_DAC_EN\t\t\t(1 << 3)\n#define TEGRA20_AC97_CTRL_COLD_RESET\t\t\t(1 << 2)\n#define TEGRA20_AC97_CTRL_WARM_RESET\t\t\t(1 << 1)\n#define TEGRA20_AC97_CTRL_STM_EN\t\t\t(1 << 0)\n\n \n#define TEGRA20_AC97_CMD_CMD_ADDR_SHIFT\t\t\t24\n#define TEGRA20_AC97_CMD_CMD_ADDR_MASK\t\t\t(0xff << TEGRA20_AC97_CMD_CMD_ADDR_SHIFT)\n#define TEGRA20_AC97_CMD_CMD_DATA_SHIFT\t\t\t8\n#define TEGRA20_AC97_CMD_CMD_DATA_MASK\t\t\t(0xffff << TEGRA20_AC97_CMD_CMD_DATA_SHIFT)\n#define TEGRA20_AC97_CMD_CMD_ID_SHIFT\t\t\t2\n#define TEGRA20_AC97_CMD_CMD_ID_MASK\t\t\t(0x3 << TEGRA20_AC97_CMD_CMD_ID_SHIFT)\n#define TEGRA20_AC97_CMD_BUSY\t\t\t\t(1 << 0)\n\n \n#define TEGRA20_AC97_STATUS1_STA_ADDR1_SHIFT\t\t24\n#define TEGRA20_AC97_STATUS1_STA_ADDR1_MASK\t\t(0xff << TEGRA20_AC97_STATUS1_STA_ADDR1_SHIFT)\n#define TEGRA20_AC97_STATUS1_STA_DATA1_SHIFT\t\t8\n#define TEGRA20_AC97_STATUS1_STA_DATA1_MASK\t\t(0xffff << TEGRA20_AC97_STATUS1_STA_DATA1_SHIFT)\n#define TEGRA20_AC97_STATUS1_STA_VALID1\t\t\t(1 << 2)\n#define TEGRA20_AC97_STATUS1_STANDBY1\t\t\t(1 << 1)\n#define TEGRA20_AC97_STATUS1_CODEC1_RDY\t\t\t(1 << 0)\n\n \n#define TEGRA20_AC97_FIFO_SCR_REC_MT_CNT_SHIFT\t\t27\n#define TEGRA20_AC97_FIFO_SCR_REC_MT_CNT_MASK\t\t(0x1f << TEGRA20_AC97_FIFO_SCR_REC_MT_CNT_SHIFT)\n#define TEGRA20_AC97_FIFO_SCR_PB_MT_CNT_SHIFT\t\t22\n#define TEGRA20_AC97_FIFO_SCR_PB_MT_CNT_MASK\t\t(0x1f << TEGRA20_AC97_FIFO_SCR_PB_MT_CNT_SHIFT)\n#define TEGRA20_AC97_FIFO_SCR_REC_OVERRUN_INT_STA\t(1 << 19)\n#define TEGRA20_AC97_FIFO_SCR_PB_UNDERRUN_INT_STA\t(1 << 18)\n#define TEGRA20_AC97_FIFO_SCR_REC_FORCE_MT\t\t(1 << 17)\n#define TEGRA20_AC97_FIFO_SCR_PB_FORCE_MT\t\t(1 << 16)\n#define TEGRA20_AC97_FIFO_SCR_REC_FULL_EN\t\t(1 << 15)\n#define TEGRA20_AC97_FIFO_SCR_REC_3QRT_FULL_EN\t\t(1 << 14)\n#define TEGRA20_AC97_FIFO_SCR_REC_QRT_FULL_EN\t\t(1 << 13)\n#define TEGRA20_AC97_FIFO_SCR_REC_EMPTY_EN\t\t(1 << 12)\n#define TEGRA20_AC97_FIFO_SCR_PB_NOT_FULL_EN\t\t(1 << 11)\n#define TEGRA20_AC97_FIFO_SCR_PB_QRT_MT_EN\t\t(1 << 10)\n#define TEGRA20_AC97_FIFO_SCR_PB_3QRT_MT_EN\t\t(1 << 9)\n#define TEGRA20_AC97_FIFO_SCR_PB_EMPTY_MT_EN\t\t(1 << 8)\n\nstruct tegra20_ac97 {\n\tstruct clk *clk_ac97;\n\tstruct snd_dmaengine_dai_dma_data capture_dma_data;\n\tstruct snd_dmaengine_dai_dma_data playback_dma_data;\n\tstruct reset_control *reset;\n\tstruct regmap *regmap;\n\tint reset_gpio;\n\tint sync_gpio;\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}