m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/tsvillaluenga/Documentos/VHDL/VDHL/Shift_Register
Eshift_reg
Z1 w1678275350
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 9
R0
Z5 8Shift_Reg.vhd
Z6 FShift_Reg.vhd
l0
L5 1
VRiA@UD5ONB7YCD:o?U@5J1
!s100 Q@77o1kodcTzPSJ:4V`5N0
Z7 OV;C;2020.1;71
32
Z8 !s110 1678275943
!i10b 1
Z9 !s108 1678275943.000000
Z10 !s90 -reportprogress|300|Shift_Reg.vhd|
Z11 !s107 Shift_Reg.vhd|
!i113 1
Z12 tExplicit 1 CvgOpt 0
Abehavior
R2
R3
R4
DEx4 work 9 shift_reg 0 22 RiA@UD5ONB7YCD:o?U@5J1
!i122 9
l21
L17 32
V]DWV`0cZ0eM^iAfE0AeDK1
!s100 mN0SBKo@=@bh`GQ__=Am73
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
Etest_shift_reg
w1678275933
R2
R3
R4
!i122 10
R0
8test_Shift_Reg.vhd
Ftest_Shift_Reg.vhd
l0
L5 1
V[PXz_g:=VfX>:<VM4_Yj71
!s100 ?jARmU4j0gQ66TmKa:>3^3
R7
32
R8
!i10b 1
R9
!s90 -reportprogress|300|test_Shift_Reg.vhd|
!s107 test_Shift_Reg.vhd|
!i113 1
R12
