{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682644086594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682644086595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 10:08:06 2023 " "Processing started: Fri Apr 28 10:08:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682644086595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644086595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644086595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682644086682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682644086682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(93) " "Verilog HDL information at display.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682644090132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 4 4 " "Found 4 design units, including 4 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682644090133 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEVENSEG_LED " "Found entity 2: SEVENSEG_LED" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682644090133 ""} { "Info" "ISGN_ENTITY_NAME" "3 select_counter " "Found entity 3: select_counter" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682644090133 ""} { "Info" "ISGN_ENTITY_NAME" "4 number " "Found entity 4: number" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682644090133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644090133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682644090155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_counter select_counter:sl " "Elaborating entity \"select_counter\" for hierarchy \"select_counter:sl\"" {  } { { "display.v" "sl" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682644090167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number number:reg1 " "Elaborating entity \"number\" for hierarchy \"number:reg1\"" {  } { { "display.v" "reg1" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682644090172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 display.v(114) " "Verilog HDL assignment warning at display.v(114): truncated value with size 5 to match size of target (4)" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682644090173 "|display|number:reg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display.v(115) " "Verilog HDL assignment warning at display.v(115): truncated value with size 8 to match size of target (4)" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682644090173 "|display|number:reg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 display.v(116) " "Verilog HDL assignment warning at display.v(116): truncated value with size 5 to match size of target (4)" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682644090173 "|display|number:reg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEG_LED number:reg1\|SEVENSEG_LED:l1 " "Elaborating entity \"SEVENSEG_LED\" for hierarchy \"number:reg1\|SEVENSEG_LED:l1\"" {  } { { "display.v" "l1" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682644090178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp_1\[7\] GND " "Pin \"disp_1\[7\]\" is stuck at GND" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682644091451 "|display|disp_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_2\[7\] GND " "Pin \"disp_2\[7\]\" is stuck at GND" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682644091451 "|display|disp_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_3\[7\] GND " "Pin \"disp_3\[7\]\" is stuck at GND" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682644091451 "|display|disp_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_4\[7\] GND " "Pin \"disp_4\[7\]\" is stuck at GND" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682644091451 "|display|disp_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_5\[7\] GND " "Pin \"disp_5\[7\]\" is stuck at GND" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682644091451 "|display|disp_5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_6\[7\] GND " "Pin \"disp_6\[7\]\" is stuck at GND" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682644091451 "|display|disp_6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_7\[7\] GND " "Pin \"disp_7\[7\]\" is stuck at GND" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682644091451 "|display|disp_7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_8\[7\] GND " "Pin \"disp_8\[7\]\" is stuck at GND" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682644091451 "|display|disp_8[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682644091451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682644091510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/output_files/display.map.smsg " "Generated suppressed messages file /export/home/021/a0211195/simple/2023-simple-2023-team23/display/output_files/display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644091850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682644091918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682644091918 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_1\[8\] " "No output dependent on input pin \"reg_1\[8\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_1\[9\] " "No output dependent on input pin \"reg_1\[9\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_1\[10\] " "No output dependent on input pin \"reg_1\[10\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_1\[15\] " "No output dependent on input pin \"reg_1\[15\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_2\[8\] " "No output dependent on input pin \"reg_2\[8\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_2\[9\] " "No output dependent on input pin \"reg_2\[9\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_2\[10\] " "No output dependent on input pin \"reg_2\[10\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_2\[15\] " "No output dependent on input pin \"reg_2\[15\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_3\[8\] " "No output dependent on input pin \"reg_3\[8\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_3\[9\] " "No output dependent on input pin \"reg_3\[9\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_3\[10\] " "No output dependent on input pin \"reg_3\[10\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_3\[15\] " "No output dependent on input pin \"reg_3\[15\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_4\[8\] " "No output dependent on input pin \"reg_4\[8\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_4\[9\] " "No output dependent on input pin \"reg_4\[9\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_4[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_4\[10\] " "No output dependent on input pin \"reg_4\[10\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_4[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_4\[15\] " "No output dependent on input pin \"reg_4\[15\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_5\[8\] " "No output dependent on input pin \"reg_5\[8\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_5[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_5\[9\] " "No output dependent on input pin \"reg_5\[9\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_5[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_5\[10\] " "No output dependent on input pin \"reg_5\[10\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_5[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_5\[15\] " "No output dependent on input pin \"reg_5\[15\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_5[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_6\[8\] " "No output dependent on input pin \"reg_6\[8\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_6[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_6\[9\] " "No output dependent on input pin \"reg_6\[9\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_6[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_6\[10\] " "No output dependent on input pin \"reg_6\[10\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_6[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_6\[15\] " "No output dependent on input pin \"reg_6\[15\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_6[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_7\[8\] " "No output dependent on input pin \"reg_7\[8\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_7[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_7\[9\] " "No output dependent on input pin \"reg_7\[9\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_7[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_7\[10\] " "No output dependent on input pin \"reg_7\[10\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_7[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_7\[15\] " "No output dependent on input pin \"reg_7\[15\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_7[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_0\[8\] " "No output dependent on input pin \"reg_0\[8\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_0\[9\] " "No output dependent on input pin \"reg_0\[9\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_0\[10\] " "No output dependent on input pin \"reg_0\[10\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_0\[15\] " "No output dependent on input pin \"reg_0\[15\]\"" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644091981 "|display|reg_0[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682644091981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "606 " "Implemented 606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682644091982 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682644091982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682644091982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682644091982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682644091990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 10:08:11 2023 " "Processing ended: Fri Apr 28 10:08:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682644091990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682644091990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682644091990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644091990 ""}
