<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>&quot;SSEPlus&quot;: include/native/SSEPlus_native_SSE4.1.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.4 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li class="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul>
</div>
<h1>include/native/SSEPlus_native_SSE4.1.h File Reference</h1><code>#include &quot;<a class="el" href="_s_s_e_plus__base_8h-source.html">../SSEPlus_base.h</a>&quot;</code><br>
<code>#include &lt;smmintrin.h&gt;</code><br>

<p>
<a href="_s_s_e_plus__native___s_s_e4_81_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Native SSE4.1 Operations</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128d&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g1a4d433a415fc1f50e23847485144db9">ssp_ceil_pd_SSE4_1</a> (__m128d a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128d&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gc9419ddb48f81810b4db37c54f2d0494">ssp_ceil_sd_SSE4_1</a> (__m128d dst, __m128d a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128d&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g02c0253353668135468f07280ef28ea5">ssp_floor_pd_SSE4_1</a> (__m128d a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128d&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gca817772e6f75a4ff7109793fcb239f6">ssp_floor_sd_SSE4_1</a> (__m128d dst, __m128d a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g06823df3d602474420b9901dba3d8612">ssp_ceil_ps_SSE4_1</a> (__m128 a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gba82be19aa38e1c606eeafbeba86ce2d">ssp_ceil_ss_SSE4_1</a> (__m128 dst, __m128 a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g276a2636bbdc0958e54d436cf13ed29d">ssp_floor_ps_SSE4_1</a> (__m128 a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g44c91a4d85b47f23bda55efe3c467fb1">ssp_floor_ss_SSE4_1</a> (__m128 dst, __m128 a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g5d79e3fd409abd68062a0ebf32f1f623">ssp_blend_epi16_SSE4_1</a> (__m128i a, __m128i b, const int mask)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g68ab45631b6ea76adef7ce07b4d1a4c8">ssp_blendv_epi8_SSE4_1</a> (__m128i a, __m128i b, __m128i mask)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g8cc8e5c39adbab1fecec5c85eea50d69">ssp_blend_ps_SSE4_1</a> (__m128 a, __m128 b, const int mask)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g558d38f32af53f251013b163cfa2fb2c">ssp_blendv_ps_SSE4_1</a> (__m128 a, __m128 b, __m128 mask)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128d&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gffa8598c9de20b884e13ed842db71120">ssp_blend_pd_SSE4_1</a> (__m128d a, __m128d b, const int mask)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128d&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gdd0b0d6856e80b05c356e67b7c6fcfaa">ssp_blendv_pd_SSE4_1</a> (__m128d a, __m128d b, __m128d mask)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g6301ffed53487841adad5fa55a244095">ssp_dp_ps_SSE4_1</a> (__m128 a, __m128 b, const int mask)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128d&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gbbba633b11c9a9946ec7077419fde405">ssp_dp_pd_SSE4_1</a> (__m128d a, __m128d b, const int mask)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gb228791f6982e0aaf1198a930343f7e8">ssp_cmpeq_epi64_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gaf7917309bdda9b2c3fbbc68319353cd">ssp_min_epi8_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g89887475af0be10fea05b27ae08b4851">ssp_max_epi8_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g0c943e556616f1c864ea09cbf3c5df20">ssp_min_epu16_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gd4b3edec9715a5fe03f2dd1f2fd32b54">ssp_max_epu16_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#ga57389e4c5355d29250e1fa96fbac316">ssp_min_epi32_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g57b7cbd30da69495a95b6bab4bef680e">ssp_max_epi32_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#ge1810bf4c825fafc1a59afc3894900de">ssp_min_epu32_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gafaa1ae15e8ed816ae100902b7dc27c2">ssp_max_epu32_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g381751e98096525fb5c852722a0a3638">ssp_mullo_epi32_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#ge40263713cabe5a4256d7b679527354f">ssp_mul_epi32_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g6936bc166d4c0b5705e66f51a5845642">ssp_insert_ps_SSE4_1</a> (__m128 dst, __m128 src, const int ndx)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gdd5e2ebd9b660d0f766d35af3b3eee69">ssp_extract_ps_SSE4_1</a> (__m128 src, const int ndx)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g663c8d6f3d1da6a62314a63a5b1b0c63">ssp_insert_epi8_SSE4_1</a> (__m128i dst, int s, const int ndx)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g308484bcceacd035abf7d7e7248e67bb">ssp_insert_epi32_SSE4_1</a> (__m128i dst, int s, const int ndx)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g083eeef6801bb3841b2628d8abe483c6">ssp_extract_epi8_SSE4_1</a> (__m128i src, const int ndx)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g2fb7b0f457bdfbb7d95573e0adba60af">ssp_extract_epi32_SSE4_1</a> (__m128i src, const int ndx)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gf6a0f5945cb28c0525fbdbb8197b80b3">ssp_minpos_epu16_SSE4_1</a> (__m128i shortValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g31850934b3d92c0ed980fd8fe297a2a1">ssp_cvtepi8_epi32_SSE4_1</a> (__m128i byteValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#ga9e7d2d73fe3d4c83a6da72bd3013a5f">ssp_cvtepi16_epi32_SSE4_1</a> (__m128i shortValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gf97d74ceb4586091b01c7f20f67a82e1">ssp_cvtepi8_epi64_SSE4_1</a> (__m128i byteValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gcaed4bb06d2e67e6cd8c2e203d4c510a">ssp_cvtepi32_epi64_SSE4_1</a> (__m128i intValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g64ed281abc893f98ca111f46640c44b5">ssp_cvtepi16_epi64_SSE4_1</a> (__m128i shortValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g7704bc96687b85607f6e79d4d5f37785">ssp_cvtepi8_epi16_SSE4_1</a> (__m128i byteValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gf47c56db67f490b6a37f46816219e115">ssp_cvtepu8_epi32_SSE4_1</a> (__m128i byteValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g686e6df5d83f79c23b4ebd558fdedf04">ssp_cvtepu16_epi32_SSE4_1</a> (__m128i shortValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gdd9f2c75ae1feb75e6395ee0ad50eab3">ssp_cvtepu8_epi64_SSE4_1</a> (__m128i shortValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gf70743a5a69ab2d0c9aa213a72bd3ac4">ssp_cvtepu32_epi64_SSE4_1</a> (__m128i intValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g30a8136544d22dcb6fc9b5aa6cadc9f6">ssp_cvtepu16_epi64_SSE4_1</a> (__m128i shortValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#ga1be6a5320f60105d9c952429bc3c902">ssp_cvtepu8_epi16_SSE4_1</a> (__m128i byteValues)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g04ba08e89554327a1fb0dc096eeffb30">ssp_packus_epi32_SSE4_1</a> (__m128i a, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g49440f8030188fc8f72df27a4cec12d2">ssp_mpsadbw_epu8_SSE4_1</a> (__m128i a, __m128i b, const int msk)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128i&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gc768ae2b935586ad84e2973573d97c13">ssp_stream_load_si128_SSE4_1</a> (__m128i *a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g57094c46e7b67d3972d915c223b96695">ssp_testz_si128_SSE4_1</a> (__m128i mask, __m128i a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g7ae7c2fe2a3f3f6857b775105658d64c">ssp_testc_si128_SSE4_1</a> (__m128i mask, __m128i a)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g05398b604e5affa47b044ee63f0d7c2f">ssp_testnzc_si128_SSE4_1</a> (__m128i mask, __m128i b)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128d&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#ga2cd342ebc27ab4348640e7a0b70bcdf">ssp_round_pd_SSE4_1</a> (__m128d a, int iRoundMode)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128d&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#gacc26674616174efa032c4e2cdded7f3">ssp_round_sd_SSE4_1</a> (__m128d dst, __m128d a, int iRoundMode)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g930e6f6447f7e201f40564900b3fab57">ssp_round_ps_SSE4_1</a> (__m128 a, int iRoundMode)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">SSP_FORCEINLINE __m128&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__native___s_s_e4__1.html#g032443611939c6a7f5be98098ac78fe4">ssp_round_ss_SSE4_1</a> (__m128 dst, __m128 a, int iRoundMode)</td></tr>

</table>
<hr size="1"><address style="text-align: right;"><small>Generated on Wed May 21 15:34:46 2008 for "SSEPlus" by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.4 </small></address>
</body>
</html>
