{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 2.47116,
	"cts__clock__skew__setup__pre_repair": 0.152547,
	"cts__clock__skew__hold__pre_repair": 0.152547,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.718368,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.984937,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0304189,
	"cts__power__switching__total__pre_repair": 0.0119113,
	"cts__power__leakage__total__pre_repair": 9.40483e-08,
	"cts__power__total__pre_repair": 0.0423303,
	"cts__design__io__pre_repair": 32,
	"cts__design__die__area__pre_repair": 44869.8,
	"cts__design__core__area__pre_repair": 41771.5,
	"cts__design__instance__count__pre_repair": 450,
	"cts__design__instance__area__pre_repair": 14950.3,
	"cts__design__instance__count__stdcell__pre_repair": 450,
	"cts__design__instance__area__stdcell__pre_repair": 14950.3,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.357905,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.357905,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 2.47116,
	"cts__clock__skew__setup__post_repair": 0.152547,
	"cts__clock__skew__hold__post_repair": 0.152547,
	"cts__timing__drv__max_slew_limit__post_repair": 0.718368,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.984937,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0304189,
	"cts__power__switching__total__post_repair": 0.0119113,
	"cts__power__leakage__total__post_repair": 9.40483e-08,
	"cts__power__total__post_repair": 0.0423303,
	"cts__design__io__post_repair": 32,
	"cts__design__die__area__post_repair": 44869.8,
	"cts__design__core__area__post_repair": 41771.5,
	"cts__design__instance__count__post_repair": 450,
	"cts__design__instance__area__post_repair": 14950.3,
	"cts__design__instance__count__stdcell__post_repair": 450,
	"cts__design__instance__area__stdcell__post_repair": 14950.3,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.357905,
	"cts__design__instance__utilization__stdcell__post_repair": 0.357905,
	"cts__design__instance__displacement__total": 19.1635,
	"cts__design__instance__displacement__mean": 0.0425,
	"cts__design__instance__displacement__max": 5.5535,
	"cts__route__wirelength__estimated": 11847.7,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 11847.7,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 2.47089,
	"cts__clock__skew__setup": 0.152606,
	"cts__clock__skew__hold": 0.152606,
	"cts__timing__drv__max_slew_limit": 0.718307,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.985149,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0304225,
	"cts__power__switching__total": 0.0119221,
	"cts__power__leakage__total": 9.40483e-08,
	"cts__power__total": 0.0423447,
	"cts__design__io": 32,
	"cts__design__die__area": 44869.8,
	"cts__design__core__area": 41771.5,
	"cts__design__instance__count": 450,
	"cts__design__instance__area": 14950.3,
	"cts__design__instance__count__stdcell": 450,
	"cts__design__instance__area__stdcell": 14950.3,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.357905,
	"cts__design__instance__utilization__stdcell": 0.357905
}