==39318== Cachegrind, a cache and branch-prediction profiler
==39318== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39318== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39318== Command: ./sift .
==39318== 
--39318-- warning: L3 cache found, using its data for the LL simulation.
--39318-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39318-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39318== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39318== (see section Limitations in user manual)
==39318== NOTE: further instances of this message will not be shown
==39318== 
==39318== I   refs:      3,167,698,646
==39318== I1  misses:            1,928
==39318== LLi misses:            1,881
==39318== I1  miss rate:          0.00%
==39318== LLi miss rate:          0.00%
==39318== 
==39318== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39318== D1  misses:       13,209,767  ( 10,895,764 rd   +   2,314,003 wr)
==39318== LLd misses:        3,518,459  (  1,762,242 rd   +   1,756,217 wr)
==39318== D1  miss rate:           1.4% (        1.6%     +         0.8%  )
==39318== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39318== 
==39318== LL refs:          13,211,695  ( 10,897,692 rd   +   2,314,003 wr)
==39318== LL misses:         3,520,340  (  1,764,123 rd   +   1,756,217 wr)
==39318== LL miss rate:            0.1% (        0.0%     +         0.6%  )
