<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Speedster7t GDDR6 Reference Design Guide</title><link href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/navigation.css" rel="stylesheet" type="text/css"/><link href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/document.css" rel="stylesheet" type="text/css"/><meta name="author" content="Achronix Semiconductor Corporation"/><meta name="keywords" content="public"/></head><body><p class="top_nav"><a href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part1.htm">Next &gt;</a></p><p style="text-indent: 0pt;text-align: left;"><span><img width="665" height="91" alt="image" src="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/Image_001.png"/></span></p><p class="s1" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Speedster7t GDDR6 Reference Design Guide</p><p class="s1" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Speedster7t GDDR6 Reference Design Guide</p><p style="text-indent: 0pt;text-align: left;"/><p class="s1" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Speedster7t GDDR6 Reference Design Guide</p><p style="padding-left: 7pt;text-indent: 0pt;text-align: left;">V6.0 â€“ May 28, 2025                                       Reference Design</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 2pt;text-align: left;"><span><img width="665" height="2" alt="image" src="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/Image_002.png"/></span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part1.htm">Introduction</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part2.htm">Description</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part3.htm">Achronix Device Manager</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part4.htm">NAP Responder Module</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part5.htm">NAP Locations</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part6.htm">Direct Connect (DC) Interface</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part7.htm">DC Interface Logic Locations</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part8.htm">AXI Memory Channel</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part9.htm">Parameters</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part10.htm">Ports</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part11.htm">Registers</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part12.htm">AXI Packet Generator</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part13.htm">Parameters</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part14.htm">Ports</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part15.htm">AXI Packet Checker</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part16.htm">Parameters</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part17.htm">Ports</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part18.htm">AXI Performance Monitor</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part19.htm">Operating Modes</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part20.htm">Parameters</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part21.htm">Ports</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part22.htm">Calculations</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part23.htm">Clock Domain Considerations</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part24.htm">Instantiation</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part25.htm">Register Control&nbsp;Block</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part26.htm">Header Files</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part27.htm">Parameters</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part28.htm">Ports</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part29.htm">Instantiation</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part30.htm">Addressing</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part31.htm">Demo Tcl Script</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part32.htm">Access Functions</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part33.htm">Simulation</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part34.htm">Runtime JTAG</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part35.htm">Runtime PCIe</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part36.htm">Top-Level Register Map</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part37.htm">Test Structure Using the 2D NoC-GDDR6 Interface</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part38.htm">Addressing</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part39.htm">Test Structure Using the DC Interface</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part40.htm">Simulation</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part41.htm">Ports and Parameters</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part42.htm">Top-Level Parameters</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part43.htm">Memory Channel Parameters</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part44.htm">Top-Level Ports</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part45.htm">Design Considerations</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part46.htm">Clocking</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part47.htm">Clock Domains</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part48.htm">Resets</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part49.htm">GDDR6 Channel Assignments for 2D NoC and DC Interfaces</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part50.htm">BMC Interface Module</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part51.htm">Parameters</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part52.htm">Ports</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part53.htm">Number of GDDR6 Subsystems</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part54.htm">Continuous and Non-Continuous Transactions</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part55.htm">GDDR6 ACXIP Configurations</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part56.htm">VectorPath 815 Accelerator Card</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part57.htm">VectorPath 815 CLKIO and GPIO ACXIP Configurations</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part58.htm">Simulation Configuration</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part59.htm">Simulation Modes</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part60.htm">GDDR6 BFM (BFM Mode Only)</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part61.htm">GDDR6 Data Rate</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part62.htm">Installing the Design</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part63.htm">Downloading</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part64.htm">Packaging</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part65.htm">Operating System</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part66.htm">Linux</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part67.htm">Windows</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part68.htm">Tool Versions</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part69.htm">Environment Variables</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part70.htm">ACE_INSTALL_DIR</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part71.htm">SYNPLIFY_HOME</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part72.htm">Directory Structure</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part73.htm">Language Support</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part74.htm">Constraint Files</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part75.htm">I/O Ring Constraint Files</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part76.htm">Building the Design</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part77.htm">Prerequisites</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part78.htm">I/O Ring Files</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part79.htm">I/O Ring Batch Flow</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part80.htm">I/O Ring GUI Flow</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part81.htm">Changing Speed Grades</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part82.htm">Batch Flow</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part83.htm">ACE-Driven Integrated Synthesis (default)</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part84.htm">Standalone Synthesis in Synplify Pro</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part85.htm">Change Default Flow</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part86.htm">Makefile Options</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part87.htm">Constraint Files</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part88.htm">GUI Flow</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part89.htm">Timing Closure</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part90.htm">Device Setup</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part91.htm">Verilog Macro Defines</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part92.htm">GUI Flow</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part93.htm">Batch Flow</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part94.htm">Running the Design</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part95.htm">References</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part96.htm">Prerequisites</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part97.htm">Files and Directories</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part98.htm">Runtime</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part99.htm">Programming the Bitstream</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part100.htm">Running the Design</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part101.htm">Monitoring the Board Status</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part102.htm">Simulating the Design</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part103.htm">Supported Simulators</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part104.htm">Location</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part105.htm">Simulation Flows</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part106.htm">Standalone</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part107.htm">Full-Chip BFM</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part108.htm">Full-Chip RTL</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part109.htm">Build Options</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part110.htm">Prerequisites</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part111.htm">Auto File List Generation</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part112.htm">Files</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part113.htm">VCS Only</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part114.htm">QuestaSim and Riviera Only</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part115.htm">RTL Simulation Defines</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part116.htm">GDDR6 BFM Memory Size</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part117.htm">Runtime Programming Scripts</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part118.htm">Simulation Command Files</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part119.htm">Runtime Programming Scripts</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part120.htm">Simulation Command File Generation</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part121.htm">reg_lib_sim_generate</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part122.htm">Testbench Sequence</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part123.htm">Running the Simulation</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part124.htm">VCS</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part125.htm">QuestaSim and Riviera</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part126.htm">QuestaSim and Riviera Non-Makefile Flow</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part127.htm">Results Verification</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part128.htm">Changing Devices In Simulation</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part129.htm">Verilog Macro Defines</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part130.htm">Changes Required</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part131.htm">Device Simulation Model</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part132.htm">Description</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part133.htm">Selecting the Required DSM</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part134.htm">DSM Utility Package</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part135.htm">Device-Specific Simulation Files</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part136.htm">Instantiate DSM Utility Package</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part137.htm">Version Control</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part138.htm">require_version( ) Task</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part139.htm">Example Design</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part140.htm">set_verbosity( ) Task</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part141.htm">Chip Status Output</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part142.htm">Bind Macros</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part143.htm">Direct-Connect Interfaces</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part144.htm">Suggested Flows</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part145.htm">DSM DC Interfaces</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part146.htm">Direct Connect to DSM Interfaces</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part147.htm">Port Binding File to DSM Interfaces</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part148.htm">Dual-Mode Connections to DSM Interfaces</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part149.htm">Clock Frequencies</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part150.htm">Configuration</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part151.htm">Startup Sequence</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part152.htm">fcu.configure() Task</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part153.htm">Configuration File Format</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part154.htm">Address Width</a><a class="toc2" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part155.htm">Parallel Configuration</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part156.htm">SystemVerilog Interfaces</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part157.htm">Environment Variables</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part158.htm">ACE_INSTALL_DIR</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part159.htm">ACX_DEVICE_INSTALL_DIR</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part160.htm">Revision History</a><a class="toc0" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part161.htm">Achronix Semiconductor Corporation</a><a class="toc1" href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part162.htm">Notice of Disclaimer</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="Speedster7t_GDDR6_Reference_Design_Guide_RD017_files/part1.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
