Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: lcd_top_flashcart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_top_flashcart.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_top_flashcart"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : lcd_top_flashcart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../GPU/ipcore_dir" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../sound_src/sound_registers.v" in library work
Compiling verilog file "../sound_src/sound_functions.v" in library work
Module <sound_registers> compiled
Module <WaveformPlayer> compiled
Compiling verilog file "../sound_src/audio_top.v" in library work
Module <SquareWave> compiled
Compiling verilog file "../sound_src/AC97.v" in library work
Module <audio_top> compiled
Module <AC97> compiled
Module <AudioGen> compiled
Module <ACLink> compiled
Compiling verilog file "../rotary_controller.v" in library work
Module <AC97Conf> compiled
Compiling verilog file "../NES_controller.v" in library work
Module <rotary_controller> compiled
Compiling verilog file "../GPU/ipcore_dir/VRAM.v" in library work
Module <NES> compiled
Compiling verilog file "../GPU/ipcore_dir/OAM.v" in library work
Module <VRAM> compiled
Compiling verilog file "lcd_top.v" in library work
Compiling verilog include file "cpu.vh"
Module <OAM> compiled
Compiling verilog file "ipcore_dir/chipscope_ila.v" in library work
Module <lcd_top_flashcart> compiled
Compiling verilog file "ipcore_dir/chipscope_icon.v" in library work
Module <chipscope_ila> compiled
Compiling verilog file "ipcore_dir/blockram8192.v" in library work
Module <chipscope_icon> compiled
Compiling verilog file "../fpgaboy_files/x2_dcm.v" in library work
Module <blockram8192> compiled
Compiling verilog file "../fpgaboy_files/video_module.v" in library work
Module <x2_dcm> compiled
Compiling verilog file "../fpgaboy_files/video_converter.v" in library work
Module <video_module> compiled
Compiling verilog file "../fpgaboy_files/ugly_setup.v" in library work
Module <video_converter> compiled
Compiling verilog file "../fpgaboy_files/sync_gen.v" in library work
Module <ugly_setup> compiled
Compiling verilog file "../fpgaboy_files/scanline_ram.v" in library work
Module <sync_gen> compiled
Compiling verilog file "../fpgaboy_files/iic_init.v" in library work
Module <scanline_ram> compiled
Compiling verilog file "../fpgaboy_files/gpu_top.v" in library work
Module <iic_init> compiled
Compiling verilog file "../fpgaboy_files/frame_buffer.v" in library work
Module <gpu_top> compiled
Compiling verilog file "../fpgaboy_files/dvi_module.v" in library work
Module <frame_buffer> compiled
Compiling verilog file "../fpgaboy_files/divider.v" in library work
Module <dvi_module> compiled
Compiling verilog file "../fpgaboy_files/ddr2_idelay_ctrl_mod.v" in library work
Module <divider> compiled
Compiling verilog file "../fpgaboy_files/ddr2_idelay_ctrl.v" in library work
Module <ddr2_idelay_ctrl_mod> compiled
Compiling verilog file "../fpgaboy_files/clk31p5_dcm.v" in library work
Module <ddr2_idelay_ctrl> compiled
Compiling verilog file "../cpu/src/timers.v" in library work
Compiling verilog include file "cpu.vh"
Module <clk31p5_dcm> compiled
Compiling verilog file "../cpu/src/regfile.v" in library work
Compiling verilog include file "cpu.vh"
Module <timers> compiled
Compiling verilog file "../cpu/src/mem_synth.v" in library work
Module <regfile> compiled
Compiling verilog file "../cpu/src/dma.v" in library work
Compiling verilog include file "cpu.vh"
Module <mem> compiled
Compiling verilog file "../cpu/src/decode.v" in library work
Compiling verilog include file "cpu.vh"
Module <dma> compiled
Compiling verilog file "../cpu/src/cpu.v" in library work
Compiling verilog include file "cpu.vh"
Module <decode> compiled
Module <cpu> compiled
Module <rn_decode> compiled
Module <tristate> compiled
Module <register> compiled
Module <buffer> compiled
Compiling verilog file "../cpu/src/breakpoints.v" in library work
Module <nobus_buffer> compiled
Compiling verilog file "../cpu/src/alu.v" in library work
Compiling verilog include file "cpu.vh"
Module <breakpoints> compiled
Compiling verilog file "../cpu/cpusynth/my_clock_divider.v" in library work
Module <alu> compiled
Compiling verilog file "../cpu/cpusynth/mux.v" in library work
Module <my_clock_divider> compiled
Compiling verilog file "../cpu/cpusynth/lcd_control.v" in library work
Module <mux> compiled
Compiling verilog file "../cpu/cpusynth/display_signal.v" in library work
Module <lcd_control> compiled
WARNING:HDLCompilers:38 - "../cpu/cpusynth/display_signal.v" line 27 Macro 'cwait' redefined
Compiling verilog file "../cpu/cpusynth/display_hex.v" in library work
Module <display_signal> compiled
Module <display_hex> compiled
Compiling verilog file "../cpu/cpusynth/button.v" in library work
Module <decode_ascii_hex> compiled
Module <button> compiled
No errors in compilation
Analysis of file <"lcd_top_flashcart.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lcd_top_flashcart> in library <work> with parameters.
	I_HILO = "00000000000000000000000000000100"
	I_LCDC = "00000000000000000000000000000001"
	I_SERIAL = "00000000000000000000000000000011"
	I_TIMA = "00000000000000000000000000000010"
	I_VBLANK = "00000000000000000000000000000000"

Analyzing hierarchy for module <display_signal> in library <work> with parameters.
	channels = "00000000000000000000000000010000"
	width = "00000000000000000000000001000000"

Analyzing hierarchy for module <button> in library <work> with parameters.
	delay_cycles = "00000000001001001001111100000000"
	delay_cycles_width = "00000000000000000000000000010110"

Analyzing hierarchy for module <lcd_control> in library <work>.

Analyzing hierarchy for module <display_hex> in library <work>.

Analyzing hierarchy for module <dma> in library <work>.

Analyzing hierarchy for module <timers> in library <work>.

Analyzing hierarchy for module <cpu> in library <work> with parameters.
	F_C = "00000000000000000000000000000000"
	F_H = "00000000000000000000000000000001"
	F_N = "00000000000000000000000000000010"
	F_Z = "00000000000000000000000000000011"
	I_HILO = "00000000000000000000000000000100"
	I_LCDC = "00000000000000000000000000000001"
	I_SERIAL = "00000000000000000000000000000011"
	I_TIMA = "00000000000000000000000000000010"
	I_VBLANK = "00000000000000000000000000000000"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000100"
	DIV_SIZE = "00000000000000000000000000000010"

Analyzing hierarchy for module <breakpoints> in library <work> with parameters.
	reset_addr = "1111111111111111"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <gpu_top> in library <work>.

Analyzing hierarchy for module <audio_top> in library <work>.

Analyzing hierarchy for module <NES> in library <work> with parameters.
	A = "00000"
	B = "00010"
	DIV_CNT = "00000000000000110010000000000000"
	DN = "01010"
	LEFT = "01100"
	RIGHT = "01110"
	SEL = "00100"
	START = "00110"
	STROBED = "01111"
	UP = "01000"
	WAIT = "10000"
	WAIT_A = "00001"
	WAIT_B = "00011"
	WAIT_DN = "01011"
	WAIT_LEFT = "01101"
	WAIT_SEL = "00101"
	WAIT_START = "00111"
	WAIT_UP = "01001"

Analyzing hierarchy for module <tristate> in library <work> with parameters.
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <mux> in library <work> with parameters.
	channels = "00000000000000000000000000010000"
	width = "00000000000000000000000000000100"

Analyzing hierarchy for module <decode_ascii_hex> in library <work>.

Analyzing hierarchy for module <tristate> in library <work> with parameters.
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000001010"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000000011"

Analyzing hierarchy for module <mem> in library <work> with parameters.
	size = "00000000000000000000000001111111"
	use_memfile = "00000000000000000000000000000000"

Analyzing hierarchy for module <nobus_buffer> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000001000"

Analyzing hierarchy for module <nobus_buffer> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000010000"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000000"
	width = "00000000000000000000000000000101"

Analyzing hierarchy for module <register> in library <work> with parameters.
	reset_value = "00000000000000000000000000000001"
	width = "00000000000000000000000000000001"

Analyzing hierarchy for module <alu> in library <work> with parameters.
	F_C = "00000000000000000000000000000000"
	F_H = "00000000000000000000000000000001"
	F_N = "00000000000000000000000000000010"
	F_Z = "00000000000000000000000000000011"

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <decode> in library <work> with parameters.
	F_C = "00000000000000000000000000000000"
	F_H = "00000000000000000000000000000001"
	F_N = "00000000000000000000000000000010"
	F_Z = "00000000000000000000000000000011"

Analyzing hierarchy for module <video_module> in library <work> with parameters.
	BG_ADDR_STATE = "00000000000000000000000000000001"
	BG_ADDR_WAIT_STATE = "00000000000000000000000000000010"
	BG_DATA_STATE = "00000000000000000000000000000011"
	BG_DATA_WAIT_STATE = "00000000000000000000000000000100"
	BG_PIXEL_COMPUTE_STATE = "00000000000000000000000000001000"
	BG_PIXEL_HOLD_STATE = "00000000000000000000000000001100"
	BG_PIXEL_READ_STATE = "00000000000000000000000000001001"
	BG_PIXEL_WAIT_STATE = "00000000000000000000000000001010"
	BG_PIXEL_WRITE_STATE = "00000000000000000000000000001011"
	HACTIVE_VIDEO = "00000000000000000000000010100000"
	HBLANK_MODE = "00000000000000000000000000000000"
	HBLANK_PERIOD = "00000000000000000000000000101001"
	IDLE_STATE = "00000000000000000000000000000000"
	LINES = "00000000000000000000000010011010"
	OAM_ACTIVE = "00000000000000000000000001010000"
	OAM_LOCK_MODE = "00000000000000000000000000000010"
	PIXELS = "00000000000000000000000111001000"
	PIXEL_INCREMENT_STATE = "00000000000000000000000000011111"
	PIXEL_OUT_HOLD_STATE = "00000000000000000000000000011110"
	PIXEL_OUT_STATE = "00000000000000000000000000011101"
	PIXEL_READ_STATE = "00000000000000000000000000011011"
	PIXEL_READ_WAIT_STATE = "00000000000000000000000000011100"
	PIXEL_WAIT_STATE = "00000000000000000000000000011010"
	RAM_ACTIVE = "00000000000000000000000010101100"
	RAM_LOCK_MODE = "00000000000000000000000000000011"
	SPRITE_ATTR_STATE = "00000000000000000000000000001111"
	SPRITE_ATTR_WAIT_STATE = "00000000000000000000000000010000"
	SPRITE_DATA_STATE = "00000000000000000000000000010001"
	SPRITE_DATA_WAIT_STATE = "00000000000000000000000000010010"
	SPRITE_HOLD_STATE = "00000000000000000000000000011001"
	SPRITE_PIXEL_COMPUTE_STATE = "00000000000000000000000000010011"
	SPRITE_PIXEL_DATA_STATE = "00000000000000000000000000010111"
	SPRITE_PIXEL_DRAW_STATE = "00000000000000000000000000010110"
	SPRITE_PIXEL_READ_STATE = "00000000000000000000000000010100"
	SPRITE_PIXEL_WAIT_STATE = "00000000000000000000000000010101"
	SPRITE_POS_STATE = "00000000000000000000000000001101"
	SPRITE_POS_WAIT_STATE = "00000000000000000000000000001110"
	SPRITE_WRITE_STATE = "00000000000000000000000000011000"
	VACTIVE_VIDEO = "00000000000000000000000010010000"
	VBLANK_MODE = "00000000000000000000000000000001"
	VBLANK_PERIOD = "00000000000000000000000000001010"

Analyzing hierarchy for module <video_converter> in library <work> with parameters.
	GB_SCREEN_HEIGHT = "0010010000"
	GB_SCREEN_WIDTH = "0010100000"
	X_OFFSET = "00000000000000000000000010100000"
	Y_OFFSET = "00000000000000000000000001001100"

Analyzing hierarchy for module <dvi_module> in library <work>.

Analyzing hierarchy for module <ugly_setup> in library <work> with parameters.
	IODELAY_GRP = "IODELAY_MIG"
	RST_SYNC_NUM = "00000000000000000000000000011001"

Analyzing hierarchy for module <AC97> in library <work>.

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000010111011100000"
	DIV_SIZE = "00000000000000000000000000001111"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000010"
	DIV_SIZE = "00000000000000000000000000000011"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000100"
	DIV_SIZE = "00000000000000000000000000000100"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000001"
	DIV_SIZE = "00000000000000000000000000000010"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000101111"
	DIV_SIZE = "00000000000000000000000000000110"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000001011110"
	DIV_SIZE = "00000000000000000000000000000111"

Analyzing hierarchy for module <sound_registers> in library <work>.

Analyzing hierarchy for module <SquareWave> in library <work>.

Analyzing hierarchy for module <WaveformPlayer> in library <work>.

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000000001"
	DIV_SIZE = "00000000000000000000000000000100"

Analyzing hierarchy for module <my_clock_divider> in library <work> with parameters.
	DIV_OVER_TWO = "00000000000000000000000000101000"
	DIV_SIZE = "00000000000000000000000000000111"

Analyzing hierarchy for module <rn_decode> in library <work>.

Analyzing hierarchy for module <divider> in library <work> with parameters.
	DELAY = "00000000000000000000000000001000"

Analyzing hierarchy for module <scanline_ram> in library <work>.

Analyzing hierarchy for module <frame_buffer> in library <work>.

Analyzing hierarchy for module <sync_gen> in library <work> with parameters.
	XBPORCH = "00000000000000000000000010000000"
	XFPORCH = "00000000000000000000000000011000"
	XRES = "00000000000000000000001010000000"
	XSYNC = "00000000000000000000000000101000"
	YBPORCH = "00000000000000000000000000011111"
	YFPORCH = "00000000000000000000000000001011"
	YRES = "00000000000000000000000111100000"
	YSYNC = "00000000000000000000000000000010"

Analyzing hierarchy for module <iic_init> in library <work> with parameters.
	ACK = "1"
	CLK_FALL = "011"
	CLK_RATE_MHZ = "00000000000000000000000000011001"
	CLK_RISE = "101"
	DATA0 = "11000000"
	DATA1 = "00001001"
	DATA2a = "00000110"
	DATA2b = "00001000"
	DATA3a = "00100110"
	DATA3b = "00010110"
	DATA4a = "10100000"
	DATA4b = "01100000"
	IDLE = "000"
	INIT = "001"
	REG_ADDR0 = "01001001"
	REG_ADDR1 = "00100001"
	REG_ADDR2 = "00110011"
	REG_ADDR3 = "00110100"
	REG_ADDR4 = "00110110"
	SCK_PERIOD_US = "00000000000000000000000000011110"
	SDA_BUFFER_MSB = "00000000000000000000000000011011"
	SETUP = "100"
	SLAVE_ADDR = "1110110"
	START = "010"
	START_BIT = "1"
	STOP_BIT = "0"
	TRANSITION_CYCLE = "00000000000000000000000101110111"
	TRANSITION_CYCLE_MSB = "00000000000000000000000000001011"
	WAIT = "110"
	WRITE = "0"

Analyzing hierarchy for module <clk31p5_dcm> in library <work>.

Analyzing hierarchy for module <ddr2_idelay_ctrl_mod> in library <work> with parameters.
	IODELAY_GRP = "IODELAY_MIG"
	RST_SYNC_NUM = "00000000000000000000000000011001"

Analyzing hierarchy for module <rotary_controller> in library <work>.

Analyzing hierarchy for module <AudioGen> in library <work>.

Analyzing hierarchy for module <ACLink> in library <work>.

Analyzing hierarchy for module <AC97Conf> in library <work>.

Analyzing hierarchy for module <x2_dcm> in library <work>.

Analyzing hierarchy for module <ddr2_idelay_ctrl> in library <work> with parameters.
	IODELAY_GRP = "IODELAY_MIG"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lcd_top_flashcart>.
	I_HILO = 32'sb00000000000000000000000000000100
	I_LCDC = 32'sb00000000000000000000000000000001
	I_SERIAL = 32'sb00000000000000000000000000000011
	I_TIMA = 32'sb00000000000000000000000000000010
	I_VBLANK = 32'sb00000000000000000000000000000000
WARNING:Xst:852 - "lcd_top.v" line 464: Unconnected input port 'switches78' of instance 'gpu' is tied to GND.
WARNING:Xst:2211 - "ipcore_dir/blockram8192.v" line 658: Instantiating black box module <blockram8192>.
WARNING:Xst:2211 - "ipcore_dir/chipscope_ila.v" line 823: Instantiating black box module <chipscope_ila>.
WARNING:Xst:2211 - "ipcore_dir/chipscope_icon.v" line 843: Instantiating black box module <chipscope_icon>.
Module <lcd_top_flashcart> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <cila> in unit <lcd_top_flashcart>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <cila> in unit <lcd_top_flashcart>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <cicon> in unit <lcd_top_flashcart>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <cicon> in unit <lcd_top_flashcart>.
Analyzing module <display_signal> in library <work>.
	Calling function <log2>.
	Calling function <log2>.
	channels = 32'sb00000000000000000000000000010000
	width = 32'sb00000000000000000000000001000000
Module <display_signal> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
	Calling function <log2>.
	channels = 32'sb00000000000000000000000000010000
	width = 32'sb00000000000000000000000000000100
Module <mux> is correct for synthesis.
 
Analyzing module <button> in library <work>.
	delay_cycles = 32'sb00000000001001001001111100000000
	delay_cycles_width = 32'sb00000000000000000000000000010110
Module <button> is correct for synthesis.
 
Analyzing module <lcd_control> in library <work>.
Module <lcd_control> is correct for synthesis.
 
Analyzing module <display_hex> in library <work>.
Module <display_hex> is correct for synthesis.
 
Analyzing module <decode_ascii_hex> in library <work>.
Module <decode_ascii_hex> is correct for synthesis.
 
Analyzing module <dma> in library <work>.
Module <dma> is correct for synthesis.
 
Analyzing module <tristate.2> in library <work>.
	width = 32'sb00000000000000000000000000010000
Module <tristate.2> is correct for synthesis.
 
Analyzing module <timers> in library <work>.
Module <timers> is correct for synthesis.
 
Analyzing module <register.3> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001010
Module <register.3> is correct for synthesis.
 
Analyzing module <register.4> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001000
Module <register.4> is correct for synthesis.
 
Analyzing module <register.5> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000000011
Module <register.5> is correct for synthesis.
 
Analyzing module <cpu> in library <work>.
	F_C = 32'sb00000000000000000000000000000000
	F_H = 32'sb00000000000000000000000000000001
	F_N = 32'sb00000000000000000000000000000010
	F_Z = 32'sb00000000000000000000000000000011
	I_HILO = 32'sb00000000000000000000000000000100
	I_LCDC = 32'sb00000000000000000000000000000001
	I_SERIAL = 32'sb00000000000000000000000000000011
	I_TIMA = 32'sb00000000000000000000000000000010
	I_VBLANK = 32'sb00000000000000000000000000000000
Module <cpu> is correct for synthesis.
 
Analyzing module <mem> in library <work>.
	size = 32'sb00000000000000000000000001111111
	use_memfile = 32'sb00000000000000000000000000000000
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <mem> is correct for synthesis.
 
Analyzing module <nobus_buffer.1> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001000
Module <nobus_buffer.1> is correct for synthesis.
 
Analyzing module <nobus_buffer.2> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000010000
Module <nobus_buffer.2> is correct for synthesis.
 
Analyzing module <register.6> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000000101
Module <register.6> is correct for synthesis.
 
Analyzing module <register.7> in library <work>.
	reset_value = 32'sb00000000000000000000000000000001
	width = 32'sb00000000000000000000000000000001
Module <register.7> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
	F_C = 32'sb00000000000000000000000000000000
	F_H = 32'sb00000000000000000000000000000001
	F_N = 32'sb00000000000000000000000000000010
	F_Z = 32'sb00000000000000000000000000000011
Module <alu> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
Analyzing module <decode> in library <work>.
	F_C = 32'sb00000000000000000000000000000000
	F_H = 32'sb00000000000000000000000000000001
	F_N = 32'sb00000000000000000000000000000010
	F_Z = 32'sb00000000000000000000000000000011
Module <decode> is correct for synthesis.
 
Analyzing module <rn_decode> in library <work>.
Module <rn_decode> is correct for synthesis.
 
Analyzing module <my_clock_divider.1> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000100
	DIV_SIZE = 32'sb00000000000000000000000000000010
Module <my_clock_divider.1> is correct for synthesis.
 
Analyzing module <breakpoints> in library <work>.
	reset_addr = 16'b1111111111111111
Module <breakpoints> is correct for synthesis.
 
Analyzing module <register.1> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000001000
Module <register.1> is correct for synthesis.
 
Analyzing module <gpu_top> in library <work>.
Module <gpu_top> is correct for synthesis.
 
Analyzing module <video_module> in library <work>.
	BG_ADDR_STATE = 32'sb00000000000000000000000000000001
	BG_ADDR_WAIT_STATE = 32'sb00000000000000000000000000000010
	BG_DATA_STATE = 32'sb00000000000000000000000000000011
	BG_DATA_WAIT_STATE = 32'sb00000000000000000000000000000100
	BG_PIXEL_COMPUTE_STATE = 32'sb00000000000000000000000000001000
	BG_PIXEL_HOLD_STATE = 32'sb00000000000000000000000000001100
	BG_PIXEL_READ_STATE = 32'sb00000000000000000000000000001001
	BG_PIXEL_WAIT_STATE = 32'sb00000000000000000000000000001010
	BG_PIXEL_WRITE_STATE = 32'sb00000000000000000000000000001011
	HACTIVE_VIDEO = 32'sb00000000000000000000000010100000
	HBLANK_MODE = 32'sb00000000000000000000000000000000
	HBLANK_PERIOD = 32'sb00000000000000000000000000101001
	IDLE_STATE = 32'sb00000000000000000000000000000000
	LINES = 32'sb00000000000000000000000010011010
	OAM_ACTIVE = 32'sb00000000000000000000000001010000
	OAM_LOCK_MODE = 32'sb00000000000000000000000000000010
	PIXELS = 32'sb00000000000000000000000111001000
	PIXEL_INCREMENT_STATE = 32'sb00000000000000000000000000011111
	PIXEL_OUT_HOLD_STATE = 32'sb00000000000000000000000000011110
	PIXEL_OUT_STATE = 32'sb00000000000000000000000000011101
	PIXEL_READ_STATE = 32'sb00000000000000000000000000011011
	PIXEL_READ_WAIT_STATE = 32'sb00000000000000000000000000011100
	PIXEL_WAIT_STATE = 32'sb00000000000000000000000000011010
	RAM_ACTIVE = 32'sb00000000000000000000000010101100
	RAM_LOCK_MODE = 32'sb00000000000000000000000000000011
	SPRITE_ATTR_STATE = 32'sb00000000000000000000000000001111
	SPRITE_ATTR_WAIT_STATE = 32'sb00000000000000000000000000010000
	SPRITE_DATA_STATE = 32'sb00000000000000000000000000010001
	SPRITE_DATA_WAIT_STATE = 32'sb00000000000000000000000000010010
	SPRITE_HOLD_STATE = 32'sb00000000000000000000000000011001
	SPRITE_PIXEL_COMPUTE_STATE = 32'sb00000000000000000000000000010011
	SPRITE_PIXEL_DATA_STATE = 32'sb00000000000000000000000000010111
	SPRITE_PIXEL_DRAW_STATE = 32'sb00000000000000000000000000010110
	SPRITE_PIXEL_READ_STATE = 32'sb00000000000000000000000000010100
	SPRITE_PIXEL_WAIT_STATE = 32'sb00000000000000000000000000010101
	SPRITE_POS_STATE = 32'sb00000000000000000000000000001101
	SPRITE_POS_WAIT_STATE = 32'sb00000000000000000000000000001110
	SPRITE_WRITE_STATE = 32'sb00000000000000000000000000011000
	VACTIVE_VIDEO = 32'sb00000000000000000000000010010000
	VBLANK_MODE = 32'sb00000000000000000000000000000001
	VBLANK_PERIOD = 32'sb00000000000000000000000000001010
WARNING:Xst:2211 - "../GPU/ipcore_dir/OAM.v" line 226: Instantiating black box module <OAM>.
WARNING:Xst:2211 - "../GPU/ipcore_dir/VRAM.v" line 241: Instantiating black box module <VRAM>.
Module <video_module> is correct for synthesis.
 
Analyzing module <divider> in library <work>.
	DELAY = 32'sb00000000000000000000000000001000
Module <divider> is correct for synthesis.
 
Analyzing module <scanline_ram> in library <work>.
Module <scanline_ram> is correct for synthesis.
 
Analyzing module <video_converter> in library <work>.
	GB_SCREEN_HEIGHT = 10'b0010010000
	GB_SCREEN_WIDTH = 10'b0010100000
	X_OFFSET = 32'sb00000000000000000000000010100000
	Y_OFFSET = 32'sb00000000000000000000000001001100
Module <video_converter> is correct for synthesis.
 
    Set user-defined property "CLK_SEL_TYPE =  SYNC" for instance <clock_mux_b1> in unit <video_converter>.
    Set user-defined property "CLK_SEL_TYPE =  SYNC" for instance <clock_mux_b2> in unit <video_converter>.
Analyzing module <frame_buffer> in library <work>.
Module <frame_buffer> is correct for synthesis.
 
Analyzing module <sync_gen> in library <work>.
	XBPORCH = 32'sb00000000000000000000000010000000
	XFPORCH = 32'sb00000000000000000000000000011000
	XRES = 32'sb00000000000000000000001010000000
	XSYNC = 32'sb00000000000000000000000000101000
	YBPORCH = 32'sb00000000000000000000000000011111
	YFPORCH = 32'sb00000000000000000000000000001011
	YRES = 32'sb00000000000000000000000111100000
	YSYNC = 32'sb00000000000000000000000000000010
Module <sync_gen> is correct for synthesis.
 
Analyzing module <dvi_module> in library <work>.
Module <dvi_module> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_xclk_p> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_xclk_p> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_xclk_p> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_xclk_n> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_xclk_n> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_xclk_n> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_0> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_0> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_0> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_1> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_1> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_1> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_2> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_2> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_2> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_3> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_3> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_3> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_4> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_4> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_4> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_5> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_5> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_5> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_6> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_6> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_6> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_7> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_7> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_7> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_8> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_8> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_8> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_9> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_9> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_9> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_10> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_10> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_10> in unit <dvi_module>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <ODDR_dvi_d_11> in unit <dvi_module>.
    Set user-defined property "INIT =  0" for instance <ODDR_dvi_d_11> in unit <dvi_module>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_dvi_d_11> in unit <dvi_module>.
    Set user-defined property "DELAY_SRC =  O" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "IDELAY_TYPE =  FIXED" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "ODELAY_VALUE =  8" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <delay_p> in unit <dvi_module>.
    Set user-defined property "DELAY_SRC =  O" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "IDELAY_TYPE =  FIXED" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "ODELAY_VALUE =  8" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <delay_n> in unit <dvi_module>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <delay_n> in unit <dvi_module>.
Analyzing module <iic_init> in library <work>.
	ACK = 1'b1
	CLK_FALL = 3'b011
	CLK_RATE_MHZ = 32'sb00000000000000000000000000011001
	CLK_RISE = 3'b101
	DATA0 = 8'b11000000
	DATA1 = 8'b00001001
	DATA2a = 8'b00000110
	DATA2b = 8'b00001000
	DATA3a = 8'b00100110
	DATA3b = 8'b00010110
	DATA4a = 8'b10100000
	DATA4b = 8'b01100000
	IDLE = 3'b000
	INIT = 3'b001
	REG_ADDR0 = 8'b01001001
	REG_ADDR1 = 8'b00100001
	REG_ADDR2 = 8'b00110011
	REG_ADDR3 = 8'b00110100
	REG_ADDR4 = 8'b00110110
	SCK_PERIOD_US = 32'sb00000000000000000000000000011110
	SDA_BUFFER_MSB = 32'sb00000000000000000000000000011011
	SETUP = 3'b100
	SLAVE_ADDR = 7'b1110110
	START = 3'b010
	START_BIT = 1'b1
	STOP_BIT = 1'b0
	TRANSITION_CYCLE = 32'sb00000000000000000000000101110111
	TRANSITION_CYCLE_MSB = 32'sb00000000000000000000000000001011
	WAIT = 3'b110
	WRITE = 1'b0
Module <iic_init> is correct for synthesis.
 
Analyzing module <ugly_setup> in library <work>.
	IODELAY_GRP = "IODELAY_MIG"
	RST_SYNC_NUM = 32'sb00000000000000000000000000011001
Module <ugly_setup> is correct for synthesis.
 
Analyzing module <clk31p5_dcm> in library <work>.
Module <clk31p5_dcm> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  6" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  7" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLKIN_PERIOD =  37.037000" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_31p5_INST> in unit <clk31p5_dcm>.
Analyzing module <ddr2_idelay_ctrl_mod> in library <work>.
	IODELAY_GRP = "IODELAY_MIG"
	RST_SYNC_NUM = 32'sb00000000000000000000000000011001
Module <ddr2_idelay_ctrl_mod> is correct for synthesis.
 
Analyzing module <x2_dcm> in library <work>.
Module <x2_dcm> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_2X_INST> in unit <x2_dcm>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_2X_INST> in unit <x2_dcm>.
Analyzing module <ddr2_idelay_ctrl> in library <work>.
	IODELAY_GRP = "IODELAY_MIG"
Module <ddr2_idelay_ctrl> is correct for synthesis.
 
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <u_idelayctrl> in unit <ddr2_idelay_ctrl>.
Analyzing module <audio_top> in library <work>.
Module <audio_top> is correct for synthesis.
 
Analyzing module <AC97> in library <work>.
Module <AC97> is correct for synthesis.
 
Analyzing module <rotary_controller> in library <work>.
Module <rotary_controller> is correct for synthesis.
 
Analyzing module <AudioGen> in library <work>.
Module <AudioGen> is correct for synthesis.
 
Analyzing module <ACLink> in library <work>.
Module <ACLink> is correct for synthesis.
 
Analyzing module <AC97Conf> in library <work>.
Module <AC97Conf> is correct for synthesis.
 
Analyzing module <my_clock_divider.2> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000010111011100000
	DIV_SIZE = 32'sb00000000000000000000000000001111
Module <my_clock_divider.2> is correct for synthesis.
 
Analyzing module <my_clock_divider.3> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000010
	DIV_SIZE = 32'sb00000000000000000000000000000011
Module <my_clock_divider.3> is correct for synthesis.
 
Analyzing module <my_clock_divider.4> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000100
	DIV_SIZE = 32'sb00000000000000000000000000000100
Module <my_clock_divider.4> is correct for synthesis.
 
Analyzing module <my_clock_divider.5> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000001
	DIV_SIZE = 32'sb00000000000000000000000000000010
Module <my_clock_divider.5> is correct for synthesis.
 
Analyzing module <my_clock_divider.6> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000101111
	DIV_SIZE = 32'sb00000000000000000000000000000110
Module <my_clock_divider.6> is correct for synthesis.
 
Analyzing module <my_clock_divider.7> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000001011110
	DIV_SIZE = 32'sb00000000000000000000000000000111
Module <my_clock_divider.7> is correct for synthesis.
 
Analyzing module <sound_registers> in library <work>.
Module <sound_registers> is correct for synthesis.
 
Analyzing module <SquareWave> in library <work>.
Module <SquareWave> is correct for synthesis.
 
Analyzing module <WaveformPlayer> in library <work>.
WARNING:Xst:790 - "../sound_src/sound_functions.v" line 78: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "../sound_src/sound_functions.v" line 81: Index value(s) does not match array range, simulation mismatch.
Module <WaveformPlayer> is correct for synthesis.
 
Analyzing module <NES> in library <work>.
	A = 5'b00000
	B = 5'b00010
	DIV_CNT = 32'sb00000000000000110010000000000000
	DN = 5'b01010
	LEFT = 5'b01100
	RIGHT = 5'b01110
	SEL = 5'b00100
	START = 5'b00110
	STROBED = 5'b01111
	UP = 5'b01000
	WAIT = 5'b10000
	WAIT_A = 5'b00001
	WAIT_B = 5'b00011
	WAIT_DN = 5'b01011
	WAIT_LEFT = 5'b01101
	WAIT_SEL = 5'b00101
	WAIT_START = 5'b00111
	WAIT_UP = 5'b01001
Module <NES> is correct for synthesis.
 
Analyzing module <my_clock_divider.8> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000000001
	DIV_SIZE = 32'sb00000000000000000000000000000100
Module <my_clock_divider.8> is correct for synthesis.
 
Analyzing module <my_clock_divider.9> in library <work>.
	DIV_OVER_TWO = 32'sb00000000000000000000000000101000
	DIV_SIZE = 32'sb00000000000000000000000000000111
Module <my_clock_divider.9> is correct for synthesis.
 
Analyzing module <tristate.1> in library <work>.
	width = 32'sb00000000000000000000000000001000
Module <tristate.1> is correct for synthesis.
 
Analyzing module <register.2> in library <work>.
	reset_value = 32'sb00000000000000000000000000000000
	width = 32'sb00000000000000000000000000100000
Module <register.2> is correct for synthesis.
 
    Set property "SYN_NOPRUNE = 1" for unit <chipscope_ila>.
    Set property "SYN_NOPRUNE = 1" for unit <chipscope_icon>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <mem> has a constant value of 1111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <regfile> has a constant value of 101 during circuit operation. The register is replaced by logic.

Synthesizing Unit <button>.
    Related source file is "../cpu/cpusynth/button.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <pressed>.
    Found 22-bit register for signal <count>.
    Found 22-bit adder for signal <next_count$addsub0000> created at line 72.
    Found 22-bit comparator greatequal for signal <state$cmp_ge0000> created at line 67.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <button> synthesized.


Synthesizing Unit <lcd_control>.
    Related source file is "../cpu/cpusynth/lcd_control.v".
WARNING:Xst:646 - Signal <temp2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 39                                             |
    | Inputs             | 8                                              |
    | Outputs            | 19                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <sf_d>.
    Found 25-bit comparator greater for signal <control$cmp_gt0000> created at line 119.
    Found 25-bit comparator greater for signal <control$cmp_gt0001> created at line 121.
    Found 25-bit comparator lessequal for signal <control$cmp_le0000> created at line 119.
    Found 25-bit comparator lessequal for signal <control$cmp_le0001> created at line 121.
    Found 25-bit comparator lessequal for signal <control$cmp_le0002> created at line 292.
    Found 25-bit comparator lessequal for signal <control$cmp_le0003> created at line 302.
    Found 25-bit comparator lessequal for signal <control$cmp_le0004> created at line 149.
    Found 25-bit register for signal <count>.
    Found 25-bit up counter for signal <count_temp>.
    Found 25-bit comparator greatequal for signal <state$cmp_ge0000> created at line 111.
    Found 25-bit comparator greatequal for signal <state$cmp_ge0001> created at line 241.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  29 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <lcd_control> synthesized.


Synthesizing Unit <my_clock_divider_1>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 2-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_1> synthesized.


Synthesizing Unit <breakpoints>.
    Related source file is "../cpu/src/breakpoints.v".
    Found 1-bit register for signal <hi_lo_disp>.
    Found 16-bit register for signal <bp_addr>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <breakpoints> synthesized.


Synthesizing Unit <register_1>.
    Related source file is "../cpu/src/cpu.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register_1> synthesized.


Synthesizing Unit <tristate_1>.
    Related source file is "../cpu/src/cpu.v".
    Found 8-bit tristate buffer for signal <out>.
    Summary:
	inferred   8 Tristate(s).
Unit <tristate_1> synthesized.


Synthesizing Unit <register_2>.
    Related source file is "../cpu/src/cpu.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <register_2> synthesized.


Synthesizing Unit <mux>.
    Related source file is "../cpu/cpusynth/mux.v".
    Found 4-bit 16-to-1 multiplexer for signal <out>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux> synthesized.


Synthesizing Unit <decode_ascii_hex>.
    Related source file is "../cpu/cpusynth/display_hex.v".
    Found 16x8-bit ROM for signal <ascii>.
    Summary:
	inferred   1 ROM(s).
Unit <decode_ascii_hex> synthesized.


Synthesizing Unit <tristate_2>.
    Related source file is "../cpu/src/cpu.v".
    Found 16-bit tristate buffer for signal <out>.
    Summary:
	inferred  16 Tristate(s).
Unit <tristate_2> synthesized.


Synthesizing Unit <register_3>.
    Related source file is "../cpu/src/cpu.v".
    Found 10-bit register for signal <q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <register_3> synthesized.


Synthesizing Unit <register_4>.
    Related source file is "../cpu/src/cpu.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <register_4> synthesized.


Synthesizing Unit <register_5>.
    Related source file is "../cpu/src/cpu.v".
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <register_5> synthesized.


Synthesizing Unit <mem>.
    Related source file is "../cpu/src/mem_synth.v".
WARNING:Xst:647 - Input <addr_ext<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <data_ext_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <data_ext>.
    Found 8-bit 127-to-1 multiplexer for signal <$varindex0000> created at line 33.
    Found 1016-bit register for signal <data>.
INFO:Xst:738 - HDL ADVISOR - 1016 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <mem> synthesized.


Synthesizing Unit <nobus_buffer_1>.
    Related source file is "../cpu/src/cpu.v".
    Found 8-bit tristate buffer for signal <bus>.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <nobus_buffer_1> synthesized.


Synthesizing Unit <nobus_buffer_2>.
    Related source file is "../cpu/src/cpu.v".
    Found 16-bit tristate buffer for signal <bus>.
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <nobus_buffer_2> synthesized.


Synthesizing Unit <register_6>.
    Related source file is "../cpu/src/cpu.v".
    Found 5-bit register for signal <q>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <register_6> synthesized.


Synthesizing Unit <register_7>.
    Related source file is "../cpu/src/cpu.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <register_7> synthesized.


Synthesizing Unit <alu>.
    Related source file is "../cpu/src/alu.v".
WARNING:Xst:646 - Signal <result_low> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <result_high> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intermediate_result2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <intermediate_result1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0000> created at line 92.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0001> created at line 92.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0002> created at line 92.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0003> created at line 92.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0004> created at line 92.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0005> created at line 92.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0006> created at line 92.
    Found 1-bit xor2 for signal <alu_flags_out_3$xor0007> created at line 92.
    Found 8-bit subtractor for signal <intermediate_result1$sub0000> created at line 147.
    Found 9-bit adder for signal <old_intermediate_result1_19$addsub0000> created at line 133.
    Found 8-bit comparator greater for signal <old_intermediate_result1_19$cmp_gt0000> created at line 131.
    Found 9-bit comparator greater for signal <old_intermediate_result2_21$cmp_gt0000> created at line 138.
    Found 9-bit addsub for signal <old_intermediate_result2_21$share0000>.
    Found 5-bit adder for signal <old_result_high_14$addsub0000> created at line 75.
    Found 5-bit adder for signal <old_result_high_18$addsub0000> created at line 115.
    Found 5-bit adder for signal <old_result_low_10$addsub0000> created at line 52.
    Found 5-bit adder for signal <old_result_low_13$addsub0000> created at line 71.
    Found 5-bit adder for signal <old_result_low_13$addsub0001> created at line 71.
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "../cpu/src/regfile.v".
WARNING:Xst:647 - Input <halt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 5-to-1 multiplexer for signal <$varindex0000> created at line 115.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <regfile> synthesized.


Synthesizing Unit <rn_decode>.
    Related source file is "../cpu/src/cpu.v".
Unit <rn_decode> synthesized.


Synthesizing Unit <divider>.
    Related source file is "../fpgaboy_files/divider.v".
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <next_count$addsub0000> created at line 45.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <divider> synthesized.


Synthesizing Unit <scanline_ram>.
    Related source file is "../fpgaboy_files/scanline_ram.v".
    Found 8-bit 20-to-1 multiplexer for signal <rd_dataA>.
    Found 8-bit 20-to-1 multiplexer for signal <rd_dataB>.
    Found 160-bit register for signal <RAM>.
    Summary:
	inferred 160 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <scanline_ram> synthesized.


Synthesizing Unit <frame_buffer>.
    Related source file is "../fpgaboy_files/frame_buffer.v".
    Found 32768x2-bit single-port RAM <Mram_buffer> for signal <buffer>.
    Summary:
	inferred   1 RAM(s).
Unit <frame_buffer> synthesized.


Synthesizing Unit <sync_gen>.
    Related source file is "../fpgaboy_files/sync_gen.v".
    Found 12-bit up counter for signal <x>.
    Found 12-bit up counter for signal <y>.
    Found 12-bit comparator greatequal for signal <border$cmp_ge0000> created at line 84.
    Found 12-bit comparator greatequal for signal <border$cmp_ge0001> created at line 84.
    Found 12-bit comparator greatequal for signal <hs$cmp_ge0000> created at line 82.
    Found 12-bit comparator less for signal <hs$cmp_lt0000> created at line 82.
    Found 12-bit comparator greatequal for signal <vs$cmp_ge0000> created at line 83.
    Found 12-bit comparator less for signal <vs$cmp_lt0000> created at line 83.
    Found 12-bit comparator greatequal for signal <y$cmp_ge0000> created at line 69.
    Found 12-bit comparator greatequal for signal <y$cmp_ge0001> created at line 70.
    Summary:
	inferred   2 Counter(s).
	inferred   8 Comparator(s).
Unit <sync_gen> synthesized.


Synthesizing Unit <iic_init>.
    Related source file is "../fpgaboy_files/iic_init.v".
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset_n                   (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Done>.
    Found 32-bit up counter for signal <bit_count>.
    Found 12-bit up counter for signal <cycle_count>.
    Found 1-bit register for signal <SCL_out>.
    Found 28-bit register for signal <SDA_BUFFER>.
    Found 1-bit register for signal <SDA_out>.
    Found 3-bit up counter for signal <write_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  31 D-type flip-flop(s).
Unit <iic_init> synthesized.


Synthesizing Unit <my_clock_divider_2>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 15-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_2> synthesized.


Synthesizing Unit <my_clock_divider_3>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_3> synthesized.


Synthesizing Unit <my_clock_divider_4>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 4-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_4> synthesized.


Synthesizing Unit <my_clock_divider_5>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 2-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_5> synthesized.


Synthesizing Unit <my_clock_divider_6>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 6-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_6> synthesized.


Synthesizing Unit <my_clock_divider_7>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 7-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_7> synthesized.


Synthesizing Unit <sound_registers>.
    Related source file is "../sound_src/sound_registers.v".
WARNING:Xst:646 - Signal <NR44<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NR41<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <NR10>.
    Found 8-bit register for signal <NR11>.
    Found 8-bit register for signal <NR12>.
    Found 8-bit register for signal <NR13>.
    Found 8-bit register for signal <NR14>.
    Found 8-bit register for signal <NR21>.
    Found 8-bit register for signal <NR22>.
    Found 8-bit register for signal <NR23>.
    Found 8-bit register for signal <NR24>.
    Found 8-bit register for signal <NR30>.
    Found 8-bit register for signal <NR31>.
    Found 8-bit register for signal <NR32>.
    Found 8-bit register for signal <NR33>.
    Found 8-bit register for signal <NR34>.
    Found 8-bit register for signal <NR41>.
    Found 8-bit register for signal <NR42>.
    Found 8-bit register for signal <NR43>.
    Found 8-bit register for signal <NR44>.
    Found 8-bit register for signal <NR50>.
    Found 8-bit register for signal <NR51>.
    Found 8-bit register for signal <NR52>.
    Found 8-bit register for signal <WR30>.
    Found 8-bit register for signal <WR31>.
    Found 8-bit register for signal <WR32>.
    Found 8-bit register for signal <WR33>.
    Found 8-bit register for signal <WR34>.
    Found 8-bit register for signal <WR35>.
    Found 8-bit register for signal <WR36>.
    Found 8-bit register for signal <WR37>.
    Found 8-bit register for signal <WR38>.
    Found 8-bit register for signal <WR39>.
    Found 8-bit register for signal <WR3A>.
    Found 8-bit register for signal <WR3B>.
    Found 8-bit register for signal <WR3C>.
    Found 8-bit register for signal <WR3D>.
    Found 8-bit register for signal <WR3E>.
    Found 8-bit register for signal <WR3F>.
    Summary:
	inferred 296 D-type flip-flop(s).
Unit <sound_registers> synthesized.


Synthesizing Unit <SquareWave>.
    Related source file is "../sound_src/sound_functions.v".
    Found 9-bit adder carry out for signal <add0000$addsub0000> created at line 154.
    Found 5-bit register for signal <env_counter>.
    Found 5-bit adder for signal <env_counter$addsub0000> created at line 299.
    Found 5-bit comparator equal for signal <env_counter$cmp_eq0000> created at line 289.
    Found 12-bit register for signal <freq_counter>.
    Found 12-bit adder for signal <freq_counter$share0000> created at line 167.
    Found 9-bit up counter for signal <len_counter>.
    Found 10-bit comparator lessequal for signal <len_counter$cmp_le0000> created at line 154.
    Found 4-bit up counter for signal <num_sweeps_done>.
    Found 4-bit comparator not equal for signal <num_sweeps_done$cmp_ne0000> created at line 243.
    Found 4-bit register for signal <reg_level>.
    Found 12-bit comparator equal for signal <reg_level$cmp_eq0001> created at line 174.
    Found 12-bit comparator equal for signal <reg_level$cmp_eq0003> created at line 187.
    Found 12-bit comparator equal for signal <reg_level$cmp_eq0005> created at line 200.
    Found 12-bit comparator greatequal for signal <reg_level$cmp_ge0000> created at line 178.
    Found 9-bit comparator lessequal for signal <reg_level$cmp_le0000> created at line 165.
    Found 4-bit updown counter for signal <reg_vol>.
    Found 4-bit comparator greatequal for signal <reg_vol$cmp_ge0000> created at line 290.
    Found 4-bit comparator lessequal for signal <reg_vol$cmp_le0000> created at line 293.
    Found 4-bit comparator less for signal <reg_vol$cmp_lt0000> created at line 290.
    Found 5-bit comparator not equal for signal <reg_vol$cmp_ne0000> created at line 289.
    Found 4-bit up counter for signal <sweep_counter>.
    Found 12-bit register for signal <true_freq>.
    Found 12-bit adder for signal <true_freq$addsub0000> created at line 240.
    Found 12-bit adder for signal <true_freq$addsub0001> created at line 254.
    Found 4-bit comparator equal for signal <true_freq$cmp_eq0000> created at line 243.
    Found 4-bit comparator greatequal for signal <true_freq$cmp_ge0000> created at line 264.
    Found 4-bit comparator less for signal <true_freq$cmp_lt0000> created at line 243.
    Found 12-bit comparator less for signal <true_freq$cmp_lt0001> created at line 254.
    Found 12-bit addsub carry in for signal <true_freq$share0000>.
    Found 12-bit shifter logical right for signal <true_freq$shift0000> created at line 254.
    Found 8-bit adder for signal <true_len$sub0000> created at line 147.
    Summary:
	inferred   4 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  16 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <SquareWave> synthesized.


Synthesizing Unit <WaveformPlayer>.
    Related source file is "../sound_src/sound_functions.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit adder carry out for signal <add0000$addsub0000> created at line 49.
    Found 12-bit up counter for signal <freq_counter>.
    Found 8-bit register for signal <index_hi>.
    Found 9-bit comparator lessequal for signal <index_hi$cmp_le0000> created at line 74.
    Found 12-bit comparator not equal for signal <index_hi$cmp_ne0000> created at line 63.
    Found 8-bit adder for signal <index_hi$share0000>.
    Found 9-bit up counter for signal <len_counter>.
    Found 10-bit comparator lessequal for signal <len_counter$cmp_le0000> created at line 49.
    Found 3-bit subtractor for signal <level$addsub0000> created at line 97.
    Found 4-bit shifter logical right for signal <level$shift0001> created at line 97.
    Found 4-bit register for signal <reg_level>.
    Found 9-bit comparator greater for signal <reg_level$cmp_gt0000> created at line 74.
    Found 8-bit comparator lessequal for signal <reg_level$cmp_le0000> created at line 76.
    Found 12-bit adder for signal <true_freq>.
    Found 9-bit adder for signal <true_len>.
    Found 1-bit register for signal <upper_half>.
    Found 12-bit comparator equal for signal <upper_half$cmp_eq0000> created at line 63.
    Summary:
	inferred   2 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <WaveformPlayer> synthesized.


Synthesizing Unit <rotary_controller>.
    Related source file is "../rotary_controller.v".
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 23                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit updown counter for signal <level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <rotary_controller> synthesized.


Synthesizing Unit <AudioGen>.
    Related source file is "../sound_src/AC97.v".
WARNING:Xst:647 - Input <ac97_bitclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SO1_ch4_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sample_no> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SO2_ch4_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ac97_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <square_wave_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder carry out for signal <ac97_out_slot3$addsub0000> created at line 224.
    Found 4-bit adder carry out for signal <ac97_out_slot3$addsub0001> created at line 224.
    Found 20-bit shifter logical right for signal <ac97_out_slot3$shift0000> created at line 224.
    Found 20-bit shifter logical right for signal <ac97_out_slot3$shift0001> created at line 228.
    Found 20-bit shifter logical right for signal <ac97_out_slot3$shift0002> created at line 231.
    Found 20-bit shifter logical right for signal <ac97_out_slot3$shift0003> created at line 237.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0004> created at line 224.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0005> created at line 228.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0006> created at line 231.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0007> created at line 234.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0008> created at line 237.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0009> created at line 240.
    Found 20-bit shifter logical left for signal <ac97_out_slot3$shift0010> created at line 243.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 Combinational logic shifter(s).
Unit <AudioGen> synthesized.


Synthesizing Unit <ACLink>.
    Related source file is "../sound_src/AC97.v".
WARNING:Xst:646 - Signal <latched_inbits> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit 256-to-1 multiplexer for signal <ac97_sdata_out>.
    Found 8-bit comparator less for signal <ac97_sync$cmp_lt0000> created at line 435.
    Found 8-bit up counter for signal <curbit>.
    Found 256-bit register for signal <inbits>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <inbits>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 256 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ACLink> synthesized.


Synthesizing Unit <AC97Conf>.
    Related source file is "../sound_src/AC97.v".
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 27                                             |
    | Clock              | ac97_bitclk               (rising_edge)        |
    | Clock enable       | ac97_strobe               (positive)           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <AC97Conf> synthesized.


Synthesizing Unit <my_clock_divider_8>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 4-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_8> synthesized.


Synthesizing Unit <my_clock_divider_9>.
    Related source file is "../cpu/cpusynth/my_clock_divider.v".
    Found 1-bit register for signal <clock_out>.
    Found 7-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <my_clock_divider_9> synthesized.


Synthesizing Unit <display_signal>.
    Related source file is "../cpu/cpusynth/display_signal.v".
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <cstate>.
    Found 4-bit subtractor for signal <next_count$addsub0000> created at line 53.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <display_signal> synthesized.


Synthesizing Unit <display_hex>.
    Related source file is "../cpu/cpusynth/display_hex.v".
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <display_hex> synthesized.


Synthesizing Unit <dma>.
    Related source file is "../cpu/src/dma.v".
    Found finite state machine <FSM_6> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <next_count$addsub0000> created at line 120.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <dma> synthesized.


Synthesizing Unit <timers>.
    Related source file is "../cpu/src/timers.v".
    Found 10-bit adder for signal <$add0000> created at line 96.
    Found 8-bit adder for signal <$add0001> created at line 111.
    Found 9-bit adder for signal <DIV_LO_sum>.
    Found 8-bit adder for signal <mux0000$addsub0000> created at line 129.
    Found 1-bit register for signal <timas>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <timers> synthesized.


Synthesizing Unit <NES>.
    Related source file is "../NES_controller.v".
WARNING:Xst:1305 - Output <FF00_data_out<7:4>> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <FF00_data_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FF00_data_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 106 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 106 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <joypad_interrupt>.
    Found 4-bit register for signal <FF00_data_out<3:0>>.
    Found 1-bit register for signal <clk_out>.
    Found 18-bit up counter for signal <clock_counter>.
    Found 1-bit register for signal <cpu_a_b_sel_start_b>.
    Found 1-bit register for signal <cpu_r_l_up_dn_b>.
    Found 1-bit register for signal <ctrl_a>.
    Found 1-bit register for signal <ctrl_b>.
    Found 1-bit register for signal <ctrl_dn>.
    Found 1-bit register for signal <ctrl_l>.
    Found 1-bit register for signal <ctrl_r>.
    Found 1-bit register for signal <ctrl_sel>.
    Found 1-bit register for signal <ctrl_start>.
    Found 1-bit register for signal <ctrl_up>.
    Found 4-bit comparator not equal for signal <joypad_interrupt$cmp_ne0000> created at line 85.
    Found 4-bit comparator not equal for signal <joypad_interrupt$cmp_ne0001> created at line 93.
    Found 17-bit register for signal <n_state>.
    Found 17-bit register for signal <state>.
    Found 1-bit register for signal <strobe>.
    Summary:
	inferred   1 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <NES> synthesized.


Synthesizing Unit <decode>.
    Related source file is "../cpu/src/decode.v".
WARNING:Xst:646 - Signal <t_cycle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_cycles> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_cycle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <debug_halt>.
    Found 1-bit register for signal <branch_taken>.
    Found 1-bit register for signal <cb>.
    Found 1-bit register for signal <continue_pressed>.
    Found 5-bit register for signal <cycle>.
    Found 1-bit register for signal <halted>.
    Found 1-bit register for signal <interrupt_handle>.
    Found 4-bit comparator equal for signal <next_cb$cmp_eq0000> created at line 2263.
    Found 6-bit adder for signal <next_cycle_high>.
    Found 1-bit register for signal <step_inst>.
    Found 1-bit register for signal <step_pressed>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <decode> synthesized.


Synthesizing Unit <video_module>.
    Related source file is "../fpgaboy_files/video_module.v".
WARNING:Xst:646 - Signal <tile_y_pos<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sprite_location> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sprite_attributes<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sprite_attributes<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <scanline2_addrA> equivalent to <scanline1_addrA> has been removed
    Register <scanline2_addrB> equivalent to <scanline1_addrB> has been removed
    Found 1-bit register for signal <int_vblank_req>.
    Found 5-bit register for signal <state>.
    Found 8-bit register for signal <sprite_data1>.
    Found 8-bit register for signal <sprite_data2>.
    Found 2-bit register for signal <mode>.
    Found 8-bit register for signal <line_count>.
    Found 8-bit register for signal <sprite_x_pos>.
    Found 9-bit register for signal <pixel_count>.
    Found 8-bit register for signal <oam_addrA>.
    Found 2-bit register for signal <bg_pixel>.
    Found 8-bit register for signal <pixel_data_count>.
    Found 8-bit register for signal <sprite_y_pos>.
    Found 7-bit register for signal <sprite_num>.
    Found 1-bit register for signal <pixel_we>.
    Found 1-bit register for signal <int_lcdc_req>.
    Found 2-bit register for signal <pixel_data>.
    Found 2-bit register for signal <sprite_pixel>.
    Found 10-bit adder for signal <$add0000> created at line 617.
    Found 10-bit subtractor for signal <add0000$sub0000> created at line 617.
    Found 4-bit comparator less for signal <bg_pixel$cmp_lt0000> created at line 681.
    Found 8-bit register for signal <BGP>.
    Found 9-bit comparator greater for signal <hsync$cmp_gt0000> created at line 833.
    Found 9-bit comparator greatequal for signal <int_lcdc_req$cmp_ge0000> created at line 447.
    Found 9-bit comparator greatequal for signal <int_lcdc_req$cmp_ge0001> created at line 440.
    Found 9-bit comparator less for signal <int_lcdc_req$cmp_lt0000> created at line 440.
    Found 9-bit comparator less for signal <int_lcdc_req$cmp_lt0001> created at line 447.
    Found 8-bit comparator not equal for signal <int_lcdc_req$cmp_ne0001> created at line 460.
    Found 9-bit comparator less for signal <int_vblank_req$cmp_lt0000> created at line 430.
    Found 8-bit register for signal <LCDC>.
    Found 8-bit register for signal <LYC>.
    Found 9-bit comparator greatequal for signal <mode$cmp_ge0000> created at line 430.
    Found 8-bit adder for signal <next_line_count$addsub0000> created at line 828.
    Found 9-bit adder for signal <next_pixel_count$addsub0000> created at line 823.
    Found 3-bit comparator greatequal for signal <oam_addrA$cmp_ge0000> created at line 811.
    Found 3-bit comparator less for signal <oam_addrA$cmp_lt0000> created at line 811.
    Found 8-bit register for signal <oam_addrB>.
    Found 16-bit comparator greatequal for signal <oam_enable$cmp_ge0000> created at line 842.
    Found 16-bit comparator less for signal <oam_enable$cmp_lt0000> created at line 842.
    Found 8-bit register for signal <OBP0>.
    Found 8-bit register for signal <OBP1>.
    Found 8-bit shifter logical right for signal <pixel_data$shift0000> created at line 769.
    Found 8-bit adder for signal <pixel_data_count$addsub0000> created at line 784.
    Found 8-bit register for signal <reg_out>.
    Found 1-bit register for signal <render_background>.
    Found 5-bit register for signal <scanline1_addrA>.
    Found 5-bit register for signal <scanline1_addrB>.
    Found 8-bit register for signal <scanline1_inA>.
    Found 32-bit shifter logical right for signal <scanline1_inA$shift0000> created at line 564.
    Found 8-bit shifter logical left for signal <scanline1_inA$shift0003> created at line 717.
    Found 8-bit shifter logical right for signal <scanline1_inA$shift0004> created at line 717.
    Found 8-bit register for signal <scanline1_inB>.
    Found 32-bit shifter logical left for signal <scanline1_inB$shift0000> created at line 573.
    Found 8-bit shifter logical left for signal <scanline1_inB$shift0002> created at line 723.
    Found 8-bit register for signal <scanline2_inA>.
    Found 32-bit shifter logical right for signal <scanline2_inA$shift0000> created at line 568.
    Found 8-bit shifter logical right for signal <scanline2_inA$shift0002> created at line 719.
    Found 8-bit register for signal <scanline2_inB>.
    Found 32-bit shifter logical left for signal <scanline2_inB$shift0000> created at line 577.
    Found 8-bit shifter logical left for signal <scanline2_inB$shift0002> created at line 725.
    Found 1-bit register for signal <scanlineA_we>.
    Found 5-bit comparator less for signal <scanlineA_we$cmp_lt0000> created at line 729.
    Found 1-bit register for signal <scanlineB_we>.
    Found 5-bit comparator greater for signal <scanlineB_we$cmp_gt0000> created at line 730.
    Found 5-bit comparator less for signal <scanlineB_we$cmp_lt0000> created at line 583.
    Found 8-bit register for signal <SCX>.
    Found 8-bit register for signal <SCY>.
    Found 8-bit register for signal <sprite_attributes>.
    Found 8-bit shifter logical left for signal <sprite_data1$shift0000> created at line 695.
    Found 8-bit shifter logical left for signal <sprite_data1$shift0001> created at line 695.
    Found 8-bit shifter logical left for signal <sprite_data1$shift0002> created at line 701.
    Found 8-bit shifter logical left for signal <sprite_data2$shift0000> created at line 697.
    Found 8-bit shifter logical left for signal <sprite_data2$shift0001> created at line 703.
    Found 7-bit adder for signal <sprite_num$addsub0000> created at line 740.
    Found 8-bit register for signal <sprite_palette>.
    Found 8-bit shifter logical right for signal <sprite_pixel$shift0000> created at line 676.
    Found 3-bit register for signal <sprite_pixel_num>.
    Found 3-bit adder for signal <sprite_pixel_num$addsub0000> created at line 707.
    Found 8-bit subtractor for signal <sprite_x_pos$sub0000> created at line 616.
    Found 8-bit subtractor for signal <sprite_y_pos$sub0000> created at line 615.
    Found 5-bit register for signal <sprite_y_size>.
    Found 8-bit comparator equal for signal <STAT_2$cmp_eq0000> created at line 862.
    Found 5-bit register for signal <STAT_w>.
    Found 10-bit comparator greatequal for signal <state$cmp_ge0000> created at line 617.
    Found 6-bit comparator greater for signal <state$cmp_gt0000> created at line 802.
    Found 8-bit comparator lessequal for signal <state$cmp_le0000> created at line 485.
    Found 6-bit comparator less for signal <state$cmp_lt0000> created at line 802.
    Found 11-bit comparator less for signal <state$cmp_lt0001> created at line 617.
    Found 3-bit comparator less for signal <state$cmp_lt0002> created at line 706.
    Found 8-bit comparator less for signal <state$cmp_lt0003> created at line 783.
    Found 4-bit register for signal <tile_byte_offset1>.
    Found 4-bit register for signal <tile_byte_offset2>.
    Found 4-bit adder for signal <tile_byte_offset2$addsub0000>.
    Found 5-bit register for signal <tile_byte_pos1>.
    Found 5-bit register for signal <tile_byte_pos2>.
    Found 5-bit adder for signal <tile_byte_pos2$addsub0000> created at line 655.
    Found 8-bit adder carry out for signal <tile_byte_pos2$addsub0001> created at line 544.
    Found 5-bit register for signal <tile_col_num>.
    Found 5-bit adder for signal <tile_col_num$addsub0000> created at line 592.
    Found 8-bit register for signal <tile_data1>.
    Found 8-bit register for signal <tile_data2>.
    Found 8-bit register for signal <tile_x_pos>.
    Found 8-bit subtractor for signal <tile_x_pos$addsub0000> created at line 486.
    Found 8-bit adder for signal <tile_x_pos$share0000>.
    Found 8-bit register for signal <tile_y_pos>.
    Found 13-bit register for signal <vram_addrA>.
    Found 10-bit adder for signal <vram_addrA$add0000> created at line 489.
    Found 8-bit adder for signal <vram_addrA$add0005> created at line 500.
    Found 12-bit adder for signal <vram_addrA$add0006> created at line 521.
    Found 13-bit adder for signal <vram_addrA$add0007> created at line 521.
    Found 13-bit adder for signal <vram_addrA$add0008> created at line 634.
    Found 13-bit adder for signal <vram_addrA$addsub0000> created at line 521.
    Found 13-bit adder for signal <vram_addrA$addsub0001>.
    Found 8-bit adder carry out for signal <vram_addrA$addsub0002> created at line 500.
    Found 13-bit adder carry out for signal <vram_addrA$addsub0003> created at line 521.
    Found 3-bit comparator less for signal <vram_addrA$cmp_lt0000> created at line 807.
    Found 12-bit comparator less for signal <vram_addrA$cmp_lt0001> created at line 521.
    Found 13-bit adder carry in for signal <vram_addrA$share0000> created at line 468.
    Found 10-bit subtractor for signal <vram_addrA$sub0001> created at line 634.
    Found 10-bit subtractor for signal <vram_addrA$sub0002> created at line 634.
    Found 11-bit adder for signal <vram_addrA$sub0003>.
    Found 10-bit subtractor for signal <vram_addrA$sub0004> created at line 489.
    Found 8-bit subtractor for signal <vram_addrA$sub0005> created at line 489.
    Found 13-bit register for signal <vram_addrB>.
    Found 12-bit adder for signal <vram_addrB$addsub0000> created at line 527.
    Found 13-bit adder for signal <vram_addrB$addsub0001> created at line 527.
    Found 12-bit adder carry out for signal <vram_addrB$addsub0002> created at line 527.
    Found 13-bit adder carry out for signal <vram_addrB$addsub0003> created at line 527.
    Found 12-bit comparator less for signal <vram_addrB$cmp_lt0000> created at line 527.
    Found 13-bit adder carry in for signal <vram_addrB$share0000> created at line 468.
    Found 16-bit comparator greatequal for signal <vram_enable$cmp_ge0000> created at line 838.
    Found 16-bit comparator less for signal <vram_enable$cmp_lt0000> created at line 838.
    Found 9-bit comparator greater for signal <vsync$cmp_gt0000> created at line 834.
    Found 8-bit register for signal <WX>.
    Found 8-bit register for signal <WY>.
    Summary:
	inferred 331 D-type flip-flop(s).
	inferred  37 Adder/Subtractor(s).
	inferred  30 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred  17 Combinational logic shifter(s).
Unit <video_module> synthesized.


Synthesizing Unit <video_converter>.
    Related source file is "../fpgaboy_files/video_converter.v".
WARNING:Xst:647 - Input <gb_hsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <write_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <last_write_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <last_pixel_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gb_last_hsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "../fpgaboy_files/video_converter.v" line 164: The result of a 8x8-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../fpgaboy_files/video_converter.v" line 170: The result of a 32x9-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 15-bit adder for signal <buffer_pos>.
    Found 32x9-bit multiplier for signal <buffer_pos$mult0001> created at line 170.
    Found 14-bit subtractor for signal <buffer_pos$sub0000> created at line 170.
    Found 14-bit subtractor for signal <buffer_pos$sub0001> created at line 170.
    Found 1-bit register for signal <front_buffer>.
    Found 1-bit register for signal <gb_last_vsync>.
    Found 3-bit register for signal <hdelay>.
    Found 12-bit comparator greatequal for signal <my_color$cmp_ge0000> created at line 195.
    Found 12-bit comparator greatequal for signal <my_color$cmp_ge0001> created at line 195.
    Found 12-bit comparator less for signal <my_color$cmp_lt0000> created at line 195.
    Found 12-bit comparator less for signal <my_color$cmp_lt0001> created at line 195.
    Found 3-bit register for signal <vdelay>.
    Found 15-bit adder for signal <write_addr>.
    Found 8x8-bit multiplier for signal <write_addr$mult0001> created at line 164.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   4 Comparator(s).
Unit <video_converter> synthesized.


Synthesizing Unit <dvi_module>.
    Related source file is "../fpgaboy_files/dvi_module.v".
Unit <dvi_module> synthesized.


Synthesizing Unit <clk31p5_dcm>.
    Related source file is "../fpgaboy_files/clk31p5_dcm.v".
Unit <clk31p5_dcm> synthesized.


Synthesizing Unit <x2_dcm>.
    Related source file is "../fpgaboy_files/x2_dcm.v".
Unit <x2_dcm> synthesized.


Synthesizing Unit <ddr2_idelay_ctrl>.
    Related source file is "../fpgaboy_files/ddr2_idelay_ctrl.v".
Unit <ddr2_idelay_ctrl> synthesized.


Synthesizing Unit <AC97>.
    Related source file is "../sound_src/AC97.v".
WARNING:Xst:653 - Signal <ac97_out_slot6> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000.
WARNING:Xst:653 - Signal <ac97_out_slot5> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000.
Unit <AC97> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "../cpu/src/cpu.v".
WARNING:Xst:646 - Signal <interrupt_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flags<2:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <$old_interrupt_sel_7> of Case statement line 158 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <$old_interrupt_sel_7> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <$old_interrupt_sel_7>.
    Found 16-bit subtractor for signal <high_mem_addr>.
    Found 16-bit tristate buffer for signal <addr_ext_in>.
    Found 16-bit comparator equal for signal <bp_pc>.
    Found 16-bit comparator greatequal for signal <high_mem$cmp_le0000> created at line 76.
    Found 16-bit comparator lessequal for signal <high_mem$cmp_le0001> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  16 Tristate(s).
Unit <cpu> synthesized.


Synthesizing Unit <audio_top>.
    Related source file is "../sound_src/audio_top.v".
WARNING:Xst:646 - Signal <ch4_shift_clock_freq_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_on_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_num_envelope_sweeps> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_length_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_initial_volume> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_freq_dividing_ratio> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_envelope_increasing> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_dont_loop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch4_counter_width> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch3_on_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch2_on_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ch1_on_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO2_output_level> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO2_Vin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO1_output_level> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SO1_Vin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <audio_top> synthesized.


Synthesizing Unit <ddr2_idelay_ctrl_mod>.
    Related source file is "../fpgaboy_files/ddr2_idelay_ctrl_mod.v".
WARNING:Xst:646 - Signal <idelay_ctrl_rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk200_ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit register for signal <rst200_sync_r>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <ddr2_idelay_ctrl_mod> synthesized.


Synthesizing Unit <ugly_setup>.
    Related source file is "../fpgaboy_files/ugly_setup.v".
    Found 16-bit register for signal <gpuclk_rst_b_seq>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ugly_setup> synthesized.


Synthesizing Unit <gpu_top>.
    Related source file is "../fpgaboy_files/gpu_top.v".
WARNING:Xst:647 - Input <switches78> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <led_out> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <sprite_y_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sprite_x_pos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sprite_pixel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sprite_num> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sprite_data2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sprite_data1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <oam_addrA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gb_pixel_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dvi_sync_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bg_pixel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <gpu_top> synthesized.


Synthesizing Unit <lcd_top_flashcart>.
    Related source file is "lcd_top.v".
WARNING:Xst:647 - Input <flash_d<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <flash_wait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wram_addr_long<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <video_vram_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <video_vram_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <video_vram_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <video_reg_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <video_reg_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <video_reg_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <video_oam_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <video_oam_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <video_oam_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reg_data_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <nextString> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mode_video> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_mem_addr<16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cart_w_enable_l> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cart_reset_l> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cart_r_enable_l> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cart_cs_sram_l> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FF00_load_in<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONTROL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_7> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <$add0000> created at line 741.
    Found 16-bit comparator lessequal for signal <addr_in_cart$cmp_le0000> created at line 541.
    Found 16-bit comparator greatequal for signal <addr_in_cart$cmp_le0001> created at line 541.
    Found 16-bit comparator greatequal for signal <addr_in_echo$cmp_le0000> created at line 630.
    Found 16-bit comparator lessequal for signal <addr_in_echo$cmp_le0001> created at line 630.
    Found 16-bit comparator less for signal <addr_in_flash$cmp_lt0000> created at line 426.
    Found 16-bit comparator greatequal for signal <addr_in_wram$cmp_le0000> created at line 633.
    Found 16-bit comparator lessequal for signal <addr_in_wram$cmp_le0001> created at line 633.
    Found 16-bit adder for signal <cart_address>.
    Found 16-bit comparator greatequal for signal <reg_w_enable$cmp_ge0000> created at line 502.
    Found 16-bit comparator greatequal for signal <reg_w_enable$cmp_ge0001> created at line 502.
    Found 16-bit comparator greatequal for signal <reg_w_enable$cmp_ge0002> created at line 502.
    Found 16-bit comparator lessequal for signal <reg_w_enable$cmp_le0000> created at line 502.
    Found 16-bit comparator lessequal for signal <reg_w_enable$cmp_le0001> created at line 502.
    Found 16-bit comparator lessequal for signal <reg_w_enable$cmp_le0002> created at line 502.
    Found 16-bit comparator greatequal for signal <video_oam_w_enable$cmp_ge0000> created at line 456.
    Found 16-bit comparator lessequal for signal <video_oam_w_enable$cmp_le0000> created at line 456.
    Found 16-bit comparator greatequal for signal <video_reg_w_enable$cmp_ge0000> created at line 438.
    Found 16-bit comparator lessequal for signal <video_reg_w_enable$cmp_le0000> created at line 438.
    Found 16-bit comparator greatequal for signal <video_vram_w_enable$cmp_ge0000> created at line 447.
    Found 16-bit comparator lessequal for signal <video_vram_w_enable$cmp_le0000> created at line 447.
    Found 16-bit subtractor for signal <wram_addr_long>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Adder/Subtractor(s).
	inferred  19 Comparator(s).
Unit <lcd_top_flashcart> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32768x2-bit single-port RAM                           : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Multipliers                                          : 2
 32x9-bit multiplier                                   : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 96
 10-bit adder                                          : 3
 10-bit subtractor                                     : 4
 11-bit adder                                          : 1
 12-bit adder                                          : 9
 12-bit adder carry out                                : 1
 12-bit addsub carry/borrow in                         : 2
 13-bit adder                                          : 5
 13-bit adder carry in                                 : 2
 13-bit adder carry out                                : 2
 14-bit subtractor                                     : 2
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 16-bit subtractor                                     : 3
 22-bit adder                                          : 4
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 2
 4-bit adder carry out                                 : 2
 4-bit subtractor                                      : 2
 5-bit adder                                           : 16
 5-bit adder carry in                                  : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 10
 8-bit adder carry out                                 : 2
 8-bit subtractor                                      : 5
 9-bit adder                                           : 4
 9-bit adder carry out                                 : 3
 9-bit addsub                                          : 1
# Counters                                             : 28
 12-bit up counter                                     : 4
 15-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 2
 25-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 6
 4-bit updown counter                                  : 3
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 688
 1-bit register                                        : 390
 10-bit register                                       : 1
 12-bit register                                       : 4
 13-bit register                                       : 2
 16-bit register                                       : 3
 17-bit register                                       : 2
 2-bit register                                        : 4
 22-bit register                                       : 4
 25-bit register                                       : 2
 28-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 2
 4-bit register                                        : 7
 5-bit register                                        : 13
 7-bit register                                        : 1
 8-bit register                                        : 247
 9-bit register                                        : 1
# Comparators                                          : 121
 10-bit comparator greatequal                          : 1
 10-bit comparator lessequal                           : 3
 11-bit comparator less                                : 1
 12-bit comparator equal                               : 7
 12-bit comparator greatequal                          : 10
 12-bit comparator less                                : 8
 12-bit comparator not equal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 12
 16-bit comparator less                                : 3
 16-bit comparator lessequal                           : 10
 22-bit comparator greatequal                          : 4
 25-bit comparator greatequal                          : 2
 25-bit comparator greater                             : 2
 25-bit comparator lessequal                           : 5
 3-bit comparator greatequal                           : 1
 3-bit comparator less                                 : 3
 4-bit comparator equal                                : 3
 4-bit comparator greatequal                           : 4
 4-bit comparator less                                 : 5
 4-bit comparator lessequal                            : 2
 4-bit comparator not equal                            : 4
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 2
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 2
 8-bit comparator lessequal                            : 2
 8-bit comparator not equal                            : 1
 9-bit comparator greatequal                           : 3
 9-bit comparator greater                              : 4
 9-bit comparator less                                 : 3
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 16
 1-bit 256-to-1 multiplexer                            : 1
 1-bit 8-to-1 multiplexer                              : 7
 16-bit 5-to-1 multiplexer                             : 2
 4-bit 16-to-1 multiplexer                             : 1
 8-bit 127-to-1 multiplexer                            : 1
 8-bit 20-to-1 multiplexer                             : 4
# Logic shifters                                       : 31
 12-bit shifter logical right                          : 2
 20-bit shifter logical left                           : 7
 20-bit shifter logical right                          : 4
 32-bit shifter logical left                           : 3
 32-bit shifter logical right                          : 2
 4-bit shifter logical right                           : 1
 8-bit shifter logical left                            : 8
 8-bit shifter logical right                           : 4
# Tristates                                            : 32
 16-bit tristate buffer                                : 5
 8-bit tristate buffer                                 : 27
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <cstate/FSM> on signal <cstate[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 100   | 11
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <gb80_dma/cs/FSM> on signal <cs[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <hex_decoder/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <audio/gen/conf/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <audio/gen/rot/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 110
 0100  | 011
 0101  | 111
 0110  | 101
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <gpu/dvi/init/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 001
 001   | 000
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <lcd/state/FSM> on signal <state[1:19]> with one-hot encoding.
-------------------------------
 State  | Encoding
-------------------------------
 000000 | 0000000000000000001
 000001 | 0000000000000000010
 000010 | 0000000000000000100
 000011 | 0000000000000001000
 000100 | 0000000000000010000
 000101 | 0000000000000100000
 000110 | 0000000000010000000
 000111 | 0000000001000000000
 001000 | 0000000100000000000
 001001 | 0010000000000000000
 001011 | 0100000000000000000
 001110 | 0000100000000000000
 010000 | 0000010000000000000
 100101 | 0000000000001000000
 100110 | 0000000000100000000
 100111 | 0000000010000000000
 101000 | 0000001000000000000
 101011 | 1000000000000000000
 101110 | 0001000000000000000
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <addr_disp_button/state/FSM> on signal <state[1:2]> with user encoding.
Optimizing FSM <addr_sel_button/state/FSM> on signal <state[1:2]> with user encoding.
Optimizing FSM <step_button/state/FSM> on signal <state[1:2]> with user encoding.
Optimizing FSM <continue_button/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Reading core <ipcore_dir/blockram8192.ngc>.
Reading core <ipcore_dir/chipscope_ila.ngc>.
Reading core <ipcore_dir/chipscope_icon.ngc>.
Reading core <../GPU/ipcore_dir/OAM.ngc>.
Reading core <../GPU/ipcore_dir/VRAM.ngc>.
Loading core <blockram8192> for timing and area information for instance <br_wram>.
Loading core <chipscope_ila> for timing and area information for instance <cila>.
Loading core <chipscope_icon> for timing and area information for instance <cicon>.
Loading core <OAM> for timing and area information for instance <oam>.
Loading core <VRAM> for timing and area information for instance <vram>.
INFO:Xst:2261 - The FF/Latch <sprite_y_size_0> in Unit <video> is equivalent to the following 2 FFs/Latches, which will be removed : <sprite_y_size_1> <sprite_y_size_2> 
WARNING:Xst:1710 - FF/Latch <q_0> (without init value) has a constant value of 0 in block <F_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_1> (without init value) has a constant value of 0 in block <F_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <F_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <F_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tile_byte_offset1_3> (without init value) has a constant value of 0 in block <video>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bg_pixel_0> (without init value) has a constant value of 0 in block <video>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sprite_y_size_0> (without init value) has a constant value of 0 in block <video>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDA_BUFFER_0> (without init value) has a constant value of 0 in block <init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_level_3> (without init value) has a constant value of 0 in block <wp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <n_state_15> has a constant value of 0 in block <cont>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tile_y_pos_3> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <tile_y_pos_4> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <tile_y_pos_5> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <tile_y_pos_6> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <tile_y_pos_7> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <sprite_attributes_0> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <sprite_attributes_1> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <sprite_attributes_2> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <sprite_attributes_3> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <sprite_attributes_5> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <sprite_attributes_6> of sequential type is unconnected in block <video>.
WARNING:Xst:2677 - Node <n_state_16> of sequential type is unconnected in block <cont>.
WARNING:Xst:2677 - Node <state_16> of sequential type is unconnected in block <cont>.
WARNING:Xst:2404 -  FFs/Latches <reg_level<3:3>> (without init value) have a constant value of 0 in block <WaveformPlayer>.

Synthesizing (advanced) Unit <frame_buffer>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_buffer> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 2-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
Unit <frame_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <gpu_top>.
	Multiplier <converter/Mmult_write_addr_mult0001> in block <gpu_top> and adder/subtractor <converter/Madd_write_addr> in block <gpu_top> are combined into a MAC<converter/Maddsub_write_addr_mult0001>.
	The following registers are also absorbed by the MAC: <video/line_count> in block <gpu_top>, <video/pixel_data_count> in block <gpu_top>.
Unit <gpu_top> synthesized (advanced).
WARNING:Xst:2677 - Node <NR41_6> of sequential type is unconnected in block <sound_registers>.
WARNING:Xst:2677 - Node <NR41_7> of sequential type is unconnected in block <sound_registers>.
WARNING:Xst:2677 - Node <NR44_0> of sequential type is unconnected in block <sound_registers>.
WARNING:Xst:2677 - Node <NR44_1> of sequential type is unconnected in block <sound_registers>.
WARNING:Xst:2677 - Node <NR44_2> of sequential type is unconnected in block <sound_registers>.
WARNING:Xst:2677 - Node <NR44_3> of sequential type is unconnected in block <sound_registers>.
WARNING:Xst:2677 - Node <NR44_4> of sequential type is unconnected in block <sound_registers>.
WARNING:Xst:2677 - Node <NR44_5> of sequential type is unconnected in block <sound_registers>.
WARNING:Xst:2677 - Node <n_state_16> of sequential type is unconnected in block <NES>.
WARNING:Xst:2677 - Node <state_16> of sequential type is unconnected in block <NES>.
WARNING:Xst:2677 - Node <video/sprite_attributes_0> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:2677 - Node <video/sprite_attributes_1> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:2677 - Node <video/sprite_attributes_2> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:2677 - Node <video/sprite_attributes_3> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:2677 - Node <video/sprite_attributes_5> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:2677 - Node <video/sprite_attributes_6> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:2677 - Node <video/tile_y_pos_3> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:2677 - Node <video/tile_y_pos_4> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:2677 - Node <video/tile_y_pos_5> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:2677 - Node <video/tile_y_pos_6> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:2677 - Node <video/tile_y_pos_7> of sequential type is unconnected in block <gpu_top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32768x2-bit single-port distributed RAM               : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# MACs                                                 : 1
 8x8-to-15-bit MAC                                     : 1
# Multipliers                                          : 1
 32x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 92
 10-bit adder                                          : 3
 10-bit subtractor                                     : 4
 11-bit adder                                          : 1
 12-bit adder                                          : 9
 12-bit adder carry out                                : 1
 12-bit addsub carry/borrow in                         : 2
 13-bit adder                                          : 5
 13-bit adder carry in                                 : 2
 13-bit adder carry out                                : 2
 13-bit subtractor                                     : 1
 14-bit subtractor                                     : 2
 15-bit adder                                          : 1
 16-bit adder                                          : 2
 16-bit subtractor                                     : 2
 22-bit adder                                          : 4
 3-bit adder                                           : 2
 3-bit subtractor                                      : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 2
 4-bit adder carry in                                  : 1
 4-bit adder carry out                                 : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 9
 5-bit adder carry in                                  : 3
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 10
 8-bit adder carry out                                 : 2
 8-bit subtractor                                      : 5
 9-bit adder                                           : 4
 9-bit adder carry out                                 : 3
 9-bit addsub                                          : 1
# Counters                                             : 28
 12-bit up counter                                     : 4
 15-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 2
 25-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 6
 4-bit updown counter                                  : 3
 6-bit up counter                                      : 1
 7-bit up counter                                      : 2
 8-bit up counter                                      : 1
 9-bit up counter                                      : 3
# Registers                                            : 2655
 Flip-Flops                                            : 2655
# Comparators                                          : 120
 10-bit comparator greatequal                          : 1
 10-bit comparator lessequal                           : 3
 11-bit comparator less                                : 1
 12-bit comparator equal                               : 7
 12-bit comparator greatequal                          : 10
 12-bit comparator less                                : 8
 12-bit comparator not equal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 12
 16-bit comparator less                                : 3
 16-bit comparator lessequal                           : 10
 22-bit comparator greatequal                          : 4
 25-bit comparator greatequal                          : 2
 25-bit comparator greater                             : 2
 25-bit comparator lessequal                           : 5
 3-bit comparator greatequal                           : 1
 3-bit comparator less                                 : 3
 4-bit comparator equal                                : 3
 4-bit comparator greatequal                           : 4
 4-bit comparator less                                 : 5
 4-bit comparator lessequal                            : 2
 4-bit comparator not equal                            : 4
 5-bit comparator equal                                : 2
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 2
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 2
 8-bit comparator lessequal                            : 2
 8-bit comparator not equal                            : 1
 9-bit comparator greatequal                           : 3
 9-bit comparator greater                              : 3
 9-bit comparator less                                 : 3
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 44
 1-bit 20-to-1 multiplexer                             : 32
 1-bit 256-to-1 multiplexer                            : 1
 1-bit 8-to-1 multiplexer                              : 7
 16-bit 5-to-1 multiplexer                             : 2
 4-bit 16-to-1 multiplexer                             : 1
 8-bit 127-to-1 multiplexer                            : 1
# Logic shifters                                       : 31
 12-bit shifter logical right                          : 2
 20-bit shifter logical left                           : 7
 20-bit shifter logical right                          : 4
 32-bit shifter logical left                           : 3
 32-bit shifter logical right                          : 2
 4-bit shifter logical right                           : 1
 8-bit shifter logical left                            : 8
 8-bit shifter logical right                           : 4
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SDA_BUFFER_0> (without init value) has a constant value of 0 in block <iic_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <n_state_15> has a constant value of 0 in block <NES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <F_reg/q_0> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F_reg/q_1> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F_reg/q_2> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <F_reg/q_3> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <video/bg_pixel_0> (without init value) has a constant value of 0 in block <gpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video/tile_byte_offset1_3> (without init value) has a constant value of 0 in block <gpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video/sprite_y_size_0> (without init value) has a constant value of 0 in block <gpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video/sprite_y_size_1> (without init value) has a constant value of 0 in block <gpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <video/sprite_y_size_2> (without init value) has a constant value of 0 in block <gpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <converter/Mmult_buffer_pos_mult00011> of sequential type is unconnected in block <gpu_top>.
WARNING:Xst:1710 - FF/Latch <converter/Maddsub_write_addr_mult0001_0> (without init value) has a constant value of 0 in block <gpu_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance x2/DCM_2X_INST in unit ddr2_idelay_ctrl_mod of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:1901 - Instance clk31p5_dcm_inst/DCM_31p5_INST in unit ugly_setup of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:1901 - Instance converter/clock_mux_b2 in unit gpu_top of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance converter/clock_mux_b1 in unit gpu_top of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:2261 - The FF/Latch <video/line_count_2> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult0001_6> 
INFO:Xst:2261 - The FF/Latch <video/line_count_1> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult0001_7> 
INFO:Xst:2261 - The FF/Latch <video/line_count_4> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult0001_4> 
INFO:Xst:2261 - The FF/Latch <video/line_count_6> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult0001_2> 
INFO:Xst:2261 - The FF/Latch <video/line_count_0> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult0001_8> 
INFO:Xst:2261 - The FF/Latch <video/line_count_3> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult0001_5> 
INFO:Xst:2261 - The FF/Latch <video/line_count_5> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult0001_3> 
INFO:Xst:2261 - The FF/Latch <video/pixel_data_count_7> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult00011_0> 
INFO:Xst:2261 - The FF/Latch <video/pixel_data_count_6> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult00011_1> 
INFO:Xst:2261 - The FF/Latch <video/line_count_7> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult0001_1> 
INFO:Xst:2261 - The FF/Latch <video/pixel_data_count_5> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult00011_2> 
INFO:Xst:2261 - The FF/Latch <video/pixel_data_count_4> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult00011_3> 
INFO:Xst:2261 - The FF/Latch <video/pixel_data_count_3> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult00011_4> 
INFO:Xst:2261 - The FF/Latch <video/pixel_data_count_2> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult00011_5> 
INFO:Xst:2261 - The FF/Latch <video/pixel_data_count_1> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult00011_6> 
INFO:Xst:2261 - The FF/Latch <video/pixel_data_count_0> in Unit <gpu_top> is equivalent to the following FF/Latch, which will be removed : <converter/Maddsub_write_addr_mult00011_7> 
WARNING:Xst:2042 - Unit cpu: 16 internal tristates are replaced by logic (pull-up yes): addr_ext_in<0>, addr_ext_in<10>, addr_ext_in<11>, addr_ext_in<12>, addr_ext_in<13>, addr_ext_in<14>, addr_ext_in<15>, addr_ext_in<1>, addr_ext_in<2>, addr_ext_in<3>, addr_ext_in<4>, addr_ext_in<5>, addr_ext_in<6>, addr_ext_in<7>, addr_ext_in<8>, addr_ext_in<9>.
WARNING:Xst:2042 - Unit mem: 8 internal tristates are replaced by logic (pull-up yes): data_ext<0>, data_ext<1>, data_ext<2>, data_ext<3>, data_ext<4>, data_ext<5>, data_ext<6>, data_ext<7>.
WARNING:Xst:2042 - Unit tristate_1: 8 internal tristates are replaced by logic (pull-up yes): out<0>, out<1>, out<2>, out<3>, out<4>, out<5>, out<6>, out<7>.
WARNING:Xst:2042 - Unit tristate_2: 16 internal tristates are replaced by logic (pull-up yes): out<0>, out<10>, out<11>, out<12>, out<13>, out<14>, out<15>, out<1>, out<2>, out<3>, out<4>, out<5>, out<6>, out<7>, out<8>, out<9>.
WARNING:Xst:2042 - Unit nobus_buffer_2: 16 internal tristates are replaced by logic (pull-up yes): bus<0>, bus<10>, bus<11>, bus<12>, bus<13>, bus<14>, bus<15>, bus<1>, bus<2>, bus<3>, bus<4>, bus<5>, bus<6>, bus<7>, bus<8>, bus<9>.
WARNING:Xst:2042 - Unit nobus_buffer_1: 8 internal tristates are replaced by logic (pull-up yes): bus<0>, bus<1>, bus<2>, bus<3>, bus<4>, bus<5>, bus<6>, bus<7>.

Optimizing unit <lcd_top_flashcart> ...

Optimizing unit <button> ...

Optimizing unit <lcd_control> ...

Optimizing unit <breakpoints> ...

Optimizing unit <register_1> ...

Optimizing unit <alu> ...

Optimizing unit <regfile> ...

Optimizing unit <divider> ...

Optimizing unit <scanline_ram> ...

Optimizing unit <sync_gen> ...

Optimizing unit <iic_init> ...

Optimizing unit <sound_registers> ...

Optimizing unit <SquareWave> ...

Optimizing unit <WaveformPlayer> ...
WARNING:Xst:1293 - FF/Latch <index_hi_0> has a constant value of 1 in block <WaveformPlayer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <index_hi_1> has a constant value of 1 in block <WaveformPlayer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <index_hi_2> has a constant value of 1 in block <WaveformPlayer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rotary_controller> ...

Optimizing unit <AudioGen> ...

Optimizing unit <ACLink> ...

Optimizing unit <decode> ...

Optimizing unit <display_signal> ...

Optimizing unit <display_hex> ...

Optimizing unit <NES> ...

Optimizing unit <dvi_module> ...

Optimizing unit <ddr2_idelay_ctrl_mod> ...

Optimizing unit <audio_top> ...

Optimizing unit <ugly_setup> ...

Optimizing unit <gpu_top> ...
WARNING:Xst:1710 - FF/Latch <video/oam_addrB_0> (without init value) has a constant value of 1 in block <gpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/ch2/sweep_counter_0> (without init value) has a constant value of 1 in block <lcd_top_flashcart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/ch2/sweep_counter_1> (without init value) has a constant value of 0 in block <lcd_top_flashcart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/ch2/sweep_counter_2> (without init value) has a constant value of 0 in block <lcd_top_flashcart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/ch2/sweep_counter_3> (without init value) has a constant value of 0 in block <lcd_top_flashcart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/ch2/num_sweeps_done_0> (without init value) has a constant value of 0 in block <lcd_top_flashcart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/ch2/num_sweeps_done_1> (without init value) has a constant value of 0 in block <lcd_top_flashcart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/ch2/num_sweeps_done_2> (without init value) has a constant value of 0 in block <lcd_top_flashcart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/ch2/num_sweeps_done_3> (without init value) has a constant value of 0 in block <lcd_top_flashcart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <audio/regs/NR41_0> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR41_1> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR41_2> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR41_3> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR41_4> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR41_5> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR42_0> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR42_1> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR42_2> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR42_3> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR42_4> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR42_5> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR42_6> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR42_7> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR43_0> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR43_1> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR43_2> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR43_3> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR43_4> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR43_5> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR43_6> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR43_7> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR44_6> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <audio/regs/NR44_7> of sequential type is unconnected in block <lcd_top_flashcart>.
WARNING:Xst:2677 - Node <gpu/dvi/init/Done> of sequential type is unconnected in block <lcd_top_flashcart>.

Mapping all equations...
WARNING:Xst:2170 - Unit br_wram : the following signal(s) form a combinatorial loop: dina<3>, lcd_top_flashcart/data_ext<3>LogicTrst51, lcd_top_flashcart/data_ext<3>.
WARNING:Xst:2170 - Unit br_wram : the following signal(s) form a combinatorial loop: dina<2>, lcd_top_flashcart/data_ext<2>, lcd_top_flashcart/data_ext<2>LogicTrst51.
WARNING:Xst:2170 - Unit br_wram : the following signal(s) form a combinatorial loop: lcd_top_flashcart/data_ext<1>LogicTrst51, dina<1>, lcd_top_flashcart/data_ext<1>.
WARNING:Xst:2170 - Unit br_wram : the following signal(s) form a combinatorial loop: lcd_top_flashcart/data_ext<0>LogicTrst51, dina<0>, lcd_top_flashcart/data_ext<0>.
WARNING:Xst:2170 - Unit br_wram : the following signal(s) form a combinatorial loop: lcd_top_flashcart/data_ext<7>, dina<7>, lcd_top_flashcart/data_ext<7>LogicTrst10.
WARNING:Xst:2170 - Unit br_wram : the following signal(s) form a combinatorial loop: lcd_top_flashcart/data_ext<6>LogicTrst10, dina<6>, lcd_top_flashcart/data_ext<6>.
WARNING:Xst:2170 - Unit br_wram : the following signal(s) form a combinatorial loop: lcd_top_flashcart/data_ext<5>, lcd_top_flashcart/data_ext<5>LogicTrst10, dina<5>.
WARNING:Xst:2170 - Unit br_wram : the following signal(s) form a combinatorial loop: lcd_top_flashcart/data_ext<4>LogicTrst51, lcd_top_flashcart/data_ext<4>, dina<4>.
WARNING:Xst:2170 - Unit lcd_top_flashcart : the following signal(s) form a combinatorial loop: gb80_cpu/alu_data_out<7>, gb80_cpu/data_buf/q_mux0000<0>, gb80_cpu/gb80_alu/alu_data_out_7_mux0000228, gb80_cpu/alu_data1_in<7>, gb80_cpu/alu_data_out<0>, gb80_cpu/data_bus<0>, gb80_cpu/data_bus<7>.
WARNING:Xst:2170 - Unit lcd_top_flashcart : the following signal(s) form a combinatorial loop: gb80_cpu/gb80_alu/_old_result_low_10<1>, gb80_cpu/gb80_alu/alu_data_out_1_mux0000229, gb80_cpu/alu_data1_in<1>, gb80_cpu/alu_data_out<1>, gb80_cpu/data_buf/q_mux0000<1>, gb80_cpu/data_bus<1>, gb80_cpu/gb80_alu/Madd__old_result_low_10_Madd_lut<1>.
WARNING:Xst:2170 - Unit lcd_top_flashcart : the following signal(s) form a combinatorial loop: gb80_cpu/gb80_alu/_old_result_low_15<2>, gb80_cpu/data_bus<2>, gb80_cpu/data_buf/q_mux0000<2>, gb80_cpu/alu_data1_in<2>, gb80_cpu/gb80_alu/alu_data_out_2_mux0000189, gb80_cpu/alu_data_out<2>.
WARNING:Xst:2170 - Unit lcd_top_flashcart : the following signal(s) form a combinatorial loop: gb80_cpu/alu_data1_in<3>, gb80_cpu/gb80_alu/alu_data_out_3_mux0000197, gb80_cpu/data_bus<3>, gb80_cpu/gb80_alu/_old_result_low_15<3>, gb80_cpu/data_buf/q_mux0000<3>, gb80_cpu/alu_data_out<3>.
WARNING:Xst:2170 - Unit lcd_top_flashcart : the following signal(s) form a combinatorial loop: gb80_cpu/gb80_alu/_old_result_high_18<0>, gb80_cpu/alu_data_out<4>, gb80_cpu/gb80_alu/alu_data_out_4_mux0000165, gb80_cpu/alu_data1_in<4>, gb80_cpu/data_bus<4>, gb80_cpu/data_buf/q_mux0000<4>.
WARNING:Xst:2170 - Unit lcd_top_flashcart : the following signal(s) form a combinatorial loop: gb80_cpu/alu_data_out<5>, gb80_cpu/data_buf/q_mux0000<5>, gb80_cpu/gb80_alu/_old_result_high_16<1>, gb80_cpu/data_bus<5>, gb80_cpu/alu_data1_in<5>, gb80_cpu/gb80_alu/alu_data_out_5_mux0000227.
WARNING:Xst:2170 - Unit lcd_top_flashcart : the following signal(s) form a combinatorial loop: gb80_cpu/data_bus<6>, gb80_cpu/data_buf/q_mux0000<6>, gb80_cpu/alu_data_out<6>, gb80_cpu/gb80_alu/_old_result_high_18<2>, gb80_cpu/gb80_alu/alu_data_out_6_mux0000171, gb80_cpu/alu_data1_in<6>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd_top_flashcart, actual ratio is 12.
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[12].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[12].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[17].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[17].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[13].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[13].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[18].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[18].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[14].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[14].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[19].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[19].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[20].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[20].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[25].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[25].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[21].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[21].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[26].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[26].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[22].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[22].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[27].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[27].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[23].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[23].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[28].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[28].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[24].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[24].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[29].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[29].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[30].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[30].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[31].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[31].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[0].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[0].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[5].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[5].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[1].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[1].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[6].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[6].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[2].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[2].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[7].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[7].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[3].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[3].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[8].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[8].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[4].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[4].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[9].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[9].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[10].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[10].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[15].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[15].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[11].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[11].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[16].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[16].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[12].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[12].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[17].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[17].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[13].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[13].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[18].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[18].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[19].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[19].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[14].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[14].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[25].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[25].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[20].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[20].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[26].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[26].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[21].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[21].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[27].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[27].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[22].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[22].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[28].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[28].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[23].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[23].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[29].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[29].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[24].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[24].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[30].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[30].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[31].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[31].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[5].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[5].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[0].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[0].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[1].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[1].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[6].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[6].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[7].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[7].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[2].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[2].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[8].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[8].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[3].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[3].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[4].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[4].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[9].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[9].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[10].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[10].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[15].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[15].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[11].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[11].U_IREG> 
INFO:Xst:2260 - The FF/Latch <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MUPPER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[16].U_IREG> in Unit <cila> is equivalent to the following FF/Latch : <U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/I_YES_IREG.F_TW[16].U_IREG> 
FlipFlop gb80_cpu/F_reg/q_4 has been replicated 1 time(s)
FlipFlop gb80_cpu/gb80_decode/interrupt_handle has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <lcd_top_flashcart> :
INFO:Xst:741 - HDL ADVISOR - A 16-bit shift register was found for signal <gpu/setup/gpuclk_rst_b_seq_15> and currently occupies 16 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <gpu/setup/idelay_ctrl_mod/rst200_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <lcd_top_flashcart> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2848
 Flip-Flops                                            : 2848

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lcd_top_flashcart.ngr
Top Level Output File Name         : lcd_top_flashcart
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 113

Cell Usage :
# BELS                             : 7557
#      GND                         : 69
#      INV                         : 77
#      LUT1                        : 436
#      LUT2                        : 341
#      LUT3                        : 390
#      LUT4                        : 944
#      LUT5                        : 968
#      LUT6                        : 2595
#      MUXCY                       : 535
#      MUXCY_L                     : 370
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 189
#      MUXF8                       : 3
#      VCC                         : 42
#      XORCY                       : 595
# FlipFlops/Latches                : 5199
#      FD                          : 589
#      FDC                         : 150
#      FDCE                        : 795
#      FDE                         : 595
#      FDP                         : 530
#      FDPE                        : 1843
#      FDR                         : 258
#      FDRE                        : 343
#      FDRS                        : 5
#      FDRSE                       : 3
#      FDS                         : 53
#      FDSE                        : 20
#      LDC                         : 1
#      ODDR                        : 14
# RAMS                             : 642
#      RAM256X1S                   : 512
#      RAMB18                      : 1
#      RAMB36_EXP                  : 129
# Shift Registers                  : 782
#      SRL16                       : 499
#      SRL16E                      : 1
#      SRLC16E                     : 76
#      SRLC32E                     : 206
# Clock Buffers                    : 15
#      BUFG                        : 12
#      BUFGCTRL                    : 2
#      BUFGP                       : 1
# IO Buffers                       : 102
#      IBUF                        : 24
#      IBUFG                       : 3
#      OBUF                        : 75
# DCM_ADVs                         : 2
#      DCM_ADV                     : 2
# DSPs                             : 1
#      DSP48E                      : 1
# Others                           : 36
#      BSCAN_VIRTEX5               : 1
#      CFGLUT5                     : 32
#      IDELAYCTRL                  : 1
#      IODELAY                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            5199  out of  69120     7%  
 Number of Slice LUTs:                 8581  out of  69120    12%  
    Number used as Logic:              5751  out of  69120     8%  
    Number used as Memory:             2830  out of  17920    15%  
       Number used as RAM:             2048
       Number used as SRL:              782

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11526
   Number with an unused Flip Flop:    6327  out of  11526    54%  
   Number with an unused LUT:          2945  out of  11526    25%  
   Number of fully used LUT-FF pairs:  2254  out of  11526    19%  
   Number of unique control sets:       370

IO Utilization: 
 Number of IOs:                         113
 Number of bonded IOBs:                 103  out of    640    16%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              130  out of    148    87%  
    Number using Block RAM only:        130
 Number of BUFG/BUFGCTRLs:               15  out of     32    46%  
 Number of DCM_ADVs:                      2  out of     12    16%  
 Number of DSP48Es:                       1  out of     64     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                            | Clock buffer(FF name)                                                                                                             | Load  |
------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
CLK_33MHZ_FPGA                                                          | IBUFG+BUFGCTRL                                                                                                                    | 1022  |
br_wram/N1                                                              | NONE(br_wram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP)| 2     |
cdiv/clock_out1                                                         | BUFG                                                                                                                              | 4269  |
cicon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                            | BUFG                                                                                                                              | 509   |
cicon/CONTROL0<13>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(cila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                  | 1     |
cicon/U0/iUPDATE_OUT                                                    | NONE(cicon/U0/U_ICON/U_iDATA_CMD)                                                                                                 | 1     |
ac97_bitclk                                                             | BUFGP                                                                                                                             | 359   |
cont/statediv/clock_out1                                                | BUFG                                                                                                                              | 24    |
audio/freq3div/clock_out1                                               | BUFG                                                                                                                              | 21    |
audio/lendiv/clock_out1                                                 | BUFG                                                                                                                              | 27    |
audio/freq12div/clock_out1                                              | BUFG                                                                                                                              | 32    |
audio/sweepdiv/clock_out1                                               | BUFG                                                                                                                              | 32    |
audio/envdiv/clock_out                                                  | NONE(audio/ch1/env_counter_0)                                                                                                     | 18    |
audio/framediv/clock_out                                                | NONE(audio/lendiv/counter_1)                                                                                                      | 12    |
CLK_27MHZ_FPGA                                                          | gpu/setup/clk31p5_dcm_inst/DCM_31p5_INST:CLKFX+BUFGCTRL                                                                           | 395   |
USER_CLK                                                                | gpu/setup/idelay_ctrl_mod/x2/DCM_2X_INST:CLK2X                                                                                    | 25    |
cont/cdiv/clock_out                                                     | NONE(cont/joypad_interrupt)                                                                                                       | 1     |
------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                     | Buffer(FF name)                                                                                                                                                                         | Load  |
---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
GPIO_SW_C                                                                                          | IBUF                                                                                                                                                                                    | 1684  |
cila/N1(cila/XST_VCC:P)                                                                            | NONE(cila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)                 | 1000  |
cila/N0(cila/XST_GND:G)                                                                            | NONE(cila/U0/I_NO_D.U_ILA/U_RST/U_POR)                                                                                                                                                  | 500   |
cicon/CONTROL0<35>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE:O)                          | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[15].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 256   |
cicon/CONTROL0<21>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1) | 160   |
cicon/CONTROL0<29>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/F_TW[0].U_TREG)                                                       | 128   |
cicon/CONTROL0<32>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE:O)                          | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[12].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 80    |
cicon/CONTROL0<33>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE:O)                          | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[13].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 80    |
cicon/CONTROL0<34>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE:O)                          | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[14].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 80    |
cicon/CONTROL0<30>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE:O)                          | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[10].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 64    |
cicon/CONTROL0<31>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE:O)                          | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[11].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1)| 64    |
cicon/CONTROL0<20>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1) | 32    |
cicon/CONTROL0<23>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1) | 32    |
cicon/CONTROL0<25>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1) | 18    |
br_wram/N1(br_wram/XST_GND:G)                                                                      | NONE(br_wram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP)                                                      | 16    |
cicon/CONTROL0<22>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1) | 16    |
cicon/CONTROL0<24>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1) | 16    |
cicon/CONTROL0<26>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1) | 16    |
cicon/CONTROL0<27>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1) | 16    |
gpu/setup/gpuclk_rst_cause_b_inv(gpu/setup/gpuclk_rst_cause_b_inv1:O)                              | NONE(gpu/setup/gpuclk_rst_b_seq_0)                                                                                                                                                      | 16    |
cila/U0/I_NO_D.U_ILA/iRESET<1>(cila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                                                                                       | 15    |
cicon/U0/U_ICON/U_CMD/iSEL_n(cicon/U0/U_ICON/U_CMD/U_SEL_n:O)                                      | NONE(cicon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                                                                                                 | 10    |
gpu/video/vram/N1(gpu/video/vram/XST_GND:G)                                                        | NONE(gpu/video/vram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                         | 8     |
tima_module/_or0000(tima_module/_or00001:O)                                                        | NONE(tima_module/DIV/q_0)                                                                                                                                                               | 8     |
audio/ch2/Mcount_num_sweeps_done_cy<0>(XST_GND:G)                                                  | NONE(audio/gen/rot/level_0)                                                                                                                                                             | 7     |
cicon/CONTROL0<28>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1) | 4     |
cila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(cila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(cila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                                                                                     | 4     |
cila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(cila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(cila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                                                                                    | 4     |
cila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(cila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(cila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                                                                                        | 4     |
cila/U0/I_NO_D.U_ILA/iARM(cila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(cila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                                                                                          | 2     |
cicon/CONTROL0<13>(cicon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                           | NONE(cila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                                                                                          | 1     |
cicon/U0/U_ICON/iSEL_n(cicon/U0/U_ICON/U_iSEL_n:O)                                                 | NONE(cicon/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                       | 1     |
cila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(cila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(cila/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 51.828ns (Maximum Frequency: 19.295MHz)
   Minimum input arrival time before clock: 5.292ns
   Maximum output required time after clock: 14.102ns
   Maximum combinational path delay: 2.788ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_33MHZ_FPGA'
  Clock period: 9.682ns (frequency: 103.289MHz)
  Total number of paths / destination ports: 146388 / 4068
-------------------------------------------------------------------------
Delay:               9.682ns (Levels of Logic = 16)
  Source:            gpu/video/line_count_2 (FF)
  Destination:       gpu/video/vram_addrA_12 (FF)
  Source Clock:      CLK_33MHZ_FPGA rising
  Destination Clock: CLK_33MHZ_FPGA rising

  Data Path: gpu/video/line_count_2 to gpu/video/vram_addrA_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            25   0.471   1.195  gpu/video/line_count_2 (gpu/video/line_count_2)
     LUT6:I0->O            2   0.094   0.794  gpu/video/state_cmp_le00002 (gpu/video/state_cmp_le00001)
     LUT6:I2->O            1   0.094   0.000  gpu/video/state_cmp_le000011 (gpu/video/state_cmp_le000011)
     MUXF7:I1->O           1   0.254   0.576  gpu/video/state_cmp_le00001_f7 (gpu/video/state_cmp_le00002)
     LUT6:I4->O           39   0.094   1.102  gpu/video/state_and00011 (gpu/video/state_and0001)
     LUT5:I0->O            8   0.094   0.827  gpu/video/vram_addrA_mux0005<5>1 (gpu/video/vram_addrA_mux0005<5>)
     LUT4:I0->O            4   0.094   0.805  gpu/video/Madd_vram_addrA_addsub0001_lut<5>1 (gpu/video/Madd_vram_addrA_addsub0001_lut<5>)
     LUT6:I2->O            1   0.094   0.710  gpu/video/vram_addrA_mux0003<7>1 (gpu/video/vram_addrA_mux0003<7>)
     LUT3:I0->O            1   0.094   0.000  gpu/video/Madd_vram_addrA_share0000_lut<7> (gpu/video/Madd_vram_addrA_share0000_lut<7>)
     MUXCY:S->O            1   0.372   0.000  gpu/video/Madd_vram_addrA_share0000_cy<7> (gpu/video/Madd_vram_addrA_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  gpu/video/Madd_vram_addrA_share0000_cy<8> (gpu/video/Madd_vram_addrA_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  gpu/video/Madd_vram_addrA_share0000_cy<9> (gpu/video/Madd_vram_addrA_share0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  gpu/video/Madd_vram_addrA_share0000_cy<10> (gpu/video/Madd_vram_addrA_share0000_cy<10>)
     MUXCY:CI->O           0   0.026   0.000  gpu/video/Madd_vram_addrA_share0000_cy<11> (gpu/video/Madd_vram_addrA_share0000_cy<11>)
     XORCY:CI->O           1   0.357   0.789  gpu/video/Madd_vram_addrA_share0000_xor<12> (gpu/video/vram_addrA_share0000<12>)
     LUT6:I2->O            1   0.094   0.480  gpu/video/vram_addrA_mux0001<12>34_SW0 (N1417)
     LUT5:I4->O            1   0.094   0.000  gpu/video/vram_addrA_mux0001<12>39 (gpu/video/vram_addrA_mux0001<12>)
     FDRE:D                   -0.018          gpu/video/vram_addrA_12
    ----------------------------------------
    Total                      9.682ns (2.404ns logic, 7.278ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cdiv/clock_out1'
  Clock period: 51.828ns (frequency: 19.295MHz)
  Total number of paths / destination ports: 33647617006 / 9992
-------------------------------------------------------------------------
Delay:               51.828ns (Levels of Logic = 66)
  Source:            bpmod/bp_addr_2 (FF)
  Destination:       gb80_cpu/data_buf/q_0 (FF)
  Source Clock:      cdiv/clock_out1 rising
  Destination Clock: cdiv/clock_out1 rising

  Data Path: bpmod/bp_addr_2 to gb80_cpu/data_buf/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.471   1.085  bpmod/bp_addr_2 (bpmod/bp_addr_2)
     LUT6:I0->O            1   0.094   0.000  gb80_cpu/Mcompar_bp_pc_lut<0> (gb80_cpu/Mcompar_bp_pc_lut<0>)
     MUXCY:S->O            1   0.372   0.000  gb80_cpu/Mcompar_bp_pc_cy<0> (gb80_cpu/Mcompar_bp_pc_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  gb80_cpu/Mcompar_bp_pc_cy<1> (gb80_cpu/Mcompar_bp_pc_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  gb80_cpu/Mcompar_bp_pc_cy<2> (gb80_cpu/Mcompar_bp_pc_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  gb80_cpu/Mcompar_bp_pc_cy<3> (gb80_cpu/Mcompar_bp_pc_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  gb80_cpu/Mcompar_bp_pc_cy<4> (gb80_cpu/Mcompar_bp_pc_cy<4>)
     MUXCY:CI->O           5   0.254   0.502  gb80_cpu/Mcompar_bp_pc_cy<5> (gb80_cpu/bp_pc)
     LUT6:I5->O           29   0.094   0.607  gb80_cpu/gb80_decode/rn_out<2>11 (gb80_cpu/gb80_decode/N117)
     LUT6:I5->O            3   0.094   0.721  gb80_cpu/gb80_decode/rn_out<0>1 (gb80_cpu/gb80_decode/N233)
     LUT6:I3->O            5   0.094   0.995  gb80_cpu/gb80_decode/rn_out<4>69 (gb80_cpu/gb80_decode/rn_out<4>)
     LUT6:I1->O           16   0.094   0.658  gb80_cpu/gb80_decode/rgf_out_decoder/rgf_rn_out<1>1 (gb80_cpu/regfile_rn_out<1>)
     LUT6:I4->O            1   0.094   0.576  gb80_cpu/gb80_regfile/regfile_data_out<0>21 (gb80_cpu/gb80_regfile/regfile_data_out<0>_bdd0)
     LUT6:I4->O            3   0.094   0.984  gb80_cpu/gb80_regfile/regfile_data_out<0>1 (gb80_cpu/regfile_data_addr<0>)
     LUT6:I1->O           39   0.094   0.609  gb80_cpu/alu_data1_in<0>1 (gb80_cpu/alu_data1_in<0>)
     LUT2:I1->O            2   0.094   0.794  gb80_cpu/gb80_alu/Madd__old_result_low_13_Madd_lut<0>1 (gb80_cpu/gb80_alu/Madd__old_result_low_13_Madd_lut<0>)
     LUT6:I2->O            2   0.094   0.485  gb80_cpu/gb80_alu/Madd__old_result_low_13_Madd_cy<2>11 (gb80_cpu/gb80_alu/Madd__old_result_low_13_Madd_cy<2>)
     LUT5:I4->O            6   0.094   0.816  gb80_cpu/gb80_alu/Madd__old_result_low_13_Madd_xor<4>11 (gb80_cpu/gb80_alu/_old_result_low_13<4>)
     LUT6:I2->O            2   0.094   0.715  gb80_cpu/gb80_alu/Madd__old_result_high_14_Madd_xor<2>11 (gb80_cpu/gb80_alu/_old_result_high_14<2>)
     LUT5:I2->O            1   0.094   1.069  gb80_cpu/gb80_alu/alu_data_out_6_mux0000171 (gb80_cpu/gb80_alu/alu_data_out_6_mux0000171)
     LUT6:I0->O            4   0.094   0.592  gb80_cpu/gb80_alu/alu_data_out_6_mux0000204 (gb80_cpu/alu_data_out<6>)
     LUT6:I4->O            8   0.094   0.748  gb80_cpu/data_bus<6>LogicTrst78 (gb80_cpu/data_bus<6>)
     LUT6:I3->O           22   0.094   0.902  gb80_cpu/alu_data1_in<6>1 (gb80_cpu/alu_data1_in<6>)
     LUT5:I1->O            3   0.094   0.800  gb80_cpu/gb80_alu/_old_intermediate_result1_19<6>1 (gb80_cpu/gb80_alu/_old_intermediate_result1_19<6>)
     LUT5:I1->O            4   0.094   0.726  gb80_cpu/gb80_alu/old_intermediate_result2_21_cmp_gt00001 (gb80_cpu/gb80_alu/old_intermediate_result2_21_cmp_gt0000)
     LUT3:I0->O            8   0.094   1.107  gb80_cpu/gb80_alu/_old_intermediate_result2_21<1>11 (gb80_cpu/gb80_alu/N2)
     LUT6:I0->O            2   0.094   0.715  gb80_cpu/gb80_alu/_old_intermediate_result2_21<2>191 (gb80_cpu/gb80_alu/_old_intermediate_result2_21<2>)
     LUT5:I2->O            3   0.094   0.984  gb80_cpu/gb80_alu/alu_data_out_2_mux0000200 (gb80_cpu/alu_data_out<2>)
     LUT6:I1->O            8   0.094   0.748  gb80_cpu/data_bus<2>LogicTrst (gb80_cpu/data_bus<2>)
     LUT6:I3->O           24   0.094   0.832  gb80_cpu/alu_data1_in<2>1 (gb80_cpu/alu_data1_in<2>)
     LUT3:I0->O            3   0.094   0.491  gb80_cpu/gb80_alu/Madd__old_result_low_15_cy<2>11 (gb80_cpu/gb80_alu/Madd__old_result_low_15_cy<2>)
     LUT2:I1->O            2   0.094   0.581  gb80_cpu/gb80_alu/Madd__old_result_low_15_xor<3>11 (gb80_cpu/gb80_alu/_old_result_low_15<3>)
     LUT2:I0->O            1   0.094   0.789  gb80_cpu/gb80_alu/alu_data_out_3_mux0000197 (gb80_cpu/gb80_alu/alu_data_out_3_mux0000197)
     LUT5:I1->O            4   0.094   0.592  gb80_cpu/gb80_alu/alu_data_out_3_mux0000208 (gb80_cpu/alu_data_out<3>)
     LUT6:I4->O            8   0.094   0.748  gb80_cpu/data_bus<3>LogicTrst82 (gb80_cpu/data_bus<3>)
     LUT6:I3->O           23   0.094   0.693  gb80_cpu/alu_data1_in<3>1 (gb80_cpu/alu_data1_in<3>)
     LUT2:I0->O            8   0.094   0.748  gb80_cpu/gb80_alu/Msub_intermediate_result1_sub0000_cy<3>11 (gb80_cpu/gb80_alu/Msub_intermediate_result1_sub0000_cy<3>)
     LUT6:I3->O            4   0.094   0.592  gb80_cpu/gb80_alu/old_intermediate_result2_21_mux0000<5>1 (gb80_cpu/gb80_alu/old_intermediate_result2_21_mux0000<5>)
     LUT2:I0->O            4   0.094   1.085  gb80_cpu/gb80_alu/Maddsub_old_intermediate_result2_21_share0000_lut<5>1 (gb80_cpu/gb80_alu/Maddsub_old_intermediate_result2_21_share0000_lut<5>)
     LUT6:I0->O            2   0.094   0.715  gb80_cpu/gb80_alu/_old_intermediate_result2_21<5> (gb80_cpu/gb80_alu/_old_intermediate_result2_21<5>)
     LUT5:I2->O            4   0.094   0.592  gb80_cpu/gb80_alu/alu_data_out_5_mux0000238 (gb80_cpu/alu_data_out<5>)
     LUT6:I4->O            8   0.094   0.614  gb80_cpu/data_bus<5>LogicTrst98 (gb80_cpu/data_bus<5>)
     LUT6:I4->O           21   0.094   0.818  gb80_cpu/alu_data0_in<5>1 (gb80_cpu/alu_data0_in<5>)
     LUT6:I3->O            1   0.094   0.480  gb80_cpu/gb80_alu/alu_data_out_1_mux0000135 (gb80_cpu/gb80_alu/alu_data_out_1_mux0000135)
     LUT5:I4->O            1   0.094   0.576  gb80_cpu/gb80_alu/alu_data_out_1_mux0000181 (gb80_cpu/gb80_alu/alu_data_out_1_mux0000181)
     LUT5:I3->O            1   0.094   0.789  gb80_cpu/gb80_alu/alu_data_out_1_mux0000207 (gb80_cpu/gb80_alu/alu_data_out_1_mux0000207)
     LUT5:I1->O            3   0.094   0.984  gb80_cpu/gb80_alu/alu_data_out_1_mux0000248 (gb80_cpu/alu_data_out<1>)
     LUT6:I1->O            8   0.094   0.748  gb80_cpu/data_bus<1>LogicTrst (gb80_cpu/data_bus<1>)
     LUT6:I3->O           29   0.094   0.916  gb80_cpu/alu_data1_in<1>1 (gb80_cpu/alu_data1_in<1>)
     LUT4:I0->O            5   0.094   0.502  gb80_cpu/gb80_alu/Madd__old_result_low_17_cy<3>11 (gb80_cpu/gb80_alu/Madd__old_result_low_17_cy<3>)
     LUT2:I1->O            2   0.094   0.978  gb80_cpu/gb80_alu/Madd__old_result_high_18_Madd_Madd_xor<0>11 (gb80_cpu/gb80_alu/_old_result_high_18<0>)
     LUT5:I0->O            1   0.094   1.069  gb80_cpu/gb80_alu/alu_data_out_4_mux0000165 (gb80_cpu/gb80_alu/alu_data_out_4_mux0000165)
     LUT6:I0->O            4   0.094   0.592  gb80_cpu/gb80_alu/alu_data_out_4_mux0000198 (gb80_cpu/alu_data_out<4>)
     LUT6:I4->O            8   0.094   0.748  gb80_cpu/data_bus<4>LogicTrst65 (gb80_cpu/data_bus<4>)
     LUT6:I3->O           36   0.094   0.917  gb80_cpu/alu_data1_in<4>1 (gb80_cpu/alu_data1_in<4>)
     LUT6:I2->O            2   0.094   0.485  gb80_cpu/gb80_alu/_old_intermediate_result1_20<7>1 (gb80_cpu/gb80_alu/_old_intermediate_result1_20<7>)
     LUT5:I4->O            3   0.094   0.587  gb80_cpu/gb80_alu/old_intermediate_result2_21_mux0000<7>1 (gb80_cpu/gb80_alu/old_intermediate_result2_21_mux0000<7>)
     LUT2:I0->O            3   0.094   0.800  gb80_cpu/gb80_alu/Maddsub_old_intermediate_result2_21_share0000_lut<7>1 (gb80_cpu/gb80_alu/Maddsub_old_intermediate_result2_21_share0000_lut<7>)
     LUT6:I2->O            1   0.094   0.480  gb80_cpu/gb80_alu/_old_intermediate_result2_21<7>_SW0 (N714)
     LUT5:I4->O            2   0.094   0.581  gb80_cpu/gb80_alu/_old_intermediate_result2_21<7> (gb80_cpu/gb80_alu/_old_intermediate_result2_21<7>)
     LUT6:I4->O            1   0.094   0.710  gb80_cpu/gb80_alu/alu_data_out_7_mux0000228 (gb80_cpu/gb80_alu/alu_data_out_7_mux0000228)
     LUT3:I0->O            4   0.094   0.989  gb80_cpu/gb80_alu/alu_data_out_7_mux0000249 (gb80_cpu/alu_data_out<7>)
     LUT6:I1->O           16   0.094   0.792  gb80_cpu/data_bus<7>LogicTrst (gb80_cpu/data_bus<7>)
     LUT6:I3->O           21   0.094   0.897  gb80_cpu/alu_data1_in<7>1 (gb80_cpu/alu_data1_in<7>)
     LUT5:I1->O            2   0.094   0.978  gb80_cpu/gb80_alu/alu_data_out_0_mux0000173 (gb80_cpu/alu_data_out<0>)
     LUT6:I1->O           16   0.094   0.562  gb80_cpu/data_bus<0>LogicTrst (gb80_cpu/data_bus<0>)
     LUT6:I5->O            1   0.094   0.000  gb80_cpu/data_buf/q_mux0000<0>1 (gb80_cpu/data_buf/q_mux0000<0>)
     FDCE:D                   -0.018          gb80_cpu/data_buf/q_0
    ----------------------------------------
    Total                     51.828ns (6.841ns logic, 44.987ns route)
                                       (13.2% logic, 86.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cicon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 7.645ns (frequency: 130.804MHz)
  Total number of paths / destination ports: 12384 / 4530
-------------------------------------------------------------------------
Delay:               7.645ns (Levels of Logic = 8)
  Source:            cila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36 (RAM)
  Destination:       cicon/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      cicon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: cicon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: cila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36 to cicon/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAL->DOA0    1   2.180   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[117].u_ramb36/U_RAMB36 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<234>)
     LUT6:I1->O            1   0.094   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_1714 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_1714)
     LUT6:I1->O            1   0.094   0.973  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_124 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_124)
     LUT6:I1->O            1   0.094   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_71 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_71)
     MUXF7:I1->O           1   0.254   0.576  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_6_f7)
     LUT3:I1->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<7>1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.094   0.576  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'cila'
     begin scope: 'cicon'
     LUT6:I4->O            1   0.094   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                    -0.018          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      7.645ns (2.998ns logic, 4.647ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cicon/U0/iUPDATE_OUT'
  Clock period: 1.392ns (frequency: 718.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.392ns (Levels of Logic = 1)
  Source:            cicon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       cicon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      cicon/U0/iUPDATE_OUT rising
  Destination Clock: cicon/U0/iUPDATE_OUT rising

  Data Path: cicon/U0/U_ICON/U_iDATA_CMD to cicon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.471   0.347  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.238   0.336  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                    -0.018          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.392ns (0.709ns logic, 0.683ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ac97_bitclk'
  Clock period: 3.697ns (frequency: 270.490MHz)
  Total number of paths / destination ports: 1665 / 286
-------------------------------------------------------------------------
Delay:               3.697ns (Levels of Logic = 2)
  Source:            audio/framediv/counter_11 (FF)
  Destination:       audio/framediv/counter_14 (FF)
  Source Clock:      ac97_bitclk rising
  Destination Clock: ac97_bitclk rising

  Data Path: audio/framediv/counter_11 to audio/framediv/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.978  audio/framediv/counter_11 (audio/framediv/counter_11)
     LUT5:I0->O            1   0.094   1.069  audio/framediv/clock_out_cmp_eq000025 (audio/framediv/clock_out_cmp_eq000025)
     LUT6:I0->O           16   0.094   0.418  audio/framediv/clock_out_cmp_eq000053 (audio/framediv/clock_out_cmp_eq0000)
     FDR:R                     0.573          audio/framediv/counter_0
    ----------------------------------------
    Total                      3.697ns (1.232ns logic, 2.465ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio/freq3div/clock_out1'
  Clock period: 4.452ns (frequency: 224.618MHz)
  Total number of paths / destination ports: 557 / 40
-------------------------------------------------------------------------
Delay:               4.452ns (Levels of Logic = 3)
  Source:            audio/wp/freq_counter_9 (FF)
  Destination:       audio/wp/freq_counter_1 (FF)
  Source Clock:      audio/freq3div/clock_out1 rising
  Destination Clock: audio/freq3div/clock_out1 rising

  Data Path: audio/wp/freq_counter_9 to audio/wp/freq_counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   1.074  audio/wp/freq_counter_9 (audio/wp/freq_counter_9)
     LUT6:I0->O            1   0.094   1.069  audio/wp/upper_half_cmp_eq000012412_SW0 (N1123)
     LUT6:I0->O            4   0.094   0.592  audio/wp/upper_half_cmp_eq000012412 (audio/wp/upper_half_cmp_eq000012412)
     LUT5:I3->O           11   0.094   0.391  audio/wp/Mcount_freq_counter_val1 (audio/wp/Mcount_freq_counter_val)
     FDR:R                     0.573          audio/wp/freq_counter_1
    ----------------------------------------
    Total                      4.452ns (1.326ns logic, 3.126ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio/lendiv/clock_out1'
  Clock period: 3.925ns (frequency: 254.777MHz)
  Total number of paths / destination ports: 495 / 54
-------------------------------------------------------------------------
Delay:               3.925ns (Levels of Logic = 3)
  Source:            audio/ch1/len_counter_2 (FF)
  Destination:       audio/ch1/len_counter_0 (FF)
  Source Clock:      audio/lendiv/clock_out1 rising
  Destination Clock: audio/lendiv/clock_out1 rising

  Data Path: audio/ch1/len_counter_2 to audio/ch1/len_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   1.080  audio/ch1/len_counter_2 (audio/ch1/len_counter_2)
     LUT6:I0->O            1   0.094   0.710  audio/ch1/len_counter_cmp_le00002 (audio/ch1/len_counter_cmp_le00001)
     LUT5:I2->O            1   0.094   0.789  audio/ch1/len_counter_cmp_le00001 (audio/ch1/len_counter_cmp_le00002)
     LUT6:I2->O            9   0.094   0.380  audio/ch1/len_counter_cmp_le000021 (audio/ch1/len_counter_cmp_le0000)
     FDRE:CE                   0.213          audio/ch1/len_counter_0
    ----------------------------------------
    Total                      3.925ns (0.966ns logic, 2.959ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio/freq12div/clock_out1'
  Clock period: 5.435ns (frequency: 183.993MHz)
  Total number of paths / destination ports: 2564 / 32
-------------------------------------------------------------------------
Delay:               5.435ns (Levels of Logic = 5)
  Source:            audio/ch1/freq_counter_7 (FF)
  Destination:       audio/ch1/reg_level_0 (FF)
  Source Clock:      audio/freq12div/clock_out1 rising
  Destination Clock: audio/freq12div/clock_out1 rising

  Data Path: audio/ch1/freq_counter_7 to audio/ch1/reg_level_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.471   1.096  audio/ch1/freq_counter_7 (audio/ch1/freq_counter_7)
     LUT6:I0->O            1   0.094   1.069  audio/ch1/reg_level_mux0000<0>11281 (audio/ch1/reg_level_mux0000<0>11281)
     LUT6:I0->O            1   0.094   0.973  audio/ch1/reg_level_mux0000<0>11428 (audio/ch1/reg_level_mux0000<0>11428)
     LUT5:I0->O           14   0.094   0.551  audio/ch1/reg_level_mux0000<0>11438 (audio/ch1/N59)
     LUT6:I5->O            4   0.094   0.805  audio/ch1/reg_level_mux0000<0>4 (audio/ch1/N77)
     LUT6:I2->O            1   0.094   0.000  audio/ch1/reg_level_mux0000<3>1 (audio/ch1/reg_level_mux0000<3>)
     FD:D                     -0.018          audio/ch1/reg_level_3
    ----------------------------------------
    Total                      5.435ns (0.941ns logic, 4.494ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio/sweepdiv/clock_out1'
  Clock period: 4.732ns (frequency: 211.327MHz)
  Total number of paths / destination ports: 2303 / 51
-------------------------------------------------------------------------
Delay:               4.732ns (Levels of Logic = 6)
  Source:            audio/ch1/num_sweeps_done_1 (FF)
  Destination:       audio/ch1/true_freq_0 (FF)
  Source Clock:      audio/sweepdiv/clock_out1 rising
  Destination Clock: audio/sweepdiv/clock_out1 rising

  Data Path: audio/ch1/num_sweeps_done_1 to audio/ch1/true_freq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.471   1.091  audio/ch1/num_sweeps_done_1 (audio/ch1/num_sweeps_done_1)
     LUT6:I0->O            1   0.094   0.000  audio/ch1/true_freq_cmp_ge000011 (audio/ch1/true_freq_cmp_ge00001)
     MUXF7:I1->O           7   0.254   0.743  audio/ch1/true_freq_cmp_ge00001_f7 (audio/ch1/true_freq_cmp_ge0000)
     LUT6:I3->O            3   0.094   0.491  audio/ch1/num_sweeps_done_not0001311 (audio/ch1/N83)
     LUT4:I3->O            1   0.094   0.576  audio/ch1/true_freq_mux0000<7>1_SW0 (N436)
     LUT6:I4->O           12   0.094   0.636  audio/ch1/true_freq_mux0000<7>1 (audio/ch1/N01)
     LUT5:I3->O            1   0.094   0.000  audio/ch1/true_freq_mux0000<0>1 (audio/ch1/true_freq_mux0000<0>)
     FDE:D                    -0.018          audio/ch1/true_freq_0
    ----------------------------------------
    Total                      4.732ns (1.195ns logic, 3.537ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio/envdiv/clock_out'
  Clock period: 3.944ns (frequency: 253.550MHz)
  Total number of paths / destination ports: 178 / 26
-------------------------------------------------------------------------
Delay:               3.944ns (Levels of Logic = 4)
  Source:            audio/ch1/env_counter_1 (FF)
  Destination:       audio/ch1/env_counter_4 (FF)
  Source Clock:      audio/envdiv/clock_out rising
  Destination Clock: audio/envdiv/clock_out rising

  Data Path: audio/ch1/env_counter_1 to audio/ch1/env_counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.471   0.732  audio/ch1/env_counter_1 (audio/ch1/env_counter_1)
     LUT4:I1->O            1   0.094   0.480  audio/ch1/reg_vol_cmp_ne0000_SW0 (N285)
     LUT5:I4->O            3   0.094   0.800  audio/ch1/reg_vol_cmp_ne0000 (audio/ch1/reg_vol_cmp_ne0000)
     LUT5:I1->O            4   0.094   1.085  audio/ch1/env_counter_mux0000<0>131 (audio/ch1/N72)
     LUT6:I0->O            1   0.094   0.000  audio/ch1/env_counter_mux0000<0>11 (audio/ch1/env_counter_mux0000<0>1)
     FD:D                     -0.018          audio/ch1/env_counter_4
    ----------------------------------------
    Total                      3.944ns (0.847ns logic, 3.097ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio/framediv/clock_out'
  Clock period: 2.290ns (frequency: 436.681MHz)
  Total number of paths / destination ports: 60 / 21
-------------------------------------------------------------------------
Delay:               2.290ns (Levels of Logic = 1)
  Source:            audio/envdiv/counter_3 (FF)
  Destination:       audio/envdiv/counter_3 (FF)
  Source Clock:      audio/framediv/clock_out rising
  Destination Clock: audio/framediv/clock_out rising

  Data Path: audio/envdiv/counter_3 to audio/envdiv/counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.471   0.800  audio/envdiv/counter_3 (audio/envdiv/counter_3)
     LUT4:I0->O            4   0.094   0.352  audio/envdiv/clock_out_cmp_eq00001 (audio/envdiv/clock_out_cmp_eq0000)
     FDR:R                     0.573          audio/envdiv/counter_0
    ----------------------------------------
    Total                      2.290ns (1.138ns logic, 1.152ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_27MHZ_FPGA'
  Clock period: 33.352ns (frequency: 29.983MHz)
  Total number of paths / destination ports: 12354172 / 2443
-------------------------------------------------------------------------
Delay:               14.294ns (Levels of Logic = 13)
  Source:            gpu/converter/dvi_sync/y_2 (FF)
  Destination:       gpu/dvi/ODDR_dvi_d_0 (FF)
  Source Clock:      CLK_27MHZ_FPGA rising 1.2X
  Destination Clock: CLK_27MHZ_FPGA falling 1.2X

  Data Path: gpu/converter/dvi_sync/y_2 to gpu/dvi/ODDR_dvi_d_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.471   0.759  gpu/converter/dvi_sync/y_2 (gpu/converter/dvi_sync/y_2)
     LUT3:I0->O            4   0.094   0.592  gpu/converter/Msub_buffer_pos_sub0000_xor<6>121 (gpu/N6721)
     LUT5:I3->O            4   0.094   0.496  gpu/converter/Msub_buffer_pos_sub0000_xor<8>111 (gpu/N297)
     LUT4:I3->O            6   0.094   0.363  gpu/converter/Msub_buffer_pos_sub0000_xor<11>151 (gpu/N6221)
     DSP48E:B11->P7        1   3.646   0.973  gpu/converter/Mmult_buffer_pos_mult0001 (gpu/converter/buffer_pos_mult0001<7>)
     LUT5:I0->O            1   0.094   0.000  gpu/converter/Madd_buffer_pos_lut<7> (gpu/converter/Madd_buffer_pos_lut<7>)
     MUXCY:S->O            1   0.372   0.000  gpu/converter/Madd_buffer_pos_cy<7> (gpu/converter/Madd_buffer_pos_cy<7>)
     XORCY:CI->O          50   0.357   0.707  gpu/converter/Madd_buffer_pos_xor<8> (gpu/converter/buffer_pos<8>)
     LUT3:I1->O           64   0.094   1.202  gpu/converter/b2_addr<8>1 (gpu/converter/b2_addr<8>)
     LUT6:I0->O            1   0.094   0.973  gpu/inst_LPM_MUX3_134 (gpu/inst_LPM_MUX3_134)
     LUT6:I1->O            1   0.094   0.973  gpu/inst_LPM_MUX3_81 (gpu/inst_LPM_MUX3_81)
     LUT6:I1->O            1   0.094   0.000  gpu/inst_LPM_MUX3_3 (gpu/inst_LPM_MUX3_3)
     MUXF7:I1->O           1   0.254   0.480  gpu/inst_LPM_MUX3_2_f7 (gpu/converter/b2_dout<1>)
     LUT4:I3->O           12   0.094   0.396  gpu/pixel_b<1>1 (gpu/pixel_b<1>)
     ODDR:D1                   0.434          gpu/dvi/ODDR_dvi_d_1
    ----------------------------------------
    Total                     14.294ns (6.380ns logic, 7.914ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 1.614ns (frequency: 619.579MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            gpu/setup/idelay_ctrl_mod/rst200_sync_r_23 (FF)
  Destination:       gpu/setup/idelay_ctrl_mod/rst200_sync_r_24 (FF)
  Source Clock:      USER_CLK rising 2.0X
  Destination Clock: USER_CLK rising 2.0X

  Data Path: gpu/setup/idelay_ctrl_mod/rst200_sync_r_23 to gpu/setup/idelay_ctrl_mod/rst200_sync_r_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.471   0.336  gpu/setup/idelay_ctrl_mod/rst200_sync_r_23 (gpu/setup/idelay_ctrl_mod/rst200_sync_r_23)
     FDP:D                    -0.018          gpu/setup/idelay_ctrl_mod/rst200_sync_r_24
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cont/statediv/clock_out1'
  Clock period: 1.385ns (frequency: 722.022MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 0)
  Source:            cont/clk_out (FF)
  Destination:       cont/clk_out (FF)
  Source Clock:      cont/statediv/clock_out1 rising
  Destination Clock: cont/statediv/clock_out1 rising

  Data Path: cont/clk_out to cont/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.471   0.341  cont/clk_out (cont/clk_out)
     FDRS:R                    0.573          cont/clk_out
    ----------------------------------------
    Total                      1.385ns (1.044ns logic, 0.341ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_33MHZ_FPGA'
  Total number of paths / destination ports: 1327 / 494
-------------------------------------------------------------------------
Offset:              5.142ns (Levels of Logic = 7)
  Source:            GPIO_DIP_SW3 (PAD)
  Destination:       br_wram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination Clock: CLK_33MHZ_FPGA rising

  Data Path: GPIO_DIP_SW3 to br_wram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.721  GPIO_DIP_SW3_IBUF (GPIO_DIP_SW3_IBUF)
     LUT3:I0->O            1   0.094   0.480  cont_reg_in_cmp_eq0000_SW0 (N393)
     LUT6:I5->O            8   0.094   1.107  cont_reg_in_cmp_eq0000 (cont_reg_in_cmp_eq0000)
     LUT6:I0->O            1   0.094   0.000  data_ext<3>LogicTrst641 (data_ext<3>LogicTrst641)
     MUXF7:I1->O           1   0.254   0.576  data_ext<3>LogicTrst64_f7 (data_ext<3>LogicTrst64)
     LUT5:I3->O           57   0.094   0.468  data_ext<3>LogicTrst107 (data_ext<3>)
     begin scope: 'br_wram'
     RAMB36_EXP:DIA3           0.342          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------
    Total                      5.142ns (1.790ns logic, 3.352ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cicon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 663 / 652
-------------------------------------------------------------------------
Offset:              3.908ns (Levels of Logic = 5)
  Source:            cicon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       cila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE (FF)
  Destination Clock: cicon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: cicon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to cila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    3   0.000   0.491  U0/U_ICON/I_YES_BSCAN.U_BS/I_V5.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.094   0.916  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           24   0.094   0.698  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (CONTROL0<14>)
     end scope: 'cicon'
     begin scope: 'cila'
     LUT2:I0->O            1   0.094   0.480  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_OR_RST_RD_ROW_WIDE (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide_rst)
     LUT2:I1->O            8   0.094   0.374  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst)
     FDRE:R                    0.573          U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[7].U_FDRE
    ----------------------------------------
    Total                      3.908ns (0.949ns logic, 2.959ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cdiv/clock_out1'
  Total number of paths / destination ports: 758 / 99
-------------------------------------------------------------------------
Offset:              5.292ns (Levels of Logic = 8)
  Source:            GPIO_DIP_SW3 (PAD)
  Destination:       tima_module/TIMA/q_3 (FF)
  Destination Clock: cdiv/clock_out1 rising

  Data Path: GPIO_DIP_SW3 to tima_module/TIMA/q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.721  GPIO_DIP_SW3_IBUF (GPIO_DIP_SW3_IBUF)
     LUT3:I0->O            1   0.094   0.480  cont_reg_in_cmp_eq0000_SW0 (N393)
     LUT6:I5->O            8   0.094   1.107  cont_reg_in_cmp_eq0000 (cont_reg_in_cmp_eq0000)
     LUT6:I0->O            1   0.094   0.000  data_ext<3>LogicTrst641 (data_ext<3>LogicTrst641)
     MUXF7:I1->O           1   0.254   0.576  data_ext<3>LogicTrst64_f7 (data_ext<3>LogicTrst64)
     LUT5:I3->O           57   0.094   0.612  data_ext<3>LogicTrst107 (data_ext<3>)
     LUT6:I5->O            1   0.094   0.000  tima_module/_mux0000<3>_G (N1474)
     MUXF7:I1->O           1   0.254   0.000  tima_module/_mux0000<3> (tima_module/_mux0000<3>)
     FDCE:D                   -0.018          tima_module/TIMA/q_3
    ----------------------------------------
    Total                      5.292ns (1.796ns logic, 3.496ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ac97_bitclk'
  Total number of paths / destination ports: 2426 / 276
-------------------------------------------------------------------------
Offset:              4.332ns (Levels of Logic = 6)
  Source:            GPIO_DIP_SW3 (PAD)
  Destination:       audio/regs/NR12_3 (FF)
  Destination Clock: ac97_bitclk rising

  Data Path: GPIO_DIP_SW3 to audio/regs/NR12_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.721  GPIO_DIP_SW3_IBUF (GPIO_DIP_SW3_IBUF)
     LUT3:I0->O            1   0.094   0.480  cont_reg_in_cmp_eq0000_SW0 (N393)
     LUT6:I5->O            8   0.094   1.107  cont_reg_in_cmp_eq0000 (cont_reg_in_cmp_eq0000)
     LUT6:I0->O            1   0.094   0.000  data_ext<3>LogicTrst641 (data_ext<3>LogicTrst641)
     MUXF7:I1->O           1   0.254   0.576  data_ext<3>LogicTrst64_f7 (data_ext<3>LogicTrst64)
     LUT5:I3->O           57   0.094   0.000  data_ext<3>LogicTrst107 (data_ext<3>)
     FDCE:D                   -0.018          audio/regs/NR12_3
    ----------------------------------------
    Total                      4.332ns (1.448ns logic, 2.884ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cont/statediv/clock_out1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.526ns (Levels of Logic = 2)
  Source:            HDR2_2_SM_8_N (PAD)
  Destination:       cont/ctrl_r (FF)
  Destination Clock: cont/statediv/clock_out1 rising

  Data Path: HDR2_2_SM_8_N to cont/ctrl_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.818   0.614  HDR2_2_SM_8_N_IBUF (HDR2_2_SM_8_N_IBUF)
     LUT3:I1->O            1   0.094   0.000  cont/ctrl_r_rstpot (cont/ctrl_r_rstpot)
     FD:D                     -0.018          cont/ctrl_r
    ----------------------------------------
    Total                      1.526ns (0.912ns logic, 0.614ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_27MHZ_FPGA'
  Total number of paths / destination ports: 30 / 19
-------------------------------------------------------------------------
Offset:              5.328ns (Levels of Logic = 4)
  Source:            gpu/converter/dvi_sync/y_8 (FF)
  Destination:       dvi_de (PAD)
  Source Clock:      CLK_27MHZ_FPGA rising 1.2X

  Data Path: gpu/converter/dvi_sync/y_8 to dvi_de
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.471   0.822  gpu/converter/dvi_sync/y_8 (gpu/converter/dvi_sync/y_8)
     LUT4:I0->O            2   0.094   0.485  gpu/converter/dvi_sync/border21 (gpu/converter/dvi_sync/N5)
     LUT4:I3->O            1   0.094   0.480  gpu/converter/blank_b_SW0 (N148)
     LUT6:I5->O            1   0.094   0.336  gpu/converter/blank_b (dvi_de_OBUF)
     OBUF:I->O                 2.452          dvi_de_OBUF (dvi_de)
    ----------------------------------------
    Total                      5.328ns (3.205ns logic, 2.123ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_33MHZ_FPGA'
  Total number of paths / destination ports: 185 / 6
-------------------------------------------------------------------------
Offset:              9.114ns (Levels of Logic = 8)
  Source:            lcd/count_23 (FF)
  Destination:       LCD_FPGA_E (PAD)
  Source Clock:      CLK_33MHZ_FPGA rising

  Data Path: lcd/count_23 to LCD_FPGA_E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.471   0.811  lcd/count_23 (lcd/count_23)
     LUT4:I0->O            1   0.094   0.480  lcd/state_cmp_eq00001_SW0 (N498)
     LUT6:I5->O            3   0.094   0.984  lcd/state_cmp_eq00001 (lcd/N6)
     LUT6:I1->O            6   0.094   0.363  lcd/state_cmp_eq000111 (lcd/N5)
     MUXF7:S->O            2   0.329   0.794  lcd/state_cmp_eq00021_f7 (lcd/N7)
     LUT6:I2->O           15   0.094   1.050  lcd/state_cmp_eq00031 (lcd/state_cmp_eq0003)
     LUT6:I1->O            1   0.094   0.480  lcd/control<0>50_SW0 (N1157)
     LUT6:I5->O            1   0.094   0.336  lcd/control<0>50 (LCD_FPGA_E_OBUF)
     OBUF:I->O                 2.452          LCD_FPGA_E_OBUF (LCD_FPGA_E)
    ----------------------------------------
    Total                      9.114ns (3.816ns logic, 5.298ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ac97_bitclk'
  Total number of paths / destination ports: 8225 / 4
-------------------------------------------------------------------------
Offset:              13.641ns (Levels of Logic = 15)
  Source:            audio/regs/NR32_5 (FF)
  Destination:       ac97_sdata_out (PAD)
  Source Clock:      ac97_bitclk rising

  Data Path: audio/regs/NR32_5 to ac97_sdata_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.471   0.620  audio/regs/NR32_5 (audio/regs/NR32_5)
     LUT3:I1->O           17   0.094   1.157  audio/wp/level<2>1 (audio/ch3_level<2>)
     LUT6:I0->O           12   0.094   0.770  audio/gen/source/ac97_out_slot3<0>151 (audio/gen/source/ac97_out_slot3<0>_bdd30)
     LUT6:I3->O            2   0.094   0.715  audio/gen/source/ac97_out_slot3<10>521 (audio/gen/source/ac97_out_slot3<10>_bdd90)
     LUT6:I3->O            1   0.094   0.000  audio/gen/source/ac97_out_slot4<10>14174_F (N1457)
     MUXF7:I0->O           1   0.251   0.973  audio/gen/source/ac97_out_slot4<10>14174 (audio/gen/source/ac97_out_slot4<10>14174)
     LUT6:I1->O            1   0.094   0.000  audio/gen/source/ac97_out_slot4<10>14492_G (N1524)
     MUXF7:I1->O           4   0.254   0.592  audio/gen/source/ac97_out_slot4<10>14492 (audio/gen/source/ac97_out_slot4<10>_bdd8)
     LUT3:I1->O            4   0.094   0.726  audio/gen/source/ac97_out_slot4<11>71 (audio/gen/source/ac97_out_slot4<11>_bdd8)
     LUT6:I3->O            2   0.094   0.794  audio/gen/link/Mmux_ac97_sdata_out_162_SW0 (N1141)
     LUT5:I1->O            1   0.094   0.973  audio/gen/link/Mmux_ac97_sdata_out_162 (audio/gen/link/Mmux_ac97_sdata_out_162)
     LUT6:I1->O            1   0.094   0.789  audio/gen/link/Mmux_ac97_sdata_out_11 (audio/gen/link/Mmux_ac97_sdata_out_11)
     LUT4:I0->O            1   0.094   0.000  audio/gen/link/Mmux_ac97_sdata_out_6 (audio/gen/link/Mmux_ac97_sdata_out_6)
     MUXF7:I1->O           1   0.254   0.480  audio/gen/link/Mmux_ac97_sdata_out_5_f7 (audio/gen/link/Mmux_ac97_sdata_out_5_f7)
     LUT2:I1->O            1   0.094   0.336  audio/gen/link/curbit<7>1 (ac97_sdata_out_OBUF)
     OBUF:I->O                 2.452          ac97_sdata_out_OBUF (ac97_sdata_out)
    ----------------------------------------
    Total                     13.641ns (4.716ns logic, 8.925ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cdiv/clock_out1'
  Total number of paths / destination ports: 146243 / 158
-------------------------------------------------------------------------
Offset:              14.102ns (Levels of Logic = 14)
  Source:            gb80_cpu/inst_reg/q_7 (FF)
  Destination:       flash_a<13> (PAD)
  Source Clock:      cdiv/clock_out1 rising

  Data Path: gb80_cpu/inst_reg/q_7 to flash_a<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            72   0.471   0.711  gb80_cpu/inst_reg/q_7 (gb80_cpu/inst_reg/q_7)
     LUT2:I0->O           18   0.094   0.573  gb80_cpu/gb80_decode/old_m_cycles_28_mux0000<2>52 (gb80_cpu/gb80_decode/N191)
     LUT6:I5->O            7   0.094   0.609  gb80_cpu/gb80_decode/rn_out_mux0000<0>1211 (gb80_cpu/gb80_decode/N213)
     LUT5:I3->O            4   0.094   0.496  gb80_cpu/gb80_decode/A_data_gate_mux0000111 (gb80_cpu/gb80_decode/N140)
     LUT5:I4->O            1   0.094   0.576  gb80_cpu/gb80_decode/data_buf_load_mux0000111 (gb80_cpu/gb80_decode/N124)
     LUT5:I3->O            2   0.094   1.074  gb80_cpu/gb80_decode/addr_buf_write_ext_mux000012 (gb80_cpu/gb80_decode/N89)
     LUT6:I0->O            1   0.094   0.000  gb80_cpu/gb80_decode/addr_buf_write_ext392_SW02 (gb80_cpu/gb80_decode/addr_buf_write_ext392_SW01)
     MUXF7:I0->O           1   0.251   0.789  gb80_cpu/gb80_decode/addr_buf_write_ext392_SW0_f7 (N1161)
     LUT6:I2->O           27   0.094   1.195  gb80_cpu/gb80_decode/addr_buf_write_ext392 (gb80_cpu/addr_buf_write_ext)
     LUT6:I0->O           23   0.094   1.090  Madd_cart_address_lut<12>LogicTrst1 (Madd_cart_address_lut<12>)
     LUT5:I0->O            2   0.094   0.485  addr_in_cart_cmp_le000128 (addr_in_cart_cmp_le000128)
     LUT5:I4->O           12   0.094   0.770  addr_in_cart_cmp_le0001233 (addr_in_cart_cmp_le0001)
     LUT3:I0->O            6   0.094   1.096  addr_in_cart1 (addr_in_cart)
     LUT6:I0->O            1   0.094   0.336  flash_a<13>1 (flash_a_13_OBUF)
     OBUF:I->O                 2.452          flash_a_13_OBUF (flash_a<13>)
    ----------------------------------------
    Total                     14.102ns (4.302ns logic, 9.800ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cont/statediv/clock_out1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.264ns (Levels of Logic = 1)
  Source:            cont/clk_out (FF)
  Destination:       HDR2_6_SM_7_N (PAD)
  Source Clock:      cont/statediv/clock_out1 rising

  Data Path: cont/clk_out to HDR2_6_SM_7_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.471   0.341  cont/clk_out (cont/clk_out)
     OBUF:I->O                 2.452          HDR2_6_SM_7_N_OBUF (HDR2_6_SM_7_N)
    ----------------------------------------
    Total                      3.264ns (2.923ns logic, 0.341ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'audio/freq12div/clock_out1'
  Total number of paths / destination ports: 5518 / 1
-------------------------------------------------------------------------
Offset:              13.472ns (Levels of Logic = 14)
  Source:            audio/ch1/reg_level_2 (FF)
  Destination:       ac97_sdata_out (PAD)
  Source Clock:      audio/freq12div/clock_out1 rising

  Data Path: audio/ch1/reg_level_2 to ac97_sdata_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.471   0.593  audio/ch1/reg_level_2 (audio/ch1/reg_level_2)
     LUT2:I1->O            4   0.094   1.085  audio/ch1/level<2>1 (audio/ch1_level<2>)
     LUT6:I0->O            1   0.094   0.000  audio/gen/source/ac97_out_slot3<0>1711 (audio/gen/source/ac97_out_slot3<0>171)
     MUXF7:I1->O           2   0.254   0.978  audio/gen/source/ac97_out_slot3<0>171_f7 (audio/gen/source/ac97_out_slot3<0>_bdd19)
     LUT6:I1->O            1   0.094   0.710  audio/gen/source/ac97_out_slot3<0>676 (audio/gen/source/ac97_out_slot3<0>676)
     LUT6:I3->O            1   0.094   0.973  audio/gen/source/ac97_out_slot3<0>6145 (audio/gen/source/ac97_out_slot3<0>6145)
     LUT6:I1->O            7   0.094   0.609  audio/gen/source/ac97_out_slot3<0>6524 (audio/gen/source/ac97_out_slot3<0>_bdd6)
     LUT3:I1->O            3   0.094   0.721  audio/gen/source/ac97_out_slot3<11>51 (audio/gen/source/ac97_out_slot3<11>_bdd5)
     LUT6:I3->O            1   0.094   0.973  audio/gen/link/Mmux_ac97_sdata_out_151_SW0 (N1153)
     LUT6:I1->O            1   0.094   0.973  audio/gen/link/Mmux_ac97_sdata_out_151 (audio/gen/link/Mmux_ac97_sdata_out_151)
     LUT6:I1->O            1   0.094   0.576  audio/gen/link/Mmux_ac97_sdata_out_10 (audio/gen/link/Mmux_ac97_sdata_out_10)
     LUT4:I2->O            1   0.094   0.000  audio/gen/link/Mmux_ac97_sdata_out_6 (audio/gen/link/Mmux_ac97_sdata_out_6)
     MUXF7:I1->O           1   0.254   0.480  audio/gen/link/Mmux_ac97_sdata_out_5_f7 (audio/gen/link/Mmux_ac97_sdata_out_5_f7)
     LUT2:I1->O            1   0.094   0.336  audio/gen/link/curbit<7>1 (ac97_sdata_out_OBUF)
     OBUF:I->O                 2.452          ac97_sdata_out_OBUF (ac97_sdata_out)
    ----------------------------------------
    Total                     13.472ns (4.465ns logic, 9.007ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'audio/freq3div/clock_out1'
  Total number of paths / destination ports: 3156 / 1
-------------------------------------------------------------------------
Offset:              13.769ns (Levels of Logic = 15)
  Source:            audio/wp/reg_level_2 (FF)
  Destination:       ac97_sdata_out (PAD)
  Source Clock:      audio/freq3div/clock_out1 rising

  Data Path: audio/wp/reg_level_2 to ac97_sdata_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.471   0.748  audio/wp/reg_level_2 (audio/wp/reg_level_2)
     LUT3:I0->O           17   0.094   1.157  audio/wp/level<2>1 (audio/ch3_level<2>)
     LUT6:I0->O           12   0.094   0.770  audio/gen/source/ac97_out_slot3<0>151 (audio/gen/source/ac97_out_slot3<0>_bdd30)
     LUT6:I3->O            2   0.094   0.715  audio/gen/source/ac97_out_slot3<10>521 (audio/gen/source/ac97_out_slot3<10>_bdd90)
     LUT6:I3->O            1   0.094   0.000  audio/gen/source/ac97_out_slot4<10>14174_F (N1457)
     MUXF7:I0->O           1   0.251   0.973  audio/gen/source/ac97_out_slot4<10>14174 (audio/gen/source/ac97_out_slot4<10>14174)
     LUT6:I1->O            1   0.094   0.000  audio/gen/source/ac97_out_slot4<10>14492_G (N1524)
     MUXF7:I1->O           4   0.254   0.592  audio/gen/source/ac97_out_slot4<10>14492 (audio/gen/source/ac97_out_slot4<10>_bdd8)
     LUT3:I1->O            4   0.094   0.726  audio/gen/source/ac97_out_slot4<11>71 (audio/gen/source/ac97_out_slot4<11>_bdd8)
     LUT6:I3->O            2   0.094   0.794  audio/gen/link/Mmux_ac97_sdata_out_162_SW0 (N1141)
     LUT5:I1->O            1   0.094   0.973  audio/gen/link/Mmux_ac97_sdata_out_162 (audio/gen/link/Mmux_ac97_sdata_out_162)
     LUT6:I1->O            1   0.094   0.789  audio/gen/link/Mmux_ac97_sdata_out_11 (audio/gen/link/Mmux_ac97_sdata_out_11)
     LUT4:I0->O            1   0.094   0.000  audio/gen/link/Mmux_ac97_sdata_out_6 (audio/gen/link/Mmux_ac97_sdata_out_6)
     MUXF7:I1->O           1   0.254   0.480  audio/gen/link/Mmux_ac97_sdata_out_5_f7 (audio/gen/link/Mmux_ac97_sdata_out_5_f7)
     LUT2:I1->O            1   0.094   0.336  audio/gen/link/curbit<7>1 (ac97_sdata_out_OBUF)
     OBUF:I->O                 2.452          ac97_sdata_out_OBUF (ac97_sdata_out)
    ----------------------------------------
    Total                     13.769ns (4.716ns logic, 9.053ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cicon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 365 / 35
-------------------------------------------------------------------------
Offset:              3.313ns (Levels of Logic = 4)
  Source:            cicon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:       cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[3].I_NO_RPM.U_SRLD:CDI (PAD)
  Source Clock:      cicon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: cicon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to cila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[3].I_NO_RPM.U_SRLD:CDI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.471   0.877  U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (U0/U_ICON/U_CMD/iTARGET<8>)
     LUT4:I0->O            2   0.094   0.715  U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT (U0/U_ICON/iCOMMAND_SEL<9>)
     LUT4:I1->O          163   0.094   0.632  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE (CONTROL0<29>)
     end scope: 'cicon'
     begin scope: 'cila'
     LUT2:I1->O            1   0.094   0.336  U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_BRK0 (U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/cfg_data<1>)
    CFGLUT5:CDI                0.000          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[9].U_M/U_MU/I_MUT_RANGEX.U_match/U_VARX.U_MLOWER/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[3].I_NO_RPM.U_SRLD
    ----------------------------------------
    Total                      3.313ns (0.753ns logic, 2.560ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 66 / 65
-------------------------------------------------------------------------
Delay:               2.788ns (Levels of Logic = 1)
  Source:            gpu/dvi/delay_n:DATAOUT (PAD)
  Destination:       dvi_xclk_n (PAD)

  Data Path: gpu/dvi/delay_n:DATAOUT to dvi_xclk_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        1   0.000   0.336  gpu/dvi/delay_n (dvi_xclk_n_OBUF)
     OBUF:I->O                 2.452          dvi_xclk_n_OBUF (dvi_xclk_n)
    ----------------------------------------
    Total                      2.788ns (2.452ns logic, 0.336ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to cila.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to cila.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to cicon.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to cicon.


Total REAL time to Xst completion: 172.00 secs
Total CPU time to Xst completion: 171.63 secs
 
--> 

Total memory usage is 572708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  267 (   0 filtered)
Number of infos    :   98 (   0 filtered)

