<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="nv40_pvpe.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">

<group name="pmpeg">
	<bitset name="pmpeg_intr" inline="yes">
		<bitfield pos="0" name="SYNC"/>
		<bitfield pos="4" name="UNK4" variants="NV50-"/>
		<bitfield pos="8" name="FETCH_DONE"/> <!-- GET == PUT -->
		<bitfield pos="16" name="ERROR"/>
		<bitfield pos="20" name="UNK20" variants="NV44-"/>
		<bitfield pos="24" name="FIFO_ERR" variants="NV31-"/>
	</bitset>
	<reg32 offset="0x000" name="INTR" type="pmpeg_intr"/>
	<reg32 offset="0x040" name="INTR_EN" type="pmpeg_intr"/>
	<reg32 offset="0x100" name="STATUS">
		<bitfield pos="0" name="UNK0"/>
		<bitfield pos="4" name="UNK4"/> <!-- fetch -->
		<bitfield pos="5" name="UNK5"/> <!-- 5, 6, 7/1 command - awaiting data? -->
		<bitfield pos="9" name="UNK9"/> <!-- 8, 9 command -->
		<bitfield pos="13" name="UNK13"/> <!-- 7/1, 8. 9, c, d command - awaiting data? -->
		<bitfield pos="14" name="UNK14"/> <!-- fetch -->
		<bitfield pos="15" name="UNK15"/> <!-- fetch -->
		<bitfield pos="24" name="UNK24"/> <!-- fetch -->
		<bitfield pos="25" name="UNK25"/> <!-- fetch -->
		<bitfield pos="26" name="UNK26"/> <!-- fetch -->
		<bitfield pos="29" name="UNK29"/> <!-- 7, a, b, f command -->
		<bitfield pos="30" name="UNK30"/> <!-- 7 command -->

	</reg32>
	<reg32 offset="0x104" name="MODE">
		<bitfield pos="0" name="IDCT_ENABLE"/>
		<bitfield pos="4" name="IQ_ENABLE" variants="NV17:NV31"/>
		<bitfield pos="8" name="UNK8"/> <!-- RO 1 -->
		<bitfield pos="12" name="UNK12" variants="NV17:NV31"/> <!-- RO 1 -->
		<bitfield pos="31" name="UNK31" variants="NV40-"/> <!-- RO 1 -->
	</reg32>
	<reg32 offset="0x110" name="ERROR_STATUS">
		<bitfield pos="0" name="INVALID_MMIO_ADDR"/> <!-- write to nonexistent or RO MMIO address -->
		<bitfield pos="1" name="INVALID_MMIO_VALUE"/> <!-- invalid value written to MMIO -->
		<bitfield pos="4" name="INVALID_CMD"/>
		<bitfield pos="5" name="INVALID_SIZE"/>
		<bitfield pos="6" name="INVALID_INTRA_DC_MULT"/> <!-- INTRA_DC_MULT set to 0 -->
		<bitfield pos="7" name="INVALID_QUANT_SCALE"/> <!-- QUANT_SCALE not 1-112 nor 128 -->
		<bitfield pos="8" name="INVALID_INTRA_DC_WEIGHT"/> <!-- tried to set IQ weight for DC intra coords to something other than 8 -->
		<bitfield pos="9" name="INVALID_IQ_WEIGHT"/> <!-- tried to set 0 IQ weight -->
		<bitfield pos="10" name="INVALID_DATA_UNK10"/> <!-- 71000001 -->
		<bitfield pos="11" name="UNK11"/> <!-- cmd a -->
		<bitfield pos="12" name="UNK12"/> <!-- cmd a -->
		<bitfield pos="13" name="INVALID_SEQUENCE_MB"/> <!-- cmd 8/9 not immediately followed by cmd a, or cmd a out of blue -->
		<bitfield pos="14" name="INVALID_SEQUENCE_MV"/> <!-- cmd c/d not immediately followed by cmd e, or cmd e out of blue -->
	</reg32>
	<reg32 offset="0x114" name="ERROR_CMD"/>
	<reg32 offset="0x118" name="ERROR_MMIO_ADDR"/>
	<reg32 offset="0x120" name="COMPAT_MODE" variants="NV31-"/> <!-- 17/ffff/0 -->
	<reg32 offset="0x130" name="FIFO_ERR" variants="NV31-">
		<bitfield pos="0" name="CLEAR"/>
		<bitfield pos="4" name="ILLEGAL_MTHD"/>
		<bitfield pos="5" name="ILLEGAL_VALUE"/>
	</reg32>
	<reg32 offset="0x134" name="FIFO_ERR_MTHD" variants="NV31-"/>
	<reg32 offset="0x138" name="FIFO_ERR_DATA" variants="NV31-"/>
	<reg32 offset="0x150" name="UNK250" variants="NV31-"/> <!-- RO 12 -->
	<reg32 offset="0x200" name="CONFIG"> <!-- 10000/ffffffff on pre-NV31, 30200/ffffffff on NV31+, ... -->
		<!-- variants tested on: NV17, NV31, NV40, NV42, NV44, NV50, NVA0 -->
		<bitfield pos="0" name="UNK0" variants="NV31-"/>
		<bitfield pos="6" name="UNK6" variants="NV44-"/>
		<bitfield pos="7" name="UNK7" variants="NV44-"/>
		<bitfield pos="8" name="ERROR_CHECK"/>
		<bitfield pos="9" name="UNK9" variants="NV31-"/>
		<bitfield pos="10" name="UNK10" variants="NV31-"/>
		<bitfield pos="11" name="UNK11" variants="NV31-"/>
		<bitfield pos="12" name="UNK12" variants="NV31-"/>
		<bitfield pos="13" name="UNK13" variants="NV84-"/>
		<bitfield pos="14" name="UNK14" variants="NV50-"/>
		<bitfield pos="15" name="UNK15" variants="NV40-"/>
		<bitfield pos="16" name="CMD_TARGET" variants="NV17:NV40">
			<value value="0" name="VRAM"/>
			<value value="1" name="AGP"/> <!-- or PCI? -->
		</bitfield>
		<bitfield pos="17" name="DATA_TARGET" variants="NV31:NV40">
			<value value="0" name="VRAM"/>
			<value value="1" name="AGP"/> <!-- or PCI? -->
		</bitfield>
		<bitfield low="16" high="17" name="CMD_TARGET" variants="NV40:NV50"/>
		<bitfield low="18" high="19" name="DATA_TARGET" variants="NV40:NV50"/>
		<bitfield pos="20" name="ENDIAN">
			<value value="0" name="LITTLE"/>
			<value value="1" name="BIG"/>
		</bitfield>
		<bitfield pos="21" name="UNK21" variants="NV31-"/>
		<bitfield pos="22" name="UNK22" variants="NV44-"/>
		<bitfield pos="23" name="UNK23" variants="NV44-"/>
		<bitfield pos="24" name="UNK24" variants="NV44-"/>
		<bitfield pos="25" name="UNK25" variants="NV44:NV50"/>
		<bitfield pos="25" name="UNK25" variants="NV84-"/>
		<bitfield pos="26" name="UNK26" variants="NV44:NV50"/>
	</reg32>
	<reg32 offset="0x208" name="INSTANCE" variants="NV31-"/> <!-- ffffffff -->
	<reg32 offset="0x210" name="UNK310"/> <!-- 1f/1f/0 -->
	<reg32 offset="0x214" name="UNK314"/> <!-- 0/ffff/0 -->
	<reg32 offset="0x218" name="CHANNEL_CUR" variants="NV44-"/>
	<reg32 offset="0x21c" name="CHANNEL_NEXT" variants="NV44-"/>
	<reg32 offset="0x220" name="CMD_OFFSET"/> <!-- ffffffc0 on pre-NV31, fffffffc NV31+ -->
	<reg32 offset="0x224" name="CMD_LIMIT"/> <!-- ffffffc0 on pre-NV31, fffffffc NV31+ -->
	<reg32 offset="0x228" name="CMD_PUT"/> <!-- ffffffc0 on pre-NV31, fffffffc NV31+ -->
	<reg32 offset="0x22c" name="ENABLE"/> <!-- 0/1/0 -->
	<reg32 offset="0x230" name="CMD_GET"/> <!-- RO -->
	<reg32 offset="0x234" name="CMD_BASE" variants="NV31:NV50"/> <!-- fffffffc -->
	<reg32 offset="0x240" name="SEQUENCE"/> <!-- RO -->
	<reg32 offset="0x250" name="UNK350"/> <!-- ffffffff -->
	<reg32 offset="0x254" name="UNK354"/> <!-- RO & funny -->
	<reg32 offset="0x260" name="DATA_BASE" variants="NV31:NV50"/>
	<reg32 offset="0x264" name="DATA_LIMIT" variants="NV31:NV50"/>
	<reg32 offset="0x268" name="DATA_OFFSET" variants="NV31-"/>
	<reg32 offset="0x26c" name="DATA_SIZE" variants="NV31-"/>
	<reg32 offset="0x270" name="IMAGE_BASE" variants="NV31:NV50"/>
	<reg32 offset="0x274" name="IMAGE_LIMIT" variants="NV31:NV50"/>
	<reg32 offset="0x278" name="PITCH" variants="NV31-">
		<bitfield low="5" high="11" name="PITCH" shr="5"/>
		<bitfield pos="16" name="UN16"/>
	</reg32>
	<reg32 offset="0x27c" name="SIZE" variants="NV31-">
		<bitfield low="0" high="10" name="W"/>
		<bitfield low="16" high="26" name="H"/>
	</reg32>
	<reg32 offset="0x288" name="FORMAT" variants="NV31:NV50"> <!-- mthd 310-->
		<bitfield pos="0" name="DATA_FORMAT">
			<value value="0" name="S16"/>
			<value value="1" name="S8"/>
		</bitfield>
		<bitfield pos="8" name="UNK8"/>
	</reg32>
	<reg32 offset="0x290" name="DMA_QUERY" type="pvpe_dma" variants="NV84-"/>
	<reg32 offset="0x294" name="QUERY_ADDRESS" variants="NV84-"/>
	<reg32 offset="0x300" name="UNK400"/> <!-- ff -->
	<reg32 offset="0x310" name="UNK410"/> <!-- ffffffff -->
	<reg32 offset="0x320" name="DMA_UNK0" type="pvpe_dma" variants="NV50-"/>
	<reg32 offset="0x324" name="DMA_UNK1" type="pvpe_dma" variants="NV50-"/>
	<reg32 offset="0x328" name="DMA_UNK2" type="pvpe_dma" variants="NV50-"/>
	<reg32 offset="0x350" name="IMAGE_Y_OFFSET" stride="8" length="8" variants="NV31-"/>
	<reg32 offset="0x354" name="IMAGE_C_OFFSET" stride="8" length="8" variants="NV31-"/>
</group>

<array name="PMPEG" offset="0xb000" stride="0x1000" length="1" variants="NV17:NV20 NV30:NV40">
	<stripe offset="0x100">
		<use-group name="pmpeg"/>
	</stripe>
</array>

<array name="PMPEG" offset="0xb100" stride="0x400" length="1" variants="NV40:NV98 NVA0">
	<use-group name="pmpeg"/>
</array>

</domain>

</database>
