// Seed: 1278649738
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output wor id_2,
    output wor id_3,
    input wor id_4,
    output uwire id_5,
    input wor id_6,
    output wire id_7,
    input wire id_8,
    input uwire id_9,
    input tri0 id_10,
    output supply1 id_11,
    input wand id_12,
    input uwire id_13
    , id_22,
    input tri1 id_14,
    output wire id_15,
    input tri0 id_16,
    input uwire id_17,
    input uwire id_18,
    input tri id_19,
    input wire id_20
);
  assign id_5 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wor   id_3,
    output tri0  id_4,
    input  tri   id_5,
    input  tri0  id_6,
    input  tri0  id_7,
    input  wand  id_8,
    input  uwire id_9,
    input  tri   id_10,
    input  tri1  id_11
);
  wire id_13;
  module_0(
      id_11,
      id_5,
      id_4,
      id_4,
      id_11,
      id_4,
      id_7,
      id_2,
      id_10,
      id_8,
      id_1,
      id_2,
      id_6,
      id_8,
      id_8,
      id_4,
      id_7,
      id_8,
      id_7,
      id_7,
      id_6
  );
  wire id_14;
  wire id_15;
endmodule
