

================================================================
== Vivado HLS Report for 'convolution_kernel'
================================================================
* Date:           Wed Dec 18 10:55:38 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4505|  4505|  4505|  4505|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop1_Loop2  |  4503|  4503|         9|          5|          1|   900|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0" [conv2D.cpp:24]   --->   Operation 12 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1" [conv2D.cpp:24]   --->   Operation 13 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2" [conv2D.cpp:24]   --->   Operation 14 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3" [conv2D.cpp:24]   --->   Operation 15 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4" [conv2D.cpp:24]   --->   Operation 16 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5" [conv2D.cpp:24]   --->   Operation 17 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6" [conv2D.cpp:24]   --->   Operation 18 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7" [conv2D.cpp:24]   --->   Operation 19 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8" [conv2D.cpp:24]   --->   Operation 20 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %kernel, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [conv2D.cpp:18]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.61>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [conv2D.cpp:27]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_1, %.reset ]"   --->   Operation 25 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -124"   --->   Operation 26 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i10 %indvar_flatten, 1"   --->   Operation 28 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %j, -2" [conv2D.cpp:19]   --->   Operation 30 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.21ns)   --->   "%j_mid2 = select i1 %exitcond, i5 0, i5 %j" [conv2D.cpp:19]   --->   Operation 31 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%i_s = add i5 %i, 1" [conv2D.cpp:24]   --->   Operation 32 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.21ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i5 %i_s, i5 %i" [conv2D.cpp:27]   --->   Operation 33 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %j_mid2)" [conv2D.cpp:27]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_64 = zext i10 %tmp_2 to i64" [conv2D.cpp:24]   --->   Operation 35 'zext' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_64" [conv2D.cpp:24]   --->   Operation 36 'getelementptr' 'buffer_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%buffer_load = load i32* %buffer_addr, align 4" [conv2D.cpp:24]   --->   Operation 37 'load' 'buffer_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.cpp:24]   --->   Operation 38 'load' 'kernel_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 39 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_mid2, 1" [conv2D.cpp:24]   --->   Operation 39 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %j_1)" [conv2D.cpp:27]   --->   Operation 40 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_69 = zext i10 %tmp_5 to i64" [conv2D.cpp:24]   --->   Operation 41 'zext' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%buffer_addr_32 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_69" [conv2D.cpp:24]   --->   Operation 42 'getelementptr' 'buffer_addr_32' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%buffer_load_1 = load i32* %buffer_addr_32, align 4" [conv2D.cpp:24]   --->   Operation 43 'load' 'buffer_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.cpp:24]   --->   Operation 44 'load' 'kernel_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 3 <SV = 2> <Delay = 6.24>
ST_3 : Operation 45 [1/1] (1.78ns)   --->   "%i_2_mid1 = add i5 %i, 2" [conv2D.cpp:24]   --->   Operation 45 'add' 'i_2_mid1' <Predicate = (!exitcond_flatten & exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.21ns)   --->   "%p_v = select i1 %exitcond, i5 %i_2_mid1, i5 %i_s" [conv2D.cpp:24]   --->   Operation 46 'select' 'p_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_1_2_mid2_v)   --->   "%tmp_1_2_mid2_v_v_cas = select i1 %exitcond, i5 3, i5 2" [conv2D.cpp:24]   --->   Operation 47 'select' 'tmp_1_2_mid2_v_v_cas' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.78ns) (out node of the LUT)   --->   "%tmp_1_2_mid2_v = add i5 %i, %tmp_1_2_mid2_v_v_cas" [conv2D.cpp:24]   --->   Operation 48 'add' 'tmp_1_2_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %j_mid2)" [conv2D.cpp:24]   --->   Operation 49 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_65 = zext i10 %tmp_4 to i64" [conv2D.cpp:24]   --->   Operation 50 'zext' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buffer_addr_34 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_65" [conv2D.cpp:24]   --->   Operation 51 'getelementptr' 'buffer_addr_34' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%buffer_load = load i32* %buffer_addr, align 4" [conv2D.cpp:24]   --->   Operation 52 'load' 'buffer_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 53 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.cpp:24]   --->   Operation 53 'load' 'kernel_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%buffer_load_1 = load i32* %buffer_addr_32, align 4" [conv2D.cpp:24]   --->   Operation 54 'load' 'buffer_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.cpp:24]   --->   Operation 55 'load' 'kernel_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 56 [1/1] (1.78ns)   --->   "%tmp_3_0_2 = add i5 %j_mid2, 2" [conv2D.cpp:24]   --->   Operation 56 'add' 'tmp_3_0_2' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %tmp_3_0_2)" [conv2D.cpp:27]   --->   Operation 57 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_73 = zext i10 %tmp_8 to i64" [conv2D.cpp:24]   --->   Operation 58 'zext' 'tmp_73' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_addr_33 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_73" [conv2D.cpp:24]   --->   Operation 59 'getelementptr' 'buffer_addr_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%buffer_load_2 = load i32* %buffer_addr_33, align 4" [conv2D.cpp:24]   --->   Operation 60 'load' 'buffer_load_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.cpp:24]   --->   Operation 61 'load' 'kernel_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%buffer_load_3 = load i32* %buffer_addr_34, align 4" [conv2D.cpp:24]   --->   Operation 62 'load' 'buffer_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 63 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.cpp:24]   --->   Operation 63 'load' 'kernel_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 64 [1/1] (8.51ns)   --->   "%tmp_6 = mul nsw i32 %kernel_load, %buffer_load" [conv2D.cpp:24]   --->   Operation 64 'mul' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %j_1)" [conv2D.cpp:24]   --->   Operation 65 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_70 = zext i10 %tmp_7 to i64" [conv2D.cpp:24]   --->   Operation 66 'zext' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_addr_35 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_70" [conv2D.cpp:24]   --->   Operation 67 'getelementptr' 'buffer_addr_35' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (8.51ns)   --->   "%tmp_6_0_1 = mul nsw i32 %kernel_load_1, %buffer_load_1" [conv2D.cpp:24]   --->   Operation 68 'mul' 'tmp_6_0_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %tmp_3_0_2)" [conv2D.cpp:24]   --->   Operation 69 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_74 = zext i10 %tmp_9 to i64" [conv2D.cpp:24]   --->   Operation 70 'zext' 'tmp_74' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_addr_36 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_74" [conv2D.cpp:24]   --->   Operation 71 'getelementptr' 'buffer_addr_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%buffer_load_2 = load i32* %buffer_addr_33, align 4" [conv2D.cpp:24]   --->   Operation 72 'load' 'buffer_load_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 73 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.cpp:24]   --->   Operation 73 'load' 'kernel_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%buffer_load_3 = load i32* %buffer_addr_34, align 4" [conv2D.cpp:24]   --->   Operation 74 'load' 'buffer_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 75 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.cpp:24]   --->   Operation 75 'load' 'kernel_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%buffer_load_4 = load i32* %buffer_addr_35, align 4" [conv2D.cpp:24]   --->   Operation 76 'load' 'buffer_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 77 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.cpp:24]   --->   Operation 77 'load' 'kernel_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%buffer_load_5 = load i32* %buffer_addr_36, align 4" [conv2D.cpp:24]   --->   Operation 78 'load' 'buffer_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 79 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.cpp:24]   --->   Operation 79 'load' 'kernel_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_66 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_2_mid2_v, i5 %j_mid2)" [conv2D.cpp:24]   --->   Operation 80 'bitconcatenate' 'tmp_66' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_67 = zext i10 %tmp_66 to i64" [conv2D.cpp:24]   --->   Operation 81 'zext' 'tmp_67' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%buffer_addr_37 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_67" [conv2D.cpp:24]   --->   Operation 82 'getelementptr' 'buffer_addr_37' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_71 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_2_mid2_v, i5 %j_1)" [conv2D.cpp:24]   --->   Operation 83 'bitconcatenate' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_72 = zext i10 %tmp_71 to i64" [conv2D.cpp:24]   --->   Operation 84 'zext' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%buffer_addr_38 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_72" [conv2D.cpp:24]   --->   Operation 85 'getelementptr' 'buffer_addr_38' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (8.51ns)   --->   "%tmp_6_0_2 = mul nsw i32 %kernel_load_2, %buffer_load_2" [conv2D.cpp:24]   --->   Operation 86 'mul' 'tmp_6_0_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (8.51ns)   --->   "%tmp_6_1 = mul nsw i32 %kernel_load_3, %buffer_load_3" [conv2D.cpp:24]   --->   Operation 87 'mul' 'tmp_6_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%buffer_load_4 = load i32* %buffer_addr_35, align 4" [conv2D.cpp:24]   --->   Operation 88 'load' 'buffer_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 89 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.cpp:24]   --->   Operation 89 'load' 'kernel_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%buffer_load_5 = load i32* %buffer_addr_36, align 4" [conv2D.cpp:24]   --->   Operation 90 'load' 'buffer_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 91 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.cpp:24]   --->   Operation 91 'load' 'kernel_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%buffer_load_6 = load i32* %buffer_addr_37, align 4" [conv2D.cpp:24]   --->   Operation 92 'load' 'buffer_load_6' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 93 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.cpp:24]   --->   Operation 93 'load' 'kernel_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 94 [2/2] (3.25ns)   --->   "%buffer_load_7 = load i32* %buffer_addr_38, align 4" [conv2D.cpp:24]   --->   Operation 94 'load' 'buffer_load_7' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 95 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.cpp:24]   --->   Operation 95 'load' 'kernel_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 96 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_6_0_1, %tmp_6" [conv2D.cpp:24]   --->   Operation 96 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_75 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_2_mid2_v, i5 %tmp_3_0_2)" [conv2D.cpp:24]   --->   Operation 97 'bitconcatenate' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_76 = zext i10 %tmp_75 to i64" [conv2D.cpp:24]   --->   Operation 98 'zext' 'tmp_76' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%buffer_addr_39 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_76" [conv2D.cpp:24]   --->   Operation 99 'getelementptr' 'buffer_addr_39' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (8.51ns)   --->   "%tmp_6_1_1 = mul nsw i32 %kernel_load_4, %buffer_load_4" [conv2D.cpp:24]   --->   Operation 100 'mul' 'tmp_6_1_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (8.51ns)   --->   "%tmp_6_1_2 = mul nsw i32 %kernel_load_5, %buffer_load_5" [conv2D.cpp:24]   --->   Operation 101 'mul' 'tmp_6_1_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/2] (3.25ns)   --->   "%buffer_load_6 = load i32* %buffer_addr_37, align 4" [conv2D.cpp:24]   --->   Operation 102 'load' 'buffer_load_6' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 103 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.cpp:24]   --->   Operation 103 'load' 'kernel_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 104 [1/2] (3.25ns)   --->   "%buffer_load_7 = load i32* %buffer_addr_38, align 4" [conv2D.cpp:24]   --->   Operation 104 'load' 'buffer_load_7' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 105 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.cpp:24]   --->   Operation 105 'load' 'kernel_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 106 [2/2] (3.25ns)   --->   "%buffer_load_8 = load i32* %buffer_addr_39, align 4" [conv2D.cpp:24]   --->   Operation 106 'load' 'buffer_load_8' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 107 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.cpp:24]   --->   Operation 107 'load' 'kernel_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_6_1, %tmp_6_0_2" [conv2D.cpp:24]   --->   Operation 108 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp2, %tmp3" [conv2D.cpp:24]   --->   Operation 109 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 110 [1/1] (8.51ns)   --->   "%tmp_6_2 = mul nsw i32 %kernel_load_6, %buffer_load_6" [conv2D.cpp:24]   --->   Operation 110 'mul' 'tmp_6_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (8.51ns)   --->   "%tmp_6_2_1 = mul nsw i32 %kernel_load_7, %buffer_load_7" [conv2D.cpp:24]   --->   Operation 111 'mul' 'tmp_6_2_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/2] (3.25ns)   --->   "%buffer_load_8 = load i32* %buffer_addr_39, align 4" [conv2D.cpp:24]   --->   Operation 112 'load' 'buffer_load_8' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 113 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.cpp:24]   --->   Operation 113 'load' 'kernel_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 114 [1/1] (2.55ns)   --->   "%tmp5 = add i32 %tmp_6_1_2, %tmp_6_1_1" [conv2D.cpp:24]   --->   Operation 114 'add' 'tmp5' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 115 [1/1] (8.51ns)   --->   "%tmp_6_2_2 = mul nsw i32 %kernel_load_8, %buffer_load_8" [conv2D.cpp:24]   --->   Operation 115 'mul' 'tmp_6_2_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.74>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_6_2_2, %tmp_6_2_1" [conv2D.cpp:24]   --->   Operation 116 'add' 'tmp7' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 117 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp_6_2, %tmp7" [conv2D.cpp:24]   --->   Operation 117 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp5, %tmp6" [conv2D.cpp:24]   --->   Operation 118 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 119 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2 = add nsw i32 %tmp1, %tmp4" [conv2D.cpp:24]   --->   Operation 119 'add' 'sum_2_2_2' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @Loop1_Loop2_str)"   --->   Operation 120 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 0)" [conv2D.cpp:27]   --->   Operation 121 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [conv2D.cpp:27]   --->   Operation 122 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_mid2_v, i1 false)" [conv2D.cpp:27]   --->   Operation 123 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_1 to i11" [conv2D.cpp:27]   --->   Operation 124 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i11 %p_shl_cast, %p_shl1_cast" [conv2D.cpp:27]   --->   Operation 125 'sub' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [conv2D.cpp:19]   --->   Operation 126 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [conv2D.cpp:19]   --->   Operation 127 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.cpp:20]   --->   Operation 128 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i5 %j_mid2 to i11" [conv2D.cpp:24]   --->   Operation 129 'zext' 'tmp_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_68 = add i11 %tmp_s, %tmp_4_cast" [conv2D.cpp:27]   --->   Operation 130 'add' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i11 %tmp_68 to i64" [conv2D.cpp:27]   --->   Operation 131 'zext' 'tmp_73_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i32]* %output_r, i64 0, i64 %tmp_73_cast" [conv2D.cpp:27]   --->   Operation 132 'getelementptr' 'output_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (3.25ns)   --->   "store i32 %sum_2_2_2, i32* %output_addr, align 4" [conv2D.cpp:27]   --->   Operation 133 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_3)" [conv2D.cpp:28]   --->   Operation 134 'specregionend' 'empty_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 135 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "ret void" [conv2D.cpp:30]   --->   Operation 136 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_addr          (getelementptr    ) [ 001111111110]
kernel_addr_1        (getelementptr    ) [ 001111111110]
kernel_addr_2        (getelementptr    ) [ 001111111110]
kernel_addr_3        (getelementptr    ) [ 001111111110]
kernel_addr_4        (getelementptr    ) [ 001111111110]
kernel_addr_5        (getelementptr    ) [ 001111111110]
kernel_addr_6        (getelementptr    ) [ 001111111110]
kernel_addr_7        (getelementptr    ) [ 001111111110]
kernel_addr_8        (getelementptr    ) [ 001111111110]
StgValue_21          (specinterface    ) [ 000000000000]
StgValue_22          (br               ) [ 011111111110]
indvar_flatten       (phi              ) [ 001000000000]
i                    (phi              ) [ 001100000000]
j                    (phi              ) [ 001000000000]
exitcond_flatten     (icmp             ) [ 001111111110]
empty                (speclooptripcount) [ 000000000000]
indvar_flatten_next  (add              ) [ 011111111110]
StgValue_29          (br               ) [ 000000000000]
exitcond             (icmp             ) [ 000100000000]
j_mid2               (select           ) [ 001111111110]
i_s                  (add              ) [ 000100000000]
tmp_mid2_v           (select           ) [ 011111111110]
tmp_2                (bitconcatenate   ) [ 000000000000]
tmp_64               (zext             ) [ 000000000000]
buffer_addr          (getelementptr    ) [ 000100000000]
j_1                  (add              ) [ 011111111110]
tmp_5                (bitconcatenate   ) [ 000000000000]
tmp_69               (zext             ) [ 000000000000]
buffer_addr_32       (getelementptr    ) [ 000100000000]
i_2_mid1             (add              ) [ 000000000000]
p_v                  (select           ) [ 000010000000]
tmp_1_2_mid2_v_v_cas (select           ) [ 000000000000]
tmp_1_2_mid2_v       (add              ) [ 000011100000]
tmp_4                (bitconcatenate   ) [ 000000000000]
tmp_65               (zext             ) [ 000000000000]
buffer_addr_34       (getelementptr    ) [ 000010000000]
buffer_load          (load             ) [ 000010000000]
kernel_load          (load             ) [ 000010000000]
buffer_load_1        (load             ) [ 000010000000]
kernel_load_1        (load             ) [ 000010000000]
tmp_3_0_2            (add              ) [ 000011100000]
tmp_8                (bitconcatenate   ) [ 000000000000]
tmp_73               (zext             ) [ 000000000000]
buffer_addr_33       (getelementptr    ) [ 000010000000]
tmp_6                (mul              ) [ 000001000000]
tmp_7                (bitconcatenate   ) [ 000000000000]
tmp_70               (zext             ) [ 000000000000]
buffer_addr_35       (getelementptr    ) [ 000001000000]
tmp_6_0_1            (mul              ) [ 000001000000]
tmp_9                (bitconcatenate   ) [ 000000000000]
tmp_74               (zext             ) [ 000000000000]
buffer_addr_36       (getelementptr    ) [ 000001000000]
buffer_load_2        (load             ) [ 000001000000]
kernel_load_2        (load             ) [ 000001000000]
buffer_load_3        (load             ) [ 000001000000]
kernel_load_3        (load             ) [ 000001000000]
tmp_66               (bitconcatenate   ) [ 000000000000]
tmp_67               (zext             ) [ 000000000000]
buffer_addr_37       (getelementptr    ) [ 000000100000]
tmp_71               (bitconcatenate   ) [ 000000000000]
tmp_72               (zext             ) [ 000000000000]
buffer_addr_38       (getelementptr    ) [ 000000100000]
tmp_6_0_2            (mul              ) [ 000000100000]
tmp_6_1              (mul              ) [ 000000100000]
buffer_load_4        (load             ) [ 000000100000]
kernel_load_4        (load             ) [ 000000100000]
buffer_load_5        (load             ) [ 000000100000]
kernel_load_5        (load             ) [ 000000100000]
tmp2                 (add              ) [ 000000100000]
tmp_75               (bitconcatenate   ) [ 000000000000]
tmp_76               (zext             ) [ 000000000000]
buffer_addr_39       (getelementptr    ) [ 001000010000]
tmp_6_1_1            (mul              ) [ 001000010000]
tmp_6_1_2            (mul              ) [ 001000010000]
buffer_load_6        (load             ) [ 001000010000]
kernel_load_6        (load             ) [ 001000010000]
buffer_load_7        (load             ) [ 001000010000]
kernel_load_7        (load             ) [ 001000010000]
tmp3                 (add              ) [ 000000000000]
tmp1                 (add              ) [ 001110011100]
tmp_6_2              (mul              ) [ 000110001100]
tmp_6_2_1            (mul              ) [ 000110001100]
buffer_load_8        (load             ) [ 000100001000]
kernel_load_8        (load             ) [ 000100001000]
tmp5                 (add              ) [ 000110001100]
tmp_6_2_2            (mul              ) [ 000010000100]
tmp7                 (add              ) [ 000000000000]
tmp6                 (add              ) [ 000000000000]
tmp4                 (add              ) [ 000000000000]
sum_2_2_2            (add              ) [ 000001000010]
StgValue_120         (specloopname     ) [ 000000000000]
tmp                  (bitconcatenate   ) [ 000000000000]
p_shl_cast           (zext             ) [ 000000000000]
tmp_1                (bitconcatenate   ) [ 000000000000]
p_shl1_cast          (zext             ) [ 000000000000]
tmp_s                (sub              ) [ 000000000000]
StgValue_126         (specloopname     ) [ 000000000000]
tmp_3                (specregionbegin  ) [ 000000000000]
StgValue_128         (specpipeline     ) [ 000000000000]
tmp_4_cast           (zext             ) [ 000000000000]
tmp_68               (add              ) [ 000000000000]
tmp_73_cast          (zext             ) [ 000000000000]
output_addr          (getelementptr    ) [ 000000000000]
StgValue_133         (store            ) [ 000000000000]
empty_4              (specregionend    ) [ 000000000000]
StgValue_135         (br               ) [ 011111111110]
StgValue_136         (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop1_Loop2_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="kernel_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="kernel_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="kernel_addr_2_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="kernel_addr_3_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_addr_4_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_addr_5_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_addr_6_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="kernel_addr_7_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="kernel_addr_8_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buffer_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="1"/>
<pin id="174" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_load/2 buffer_load_1/2 buffer_load_2/3 buffer_load_3/3 buffer_load_4/4 buffer_load_5/4 buffer_load_6/5 buffer_load_7/5 buffer_load_8/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="1"/>
<pin id="176" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="177" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="1"/>
<pin id="179" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_1/2 kernel_load_2/3 kernel_load_3/3 kernel_load_4/4 kernel_load_5/4 kernel_load_6/5 kernel_load_7/5 kernel_load_8/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buffer_addr_32_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_32/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="buffer_addr_34_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_34/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="buffer_addr_33_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="10" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_33/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="buffer_addr_35_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_35/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="buffer_addr_36_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="10" slack="0"/>
<pin id="207" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_36/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buffer_addr_37_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_37/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="buffer_addr_38_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_38/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="buffer_addr_39_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_39/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="output_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="11" slack="0"/>
<pin id="240" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="243" class="1004" name="StgValue_133_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="1"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/10 "/>
</bind>
</comp>

<comp id="249" class="1005" name="indvar_flatten_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="1"/>
<pin id="251" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="indvar_flatten_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="1"/>
<pin id="262" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="j_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="1"/>
<pin id="274" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="j_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load buffer_load_2 buffer_load_4 buffer_load_6 buffer_load_8 "/>
</bind>
</comp>

<comp id="287" class="1005" name="reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_2 kernel_load_4 kernel_load_6 kernel_load_8 "/>
</bind>
</comp>

<comp id="291" class="1005" name="reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load_1 buffer_load_3 buffer_load_5 buffer_load_7 "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_1 kernel_load_3 kernel_load_5 kernel_load_7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/4 tmp_6_0_2/5 tmp_6_1_1/6 tmp_6_2/7 tmp_6_2_2/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_0_1/4 tmp_6_1/5 tmp_6_1_2/6 tmp_6_2_1/7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_6_0_2 tmp_6_1_1 tmp_6_2 "/>
</bind>
</comp>

<comp id="315" class="1005" name="reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_1 tmp_6_1 tmp_6_1_2 tmp_6_2_1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 tmp5/7 "/>
</bind>
</comp>

<comp id="325" class="1005" name="reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 tmp5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="exitcond_flatten_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="indvar_flatten_next_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="exitcond_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="j_mid2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_mid2_v_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_64_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="j_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="5" slack="0"/>
<pin id="391" dir="0" index="2" bw="5" slack="0"/>
<pin id="392" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_69_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_2_mid1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="1"/>
<pin id="403" dir="0" index="1" bw="3" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2_mid1/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_v_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="5" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="1"/>
<pin id="411" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_1_2_mid2_v_v_cas_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="0" index="2" bw="3" slack="0"/>
<pin id="417" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_2_mid2_v_v_cas/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_1_2_mid2_v_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="1"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_2_mid2_v/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="0" index="2" bw="5" slack="1"/>
<pin id="430" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_65_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_3_0_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="1"/>
<pin id="440" dir="0" index="1" bw="3" slack="0"/>
<pin id="441" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_0_2/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_8_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="0"/>
<pin id="445" dir="0" index="1" bw="5" slack="1"/>
<pin id="446" dir="0" index="2" bw="5" slack="0"/>
<pin id="447" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_73_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_7_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="1"/>
<pin id="458" dir="0" index="2" bw="5" slack="2"/>
<pin id="459" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_70_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_9_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="5" slack="1"/>
<pin id="469" dir="0" index="2" bw="5" slack="1"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_74_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_66_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="0" index="1" bw="5" slack="2"/>
<pin id="480" dir="0" index="2" bw="5" slack="3"/>
<pin id="481" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_67_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_71_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="5" slack="2"/>
<pin id="491" dir="0" index="2" bw="5" slack="3"/>
<pin id="492" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_72_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_75_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="3"/>
<pin id="502" dir="0" index="2" bw="5" slack="3"/>
<pin id="503" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_76_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="0" index="1" bw="32" slack="2"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp6_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="2"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="2"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sum_2_2_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="3"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_2_2/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="8"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_shl_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="0"/>
<pin id="553" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="8"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_shl1_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_s_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="0"/>
<pin id="568" dir="0" index="1" bw="6" slack="0"/>
<pin id="569" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_4_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="8"/>
<pin id="574" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_68_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="0"/>
<pin id="577" dir="0" index="1" bw="5" slack="0"/>
<pin id="578" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/10 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_73_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_cast/10 "/>
</bind>
</comp>

<comp id="586" class="1005" name="kernel_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="kernel_addr_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="1"/>
<pin id="593" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="kernel_addr_2_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="2"/>
<pin id="598" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="601" class="1005" name="kernel_addr_3_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="2"/>
<pin id="603" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="606" class="1005" name="kernel_addr_4_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="3"/>
<pin id="608" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="611" class="1005" name="kernel_addr_5_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="3"/>
<pin id="613" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="616" class="1005" name="kernel_addr_6_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="4"/>
<pin id="618" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="621" class="1005" name="kernel_addr_7_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="4"/>
<pin id="623" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="626" class="1005" name="kernel_addr_8_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="5"/>
<pin id="628" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="631" class="1005" name="exitcond_flatten_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="635" class="1005" name="indvar_flatten_next_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="640" class="1005" name="exitcond_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="646" class="1005" name="j_mid2_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="1"/>
<pin id="648" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="654" class="1005" name="i_s_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="1"/>
<pin id="656" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_mid2_v_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="667" class="1005" name="buffer_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="1"/>
<pin id="669" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="j_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="5" slack="0"/>
<pin id="674" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="buffer_addr_32_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="1"/>
<pin id="681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_32 "/>
</bind>
</comp>

<comp id="684" class="1005" name="p_v_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="1"/>
<pin id="686" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_v "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_1_2_mid2_v_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="2"/>
<pin id="692" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2_mid2_v "/>
</bind>
</comp>

<comp id="697" class="1005" name="buffer_addr_34_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="10" slack="1"/>
<pin id="699" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_34 "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp_3_0_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="1"/>
<pin id="704" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_2 "/>
</bind>
</comp>

<comp id="708" class="1005" name="buffer_addr_33_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="1"/>
<pin id="710" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_33 "/>
</bind>
</comp>

<comp id="713" class="1005" name="buffer_addr_35_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="1"/>
<pin id="715" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_35 "/>
</bind>
</comp>

<comp id="718" class="1005" name="buffer_addr_36_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="10" slack="1"/>
<pin id="720" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_36 "/>
</bind>
</comp>

<comp id="723" class="1005" name="buffer_addr_37_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="10" slack="1"/>
<pin id="725" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_37 "/>
</bind>
</comp>

<comp id="728" class="1005" name="buffer_addr_38_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="1"/>
<pin id="730" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_38 "/>
</bind>
</comp>

<comp id="733" class="1005" name="buffer_addr_39_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="1"/>
<pin id="735" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_39 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="3"/>
<pin id="740" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_6_2_2_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_2_2 "/>
</bind>
</comp>

<comp id="748" class="1005" name="sum_2_2_2_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="195"><net_src comp="180" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="196" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="212" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="153" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="159" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="153" pin="7"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="159" pin="7"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="287" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="283" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="295" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="291" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="299" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="311" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="253" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="253" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="276" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="276" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="264" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="341" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="264" pin="4"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="361" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="347" pin="3"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="386"><net_src comp="347" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="361" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="382" pin="2"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="405"><net_src comp="260" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="52" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="260" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="413" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="48" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="407" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="442"><net_src comp="50" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="48" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="443" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="460"><net_src comp="48" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="455" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="466" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="477" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="493"><net_src comp="48" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="488" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="504"><net_src comp="48" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="499" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="514"><net_src comp="315" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="311" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="325" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="315" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="311" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="325" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="48" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="34" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="554"><net_src comp="544" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="58" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="60" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="565"><net_src comp="555" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="551" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="579"><net_src comp="566" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="589"><net_src comp="74" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="594"><net_src comp="82" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="599"><net_src comp="90" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="604"><net_src comp="98" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="609"><net_src comp="106" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="614"><net_src comp="114" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="619"><net_src comp="122" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="624"><net_src comp="130" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="629"><net_src comp="138" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="634"><net_src comp="329" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="335" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="643"><net_src comp="341" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="649"><net_src comp="347" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="653"><net_src comp="646" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="657"><net_src comp="355" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="662"><net_src comp="361" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="666"><net_src comp="659" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="670"><net_src comp="146" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="675"><net_src comp="382" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="682"><net_src comp="164" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="687"><net_src comp="407" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="693"><net_src comp="420" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="700"><net_src comp="180" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="705"><net_src comp="438" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="711"><net_src comp="187" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="716"><net_src comp="196" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="721"><net_src comp="203" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="726"><net_src comp="212" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="731"><net_src comp="219" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="736"><net_src comp="228" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="741"><net_src comp="516" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="746"><net_src comp="299" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="751"><net_src comp="539" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="243" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
 - Input state : 
	Port: convolution_kernel : buffer_r | {2 3 4 5 6 7 }
	Port: convolution_kernel : kernel | {2 3 4 5 6 7 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_29 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		tmp_mid2_v : 2
		tmp_2 : 3
		tmp_64 : 4
		buffer_addr : 5
		buffer_load : 6
		j_1 : 3
		tmp_5 : 4
		tmp_69 : 5
		buffer_addr_32 : 6
		buffer_load_1 : 7
	State 3
		p_v : 1
		tmp_1_2_mid2_v : 1
		tmp_4 : 2
		tmp_65 : 3
		buffer_addr_34 : 4
		tmp_8 : 1
		tmp_73 : 2
		buffer_addr_33 : 3
		buffer_load_2 : 4
		buffer_load_3 : 5
	State 4
		tmp_70 : 1
		buffer_addr_35 : 2
		tmp_74 : 1
		buffer_addr_36 : 2
		buffer_load_4 : 3
		buffer_load_5 : 3
	State 5
		tmp_67 : 1
		buffer_addr_37 : 2
		tmp_72 : 1
		buffer_addr_38 : 2
		buffer_load_6 : 3
		buffer_load_7 : 3
	State 6
		tmp_76 : 1
		buffer_addr_39 : 2
		buffer_load_8 : 3
		tmp1 : 1
	State 7
	State 8
	State 9
		tmp6 : 1
		tmp4 : 2
		sum_2_2_2 : 3
	State 10
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_s : 2
		tmp_68 : 3
		tmp_73_cast : 4
		output_addr : 5
		StgValue_133 : 6
		empty_4 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_319         |    0    |    0    |    39   |
|          |  indvar_flatten_next_fu_335 |    0    |    0    |    14   |
|          |          i_s_fu_355         |    0    |    0    |    15   |
|          |          j_1_fu_382         |    0    |    0    |    15   |
|          |       i_2_mid1_fu_401       |    0    |    0    |    15   |
|          |    tmp_1_2_mid2_v_fu_420    |    0    |    0    |    15   |
|    add   |       tmp_3_0_2_fu_438      |    0    |    0    |    15   |
|          |         tmp3_fu_510         |    0    |    0    |    32   |
|          |         tmp1_fu_516         |    0    |    0    |    32   |
|          |         tmp7_fu_522         |    0    |    0    |    32   |
|          |         tmp6_fu_527         |    0    |    0    |    32   |
|          |         tmp4_fu_533         |    0    |    0    |    32   |
|          |       sum_2_2_2_fu_539      |    0    |    0    |    32   |
|          |        tmp_68_fu_575        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_299         |    3    |    0    |    20   |
|          |          grp_fu_305         |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |         tmp_s_fu_566        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_329   |    0    |    0    |    13   |
|          |       exitcond_fu_341       |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        j_mid2_fu_347        |    0    |    0    |    5    |
|  select  |      tmp_mid2_v_fu_361      |    0    |    0    |    5    |
|          |          p_v_fu_407         |    0    |    0    |    5    |
|          | tmp_1_2_mid2_v_v_cas_fu_413 |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_369        |    0    |    0    |    0    |
|          |         tmp_5_fu_388        |    0    |    0    |    0    |
|          |         tmp_4_fu_426        |    0    |    0    |    0    |
|          |         tmp_8_fu_443        |    0    |    0    |    0    |
|          |         tmp_7_fu_455        |    0    |    0    |    0    |
|bitconcatenate|         tmp_9_fu_466        |    0    |    0    |    0    |
|          |        tmp_66_fu_477        |    0    |    0    |    0    |
|          |        tmp_71_fu_488        |    0    |    0    |    0    |
|          |        tmp_75_fu_499        |    0    |    0    |    0    |
|          |          tmp_fu_544         |    0    |    0    |    0    |
|          |         tmp_1_fu_555        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_64_fu_377        |    0    |    0    |    0    |
|          |        tmp_69_fu_396        |    0    |    0    |    0    |
|          |        tmp_65_fu_433        |    0    |    0    |    0    |
|          |        tmp_73_fu_450        |    0    |    0    |    0    |
|          |        tmp_70_fu_461        |    0    |    0    |    0    |
|          |        tmp_74_fu_472        |    0    |    0    |    0    |
|   zext   |        tmp_67_fu_483        |    0    |    0    |    0    |
|          |        tmp_72_fu_494        |    0    |    0    |    0    |
|          |        tmp_76_fu_505        |    0    |    0    |    0    |
|          |      p_shl_cast_fu_551      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_562     |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_572      |    0    |    0    |    0    |
|          |      tmp_73_cast_fu_581     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   466   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   buffer_addr_32_reg_679  |   10   |
|   buffer_addr_33_reg_708  |   10   |
|   buffer_addr_34_reg_697  |   10   |
|   buffer_addr_35_reg_713  |   10   |
|   buffer_addr_36_reg_718  |   10   |
|   buffer_addr_37_reg_723  |   10   |
|   buffer_addr_38_reg_728  |   10   |
|   buffer_addr_39_reg_733  |   10   |
|    buffer_addr_reg_667    |   10   |
|  exitcond_flatten_reg_631 |    1   |
|      exitcond_reg_640     |    1   |
|         i_reg_260         |    5   |
|        i_s_reg_654        |    5   |
|indvar_flatten_next_reg_635|   10   |
|   indvar_flatten_reg_249  |   10   |
|        j_1_reg_672        |    5   |
|       j_mid2_reg_646      |    5   |
|         j_reg_272         |    5   |
|   kernel_addr_1_reg_591   |    4   |
|   kernel_addr_2_reg_596   |    4   |
|   kernel_addr_3_reg_601   |    4   |
|   kernel_addr_4_reg_606   |    4   |
|   kernel_addr_5_reg_611   |    4   |
|   kernel_addr_6_reg_616   |    4   |
|   kernel_addr_7_reg_621   |    4   |
|   kernel_addr_8_reg_626   |    4   |
|    kernel_addr_reg_586    |    4   |
|        p_v_reg_684        |    5   |
|          reg_283          |   32   |
|          reg_287          |   32   |
|          reg_291          |   32   |
|          reg_295          |   32   |
|          reg_311          |   32   |
|          reg_315          |   32   |
|          reg_325          |   32   |
|     sum_2_2_2_reg_748     |   32   |
|        tmp1_reg_738       |   32   |
|   tmp_1_2_mid2_v_reg_690  |    5   |
|     tmp_3_0_2_reg_702     |    5   |
|     tmp_6_2_2_reg_743     |   32   |
|     tmp_mid2_v_reg_659    |    5   |
+---------------------------+--------+
|           Total           |   513  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |  10  |  10  |   100  ||    47   |
| grp_access_fu_153 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_159 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_159 |  p2  |   4  |   0  |    0   ||    21   |
|     i_reg_260     |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   130  || 9.58795 ||   145   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   466  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   145  |
|  Register |    -   |    -   |   513  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    9   |   513  |   611  |
+-----------+--------+--------+--------+--------+
