Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 30 08:57:10 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_control_sets_placed.rpt
| Design       : final
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           10 |
| No           | No                    | Yes                    |               7 |            7 |
| No           | Yes                   | No                     |             261 |           75 |
| Yes          | No                    | No                     |              12 |           12 |
| Yes          | No                    | Yes                    |             120 |           46 |
| Yes          | Yes                   | No                     |             136 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal             |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------+---------------------------------+------------------+----------------+--------------+
|  vga_clk_BUFG  |                                       |                                 |                1 |              1 |         1.00 |
|  vga_clk_BUFG  |                                       | vs0/reset0                      |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | btn_db0/E[2]                          | score                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | btn_db0/E[0]                          | score                           |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | btn_db0/E[1]                          | score                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | snake_length                          | score                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | btn_db0/prev_btn_level_reg[0][0][0]   | vs0/reset0                      |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | btn_db0/prev_btn_level_reg[0][0]_2[0] | vs0/reset0                      |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG |                                       | vs0/reset0                      |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG |                                       | clk_divider0/counter[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | hell_counter                          | vs0/reset0                      |                3 |             10 |         3.33 |
|  vga_clk_BUFG  | vs0/h_count_next                      | vs0/v_count_reg[9]_i_1_n_0      |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | vs0/E[0]                              |                                 |               12 |             12 |         1.00 |
|  clk_IBUF_BUFG | vs0/pixel_tick                        | vs0/SR[0]                       |                9 |             12 |         1.33 |
|  clk_IBUF_BUFG |                                       |                                 |                9 |             13 |         1.44 |
|  clk_IBUF_BUFG |                                       | btn_db0/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                                       | btn_db1/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                                       | btn_db2/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                                       | btn_db3/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                                       | btn_db0/snake_clock_reg[31]     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                       | food_clock[0]_i_1_n_0           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                       | hell_timer[0]_i_1_n_0           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | btn_db0/snake_clock[0]_i_3_0          | btn_db0/hit_wall_timer_reg[6]   |                9 |             32 |         3.56 |
|  vga_clk_BUFG  | vs0/pixel_tick                        | vs0/h_count_reg[9]_i_1_n_0      |               31 |             56 |         1.81 |
|  clk_IBUF_BUFG |                                       | score                           |               23 |             67 |         2.91 |
|  clk_IBUF_BUFG | btn_db0/prev_btn_level_reg[0][0]_1[0] | vs0/reset0                      |               38 |            108 |         2.84 |
+----------------+---------------------------------------+---------------------------------+------------------+----------------+--------------+


