// Seed: 3958492981
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    output supply1 id_3
);
  assign id_3 = id_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd42,
    parameter id_4 = 32'd32
) (
    input wand _id_0,
    input supply1 id_1,
    output wire id_2
);
  assign id_2 = -1;
  generate
    assign (strong1, weak0) id_2 = 1;
  endgenerate
  genvar _id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
  tri id_5 = 1;
  static logic [-1  +  -1 : id_0] id_6;
  logic [7:0] id_7;
  ;
  assign id_6 = (1'b0);
  assign id_4 = $unsigned(id_4);
  ;
  buf primCall (id_2, id_1);
  assign id_6 = id_6 != id_7;
  assign id_7#(.id_7(1)) [id_4 :-1] = 1;
endmodule
