// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "04/24/2018 18:55:33"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Sdram_Tx_Rx_Top (
	clk_24M,
	rst_n,
	rs232_rx,
	rs232_tx,
	sdram_clk,
	sdram_cke,
	sdram_cs_n,
	sdram_ras_n,
	sdram_cas_n,
	sdram_we_n,
	sdram_bank,
	sdram_addr,
	sdram_data);
input 	clk_24M;
input 	rst_n;
input 	rs232_rx;
output 	rs232_tx;
output 	sdram_clk;
output 	sdram_cke;
output 	sdram_cs_n;
output 	sdram_ras_n;
output 	sdram_cas_n;
output 	sdram_we_n;
output 	[1:0] sdram_bank;
output 	[11:0] sdram_addr;
inout 	[15:0] sdram_data;

// Design Ports Information
// rs232_tx	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_clk	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_cke	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_cs_n	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_ras_n	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_cas_n	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_we_n	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_bank[0]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_bank[1]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[0]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[1]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[2]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[3]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[4]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[5]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[6]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[7]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[8]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[9]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[10]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[11]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[0]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[1]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[2]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[3]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[4]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[5]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[6]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[7]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[8]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[9]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[10]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[11]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[12]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[13]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[14]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[15]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_24M	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Sdram_Tx_Rx_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~1 ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~3 ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~5 ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~4_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~4_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~7 ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~6_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~9 ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~8_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add3~10_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[3]~22_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[5]~26_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[6]~28_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[11]~38_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[13]~42_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~25 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26_combout ;
wire \Cmd_Decode_inst|rec_num[2]~8_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \Uart_Byte_Rx_inst|div_cnt[3]~22_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[5]~26_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[6]~28_combout ;
wire \Uart_Byte_Tx_inst|Mux0~0_combout ;
wire \Uart_Byte_Tx_inst|Mux0~1_combout ;
wire \Uart_Byte_Tx_inst|Mux0~2_combout ;
wire \Uart_Byte_Tx_inst|Mux0~4_combout ;
wire \Sdram_Top_inst|pre_state.00001~q ;
wire \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ;
wire \Sdram_Top_inst|next_state.01000~0_combout ;
wire \Sdram_Top_inst|sdram_addr~11_combout ;
wire \Sdram_Top_inst|sdram_addr~20_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector4~0_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|Equal0~1_combout ;
wire \Sdram_Top_inst|next_state.00010~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r~q ;
wire \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector5~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector14~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector12~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector12~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector10~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector9~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector8~0_combout ;
wire \Uart_Byte_Tx_inst|Equal0~0_combout ;
wire \Uart_Byte_Tx_inst|Equal0~1_combout ;
wire \Uart_Byte_Tx_inst|Equal0~2_combout ;
wire \Uart_Byte_Tx_inst|Equal0~3_combout ;
wire \Uart_Byte_Tx_inst|Equal0~4_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|always1~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout ;
wire \Cmd_Decode_inst|rd_trig~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector0~1_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add1~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Equal3~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|always7~0_combout ;
wire \Cmd_Decode_inst|always4~0_combout ;
wire \Cmd_Decode_inst|always4~1_combout ;
wire \Cmd_Decode_inst|always4~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|always7~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector1~0_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[0][1]~q ;
wire \Uart_Byte_Rx_inst|always2~1_combout ;
wire \Uart_Byte_Rx_inst|always2~2_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][2]~17_combout ;
wire \Uart_Byte_Rx_inst|Selector22~0_combout ;
wire \Uart_Byte_Rx_inst|Equal0~1_combout ;
wire \Uart_Byte_Rx_inst|Equal0~2_combout ;
wire \Uart_Byte_Rx_inst|Selector25~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector14~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706~combout ;
wire \sdram_data[8]~input_o ;
wire \sdram_data[9]~input_o ;
wire \sdram_data[10]~input_o ;
wire \sdram_data[11]~input_o ;
wire \sdram_data[12]~input_o ;
wire \sdram_data[13]~input_o ;
wire \sdram_data[14]~input_o ;
wire \sdram_data[15]~input_o ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[0]~8_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \Uart_Byte_Rx_inst|Selector26~0_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[1]~10_combout ;
wire \Uart_Byte_Rx_inst|START_BIT[2]~0_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[3]~16 ;
wire \Uart_Byte_Rx_inst|bps_cnt[4]~18 ;
wire \Uart_Byte_Rx_inst|bps_cnt[5]~19_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[5]~20 ;
wire \Uart_Byte_Rx_inst|bps_cnt[6]~21_combout ;
wire \Uart_Byte_Rx_inst|Equal2~1_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[4]~17_combout ;
wire \Uart_Byte_Rx_inst|START_BIT[2]~1_combout ;
wire \rs232_rx~input_o ;
wire \Uart_Byte_Rx_inst|s0_rs232_rx~q ;
wire \Uart_Byte_Rx_inst|s1_rs232_rx~feeder_combout ;
wire \Uart_Byte_Rx_inst|s1_rs232_rx~q ;
wire \Uart_Byte_Rx_inst|Selector25~1_combout ;
wire \Uart_Byte_Rx_inst|Add2~0_combout ;
wire \Uart_Byte_Rx_inst|Selector24~2_combout ;
wire \Uart_Byte_Rx_inst|always2~0_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[1]~14_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[0]~9 ;
wire \Uart_Byte_Rx_inst|bps_cnt[1]~11 ;
wire \Uart_Byte_Rx_inst|bps_cnt[2]~12_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[2]~13 ;
wire \Uart_Byte_Rx_inst|bps_cnt[3]~15_combout ;
wire \Uart_Byte_Rx_inst|Equal2~0_combout ;
wire \Uart_Byte_Rx_inst|bps_cnt[6]~22 ;
wire \Uart_Byte_Rx_inst|bps_cnt[7]~23_combout ;
wire \Uart_Byte_Rx_inst|Equal2~2_combout ;
wire \Uart_Byte_Rx_inst|rx_done~q ;
wire \Cmd_Decode_inst|rec_num[0]~5 ;
wire \Cmd_Decode_inst|rec_num[1]~7 ;
wire \Cmd_Decode_inst|rec_num[2]~9 ;
wire \Cmd_Decode_inst|rec_num[3]~11_combout ;
wire \Uart_Byte_Rx_inst|Selector2~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][0]~q ;
wire \Uart_Byte_Rx_inst|Selector1~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][1]~q ;
wire \Uart_Byte_Rx_inst|Add10~0_combout ;
wire \Uart_Byte_Rx_inst|Selector0~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[7][2]~q ;
wire \Cmd_Decode_inst|wr_cmd[7]~feeder_combout ;
wire \Cmd_Decode_inst|always1~0_combout ;
wire \Uart_Byte_Rx_inst|Add8~1_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[3][2]~9_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[0]~16_combout ;
wire \Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder_combout ;
wire \Uart_Byte_Rx_inst|tmp0_rs232_rx~q ;
wire \Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder_combout ;
wire \Uart_Byte_Rx_inst|tmp1_rs232_rx~q ;
wire \Uart_Byte_Rx_inst|uart_state~0_combout ;
wire \Uart_Byte_Rx_inst|uart_state~q ;
wire \Uart_Byte_Rx_inst|div_cnt[0]~17 ;
wire \Uart_Byte_Rx_inst|div_cnt[1]~18_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[1]~19 ;
wire \Uart_Byte_Rx_inst|div_cnt[2]~20_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[2]~21 ;
wire \Uart_Byte_Rx_inst|div_cnt[3]~23 ;
wire \Uart_Byte_Rx_inst|div_cnt[4]~24_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[4]~25 ;
wire \Uart_Byte_Rx_inst|div_cnt[5]~27 ;
wire \Uart_Byte_Rx_inst|div_cnt[6]~29 ;
wire \Uart_Byte_Rx_inst|div_cnt[7]~30_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[7]~31 ;
wire \Uart_Byte_Rx_inst|div_cnt[8]~32_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[8]~33 ;
wire \Uart_Byte_Rx_inst|div_cnt[9]~34_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[9]~35 ;
wire \Uart_Byte_Rx_inst|div_cnt[10]~36_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[10]~37 ;
wire \Uart_Byte_Rx_inst|div_cnt[11]~39 ;
wire \Uart_Byte_Rx_inst|div_cnt[12]~40_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[12]~41 ;
wire \Uart_Byte_Rx_inst|div_cnt[13]~42_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[11]~38_combout ;
wire \Uart_Byte_Rx_inst|Equal0~3_combout ;
wire \Uart_Byte_Rx_inst|Equal0~4_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[13]~43 ;
wire \Uart_Byte_Rx_inst|div_cnt[14]~44_combout ;
wire \Uart_Byte_Rx_inst|div_cnt[14]~45 ;
wire \Uart_Byte_Rx_inst|div_cnt[15]~46_combout ;
wire \Uart_Byte_Rx_inst|bps_DR[1]~feeder_combout ;
wire \Uart_Byte_Rx_inst|Equal0~0_combout ;
wire \Uart_Byte_Rx_inst|Equal0~5_combout ;
wire \Uart_Byte_Rx_inst|bps_clk~feeder_combout ;
wire \Uart_Byte_Rx_inst|bps_clk~q ;
wire \Uart_Byte_Rx_inst|r_data_byte[5][2]~13_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[5][0]~q ;
wire \Uart_Byte_Rx_inst|Add8~2_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[5][1]~q ;
wire \Uart_Byte_Rx_inst|Add8~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[5][2]~q ;
wire \Uart_Byte_Rx_inst|Add7~1_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[5][2]~8_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][2]~12_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][0]~q ;
wire \Uart_Byte_Rx_inst|Add7~2_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][1]~q ;
wire \Uart_Byte_Rx_inst|Add7~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[4][2]~q ;
wire \Cmd_Decode_inst|wr_cmd[4]~feeder_combout ;
wire \Cmd_Decode_inst|Equal1~0_combout ;
wire \Uart_Byte_Rx_inst|Selector17~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][2]~4_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][0]~q ;
wire \Uart_Byte_Rx_inst|Selector16~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][1]~q ;
wire \Uart_Byte_Rx_inst|Add5~0_combout ;
wire \Uart_Byte_Rx_inst|Selector15~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[2][2]~q ;
wire \Cmd_Decode_inst|wr_cmd[2]~feeder_combout ;
wire \Uart_Byte_Rx_inst|Selector20~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[1][0]~q ;
wire \Uart_Byte_Rx_inst|Selector19~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[1][1]~q ;
wire \Uart_Byte_Rx_inst|Add4~0_combout ;
wire \Uart_Byte_Rx_inst|Selector18~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[1][2]~q ;
wire \Uart_Byte_Rx_inst|Add6~1_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[3][0]~q ;
wire \Uart_Byte_Rx_inst|Add6~2_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[3][1]~q ;
wire \Uart_Byte_Rx_inst|Add6~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[3][2]~q ;
wire \Cmd_Decode_inst|Equal1~1_combout ;
wire \Cmd_Decode_inst|Equal1~2_combout ;
wire \Cmd_Decode_inst|rec_num[3]~10_combout ;
wire \Cmd_Decode_inst|rec_num[0]~4_combout ;
wire \Cmd_Decode_inst|rec_num[1]~6_combout ;
wire \Cmd_Decode_inst|always3~0_combout ;
wire \Cmd_Decode_inst|wfifo_wr_en~0_combout ;
wire \Cmd_Decode_inst|wfifo_wr_en~q ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \clk_24M~input_o ;
wire \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Equal4~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_end~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|always7~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|always7~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|always7~3_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~3 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~7 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~11 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~15 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|Equal0~2_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|Equal0~0_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|Equal0~3_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~13 ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~19 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~23 ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|always1~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector0~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699~combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q ;
wire \Cmd_Decode_inst|always3~1_combout ;
wire \Cmd_Decode_inst|wr_trig~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector1~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector1~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688~combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ;
wire \Sdram_Top_inst|always4~0_combout ;
wire \Sdram_Top_inst|wr_en~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|always1~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_end~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_end~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector15~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector20~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector2~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|always1~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector2~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add1~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add1~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Equal3~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|act_end~q ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector3~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \Uart_Byte_Rx_inst|Selector23~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[0][2]~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[0][0]~q ;
wire \Uart_Byte_Rx_inst|Add3~0_combout ;
wire \Uart_Byte_Rx_inst|Selector21~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[0][2]~q ;
wire \Cmd_Decode_inst|wfifo_data[0]~0_combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \Cmd_Decode_inst|wfifo_data[1]~1_combout ;
wire \Cmd_Decode_inst|wfifo_data[2]~2_combout ;
wire \Cmd_Decode_inst|wfifo_data[3]~3_combout ;
wire \Cmd_Decode_inst|wfifo_data[4]~4_combout ;
wire \Cmd_Decode_inst|wfifo_data[5]~5_combout ;
wire \Uart_Byte_Rx_inst|Add9~1_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][2]~15_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][0]~q ;
wire \Uart_Byte_Rx_inst|Add9~2_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][1]~q ;
wire \Uart_Byte_Rx_inst|Add9~0_combout ;
wire \Uart_Byte_Rx_inst|r_data_byte[6][2]~q ;
wire \Cmd_Decode_inst|wfifo_data[6]~6_combout ;
wire \Cmd_Decode_inst|wfifo_data[7]~7_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0_combout ;
wire \Sdram_Top_inst|Selector1~1_combout ;
wire \Sdram_Top_inst|next_state.00100~0_combout ;
wire \Sdram_Top_inst|pre_state.00100~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector19~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ;
wire \Sdram_Top_inst|Sdram_Read_inst|always1~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector1~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695~combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ;
wire \Sdram_Top_inst|always5~0_combout ;
wire \Sdram_Top_inst|rd_en~q ;
wire \Sdram_Top_inst|next_state.00010~0_combout ;
wire \Sdram_Top_inst|next_state.00010~2_combout ;
wire \Sdram_Top_inst|next_state.00010~3_combout ;
wire \Sdram_Top_inst|pre_state.00010~q ;
wire \Sdram_Top_inst|next_state.10000~0_combout ;
wire \Sdram_Top_inst|next_state.10000~1_combout ;
wire \Sdram_Top_inst|pre_state.10000~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~1 ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~3 ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~5 ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~6_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~7 ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~8_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~9 ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add3~10_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_end~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|always7~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|always7~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|always7~3_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_end~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_end~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector2~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|always1~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector3~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \Uart_Byte_Tx_inst|always0~0_combout ;
wire \Uart_Byte_Tx_inst|rfifo_rd_en~q ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \Uart_Byte_Tx_inst|send_en~0_combout ;
wire \Uart_Byte_Tx_inst|send_en~q ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \sdram_data[0]~input_o ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \sdram_data[1]~input_o ;
wire \sdram_data[2]~input_o ;
wire \sdram_data[3]~input_o ;
wire \sdram_data[4]~input_o ;
wire \sdram_data[5]~input_o ;
wire \sdram_data[6]~input_o ;
wire \sdram_data[7]~input_o ;
wire \Uart_Byte_Tx_inst|div_cnt[0]~16_combout ;
wire \Uart_Byte_Tx_inst|uart_state~0_combout ;
wire \Uart_Byte_Tx_inst|uart_state~q ;
wire \Uart_Byte_Tx_inst|div_cnt[0]~17 ;
wire \Uart_Byte_Tx_inst|div_cnt[1]~18_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[1]~19 ;
wire \Uart_Byte_Tx_inst|div_cnt[2]~20_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[2]~21 ;
wire \Uart_Byte_Tx_inst|div_cnt[3]~23 ;
wire \Uart_Byte_Tx_inst|div_cnt[4]~24_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[4]~25 ;
wire \Uart_Byte_Tx_inst|div_cnt[5]~27 ;
wire \Uart_Byte_Tx_inst|div_cnt[6]~29 ;
wire \Uart_Byte_Tx_inst|div_cnt[7]~30_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[7]~31 ;
wire \Uart_Byte_Tx_inst|div_cnt[8]~32_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[8]~33 ;
wire \Uart_Byte_Tx_inst|div_cnt[9]~34_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[9]~35 ;
wire \Uart_Byte_Tx_inst|div_cnt[10]~36_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[10]~37 ;
wire \Uart_Byte_Tx_inst|div_cnt[11]~39 ;
wire \Uart_Byte_Tx_inst|div_cnt[12]~40_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[12]~41 ;
wire \Uart_Byte_Tx_inst|div_cnt[13]~43 ;
wire \Uart_Byte_Tx_inst|div_cnt[14]~44_combout ;
wire \Uart_Byte_Tx_inst|div_cnt[14]~45 ;
wire \Uart_Byte_Tx_inst|div_cnt[15]~46_combout ;
wire \Uart_Byte_Tx_inst|Equal0~5_combout ;
wire \Uart_Byte_Tx_inst|bps_clk~feeder_combout ;
wire \Uart_Byte_Tx_inst|bps_clk~q ;
wire \Uart_Byte_Tx_inst|bps_cnt[0]~5 ;
wire \Uart_Byte_Tx_inst|bps_cnt[1]~6_combout ;
wire \Uart_Byte_Tx_inst|bps_cnt[1]~7 ;
wire \Uart_Byte_Tx_inst|bps_cnt[2]~8_combout ;
wire \Uart_Byte_Tx_inst|bps_cnt[2]~9 ;
wire \Uart_Byte_Tx_inst|bps_cnt[3]~10_combout ;
wire \Uart_Byte_Tx_inst|Equal1~0_combout ;
wire \Uart_Byte_Tx_inst|tx_done~q ;
wire \Uart_Byte_Tx_inst|bps_cnt[0]~12_combout ;
wire \Uart_Byte_Tx_inst|bps_cnt[0]~4_combout ;
wire \Uart_Byte_Tx_inst|Mux0~5_combout ;
wire \Uart_Byte_Tx_inst|Mux0~3_combout ;
wire \Uart_Byte_Tx_inst|Mux0~6_combout ;
wire \Uart_Byte_Tx_inst|rs232_tx~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector4~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector4~1_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1_combout ;
wire \Sdram_Top_inst|next_state.10000~2_combout ;
wire \Sdram_Top_inst|next_state.00001~0_combout ;
wire \Sdram_Top_inst|sdram_cmd[1]~1_combout ;
wire \Sdram_Top_inst|Selector1~0_combout ;
wire \Sdram_Top_inst|sdram_addr[11]~0_combout ;
wire \Sdram_Top_inst|sdram_cmd~2_combout ;
wire \Sdram_Top_inst|sdram_cmd[1]~0_combout ;
wire \Sdram_Top_inst|sdram_cmd~3_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0_combout ;
wire \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0_combout ;
wire \Sdram_Top_inst|sdram_cmd~4_combout ;
wire \Sdram_Top_inst|sdram_cmd~5_combout ;
wire \Sdram_Top_inst|pre_state.01000~feeder_combout ;
wire \Sdram_Top_inst|pre_state.01000~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~q ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ;
wire \Sdram_Top_inst|next_state.01000~1_combout ;
wire \Sdram_Top_inst|sdram_cmd~6_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1_combout ;
wire \Sdram_Top_inst|sdram_cmd~7_combout ;
wire \Sdram_Top_inst|sdram_cmd~8_combout ;
wire \Sdram_Top_inst|sdram_addr[11]~3_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add1~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Add1~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector13~0_combout ;
wire \Sdram_Top_inst|sdram_addr~4_combout ;
wire \Sdram_Top_inst|sdram_addr[11]~1_combout ;
wire \Sdram_Top_inst|always3~0_combout ;
wire \Sdram_Top_inst|ref_en~q ;
wire \Sdram_Top_inst|next_state.10000~3_combout ;
wire \Sdram_Top_inst|sdram_addr[11]~2_combout ;
wire \Sdram_Top_inst|sdram_addr~6_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0_combout ;
wire \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1_combout ;
wire \Sdram_Top_inst|sdram_addr~7_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Add1~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector13~0_combout ;
wire \Sdram_Top_inst|sdram_addr~5_combout ;
wire \Sdram_Top_inst|sdram_addr~8_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector11~0_combout ;
wire \Sdram_Top_inst|sdram_addr~9_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector11~0_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector10~0_combout ;
wire \Sdram_Top_inst|sdram_addr~10_combout ;
wire \Sdram_Top_inst|sdram_addr~12_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector9~0_combout ;
wire \Sdram_Top_inst|sdram_addr~13_combout ;
wire \Sdram_Top_inst|sdram_addr~14_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector7~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector8~0_combout ;
wire \Sdram_Top_inst|sdram_addr~15_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector6~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector7~0_combout ;
wire \Sdram_Top_inst|sdram_addr~16_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0_combout ;
wire \Sdram_Top_inst|sdram_addr~17_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1_combout ;
wire \Sdram_Top_inst|sdram_addr~18_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|Selector5~2_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|Selector6~1_combout ;
wire \Sdram_Top_inst|sdram_addr~19_combout ;
wire \Sdram_Top_inst|sdram_addr~21_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~31 ;
wire \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32_combout ;
wire \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~31 ;
wire \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32_combout ;
wire \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2_combout ;
wire \Sdram_Top_inst|sdram_addr~22_combout ;
wire [13:0] \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us ;
wire [11:0] \Sdram_Top_inst|Sdram_Read_inst|rd_addr ;
wire [1:0] \Sdram_Top_inst|Sdram_Write_inst|break_cnt ;
wire [5:0] \Sdram_Top_inst|Sdram_Read_inst|col_cnt ;
wire [3:0] \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r ;
wire [3:0] \Sdram_Top_inst|Sdram_Write_inst|act_cnt ;
wire [11:0] \Sdram_Top_inst|Sdram_Write_inst|wr_addr ;
wire [1:0] \Sdram_Top_inst|Sdram_Read_inst|burst_cnt ;
wire [1:0] \Sdram_Top_inst|Sdram_Read_inst|break_cnt ;
wire [1:0] \Sdram_Top_inst|Sdram_Write_inst|burst_cnt ;
wire [3:0] \Sdram_Top_inst|Sdram_Write_inst|wr_cmd ;
wire [5:0] \Sdram_Top_inst|Sdram_Write_inst|col_cnt ;
wire [11:0] \Sdram_Top_inst|Sdram_Write_inst|row_addr ;
wire [3:0] \Sdram_Top_inst|Sdram_Read_inst|rd_cmd ;
wire [3:0] \Sdram_Top_inst|Sdram_Read_inst|act_cnt ;
wire [11:0] \Sdram_Top_inst|Sdram_Read_inst|row_addr ;
wire [3:0] \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [3:0] \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [3:0] \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [4:0] \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \Uart_Byte_Rx_inst|div_cnt ;
wire [7:0] \Uart_Byte_Rx_inst|data_byte ;
wire [7:0] \Uart_Byte_Rx_inst|bps_cnt ;
wire [15:0] \Uart_Byte_Rx_inst|bps_DR ;
wire [2:0] \Uart_Byte_Rx_inst|START_BIT ;
wire [7:0] \Uart_Byte_Tx_inst|r_data_byte ;
wire [15:0] \Uart_Byte_Tx_inst|div_cnt ;
wire [3:0] \Uart_Byte_Tx_inst|bps_cnt ;
wire [7:0] \Cmd_Decode_inst|wr_cmd ;
wire [3:0] \Cmd_Decode_inst|rec_num ;
wire [3:0] \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [7:0] \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [3:0] \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [3:0] \Sdram_Top_inst|sdram_cmd ;
wire [11:0] \Sdram_Top_inst|sdram_addr ;
wire [3:0] \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd ;
wire [5:0] \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd ;
wire [13:0] \Sdram_Top_inst|Sdram_Init_inst|cnt_200us ;
wire [3:0] \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd ;
wire [2:0] \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd ;

wire [4:0] \Clk_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [35:0] \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;

assign \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \Clk_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \Clk_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \Clk_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \Clk_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \Clk_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \Uart_Byte_Tx_inst|r_data_byte [0] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \Uart_Byte_Tx_inst|r_data_byte [1] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \Uart_Byte_Tx_inst|r_data_byte [2] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \Uart_Byte_Tx_inst|r_data_byte [3] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \Uart_Byte_Tx_inst|r_data_byte [4] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \Uart_Byte_Tx_inst|r_data_byte [5] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \Uart_Byte_Tx_inst|r_data_byte [6] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \Uart_Byte_Tx_inst|r_data_byte [7] = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

// Location: FF_X9_Y18_N7
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\Uart_Byte_Tx_inst|send_en~q ),
	.ena1(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~inputclkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\sdram_data[7]~input_o ,\sdram_data[6]~input_o ,\sdram_data[5]~input_o ,\sdram_data[4]~input_o ,\sdram_data[3]~input_o ,\sdram_data[2]~input_o ,\sdram_data[1]~input_o ,
\sdram_data[0]~input_o }),
	.portaaddr({\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_output_clock_enable = "ena0";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ALTSYNCRAM";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 4;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 36;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 15;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 16;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 4;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "clear0";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "clock0";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 36;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 15;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 16;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X7_Y19_N7
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y19_N13
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y19_N23
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4] & ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 ) 
// # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~13  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~13 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y16_N3
dffeas \Sdram_Top_inst|Sdram_Read_inst|act_cnt[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Add1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N7
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N13
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N27
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[10] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \Uart_Byte_Tx_inst|div_cnt[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[5] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \Uart_Byte_Tx_inst|div_cnt[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[3] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \Uart_Byte_Tx_inst|div_cnt[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[6] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \Uart_Byte_Tx_inst|div_cnt[11] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[11] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \Uart_Byte_Tx_inst|div_cnt[13] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[13] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0] $ (VCC))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1] & 
// (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0] & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1] & \Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14 .lut_mask = 16'h6688;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29 ))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~0_combout  = \Sdram_Top_inst|Sdram_Write_inst|col_cnt [0] $ (VCC)
// \Sdram_Top_inst|Sdram_Write_inst|Add3~1  = CARRY(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0])

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~0_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|Add3~1 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [2] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 )) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [2] & 
// ((\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 ) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [2]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~0_combout  = \Sdram_Top_inst|Sdram_Read_inst|col_cnt [0] $ (VCC)
// \Sdram_Top_inst|Sdram_Read_inst|Add3~1  = CARRY(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0])

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~0_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|Add3~1 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~2_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1] & (!\Sdram_Top_inst|Sdram_Write_inst|Add3~1 )) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1] & ((\Sdram_Top_inst|Sdram_Write_inst|Add3~1 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|Add3~3  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|Add3~1 ) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|Add3~1 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~2_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|Add3~3 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~2 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1] & (!\Sdram_Top_inst|Sdram_Read_inst|Add3~1 )) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1] & ((\Sdram_Top_inst|Sdram_Read_inst|Add3~1 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|Add3~3  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|Add3~1 ) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|Add3~1 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~2_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|Add3~3 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~4_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2] & (\Sdram_Top_inst|Sdram_Write_inst|Add3~3  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2] & (!\Sdram_Top_inst|Sdram_Write_inst|Add3~3  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|Add3~5  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2] & !\Sdram_Top_inst|Sdram_Write_inst|Add3~3 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|Add3~3 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~4_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|Add3~5 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~4 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~4_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & (\Sdram_Top_inst|Sdram_Read_inst|Add3~3  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & (!\Sdram_Top_inst|Sdram_Read_inst|Add3~3  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|Add3~5  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & !\Sdram_Top_inst|Sdram_Read_inst|Add3~3 ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|Add3~3 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~4_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|Add3~5 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~4 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~6 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~6_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3] & (!\Sdram_Top_inst|Sdram_Write_inst|Add3~5 )) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3] & ((\Sdram_Top_inst|Sdram_Write_inst|Add3~5 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|Add3~7  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|Add3~5 ) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|Add3~5 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~6_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|Add3~7 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~6 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & 
// (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19 ))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~8 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~8_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4] & (\Sdram_Top_inst|Sdram_Write_inst|Add3~7  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4] & (!\Sdram_Top_inst|Sdram_Write_inst|Add3~7  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|Add3~9  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4] & !\Sdram_Top_inst|Sdram_Write_inst|Add3~7 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|Add3~7 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~8_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|Add3~9 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~8 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add3~10 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add3~10_combout  = \Sdram_Top_inst|Sdram_Write_inst|col_cnt [5] $ (\Sdram_Top_inst|Sdram_Write_inst|Add3~9 )

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|Add3~9 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~10 .lut_mask = 16'h5A5A;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [10] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 )) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [10] & 
// ((\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~31  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 ) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [10]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~31 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[3]~22 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[3]~22_combout  = (\Uart_Byte_Tx_inst|div_cnt [3] & (!\Uart_Byte_Tx_inst|div_cnt[2]~21 )) # (!\Uart_Byte_Tx_inst|div_cnt [3] & ((\Uart_Byte_Tx_inst|div_cnt[2]~21 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[3]~23  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[2]~21 ) # (!\Uart_Byte_Tx_inst|div_cnt [3]))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[2]~21 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[3]~22_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[3]~23 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Tx_inst|div_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[5]~26 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[5]~26_combout  = (\Uart_Byte_Tx_inst|div_cnt [5] & (!\Uart_Byte_Tx_inst|div_cnt[4]~25 )) # (!\Uart_Byte_Tx_inst|div_cnt [5] & ((\Uart_Byte_Tx_inst|div_cnt[4]~25 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[5]~27  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[4]~25 ) # (!\Uart_Byte_Tx_inst|div_cnt [5]))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[4]~25 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[5]~26_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[5]~27 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Tx_inst|div_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[6]~28 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[6]~28_combout  = (\Uart_Byte_Tx_inst|div_cnt [6] & (\Uart_Byte_Tx_inst|div_cnt[5]~27  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [6] & (!\Uart_Byte_Tx_inst|div_cnt[5]~27  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[6]~29  = CARRY((\Uart_Byte_Tx_inst|div_cnt [6] & !\Uart_Byte_Tx_inst|div_cnt[5]~27 ))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[5]~27 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[6]~28_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[6]~29 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \Uart_Byte_Tx_inst|div_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[11]~38 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[11]~38_combout  = (\Uart_Byte_Tx_inst|div_cnt [11] & (!\Uart_Byte_Tx_inst|div_cnt[10]~37 )) # (!\Uart_Byte_Tx_inst|div_cnt [11] & ((\Uart_Byte_Tx_inst|div_cnt[10]~37 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[11]~39  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[10]~37 ) # (!\Uart_Byte_Tx_inst|div_cnt [11]))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[10]~37 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[11]~38_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[11]~39 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Tx_inst|div_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[13]~42 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[13]~42_combout  = (\Uart_Byte_Tx_inst|div_cnt [13] & (!\Uart_Byte_Tx_inst|div_cnt[12]~41 )) # (!\Uart_Byte_Tx_inst|div_cnt [13] & ((\Uart_Byte_Tx_inst|div_cnt[12]~41 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[13]~43  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[12]~41 ) # (!\Uart_Byte_Tx_inst|div_cnt [13]))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[12]~41 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[13]~42_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[13]~43 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Tx_inst|div_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0_combout  = \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0] $ (VCC)
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~1  = CARRY(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0])

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~0_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~19  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10] & 
// (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~19  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~21  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~19 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~20_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 ) 
// # (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~23  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11]))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~21 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~22_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~23 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~23  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12] & 
// (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~23  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~25  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~23 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~24_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~25 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26_combout  = \Sdram_Top_inst|Sdram_Refresh_inst|Add0~25  $ (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13]),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~25 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26 .lut_mask = 16'h0FF0;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y19_N13
dffeas \Cmd_Decode_inst|rec_num[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Cmd_Decode_inst|rec_num[2]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Cmd_Decode_inst|rec_num[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|rec_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[2] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|rec_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \Cmd_Decode_inst|rec_num[2]~8 (
// Equation(s):
// \Cmd_Decode_inst|rec_num[2]~8_combout  = (\Cmd_Decode_inst|rec_num [2] & (\Cmd_Decode_inst|rec_num[1]~7  $ (GND))) # (!\Cmd_Decode_inst|rec_num [2] & (!\Cmd_Decode_inst|rec_num[1]~7  & VCC))
// \Cmd_Decode_inst|rec_num[2]~9  = CARRY((\Cmd_Decode_inst|rec_num [2] & !\Cmd_Decode_inst|rec_num[1]~7 ))

	.dataa(\Cmd_Decode_inst|rec_num [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cmd_Decode_inst|rec_num[1]~7 ),
	.combout(\Cmd_Decode_inst|rec_num[2]~8_combout ),
	.cout(\Cmd_Decode_inst|rec_num[2]~9 ));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[2]~8 .lut_mask = 16'hA50A;
defparam \Cmd_Decode_inst|rec_num[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & VCC)))) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  $ (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hC309;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT )

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A5A;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \Uart_Byte_Rx_inst|div_cnt[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[3] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \Uart_Byte_Rx_inst|div_cnt[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[5] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \Uart_Byte_Rx_inst|div_cnt[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[6] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[3]~22 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[3]~22_combout  = (\Uart_Byte_Rx_inst|div_cnt [3] & (!\Uart_Byte_Rx_inst|div_cnt[2]~21 )) # (!\Uart_Byte_Rx_inst|div_cnt [3] & ((\Uart_Byte_Rx_inst|div_cnt[2]~21 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[3]~23  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[2]~21 ) # (!\Uart_Byte_Rx_inst|div_cnt [3]))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[2]~21 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[3]~22_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[3]~23 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|div_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[5]~26 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[5]~26_combout  = (\Uart_Byte_Rx_inst|div_cnt [5] & (!\Uart_Byte_Rx_inst|div_cnt[4]~25 )) # (!\Uart_Byte_Rx_inst|div_cnt [5] & ((\Uart_Byte_Rx_inst|div_cnt[4]~25 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[5]~27  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[4]~25 ) # (!\Uart_Byte_Rx_inst|div_cnt [5]))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[4]~25 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[5]~26_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[5]~27 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|div_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[6]~28 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[6]~28_combout  = (\Uart_Byte_Rx_inst|div_cnt [6] & (\Uart_Byte_Rx_inst|div_cnt[5]~27  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [6] & (!\Uart_Byte_Rx_inst|div_cnt[5]~27  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[6]~29  = CARRY((\Uart_Byte_Rx_inst|div_cnt [6] & !\Uart_Byte_Rx_inst|div_cnt[5]~27 ))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[5]~27 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[6]~28_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[6]~29 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \Uart_Byte_Rx_inst|div_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Mux0~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~0_combout  = (\Uart_Byte_Tx_inst|bps_cnt [1]) # (\Uart_Byte_Tx_inst|bps_cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~0 .lut_mask = 16'hFFF0;
defparam \Uart_Byte_Tx_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Mux0~1 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~1_combout  = (\Uart_Byte_Tx_inst|bps_cnt [3] & ((\Uart_Byte_Tx_inst|Mux0~0_combout ) # ((\Uart_Byte_Tx_inst|bps_cnt [0] & \Uart_Byte_Tx_inst|r_data_byte [7]))))

	.dataa(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [3]),
	.datac(\Uart_Byte_Tx_inst|Mux0~0_combout ),
	.datad(\Uart_Byte_Tx_inst|r_data_byte [7]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~1 .lut_mask = 16'hC8C0;
defparam \Uart_Byte_Tx_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Mux0~2 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~2_combout  = (\Uart_Byte_Tx_inst|bps_cnt [0] & ((\Uart_Byte_Tx_inst|r_data_byte [3]) # ((\Uart_Byte_Tx_inst|bps_cnt [1])))) # (!\Uart_Byte_Tx_inst|bps_cnt [0] & (((!\Uart_Byte_Tx_inst|bps_cnt [1] & \Uart_Byte_Tx_inst|r_data_byte 
// [2]))))

	.dataa(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Tx_inst|r_data_byte [3]),
	.datac(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Tx_inst|r_data_byte [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~2 .lut_mask = 16'hADA8;
defparam \Uart_Byte_Tx_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Mux0~4 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~4_combout  = (\Uart_Byte_Tx_inst|bps_cnt [3] & (((!\Uart_Byte_Tx_inst|bps_cnt [1] & \Uart_Byte_Tx_inst|r_data_byte [6])))) # (!\Uart_Byte_Tx_inst|bps_cnt [3] & ((\Uart_Byte_Tx_inst|r_data_byte [0]) # ((!\Uart_Byte_Tx_inst|bps_cnt 
// [1]))))

	.dataa(\Uart_Byte_Tx_inst|r_data_byte [0]),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [3]),
	.datac(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Tx_inst|r_data_byte [6]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~4 .lut_mask = 16'h2F23;
defparam \Uart_Byte_Tx_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N1
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \Sdram_Top_inst|pre_state.00001 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|next_state.00001~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|pre_state.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.00001 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|pre_state.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0 .lut_mask = 16'h0005;
defparam \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N25
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \Sdram_Top_inst|next_state.01000~0 (
// Equation(s):
// \Sdram_Top_inst|next_state.01000~0_combout  = (\Sdram_Top_inst|rd_en~q  & (!\Sdram_Top_inst|wr_en~q  & (!\Sdram_Top_inst|ref_en~q  & \Sdram_Top_inst|pre_state.00010~q )))

	.dataa(\Sdram_Top_inst|rd_en~q ),
	.datab(\Sdram_Top_inst|wr_en~q ),
	.datac(\Sdram_Top_inst|ref_en~q ),
	.datad(\Sdram_Top_inst|pre_state.00010~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.01000~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.01000~0 .lut_mask = 16'h0200;
defparam \Sdram_Top_inst|next_state.01000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N21
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N3
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N5
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y19_N1
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~11 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~11_combout  = (\Sdram_Top_inst|next_state.10000~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|wr_addr [4])) # (!\Sdram_Top_inst|next_state.10000~0_combout  & ((\Sdram_Top_inst|next_state.10000~2_combout  & 
// (\Sdram_Top_inst|Sdram_Write_inst|wr_addr [4])) # (!\Sdram_Top_inst|next_state.10000~2_combout  & ((\Sdram_Top_inst|Sdram_Read_inst|rd_addr [4])))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [4]),
	.datab(\Sdram_Top_inst|next_state.10000~0_combout ),
	.datac(\Sdram_Top_inst|next_state.10000~2_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [4]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~11_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~11 .lut_mask = 16'hABA8;
defparam \Sdram_Top_inst|sdram_addr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N3
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~20 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~20_combout  = ((!\Sdram_Top_inst|Selector1~0_combout  & !\Sdram_Top_inst|sdram_addr[11]~2_combout )) # (!\Sdram_Top_inst|next_state.00001~0_combout )

	.dataa(\Sdram_Top_inst|Selector1~0_combout ),
	.datab(\Sdram_Top_inst|sdram_addr[11]~2_combout ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|next_state.00001~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~20_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~20 .lut_mask = 16'h11FF;
defparam \Sdram_Top_inst|sdram_addr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector4~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector4~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ) # ((!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1] & (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0] & 
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector4~0 .lut_mask = 16'hFF10;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|Equal0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|Equal0~1_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7])))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [4]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \Sdram_Top_inst|next_state.00010~1 (
// Equation(s):
// \Sdram_Top_inst|next_state.00010~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q  & ((\Sdram_Top_inst|pre_state.10000~q ) # ((\Sdram_Top_inst|pre_state.01000~q  & \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q  & (\Sdram_Top_inst|pre_state.01000~q  & ((\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ),
	.datab(\Sdram_Top_inst|pre_state.01000~q ),
	.datac(\Sdram_Top_inst|pre_state.10000~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.00010~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.00010~1 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|next_state.00010~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N25
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]) # ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]) # (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0 .lut_mask = 16'hFFFA;
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0] & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout  & !\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1 .lut_mask = 16'h0050;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector5~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector5~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0_combout ) # ((!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1] & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout  & 
// !\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector5~0 .lut_mask = 16'hF0F4;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector14~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector14~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & ((\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|row_addr [0] & 
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & (((\Sdram_Top_inst|Sdram_Write_inst|row_addr [0] & \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector14~0 .lut_mask = 16'hF888;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector12~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector12~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [1] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout  & 
// \Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1])))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [1] & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout  & ((\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [1]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector12~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector12~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector12~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0] & ((\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|row_addr [2] & 
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr [2] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [2]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector12~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N23
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector10~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector10~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [4] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2] & 
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [4] & (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2] & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [4]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector10~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N31
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector9~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector9~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [4] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & 
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [4] & (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [4]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector9~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector8~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector8~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3] & 
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3] & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [5]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector8~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Equal0~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~0_combout  = (\Uart_Byte_Tx_inst|div_cnt [7] & (\Uart_Byte_Tx_inst|div_cnt [5] & (\Uart_Byte_Tx_inst|div_cnt [4] & \Uart_Byte_Rx_inst|bps_DR [1]))) # (!\Uart_Byte_Tx_inst|div_cnt [7] & (!\Uart_Byte_Tx_inst|div_cnt [5] & 
// (!\Uart_Byte_Tx_inst|div_cnt [4] & !\Uart_Byte_Rx_inst|bps_DR [1])))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [7]),
	.datab(\Uart_Byte_Tx_inst|div_cnt [5]),
	.datac(\Uart_Byte_Tx_inst|div_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|bps_DR [1]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~0 .lut_mask = 16'h8001;
defparam \Uart_Byte_Tx_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Equal0~1 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~1_combout  = (!\Uart_Byte_Tx_inst|div_cnt [1] & (!\Uart_Byte_Tx_inst|div_cnt [0] & (\Uart_Byte_Rx_inst|bps_DR [1] $ (!\Uart_Byte_Tx_inst|div_cnt [8]))))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [1]),
	.datab(\Uart_Byte_Rx_inst|bps_DR [1]),
	.datac(\Uart_Byte_Tx_inst|div_cnt [0]),
	.datad(\Uart_Byte_Tx_inst|div_cnt [8]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~1 .lut_mask = 16'h0401;
defparam \Uart_Byte_Tx_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Equal0~2 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~2_combout  = (!\Uart_Byte_Tx_inst|div_cnt [3] & (!\Uart_Byte_Tx_inst|div_cnt [9] & (!\Uart_Byte_Tx_inst|div_cnt [6] & !\Uart_Byte_Tx_inst|div_cnt [2])))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [3]),
	.datab(\Uart_Byte_Tx_inst|div_cnt [9]),
	.datac(\Uart_Byte_Tx_inst|div_cnt [6]),
	.datad(\Uart_Byte_Tx_inst|div_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \Uart_Byte_Tx_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Equal0~3 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~3_combout  = (!\Uart_Byte_Tx_inst|div_cnt [13] & (!\Uart_Byte_Tx_inst|div_cnt [12] & (!\Uart_Byte_Tx_inst|div_cnt [10] & !\Uart_Byte_Tx_inst|div_cnt [11])))

	.dataa(\Uart_Byte_Tx_inst|div_cnt [13]),
	.datab(\Uart_Byte_Tx_inst|div_cnt [12]),
	.datac(\Uart_Byte_Tx_inst|div_cnt [10]),
	.datad(\Uart_Byte_Tx_inst|div_cnt [11]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \Uart_Byte_Tx_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Equal0~4 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~4_combout  = (\Uart_Byte_Tx_inst|Equal0~2_combout  & (\Uart_Byte_Tx_inst|Equal0~1_combout  & (\Uart_Byte_Tx_inst|Equal0~3_combout  & \Uart_Byte_Tx_inst|Equal0~0_combout )))

	.dataa(\Uart_Byte_Tx_inst|Equal0~2_combout ),
	.datab(\Uart_Byte_Tx_inst|Equal0~1_combout ),
	.datac(\Uart_Byte_Tx_inst|Equal0~3_combout ),
	.datad(\Uart_Byte_Tx_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \Uart_Byte_Tx_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ) # (\Sdram_Top_inst|Sdram_Read_inst|row_end~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state~0 .lut_mask = 16'hFCFC;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always1~1_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1] & (!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0] & (\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q  & !\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always1~1 .lut_mask = 16'h0010;
defparam \Sdram_Top_inst|Sdram_Read_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|always1~2_combout  & (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q  & ((\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|always1~1_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|always1~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|always1~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector0~0 .lut_mask = 16'h4404;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \Cmd_Decode_inst|rd_trig (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Cmd_Decode_inst|always4~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|rd_trig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|rd_trig .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|rd_trig .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N19
dffeas \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector0~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout ) # ((!\Cmd_Decode_inst|rd_trig~q  & !\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q ))

	.dataa(\Cmd_Decode_inst|rd_trig~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector0~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector0~1 .lut_mask = 16'hF0F5;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0] & !\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1])

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3 .lut_mask = 16'h0C0C;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add1~1_combout  = \Sdram_Top_inst|Sdram_Read_inst|act_cnt [3] $ (((\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1] & (\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2] & \Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [3]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~1 .lut_mask = 16'h78F0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Equal3~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Equal3~1_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0] & (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3] & (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2] & !\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~1 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  & (\Sdram_Top_inst|Sdram_Read_inst|Add3~0_combout ))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Add3~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0 .lut_mask = 16'h44F0;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  & (\Sdram_Top_inst|Sdram_Read_inst|Add3~4_combout ))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Add3~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2 .lut_mask = 16'h44F0;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3])

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'hA0A0;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (!\Uart_Byte_Tx_inst|rfifo_rd_en~q )))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFEFF;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always7~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always7~0_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [10] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [9] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [8] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr [11])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [10]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [9]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [8]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|row_addr [11]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always7~0 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Read_inst|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \Cmd_Decode_inst|always4~0 (
// Equation(s):
// \Cmd_Decode_inst|always4~0_combout  = (\Uart_Byte_Rx_inst|data_byte [5] & (\Uart_Byte_Rx_inst|rx_done~q  & (!\Uart_Byte_Rx_inst|data_byte [6] & \Uart_Byte_Rx_inst|data_byte [7])))

	.dataa(\Uart_Byte_Rx_inst|data_byte [5]),
	.datab(\Uart_Byte_Rx_inst|rx_done~q ),
	.datac(\Uart_Byte_Rx_inst|data_byte [6]),
	.datad(\Uart_Byte_Rx_inst|data_byte [7]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always4~0 .lut_mask = 16'h0800;
defparam \Cmd_Decode_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \Cmd_Decode_inst|always4~1 (
// Equation(s):
// \Cmd_Decode_inst|always4~1_combout  = (!\Uart_Byte_Rx_inst|data_byte [4] & (\Uart_Byte_Rx_inst|data_byte [3] & (\Uart_Byte_Rx_inst|data_byte [1] & !\Uart_Byte_Rx_inst|data_byte [2])))

	.dataa(\Uart_Byte_Rx_inst|data_byte [4]),
	.datab(\Uart_Byte_Rx_inst|data_byte [3]),
	.datac(\Uart_Byte_Rx_inst|data_byte [1]),
	.datad(\Uart_Byte_Rx_inst|data_byte [2]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always4~1 .lut_mask = 16'h0040;
defparam \Cmd_Decode_inst|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \Cmd_Decode_inst|always4~2 (
// Equation(s):
// \Cmd_Decode_inst|always4~2_combout  = (\Cmd_Decode_inst|always4~0_combout  & (\Cmd_Decode_inst|always4~1_combout  & !\Uart_Byte_Rx_inst|data_byte [0]))

	.dataa(\Cmd_Decode_inst|always4~0_combout ),
	.datab(gnd),
	.datac(\Cmd_Decode_inst|always4~1_combout ),
	.datad(\Uart_Byte_Rx_inst|data_byte [0]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always4~2 .lut_mask = 16'h00A0;
defparam \Cmd_Decode_inst|always4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always7~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always7~0_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [11] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [9] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [10] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr [8])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [11]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [9]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [10]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|row_addr [8]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always7~0 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Write_inst|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~22_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [0]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12 .lut_mask = 16'h00E4;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector1~0_combout  = (\Cmd_Decode_inst|rd_trig~q  & (((!\Sdram_Top_inst|rd_en~q  & \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q )) # (!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q ))) # 
// (!\Cmd_Decode_inst|rd_trig~q  & (!\Sdram_Top_inst|rd_en~q  & ((\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ))))

	.dataa(\Cmd_Decode_inst|rd_trig~q ),
	.datab(\Sdram_Top_inst|rd_en~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector1~0 .lut_mask = 16'h3B0A;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \Cmd_Decode_inst|wr_cmd[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|data_byte [6]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[6] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \Cmd_Decode_inst|wr_cmd[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|data_byte [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[0] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & \Cmd_Decode_inst|wfifo_wr_en~q )))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'hCC00;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h3230;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFEFF;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ))) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & (\Cmd_Decode_inst|wfifo_wr_en~q  $ (((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q 
//  & \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q )))))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datad(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h95C0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \Uart_Byte_Rx_inst|r_data_byte[0][1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[0][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \Uart_Byte_Rx_inst|always2~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|always2~1_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [5] & (!\Uart_Byte_Rx_inst|bps_cnt [4] & (!\Uart_Byte_Rx_inst|bps_cnt [6] & \Uart_Byte_Rx_inst|bps_cnt [3])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|always2~1 .lut_mask = 16'h0100;
defparam \Uart_Byte_Rx_inst|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \Uart_Byte_Rx_inst|always2~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|always2~2_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [1] & (!\Uart_Byte_Rx_inst|bps_cnt [7] & (!\Uart_Byte_Rx_inst|bps_cnt [0] & \Uart_Byte_Rx_inst|always2~1_combout )))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datad(\Uart_Byte_Rx_inst|always2~1_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|always2~2 .lut_mask = 16'h0100;
defparam \Uart_Byte_Rx_inst|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[4][2]~11 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout  = \Uart_Byte_Rx_inst|bps_cnt [4] $ (\Uart_Byte_Rx_inst|bps_cnt [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2]~11 .lut_mask = 16'h0FF0;
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[7][2]~17 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[7][2]~17_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [6] & (!\Uart_Byte_Rx_inst|bps_cnt [5] & (!\Uart_Byte_Rx_inst|bps_cnt [4] & \Uart_Byte_Rx_inst|bps_clk~q )))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|bps_clk~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[7][2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2]~17 .lut_mask = 16'h0100;
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector22~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector22~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [4] & (\Uart_Byte_Rx_inst|r_data_byte[0][1]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & \Uart_Byte_Rx_inst|r_data_byte[0][0]~q )))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[0][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[0][1]~q ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector22~0 .lut_mask = 16'h7800;
defparam \Uart_Byte_Rx_inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Equal0~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~1_combout  = (!\Uart_Byte_Rx_inst|div_cnt [6] & (!\Uart_Byte_Rx_inst|div_cnt [5] & (!\Uart_Byte_Rx_inst|div_cnt [0] & !\Uart_Byte_Rx_inst|div_cnt [2])))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [6]),
	.datab(\Uart_Byte_Rx_inst|div_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|div_cnt [0]),
	.datad(\Uart_Byte_Rx_inst|div_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \Uart_Byte_Rx_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Equal0~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~2_combout  = (!\Uart_Byte_Rx_inst|div_cnt [8] & !\Uart_Byte_Rx_inst|div_cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|div_cnt [8]),
	.datad(\Uart_Byte_Rx_inst|div_cnt [7]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~2 .lut_mask = 16'h000F;
defparam \Uart_Byte_Rx_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector25~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector25~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [3]) # (\Uart_Byte_Rx_inst|bps_cnt [2])

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector25~0 .lut_mask = 16'hFFCC;
defparam \Uart_Byte_Rx_inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector14~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector14~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & ((\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ) # ((\Sdram_Top_inst|Sdram_Read_inst|always1~0_combout ) # (\Sdram_Top_inst|Sdram_Read_inst|row_end~q 
// ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|always1~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector14~2 .lut_mask = 16'hFE00;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0_combout  = !\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0 .lut_mask = 16'h00FF;
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706~combout  = ((GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Read_inst|Selector0~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706~combout ))) # (!\rst_n~input_o )

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706~combout ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector0~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706 .lut_mask = 16'hF3BB;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder_combout  = \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder .lut_mask = 16'hFF00;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \rs232_tx~output (
	.i(\Uart_Byte_Tx_inst|rs232_tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs232_tx),
	.obar());
// synopsys translate_off
defparam \rs232_tx~output .bus_hold = "false";
defparam \rs232_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \sdram_clk~output (
	.i(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_clk),
	.obar());
// synopsys translate_off
defparam \sdram_clk~output .bus_hold = "false";
defparam \sdram_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \sdram_cke~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cke),
	.obar());
// synopsys translate_off
defparam \sdram_cke~output .bus_hold = "false";
defparam \sdram_cke~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \sdram_cs_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cs_n),
	.obar());
// synopsys translate_off
defparam \sdram_cs_n~output .bus_hold = "false";
defparam \sdram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \sdram_ras_n~output (
	.i(!\Sdram_Top_inst|sdram_cmd [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ras_n),
	.obar());
// synopsys translate_off
defparam \sdram_ras_n~output .bus_hold = "false";
defparam \sdram_ras_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \sdram_cas_n~output (
	.i(!\Sdram_Top_inst|sdram_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cas_n),
	.obar());
// synopsys translate_off
defparam \sdram_cas_n~output .bus_hold = "false";
defparam \sdram_cas_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \sdram_we_n~output (
	.i(!\Sdram_Top_inst|sdram_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_we_n),
	.obar());
// synopsys translate_off
defparam \sdram_we_n~output .bus_hold = "false";
defparam \sdram_we_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \sdram_bank[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_bank[0]),
	.obar());
// synopsys translate_off
defparam \sdram_bank[0]~output .bus_hold = "false";
defparam \sdram_bank[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \sdram_bank[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_bank[1]),
	.obar());
// synopsys translate_off
defparam \sdram_bank[1]~output .bus_hold = "false";
defparam \sdram_bank[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \sdram_addr[0]~output (
	.i(\Sdram_Top_inst|sdram_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[0]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[0]~output .bus_hold = "false";
defparam \sdram_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \sdram_addr[1]~output (
	.i(\Sdram_Top_inst|sdram_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[1]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[1]~output .bus_hold = "false";
defparam \sdram_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \sdram_addr[2]~output (
	.i(\Sdram_Top_inst|sdram_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[2]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[2]~output .bus_hold = "false";
defparam \sdram_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \sdram_addr[3]~output (
	.i(\Sdram_Top_inst|sdram_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[3]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[3]~output .bus_hold = "false";
defparam \sdram_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \sdram_addr[4]~output (
	.i(\Sdram_Top_inst|sdram_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[4]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[4]~output .bus_hold = "false";
defparam \sdram_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \sdram_addr[5]~output (
	.i(\Sdram_Top_inst|sdram_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[5]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[5]~output .bus_hold = "false";
defparam \sdram_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \sdram_addr[6]~output (
	.i(\Sdram_Top_inst|sdram_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[6]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[6]~output .bus_hold = "false";
defparam \sdram_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \sdram_addr[7]~output (
	.i(\Sdram_Top_inst|sdram_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[7]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[7]~output .bus_hold = "false";
defparam \sdram_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \sdram_addr[8]~output (
	.i(\Sdram_Top_inst|sdram_addr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[8]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[8]~output .bus_hold = "false";
defparam \sdram_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \sdram_addr[9]~output (
	.i(\Sdram_Top_inst|sdram_addr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[9]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[9]~output .bus_hold = "false";
defparam \sdram_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \sdram_addr[10]~output (
	.i(\Sdram_Top_inst|sdram_addr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[10]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[10]~output .bus_hold = "false";
defparam \sdram_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \sdram_addr[11]~output (
	.i(\Sdram_Top_inst|sdram_addr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[11]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[11]~output .bus_hold = "false";
defparam \sdram_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \sdram_data[0]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[0]),
	.obar());
// synopsys translate_off
defparam \sdram_data[0]~output .bus_hold = "false";
defparam \sdram_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \sdram_data[1]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[1]),
	.obar());
// synopsys translate_off
defparam \sdram_data[1]~output .bus_hold = "false";
defparam \sdram_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \sdram_data[2]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[2]),
	.obar());
// synopsys translate_off
defparam \sdram_data[2]~output .bus_hold = "false";
defparam \sdram_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \sdram_data[3]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[3]),
	.obar());
// synopsys translate_off
defparam \sdram_data[3]~output .bus_hold = "false";
defparam \sdram_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \sdram_data[4]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[4]),
	.obar());
// synopsys translate_off
defparam \sdram_data[4]~output .bus_hold = "false";
defparam \sdram_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \sdram_data[5]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[5]),
	.obar());
// synopsys translate_off
defparam \sdram_data[5]~output .bus_hold = "false";
defparam \sdram_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \sdram_data[6]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[6]),
	.obar());
// synopsys translate_off
defparam \sdram_data[6]~output .bus_hold = "false";
defparam \sdram_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \sdram_data[7]~output (
	.i(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.oe(\Sdram_Top_inst|pre_state.10000~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[7]),
	.obar());
// synopsys translate_off
defparam \sdram_data[7]~output .bus_hold = "false";
defparam \sdram_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \sdram_data[8]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[8]),
	.obar());
// synopsys translate_off
defparam \sdram_data[8]~output .bus_hold = "false";
defparam \sdram_data[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \sdram_data[9]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[9]),
	.obar());
// synopsys translate_off
defparam \sdram_data[9]~output .bus_hold = "false";
defparam \sdram_data[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \sdram_data[10]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[10]),
	.obar());
// synopsys translate_off
defparam \sdram_data[10]~output .bus_hold = "false";
defparam \sdram_data[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \sdram_data[11]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[11]),
	.obar());
// synopsys translate_off
defparam \sdram_data[11]~output .bus_hold = "false";
defparam \sdram_data[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \sdram_data[12]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[12]),
	.obar());
// synopsys translate_off
defparam \sdram_data[12]~output .bus_hold = "false";
defparam \sdram_data[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \sdram_data[13]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[13]),
	.obar());
// synopsys translate_off
defparam \sdram_data[13]~output .bus_hold = "false";
defparam \sdram_data[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \sdram_data[14]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[14]),
	.obar());
// synopsys translate_off
defparam \sdram_data[14]~output .bus_hold = "false";
defparam \sdram_data[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \sdram_data[15]~output (
	.i(!\Sdram_Top_inst|pre_state.10000~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[15]),
	.obar());
// synopsys translate_off
defparam \sdram_data[15]~output .bus_hold = "false";
defparam \sdram_data[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[0]~8 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[0]~8_combout  = (\Uart_Byte_Rx_inst|bps_clk~q  & (\Uart_Byte_Rx_inst|bps_cnt [0] $ (VCC))) # (!\Uart_Byte_Rx_inst|bps_clk~q  & (\Uart_Byte_Rx_inst|bps_cnt [0] & VCC))
// \Uart_Byte_Rx_inst|bps_cnt[0]~9  = CARRY((\Uart_Byte_Rx_inst|bps_clk~q  & \Uart_Byte_Rx_inst|bps_cnt [0]))

	.dataa(\Uart_Byte_Rx_inst|bps_clk~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[0]~8_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[0]~9 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[0]~8 .lut_mask = 16'h6688;
defparam \Uart_Byte_Rx_inst|bps_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector26~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector26~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [3] & (\Uart_Byte_Rx_inst|s1_rs232_rx~q  $ ((\Uart_Byte_Rx_inst|START_BIT [0])))) # (!\Uart_Byte_Rx_inst|bps_cnt [3] & (\Uart_Byte_Rx_inst|bps_cnt [2] & 
// (\Uart_Byte_Rx_inst|s1_rs232_rx~q  $ (\Uart_Byte_Rx_inst|START_BIT [0]))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datac(\Uart_Byte_Rx_inst|START_BIT [0]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector26~0 .lut_mask = 16'h5A48;
defparam \Uart_Byte_Rx_inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[1]~10 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[1]~10_combout  = (\Uart_Byte_Rx_inst|bps_cnt [1] & (!\Uart_Byte_Rx_inst|bps_cnt[0]~9 )) # (!\Uart_Byte_Rx_inst|bps_cnt [1] & ((\Uart_Byte_Rx_inst|bps_cnt[0]~9 ) # (GND)))
// \Uart_Byte_Rx_inst|bps_cnt[1]~11  = CARRY((!\Uart_Byte_Rx_inst|bps_cnt[0]~9 ) # (!\Uart_Byte_Rx_inst|bps_cnt [1]))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[0]~9 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[1]~10_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[1]~11 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[1]~10 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|bps_cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \Uart_Byte_Rx_inst|bps_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[1]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \Uart_Byte_Rx_inst|START_BIT[2]~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|START_BIT[2]~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [3] & (!\Uart_Byte_Rx_inst|bps_cnt [2] & ((!\Uart_Byte_Rx_inst|bps_cnt [1]) # (!\Uart_Byte_Rx_inst|bps_cnt [0])))) # (!\Uart_Byte_Rx_inst|bps_cnt [3] & (\Uart_Byte_Rx_inst|bps_cnt 
// [2] $ (((!\Uart_Byte_Rx_inst|bps_cnt [0] & !\Uart_Byte_Rx_inst|bps_cnt [1])))))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|START_BIT[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|START_BIT[2]~0 .lut_mask = 16'h324D;
defparam \Uart_Byte_Rx_inst|START_BIT[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[3]~15 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[3]~15_combout  = (\Uart_Byte_Rx_inst|bps_cnt [3] & (!\Uart_Byte_Rx_inst|bps_cnt[2]~13 )) # (!\Uart_Byte_Rx_inst|bps_cnt [3] & ((\Uart_Byte_Rx_inst|bps_cnt[2]~13 ) # (GND)))
// \Uart_Byte_Rx_inst|bps_cnt[3]~16  = CARRY((!\Uart_Byte_Rx_inst|bps_cnt[2]~13 ) # (!\Uart_Byte_Rx_inst|bps_cnt [3]))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[2]~13 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[3]~15_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[3]~16 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[3]~15 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|bps_cnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[4]~17 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[4]~17_combout  = (\Uart_Byte_Rx_inst|bps_cnt [4] & (\Uart_Byte_Rx_inst|bps_cnt[3]~16  $ (GND))) # (!\Uart_Byte_Rx_inst|bps_cnt [4] & (!\Uart_Byte_Rx_inst|bps_cnt[3]~16  & VCC))
// \Uart_Byte_Rx_inst|bps_cnt[4]~18  = CARRY((\Uart_Byte_Rx_inst|bps_cnt [4] & !\Uart_Byte_Rx_inst|bps_cnt[3]~16 ))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[3]~16 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[4]~17_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[4]~18 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[4]~17 .lut_mask = 16'hA50A;
defparam \Uart_Byte_Rx_inst|bps_cnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[5]~19 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[5]~19_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & (!\Uart_Byte_Rx_inst|bps_cnt[4]~18 )) # (!\Uart_Byte_Rx_inst|bps_cnt [5] & ((\Uart_Byte_Rx_inst|bps_cnt[4]~18 ) # (GND)))
// \Uart_Byte_Rx_inst|bps_cnt[5]~20  = CARRY((!\Uart_Byte_Rx_inst|bps_cnt[4]~18 ) # (!\Uart_Byte_Rx_inst|bps_cnt [5]))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[4]~18 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[5]~19_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[5]~20 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[5]~19 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|bps_cnt[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \Uart_Byte_Rx_inst|bps_cnt[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[5]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[1]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[5] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[6]~21 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[6]~21_combout  = (\Uart_Byte_Rx_inst|bps_cnt [6] & (\Uart_Byte_Rx_inst|bps_cnt[5]~20  $ (GND))) # (!\Uart_Byte_Rx_inst|bps_cnt [6] & (!\Uart_Byte_Rx_inst|bps_cnt[5]~20  & VCC))
// \Uart_Byte_Rx_inst|bps_cnt[6]~22  = CARRY((\Uart_Byte_Rx_inst|bps_cnt [6] & !\Uart_Byte_Rx_inst|bps_cnt[5]~20 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[5]~20 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[6]~21_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[6]~22 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[6]~21 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|bps_cnt[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \Uart_Byte_Rx_inst|bps_cnt[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[6]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[1]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[6] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Equal2~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal2~1_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [5] & !\Uart_Byte_Rx_inst|bps_cnt [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal2~1 .lut_mask = 16'h000F;
defparam \Uart_Byte_Rx_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \Uart_Byte_Rx_inst|bps_cnt[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[4]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[1]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[4] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \Uart_Byte_Rx_inst|START_BIT[2]~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|START_BIT[2]~1_combout  = (\Uart_Byte_Rx_inst|r_data_byte[5][2]~8_combout  & (\Uart_Byte_Rx_inst|START_BIT[2]~0_combout  & (\Uart_Byte_Rx_inst|Equal2~1_combout  & !\Uart_Byte_Rx_inst|bps_cnt [4])))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[5][2]~8_combout ),
	.datab(\Uart_Byte_Rx_inst|START_BIT[2]~0_combout ),
	.datac(\Uart_Byte_Rx_inst|Equal2~1_combout ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|START_BIT[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|START_BIT[2]~1 .lut_mask = 16'h0080;
defparam \Uart_Byte_Rx_inst|START_BIT[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \Uart_Byte_Rx_inst|START_BIT[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|START_BIT[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|START_BIT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|START_BIT[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|START_BIT[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \rs232_rx~input (
	.i(rs232_rx),
	.ibar(gnd),
	.o(\rs232_rx~input_o ));
// synopsys translate_off
defparam \rs232_rx~input .bus_hold = "false";
defparam \rs232_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \Uart_Byte_Rx_inst|s0_rs232_rx (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rs232_rx~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|s0_rs232_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|s0_rs232_rx .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|s0_rs232_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \Uart_Byte_Rx_inst|s1_rs232_rx~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|s1_rs232_rx~feeder_combout  = \Uart_Byte_Rx_inst|s0_rs232_rx~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|s0_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|s1_rs232_rx~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|s1_rs232_rx~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|s1_rs232_rx~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \Uart_Byte_Rx_inst|s1_rs232_rx (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|s1_rs232_rx~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|s1_rs232_rx .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|s1_rs232_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector25~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector25~1_combout  = (\Uart_Byte_Rx_inst|Selector25~0_combout  & (\Uart_Byte_Rx_inst|START_BIT [1] $ (((\Uart_Byte_Rx_inst|START_BIT [0] & \Uart_Byte_Rx_inst|s1_rs232_rx~q )))))

	.dataa(\Uart_Byte_Rx_inst|Selector25~0_combout ),
	.datab(\Uart_Byte_Rx_inst|START_BIT [0]),
	.datac(\Uart_Byte_Rx_inst|START_BIT [1]),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector25~1 .lut_mask = 16'h28A0;
defparam \Uart_Byte_Rx_inst|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \Uart_Byte_Rx_inst|START_BIT[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|START_BIT[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|START_BIT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|START_BIT[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|START_BIT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add2~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add2~0_combout  = \Uart_Byte_Rx_inst|START_BIT [2] $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & (\Uart_Byte_Rx_inst|START_BIT [0] & \Uart_Byte_Rx_inst|START_BIT [1]))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|START_BIT [0]),
	.datac(\Uart_Byte_Rx_inst|START_BIT [2]),
	.datad(\Uart_Byte_Rx_inst|START_BIT [1]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add2~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector24~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector24~2_combout  = (\Uart_Byte_Rx_inst|Add2~0_combout  & ((\Uart_Byte_Rx_inst|bps_cnt [3]) # (\Uart_Byte_Rx_inst|bps_cnt [2])))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datac(\Uart_Byte_Rx_inst|Add2~0_combout ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector24~2 .lut_mask = 16'hF0C0;
defparam \Uart_Byte_Rx_inst|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \Uart_Byte_Rx_inst|START_BIT[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector24~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|START_BIT[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|START_BIT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|START_BIT[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|START_BIT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \Uart_Byte_Rx_inst|always2~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|always2~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [2] & ((\Uart_Byte_Rx_inst|START_BIT [2]) # ((\Uart_Byte_Rx_inst|START_BIT [1] & \Uart_Byte_Rx_inst|START_BIT [0]))))

	.dataa(\Uart_Byte_Rx_inst|START_BIT [1]),
	.datab(\Uart_Byte_Rx_inst|START_BIT [0]),
	.datac(\Uart_Byte_Rx_inst|START_BIT [2]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|always2~0 .lut_mask = 16'hF800;
defparam \Uart_Byte_Rx_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[1]~14 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[1]~14_combout  = (\Uart_Byte_Rx_inst|Equal2~2_combout ) # ((\Uart_Byte_Rx_inst|rx_done~q ) # ((\Uart_Byte_Rx_inst|always2~2_combout  & \Uart_Byte_Rx_inst|always2~0_combout )))

	.dataa(\Uart_Byte_Rx_inst|always2~2_combout ),
	.datab(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.datac(\Uart_Byte_Rx_inst|rx_done~q ),
	.datad(\Uart_Byte_Rx_inst|always2~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[1]~14 .lut_mask = 16'hFEFC;
defparam \Uart_Byte_Rx_inst|bps_cnt[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \Uart_Byte_Rx_inst|bps_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[1]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[2]~12 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[2]~12_combout  = (\Uart_Byte_Rx_inst|bps_cnt [2] & (\Uart_Byte_Rx_inst|bps_cnt[1]~11  $ (GND))) # (!\Uart_Byte_Rx_inst|bps_cnt [2] & (!\Uart_Byte_Rx_inst|bps_cnt[1]~11  & VCC))
// \Uart_Byte_Rx_inst|bps_cnt[2]~13  = CARRY((\Uart_Byte_Rx_inst|bps_cnt [2] & !\Uart_Byte_Rx_inst|bps_cnt[1]~11 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[1]~11 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[2]~12_combout ),
	.cout(\Uart_Byte_Rx_inst|bps_cnt[2]~13 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[2]~12 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|bps_cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \Uart_Byte_Rx_inst|bps_cnt[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[1]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \Uart_Byte_Rx_inst|bps_cnt[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[3]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[1]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[3] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Equal2~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal2~0_combout  = (((!\Uart_Byte_Rx_inst|bps_cnt [2]) # (!\Uart_Byte_Rx_inst|bps_cnt [1])) # (!\Uart_Byte_Rx_inst|bps_cnt [3])) # (!\Uart_Byte_Rx_inst|bps_cnt [0])

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal2~0 .lut_mask = 16'h7FFF;
defparam \Uart_Byte_Rx_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_cnt[7]~23 (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_cnt[7]~23_combout  = \Uart_Byte_Rx_inst|bps_cnt [7] $ (\Uart_Byte_Rx_inst|bps_cnt[6]~22 )

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Uart_Byte_Rx_inst|bps_cnt[6]~22 ),
	.combout(\Uart_Byte_Rx_inst|bps_cnt[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[7]~23 .lut_mask = 16'h3C3C;
defparam \Uart_Byte_Rx_inst|bps_cnt[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \Uart_Byte_Rx_inst|bps_cnt[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_cnt[7]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|bps_cnt[1]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_cnt[7] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Equal2~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal2~2_combout  = (\Uart_Byte_Rx_inst|Equal2~1_combout  & (!\Uart_Byte_Rx_inst|Equal2~0_combout  & (\Uart_Byte_Rx_inst|bps_cnt [7] & \Uart_Byte_Rx_inst|bps_cnt [4])))

	.dataa(\Uart_Byte_Rx_inst|Equal2~1_combout ),
	.datab(\Uart_Byte_Rx_inst|Equal2~0_combout ),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal2~2 .lut_mask = 16'h2000;
defparam \Uart_Byte_Rx_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \Uart_Byte_Rx_inst|rx_done (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|rx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|rx_done .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|rx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \Cmd_Decode_inst|rec_num[0]~4 (
// Equation(s):
// \Cmd_Decode_inst|rec_num[0]~4_combout  = (\Cmd_Decode_inst|rec_num [0] & (\Uart_Byte_Rx_inst|rx_done~q  $ (VCC))) # (!\Cmd_Decode_inst|rec_num [0] & (\Uart_Byte_Rx_inst|rx_done~q  & VCC))
// \Cmd_Decode_inst|rec_num[0]~5  = CARRY((\Cmd_Decode_inst|rec_num [0] & \Uart_Byte_Rx_inst|rx_done~q ))

	.dataa(\Cmd_Decode_inst|rec_num [0]),
	.datab(\Uart_Byte_Rx_inst|rx_done~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|rec_num[0]~4_combout ),
	.cout(\Cmd_Decode_inst|rec_num[0]~5 ));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[0]~4 .lut_mask = 16'h6688;
defparam \Cmd_Decode_inst|rec_num[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \Cmd_Decode_inst|rec_num[1]~6 (
// Equation(s):
// \Cmd_Decode_inst|rec_num[1]~6_combout  = (\Cmd_Decode_inst|rec_num [1] & (!\Cmd_Decode_inst|rec_num[0]~5 )) # (!\Cmd_Decode_inst|rec_num [1] & ((\Cmd_Decode_inst|rec_num[0]~5 ) # (GND)))
// \Cmd_Decode_inst|rec_num[1]~7  = CARRY((!\Cmd_Decode_inst|rec_num[0]~5 ) # (!\Cmd_Decode_inst|rec_num [1]))

	.dataa(\Cmd_Decode_inst|rec_num [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Cmd_Decode_inst|rec_num[0]~5 ),
	.combout(\Cmd_Decode_inst|rec_num[1]~6_combout ),
	.cout(\Cmd_Decode_inst|rec_num[1]~7 ));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[1]~6 .lut_mask = 16'h5A5F;
defparam \Cmd_Decode_inst|rec_num[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \Cmd_Decode_inst|rec_num[3]~11 (
// Equation(s):
// \Cmd_Decode_inst|rec_num[3]~11_combout  = \Cmd_Decode_inst|rec_num [3] $ (\Cmd_Decode_inst|rec_num[2]~9 )

	.dataa(gnd),
	.datab(\Cmd_Decode_inst|rec_num [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Cmd_Decode_inst|rec_num[2]~9 ),
	.combout(\Cmd_Decode_inst|rec_num[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[3]~11 .lut_mask = 16'h3C3C;
defparam \Cmd_Decode_inst|rec_num[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector2~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector2~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [7] & (\Uart_Byte_Rx_inst|r_data_byte[7][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector2~0 .lut_mask = 16'h0AA0;
defparam \Uart_Byte_Rx_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[6][2]~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [0] & (!\Uart_Byte_Rx_inst|bps_cnt [3] & (!\Uart_Byte_Rx_inst|bps_cnt [1] & !\Uart_Byte_Rx_inst|bps_cnt [2])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~1 .lut_mask = 16'h0001;
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[7][2]~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout  = (\Uart_Byte_Rx_inst|bps_cnt [3] & ((\Uart_Byte_Rx_inst|bps_cnt [2]) # ((\Uart_Byte_Rx_inst|bps_cnt [0] & \Uart_Byte_Rx_inst|bps_cnt [1])))) # (!\Uart_Byte_Rx_inst|bps_cnt [3] & 
// (((!\Uart_Byte_Rx_inst|bps_cnt [0] & !\Uart_Byte_Rx_inst|bps_cnt [1])) # (!\Uart_Byte_Rx_inst|bps_cnt [2])))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [3]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2]~2 .lut_mask = 16'hCDB3;
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[7][2]~18 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout  = (\Uart_Byte_Rx_inst|r_data_byte[7][2]~17_combout  & ((\Uart_Byte_Rx_inst|bps_cnt [7] & ((!\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout ))) # (!\Uart_Byte_Rx_inst|bps_cnt [7] & 
// (\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[7][2]~17_combout ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2]~18 .lut_mask = 16'h20A8;
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \Uart_Byte_Rx_inst|r_data_byte[7][0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector1~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector1~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [7] & (\Uart_Byte_Rx_inst|r_data_byte[7][1]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[7][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q )))))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[7][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][1]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector1~0 .lut_mask = 16'h28A0;
defparam \Uart_Byte_Rx_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \Uart_Byte_Rx_inst|r_data_byte[7][1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add10~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add10~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[7][2]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & (\Uart_Byte_Rx_inst|r_data_byte[7][0]~q  & \Uart_Byte_Rx_inst|r_data_byte[7][1]~q ))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[7][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[7][1]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[7][2]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add10~0 .lut_mask = 16'h7F80;
defparam \Uart_Byte_Rx_inst|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector0~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector0~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [7] & \Uart_Byte_Rx_inst|Add10~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datad(\Uart_Byte_Rx_inst|Add10~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector0~0 .lut_mask = 16'hF000;
defparam \Uart_Byte_Rx_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \Uart_Byte_Rx_inst|r_data_byte[7][2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[7][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \Uart_Byte_Rx_inst|data_byte[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|r_data_byte[7][2]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[7] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \Cmd_Decode_inst|wr_cmd[7]~feeder (
// Equation(s):
// \Cmd_Decode_inst|wr_cmd[7]~feeder_combout  = \Uart_Byte_Rx_inst|data_byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [7]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wr_cmd[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[7]~feeder .lut_mask = 16'hFF00;
defparam \Cmd_Decode_inst|wr_cmd[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \Cmd_Decode_inst|always1~0 (
// Equation(s):
// \Cmd_Decode_inst|always1~0_combout  = (!\Cmd_Decode_inst|rec_num [2] & (\Cmd_Decode_inst|always3~0_combout  & \Uart_Byte_Rx_inst|rx_done~q ))

	.dataa(\Cmd_Decode_inst|rec_num [2]),
	.datab(\Cmd_Decode_inst|always3~0_combout ),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|rx_done~q ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always1~0 .lut_mask = 16'h4400;
defparam \Cmd_Decode_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \Cmd_Decode_inst|wr_cmd[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Cmd_Decode_inst|wr_cmd[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[7] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add8~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add8~1_combout  = \Uart_Byte_Rx_inst|s1_rs232_rx~q  $ (\Uart_Byte_Rx_inst|r_data_byte[5][0]~q )

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[5][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add8~1 .lut_mask = 16'h3C3C;
defparam \Uart_Byte_Rx_inst|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[3][2]~9 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[3][2]~9_combout  = (\Uart_Byte_Rx_inst|bps_cnt [6] & (\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout )) # (!\Uart_Byte_Rx_inst|bps_cnt [6] & ((!\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout )))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[3][2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[3][2]~9 .lut_mask = 16'hCC0F;
defparam \Uart_Byte_Rx_inst|r_data_byte[3][2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[0]~16 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[0]~16_combout  = \Uart_Byte_Rx_inst|div_cnt [0] $ (VCC)
// \Uart_Byte_Rx_inst|div_cnt[0]~17  = CARRY(\Uart_Byte_Rx_inst|div_cnt [0])

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|div_cnt[0]~16_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[0]~17 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \Uart_Byte_Rx_inst|div_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder_combout  = \Uart_Byte_Rx_inst|s1_rs232_rx~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \Uart_Byte_Rx_inst|tmp0_rs232_rx (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|tmp0_rs232_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|tmp0_rs232_rx .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|tmp0_rs232_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder_combout  = \Uart_Byte_Rx_inst|tmp0_rs232_rx~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|tmp0_rs232_rx~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder .lut_mask = 16'hF0F0;
defparam \Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \Uart_Byte_Rx_inst|tmp1_rs232_rx (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|tmp1_rs232_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|tmp1_rs232_rx .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|tmp1_rs232_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \Uart_Byte_Rx_inst|uart_state~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|uart_state~0_combout  = (!\Uart_Byte_Rx_inst|rx_done~q  & ((\Uart_Byte_Rx_inst|uart_state~q ) # ((!\Uart_Byte_Rx_inst|tmp0_rs232_rx~q  & \Uart_Byte_Rx_inst|tmp1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|tmp0_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|tmp1_rs232_rx~q ),
	.datac(\Uart_Byte_Rx_inst|uart_state~q ),
	.datad(\Uart_Byte_Rx_inst|rx_done~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|uart_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|uart_state~0 .lut_mask = 16'h00F4;
defparam \Uart_Byte_Rx_inst|uart_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \Uart_Byte_Rx_inst|uart_state (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|uart_state~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|uart_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|uart_state .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|uart_state .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \Uart_Byte_Rx_inst|div_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[1]~18 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[1]~18_combout  = (\Uart_Byte_Rx_inst|div_cnt [1] & (!\Uart_Byte_Rx_inst|div_cnt[0]~17 )) # (!\Uart_Byte_Rx_inst|div_cnt [1] & ((\Uart_Byte_Rx_inst|div_cnt[0]~17 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[1]~19  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[0]~17 ) # (!\Uart_Byte_Rx_inst|div_cnt [1]))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[0]~17 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[1]~18_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[1]~19 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Rx_inst|div_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \Uart_Byte_Rx_inst|div_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[2]~20 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[2]~20_combout  = (\Uart_Byte_Rx_inst|div_cnt [2] & (\Uart_Byte_Rx_inst|div_cnt[1]~19  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [2] & (!\Uart_Byte_Rx_inst|div_cnt[1]~19  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[2]~21  = CARRY((\Uart_Byte_Rx_inst|div_cnt [2] & !\Uart_Byte_Rx_inst|div_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[1]~19 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[2]~20_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[2]~21 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \Uart_Byte_Rx_inst|div_cnt[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[4]~24 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[4]~24_combout  = (\Uart_Byte_Rx_inst|div_cnt [4] & (\Uart_Byte_Rx_inst|div_cnt[3]~23  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [4] & (!\Uart_Byte_Rx_inst|div_cnt[3]~23  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[4]~25  = CARRY((\Uart_Byte_Rx_inst|div_cnt [4] & !\Uart_Byte_Rx_inst|div_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[3]~23 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[4]~24_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[4]~25 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \Uart_Byte_Rx_inst|div_cnt[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[4] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[7]~30 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[7]~30_combout  = (\Uart_Byte_Rx_inst|div_cnt [7] & (!\Uart_Byte_Rx_inst|div_cnt[6]~29 )) # (!\Uart_Byte_Rx_inst|div_cnt [7] & ((\Uart_Byte_Rx_inst|div_cnt[6]~29 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[7]~31  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[6]~29 ) # (!\Uart_Byte_Rx_inst|div_cnt [7]))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[6]~29 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[7]~30_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[7]~31 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Rx_inst|div_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \Uart_Byte_Rx_inst|div_cnt[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[7] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[8]~32 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[8]~32_combout  = (\Uart_Byte_Rx_inst|div_cnt [8] & (\Uart_Byte_Rx_inst|div_cnt[7]~31  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [8] & (!\Uart_Byte_Rx_inst|div_cnt[7]~31  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[8]~33  = CARRY((\Uart_Byte_Rx_inst|div_cnt [8] & !\Uart_Byte_Rx_inst|div_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[7]~31 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[8]~32_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[8]~33 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \Uart_Byte_Rx_inst|div_cnt[8] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[8] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[9]~34 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[9]~34_combout  = (\Uart_Byte_Rx_inst|div_cnt [9] & (!\Uart_Byte_Rx_inst|div_cnt[8]~33 )) # (!\Uart_Byte_Rx_inst|div_cnt [9] & ((\Uart_Byte_Rx_inst|div_cnt[8]~33 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[9]~35  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[8]~33 ) # (!\Uart_Byte_Rx_inst|div_cnt [9]))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[8]~33 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[9]~34_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[9]~35 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Rx_inst|div_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \Uart_Byte_Rx_inst|div_cnt[9] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[9] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[10]~36 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[10]~36_combout  = (\Uart_Byte_Rx_inst|div_cnt [10] & (\Uart_Byte_Rx_inst|div_cnt[9]~35  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [10] & (!\Uart_Byte_Rx_inst|div_cnt[9]~35  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[10]~37  = CARRY((\Uart_Byte_Rx_inst|div_cnt [10] & !\Uart_Byte_Rx_inst|div_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[9]~35 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[10]~36_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[10]~37 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \Uart_Byte_Rx_inst|div_cnt[10] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[10] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[11]~38 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[11]~38_combout  = (\Uart_Byte_Rx_inst|div_cnt [11] & (!\Uart_Byte_Rx_inst|div_cnt[10]~37 )) # (!\Uart_Byte_Rx_inst|div_cnt [11] & ((\Uart_Byte_Rx_inst|div_cnt[10]~37 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[11]~39  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[10]~37 ) # (!\Uart_Byte_Rx_inst|div_cnt [11]))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[10]~37 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[11]~38_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[11]~39 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|div_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[12]~40 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[12]~40_combout  = (\Uart_Byte_Rx_inst|div_cnt [12] & (\Uart_Byte_Rx_inst|div_cnt[11]~39  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [12] & (!\Uart_Byte_Rx_inst|div_cnt[11]~39  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[12]~41  = CARRY((\Uart_Byte_Rx_inst|div_cnt [12] & !\Uart_Byte_Rx_inst|div_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[11]~39 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[12]~40_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[12]~41 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \Uart_Byte_Rx_inst|div_cnt[12] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[12] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[13]~42 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[13]~42_combout  = (\Uart_Byte_Rx_inst|div_cnt [13] & (!\Uart_Byte_Rx_inst|div_cnt[12]~41 )) # (!\Uart_Byte_Rx_inst|div_cnt [13] & ((\Uart_Byte_Rx_inst|div_cnt[12]~41 ) # (GND)))
// \Uart_Byte_Rx_inst|div_cnt[13]~43  = CARRY((!\Uart_Byte_Rx_inst|div_cnt[12]~41 ) # (!\Uart_Byte_Rx_inst|div_cnt [13]))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[12]~41 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[13]~42_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[13]~43 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \Uart_Byte_Rx_inst|div_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \Uart_Byte_Rx_inst|div_cnt[13] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[13] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \Uart_Byte_Rx_inst|div_cnt[11] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[11] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Equal0~3 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~3_combout  = (!\Uart_Byte_Rx_inst|div_cnt [14] & (!\Uart_Byte_Rx_inst|div_cnt [13] & (!\Uart_Byte_Rx_inst|div_cnt [11] & !\Uart_Byte_Rx_inst|div_cnt [12])))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [14]),
	.datab(\Uart_Byte_Rx_inst|div_cnt [13]),
	.datac(\Uart_Byte_Rx_inst|div_cnt [11]),
	.datad(\Uart_Byte_Rx_inst|div_cnt [12]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \Uart_Byte_Rx_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Equal0~4 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~4_combout  = (\Uart_Byte_Rx_inst|Equal0~2_combout  & (\Uart_Byte_Rx_inst|Equal0~3_combout  & (!\Uart_Byte_Rx_inst|div_cnt [10] & !\Uart_Byte_Rx_inst|div_cnt [9])))

	.dataa(\Uart_Byte_Rx_inst|Equal0~2_combout ),
	.datab(\Uart_Byte_Rx_inst|Equal0~3_combout ),
	.datac(\Uart_Byte_Rx_inst|div_cnt [10]),
	.datad(\Uart_Byte_Rx_inst|div_cnt [9]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~4 .lut_mask = 16'h0008;
defparam \Uart_Byte_Rx_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[14]~44 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[14]~44_combout  = (\Uart_Byte_Rx_inst|div_cnt [14] & (\Uart_Byte_Rx_inst|div_cnt[13]~43  $ (GND))) # (!\Uart_Byte_Rx_inst|div_cnt [14] & (!\Uart_Byte_Rx_inst|div_cnt[13]~43  & VCC))
// \Uart_Byte_Rx_inst|div_cnt[14]~45  = CARRY((\Uart_Byte_Rx_inst|div_cnt [14] & !\Uart_Byte_Rx_inst|div_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|div_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Rx_inst|div_cnt[13]~43 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[14]~44_combout ),
	.cout(\Uart_Byte_Rx_inst|div_cnt[14]~45 ));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Rx_inst|div_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \Uart_Byte_Rx_inst|div_cnt[14] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[14] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \Uart_Byte_Rx_inst|div_cnt[15]~46 (
// Equation(s):
// \Uart_Byte_Rx_inst|div_cnt[15]~46_combout  = \Uart_Byte_Rx_inst|div_cnt [15] $ (\Uart_Byte_Rx_inst|div_cnt[14]~45 )

	.dataa(\Uart_Byte_Rx_inst|div_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Uart_Byte_Rx_inst|div_cnt[14]~45 ),
	.combout(\Uart_Byte_Rx_inst|div_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \Uart_Byte_Rx_inst|div_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \Uart_Byte_Rx_inst|div_cnt[15] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|div_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|div_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|div_cnt[15] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|div_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_DR[1]~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_DR[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|bps_DR[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_DR[1]~feeder .lut_mask = 16'hFFFF;
defparam \Uart_Byte_Rx_inst|bps_DR[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \Uart_Byte_Rx_inst|bps_DR[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_DR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_DR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_DR[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_DR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Equal0~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~0_combout  = (\Uart_Byte_Rx_inst|div_cnt [3] & (\Uart_Byte_Rx_inst|bps_DR [1] & (\Uart_Byte_Rx_inst|div_cnt [4] & \Uart_Byte_Rx_inst|div_cnt [1]))) # (!\Uart_Byte_Rx_inst|div_cnt [3] & (!\Uart_Byte_Rx_inst|bps_DR [1] & 
// (!\Uart_Byte_Rx_inst|div_cnt [4] & !\Uart_Byte_Rx_inst|div_cnt [1])))

	.dataa(\Uart_Byte_Rx_inst|div_cnt [3]),
	.datab(\Uart_Byte_Rx_inst|bps_DR [1]),
	.datac(\Uart_Byte_Rx_inst|div_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|div_cnt [1]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~0 .lut_mask = 16'h8001;
defparam \Uart_Byte_Rx_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Equal0~5 (
// Equation(s):
// \Uart_Byte_Rx_inst|Equal0~5_combout  = (\Uart_Byte_Rx_inst|Equal0~1_combout  & (\Uart_Byte_Rx_inst|Equal0~4_combout  & (!\Uart_Byte_Rx_inst|div_cnt [15] & \Uart_Byte_Rx_inst|Equal0~0_combout )))

	.dataa(\Uart_Byte_Rx_inst|Equal0~1_combout ),
	.datab(\Uart_Byte_Rx_inst|Equal0~4_combout ),
	.datac(\Uart_Byte_Rx_inst|div_cnt [15]),
	.datad(\Uart_Byte_Rx_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Equal0~5 .lut_mask = 16'h0800;
defparam \Uart_Byte_Rx_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \Uart_Byte_Rx_inst|bps_clk~feeder (
// Equation(s):
// \Uart_Byte_Rx_inst|bps_clk~feeder_combout  = \Uart_Byte_Rx_inst|Equal0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|bps_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_clk~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Rx_inst|bps_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \Uart_Byte_Rx_inst|bps_clk (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|bps_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|bps_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|bps_clk .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|bps_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[5][2]~13 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[5][2]~13_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [7] & (\Uart_Byte_Rx_inst|bps_clk~q  & (\Uart_Byte_Rx_inst|bps_cnt [6] $ (!\Uart_Byte_Rx_inst|bps_cnt [5]))))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datad(\Uart_Byte_Rx_inst|bps_clk~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[5][2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2]~13 .lut_mask = 16'h2100;
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[5][2]~14 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout  = (!\Uart_Byte_Rx_inst|r_data_byte[3][2]~9_combout  & (!\Uart_Byte_Rx_inst|bps_cnt [4] & \Uart_Byte_Rx_inst|r_data_byte[5][2]~13_combout ))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[3][2]~9_combout ),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[5][2]~13_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2]~14 .lut_mask = 16'h0300;
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \Uart_Byte_Rx_inst|r_data_byte[5][0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add8~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[5][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add8~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add8~2_combout  = \Uart_Byte_Rx_inst|r_data_byte[5][1]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & \Uart_Byte_Rx_inst|r_data_byte[5][0]~q )))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[5][1]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[5][0]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add8~2 .lut_mask = 16'h3CF0;
defparam \Uart_Byte_Rx_inst|Add8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \Uart_Byte_Rx_inst|r_data_byte[5][1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add8~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[5][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add8~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add8~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[5][2]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[5][0]~q  & (\Uart_Byte_Rx_inst|s1_rs232_rx~q  & \Uart_Byte_Rx_inst|r_data_byte[5][1]~q ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[5][0]~q ),
	.datab(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[5][2]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[5][1]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add8~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \Uart_Byte_Rx_inst|r_data_byte[5][2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[5][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \Uart_Byte_Rx_inst|data_byte[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|r_data_byte[5][2]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[5] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \Cmd_Decode_inst|wr_cmd[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|data_byte [5]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[5] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add7~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add7~1_combout  = \Uart_Byte_Rx_inst|r_data_byte[4][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[4][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add7~1 .lut_mask = 16'h0FF0;
defparam \Uart_Byte_Rx_inst|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[5][2]~8 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[5][2]~8_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [7] & \Uart_Byte_Rx_inst|bps_clk~q )

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|bps_clk~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[5][2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2]~8 .lut_mask = 16'h3300;
defparam \Uart_Byte_Rx_inst|r_data_byte[5][2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[4][2]~12 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[4][2]~12_combout  = (!\Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout  & (!\Uart_Byte_Rx_inst|r_data_byte[3][2]~9_combout  & (!\Uart_Byte_Rx_inst|bps_cnt [5] & \Uart_Byte_Rx_inst|r_data_byte[5][2]~8_combout )))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[4][2]~11_combout ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[3][2]~9_combout ),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[5][2]~8_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[4][2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2]~12 .lut_mask = 16'h0100;
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \Uart_Byte_Rx_inst|r_data_byte[4][0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add7~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[4][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add7~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add7~2_combout  = \Uart_Byte_Rx_inst|r_data_byte[4][1]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & \Uart_Byte_Rx_inst|r_data_byte[4][0]~q )))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[4][1]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[4][0]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add7~2 .lut_mask = 16'h5AF0;
defparam \Uart_Byte_Rx_inst|Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \Uart_Byte_Rx_inst|r_data_byte[4][1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add7~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[4][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add7~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add7~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[4][2]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & (\Uart_Byte_Rx_inst|r_data_byte[4][0]~q  & \Uart_Byte_Rx_inst|r_data_byte[4][1]~q ))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[4][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[4][2]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[4][1]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add7~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \Uart_Byte_Rx_inst|r_data_byte[4][2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[4][2]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \Uart_Byte_Rx_inst|data_byte[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|r_data_byte[4][2]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[4] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \Cmd_Decode_inst|wr_cmd[4]~feeder (
// Equation(s):
// \Cmd_Decode_inst|wr_cmd[4]~feeder_combout  = \Uart_Byte_Rx_inst|data_byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [4]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wr_cmd[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[4]~feeder .lut_mask = 16'hFF00;
defparam \Cmd_Decode_inst|wr_cmd[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \Cmd_Decode_inst|wr_cmd[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Cmd_Decode_inst|wr_cmd[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[4] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \Cmd_Decode_inst|Equal1~0 (
// Equation(s):
// \Cmd_Decode_inst|Equal1~0_combout  = (\Cmd_Decode_inst|wr_cmd [6] & (!\Cmd_Decode_inst|wr_cmd [7] & (!\Cmd_Decode_inst|wr_cmd [5] & \Cmd_Decode_inst|wr_cmd [4])))

	.dataa(\Cmd_Decode_inst|wr_cmd [6]),
	.datab(\Cmd_Decode_inst|wr_cmd [7]),
	.datac(\Cmd_Decode_inst|wr_cmd [5]),
	.datad(\Cmd_Decode_inst|wr_cmd [4]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|Equal1~0 .lut_mask = 16'h0200;
defparam \Cmd_Decode_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector17~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector17~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & (\Uart_Byte_Rx_inst|s1_rs232_rx~q  $ (\Uart_Byte_Rx_inst|r_data_byte[2][0]~q )))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector17~0 .lut_mask = 16'h4848;
defparam \Uart_Byte_Rx_inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[2][2]~4 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[2][2]~4_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [7] & (\Uart_Byte_Rx_inst|bps_clk~q  & !\Uart_Byte_Rx_inst|bps_cnt [6]))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|bps_clk~q ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[2][2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~4 .lut_mask = 16'h0030;
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[2][2]~5 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout  = (\Uart_Byte_Rx_inst|r_data_byte[2][2]~4_combout  & ((\Uart_Byte_Rx_inst|bps_cnt [5] & ((!\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout ))) # (!\Uart_Byte_Rx_inst|bps_cnt [5] & 
// (\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout ))))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[2][2]~4_combout ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~5 .lut_mask = 16'h40E0;
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[2][2]~7 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout  = (\Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout  & (\Uart_Byte_Rx_inst|bps_cnt [5] $ (!\Uart_Byte_Rx_inst|bps_cnt [4])))

	.dataa(gnd),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~7 .lut_mask = 16'hC300;
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \Uart_Byte_Rx_inst|r_data_byte[2][0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector16~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector16~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & (\Uart_Byte_Rx_inst|r_data_byte[2][1]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & \Uart_Byte_Rx_inst|r_data_byte[2][0]~q )))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[2][1]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[2][0]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector16~0 .lut_mask = 16'h48C0;
defparam \Uart_Byte_Rx_inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \Uart_Byte_Rx_inst|r_data_byte[2][1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add5~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add5~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[2][2]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & (\Uart_Byte_Rx_inst|r_data_byte[2][1]~q  & \Uart_Byte_Rx_inst|r_data_byte[2][0]~q ))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[2][2]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[2][1]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[2][0]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add5~0 .lut_mask = 16'h6CCC;
defparam \Uart_Byte_Rx_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector15~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector15~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & \Uart_Byte_Rx_inst|Add5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datad(\Uart_Byte_Rx_inst|Add5~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector15~0 .lut_mask = 16'hF000;
defparam \Uart_Byte_Rx_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \Uart_Byte_Rx_inst|r_data_byte[2][2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[2][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \Uart_Byte_Rx_inst|data_byte[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|r_data_byte[2][2]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \Cmd_Decode_inst|wr_cmd[2]~feeder (
// Equation(s):
// \Cmd_Decode_inst|wr_cmd[2]~feeder_combout  = \Uart_Byte_Rx_inst|data_byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [2]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wr_cmd[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[2]~feeder .lut_mask = 16'hFF00;
defparam \Cmd_Decode_inst|wr_cmd[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \Cmd_Decode_inst|wr_cmd[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Cmd_Decode_inst|wr_cmd[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[2] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector20~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector20~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & (\Uart_Byte_Rx_inst|s1_rs232_rx~q  $ (\Uart_Byte_Rx_inst|r_data_byte[1][0]~q )))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector20~0 .lut_mask = 16'h4848;
defparam \Uart_Byte_Rx_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[1][2]~6 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [4] & \Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[2][2]~5_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[1][2]~6 .lut_mask = 16'h0F00;
defparam \Uart_Byte_Rx_inst|r_data_byte[1][2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \Uart_Byte_Rx_inst|r_data_byte[1][0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[1][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector19~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector19~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & (\Uart_Byte_Rx_inst|r_data_byte[1][1]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & \Uart_Byte_Rx_inst|r_data_byte[1][0]~q )))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[1][1]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[1][0]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector19~0 .lut_mask = 16'h48C0;
defparam \Uart_Byte_Rx_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \Uart_Byte_Rx_inst|r_data_byte[1][1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[1][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add4~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add4~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[1][2]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & (\Uart_Byte_Rx_inst|r_data_byte[1][0]~q  & \Uart_Byte_Rx_inst|r_data_byte[1][1]~q ))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[1][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[1][1]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[1][2]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add4~0 .lut_mask = 16'h7F80;
defparam \Uart_Byte_Rx_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector18~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector18~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [5] & \Uart_Byte_Rx_inst|Add4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datad(\Uart_Byte_Rx_inst|Add4~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector18~0 .lut_mask = 16'hF000;
defparam \Uart_Byte_Rx_inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \Uart_Byte_Rx_inst|r_data_byte[1][2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[1][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \Uart_Byte_Rx_inst|data_byte[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|r_data_byte[1][2]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \Cmd_Decode_inst|wr_cmd[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|data_byte [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[1] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add6~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add6~1_combout  = \Uart_Byte_Rx_inst|r_data_byte[3][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[3][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add6~1 .lut_mask = 16'h0FF0;
defparam \Uart_Byte_Rx_inst|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[3][2]~10 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [5] & (!\Uart_Byte_Rx_inst|r_data_byte[3][2]~9_combout  & (!\Uart_Byte_Rx_inst|bps_cnt [4] & \Uart_Byte_Rx_inst|r_data_byte[5][2]~8_combout )))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[3][2]~9_combout ),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[5][2]~8_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[3][2]~10 .lut_mask = 16'h0100;
defparam \Uart_Byte_Rx_inst|r_data_byte[3][2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \Uart_Byte_Rx_inst|r_data_byte[3][0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add6~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[3][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add6~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add6~2_combout  = \Uart_Byte_Rx_inst|r_data_byte[3][1]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & \Uart_Byte_Rx_inst|r_data_byte[3][0]~q )))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[3][1]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[3][0]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add6~2 .lut_mask = 16'h5AF0;
defparam \Uart_Byte_Rx_inst|Add6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \Uart_Byte_Rx_inst|r_data_byte[3][1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add6~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[3][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add6~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add6~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[3][2]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & (\Uart_Byte_Rx_inst|r_data_byte[3][1]~q  & \Uart_Byte_Rx_inst|r_data_byte[3][0]~q ))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[3][1]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[3][2]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[3][0]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add6~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \Uart_Byte_Rx_inst|r_data_byte[3][2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[3][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[3][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \Uart_Byte_Rx_inst|data_byte[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|r_data_byte[3][2]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[3] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \Cmd_Decode_inst|wr_cmd[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|data_byte [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Cmd_Decode_inst|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_cmd[3] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \Cmd_Decode_inst|Equal1~1 (
// Equation(s):
// \Cmd_Decode_inst|Equal1~1_combout  = (\Cmd_Decode_inst|wr_cmd [0] & (\Cmd_Decode_inst|wr_cmd [2] & (!\Cmd_Decode_inst|wr_cmd [1] & !\Cmd_Decode_inst|wr_cmd [3])))

	.dataa(\Cmd_Decode_inst|wr_cmd [0]),
	.datab(\Cmd_Decode_inst|wr_cmd [2]),
	.datac(\Cmd_Decode_inst|wr_cmd [1]),
	.datad(\Cmd_Decode_inst|wr_cmd [3]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|Equal1~1 .lut_mask = 16'h0008;
defparam \Cmd_Decode_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \Cmd_Decode_inst|Equal1~2 (
// Equation(s):
// \Cmd_Decode_inst|Equal1~2_combout  = (\Cmd_Decode_inst|Equal1~0_combout  & \Cmd_Decode_inst|Equal1~1_combout )

	.dataa(gnd),
	.datab(\Cmd_Decode_inst|Equal1~0_combout ),
	.datac(gnd),
	.datad(\Cmd_Decode_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|Equal1~2 .lut_mask = 16'hCC00;
defparam \Cmd_Decode_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \Cmd_Decode_inst|rec_num[3]~10 (
// Equation(s):
// \Cmd_Decode_inst|rec_num[3]~10_combout  = (\Cmd_Decode_inst|always3~0_combout  & (\Uart_Byte_Rx_inst|rx_done~q  & ((\Cmd_Decode_inst|rec_num [2]) # (\Cmd_Decode_inst|Equal1~2_combout ))))

	.dataa(\Cmd_Decode_inst|rec_num [2]),
	.datab(\Cmd_Decode_inst|always3~0_combout ),
	.datac(\Cmd_Decode_inst|Equal1~2_combout ),
	.datad(\Uart_Byte_Rx_inst|rx_done~q ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|rec_num[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[3]~10 .lut_mask = 16'hC800;
defparam \Cmd_Decode_inst|rec_num[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N15
dffeas \Cmd_Decode_inst|rec_num[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Cmd_Decode_inst|rec_num[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Cmd_Decode_inst|rec_num[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|rec_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[3] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|rec_num[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N9
dffeas \Cmd_Decode_inst|rec_num[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Cmd_Decode_inst|rec_num[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Cmd_Decode_inst|rec_num[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|rec_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[0] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|rec_num[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N11
dffeas \Cmd_Decode_inst|rec_num[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Cmd_Decode_inst|rec_num[1]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Cmd_Decode_inst|rec_num[3]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|rec_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|rec_num[1] .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|rec_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \Cmd_Decode_inst|always3~0 (
// Equation(s):
// \Cmd_Decode_inst|always3~0_combout  = (!\Cmd_Decode_inst|rec_num [3] & (!\Cmd_Decode_inst|rec_num [0] & !\Cmd_Decode_inst|rec_num [1]))

	.dataa(gnd),
	.datab(\Cmd_Decode_inst|rec_num [3]),
	.datac(\Cmd_Decode_inst|rec_num [0]),
	.datad(\Cmd_Decode_inst|rec_num [1]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always3~0 .lut_mask = 16'h0003;
defparam \Cmd_Decode_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \Cmd_Decode_inst|wfifo_wr_en~0 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_wr_en~0_combout  = (\Cmd_Decode_inst|Equal1~2_combout  & (\Uart_Byte_Rx_inst|rx_done~q  & ((\Cmd_Decode_inst|rec_num [2]) # (!\Cmd_Decode_inst|always3~0_combout ))))

	.dataa(\Cmd_Decode_inst|rec_num [2]),
	.datab(\Cmd_Decode_inst|always3~0_combout ),
	.datac(\Cmd_Decode_inst|Equal1~2_combout ),
	.datad(\Uart_Byte_Rx_inst|rx_done~q ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_wr_en~0 .lut_mask = 16'hB000;
defparam \Cmd_Decode_inst|wfifo_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N29
dffeas \Cmd_Decode_inst|wfifo_wr_en (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Cmd_Decode_inst|wfifo_wr_en~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_wr_en .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wfifo_wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & \Cmd_Decode_inst|wfifo_wr_en~q )

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h5500;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \clk_24M~input (
	.i(clk_24M),
	.ibar(gnd),
	.o(\clk_24M~input_o ));
// synopsys translate_off
defparam \clk_24M~input .bus_hold = "false";
defparam \clk_24M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_2
cycloneive_pll \Clk_PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_24M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 12;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 25;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 41666;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .m = 25;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3267;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \Clk_PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & (!\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1] & !\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & ((\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0 .lut_mask = 16'h0F50;
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N5
dffeas \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & (!\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1] & \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1 .lut_mask = 16'h3C30;
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N15
dffeas \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Equal4~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & \Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1])

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal4~0 .lut_mask = 16'hCC00;
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|Add3~8_combout  & ((!\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Add3~8_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4 .lut_mask = 16'h30B8;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N25
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|Add3~4_combout  & ((!\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Add3~4_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2 .lut_mask = 16'h30B8;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N1
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|Add3~6_combout  & ((!\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Add3~6_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3 .lut_mask = 16'h30B8;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N23
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|Add3~0_combout  & ((!\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Add3~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0 .lut_mask = 16'h30B8;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N17
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Equal4~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Equal4~1_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1] & (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2] & (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3] & !\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [2]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal4~1 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Equal4~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5] & (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4] & (\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & \Sdram_Top_inst|Sdram_Write_inst|Equal4~1_combout 
// )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal4~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal4~2 .lut_mask = 16'h1000;
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N21
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_end (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_end .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11_combout  = \Sdram_Top_inst|Sdram_Write_inst|row_addr [0] $ (\Sdram_Top_inst|Sdram_Write_inst|row_end~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11 .lut_mask = 16'h0FF0;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N1
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [1] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr [0] $ (VCC))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [1] & 
// (\Sdram_Top_inst|Sdram_Write_inst|row_addr [0] & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|row_addr [1] & \Sdram_Top_inst|Sdram_Write_inst|row_addr [0]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~13 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12 .lut_mask = 16'h6688;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & 
// (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~15 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N9
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [4] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 )) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [4] & 
// ((\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 ) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [4]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~17 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~19 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [6] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 )) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [6] & 
// ((\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 ) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [6]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~21 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N15
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & 
// (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~23 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N17
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N11
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always7~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always7~2_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [6] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr [4])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [5]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [7]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [6]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|row_addr [4]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always7~2 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Write_inst|always7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N5
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always7~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always7~1_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [2] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [1] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr [0])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [2]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [1]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [3]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|row_addr [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always7~1 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Write_inst|always7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always7~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always7~3_combout  = (\Sdram_Top_inst|Sdram_Write_inst|always7~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|always7~2_combout  & (\Sdram_Top_inst|Sdram_Write_inst|always7~1_combout  & 
// \Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|always7~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|always7~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|always7~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always7~3 .lut_mask = 16'h8000;
defparam \Sdram_Top_inst|Sdram_Write_inst|always7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~3  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~1 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~2_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~3 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~2_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N15
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~3  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~3 
//  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~5  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~3 ))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~3 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~4_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~4_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10 .lut_mask = 16'h00E4;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N1
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~7  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~5 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~6_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~7 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~7  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~7 
//  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~9  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~7 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~8_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~8_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~8_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11 .lut_mask = 16'h00E4;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N23
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~11  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~9 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~10_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~11 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~10_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~10_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8 .lut_mask = 16'h00E4;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N9
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~6_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~6_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9 .lut_mask = 16'h00E4;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4] & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2] & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5] & \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us 
// [3])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [4]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [2]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [5]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [3]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2 .lut_mask = 16'h4000;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~11  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6] & 
// (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~11  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~13  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~11 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~12_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~12_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~12_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N19
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~15  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~13 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~14_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~15 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~14_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~14_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8] & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~15  $ (GND))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8] & 
// (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~15  & VCC))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~17  = CARRY((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8] & !\Sdram_Top_inst|Sdram_Refresh_inst|Add0~15 ))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~15 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~16_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~16_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9] & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7] & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6] & !\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us 
// [8])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [7]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [6]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [8]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1 .lut_mask = 16'h0080;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1] $ (VCC))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1] & 
// VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0] & \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5 .lut_mask = 16'h6688;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13 .lut_mask = 16'h0FFF;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N1
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y19_N9
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17 ))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y19_N15
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y19_N17
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y19_N19
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y19_N21
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y19_N25
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33 ))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y19_N27
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|Equal0~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|Equal0~2_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11] & \Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10])))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [9]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [8]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [11]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [10]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~2 .lut_mask = 16'h0800;
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y19_N11
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|Equal0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|Equal0~0_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2] & \Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3])))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [1]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [0]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [2]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [3]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12] & 
// ((\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 ) # (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y19_N29
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38_combout  = \Sdram_Top_inst|Sdram_Init_inst|cnt_200us [13] $ (!\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37 )

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38 .lut_mask = 16'hA5A5;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y19_N31
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|Equal0~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|Equal0~3_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [13] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12])

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [13]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_200us [12]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~3 .lut_mask = 16'h00CC;
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|Equal0~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout  = (((!\Sdram_Top_inst|Sdram_Init_inst|Equal0~3_combout ) # (!\Sdram_Top_inst|Sdram_Init_inst|Equal0~0_combout )) # (!\Sdram_Top_inst|Sdram_Init_inst|Equal0~2_combout )) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|Equal0~1_combout )

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|Equal0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|Equal0~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|Equal0~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~4 .lut_mask = 16'h7FFF;
defparam \Sdram_Top_inst|Sdram_Init_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9_combout  = (\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & !\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9 .lut_mask = 16'h00CC;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N1
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 )) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2] & ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8  = CARRY((!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 ) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y18_N3
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3] & (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8  $ (GND))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3] & 
// (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8  & VCC))
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11  = CARRY((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3] & !\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10_combout ),
	.cout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~11 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y18_N5
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15_combout  = \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5] $ (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~13 )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~13 ),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15 .lut_mask = 16'hC3C3;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y18_N9
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14_combout  = \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0] $ (((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & !\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14 .lut_mask = 16'hF05A;
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N7
dffeas \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  = ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~0_combout  & ((!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1])))) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd 
// [5])

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1 .lut_mask = 16'h2FAF;
defparam \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~20_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~20_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3 .lut_mask = 16'h3022;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N3
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9] & (!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9] & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 ) # 
// (GND)))
// \Sdram_Top_inst|Sdram_Refresh_inst|Add0~19  = CARRY((!\Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~17 ),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~18_combout ),
	.cout(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~19 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~18_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N7
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|Add0~24_combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~24_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1 .lut_mask = 16'h3120;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13]))) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Add0~26_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|Add0~26_combout ),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0 .lut_mask = 16'h00E2;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11] & (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12] & (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13] & 
// !\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [11]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [12]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [13]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us [10]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2_combout  & (\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1_combout  & 
// \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always1~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always1~2_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1] & (\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q  & !\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always1~2 .lut_mask = 16'h0050;
defparam \Sdram_Top_inst|Sdram_Write_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|always1~2_combout  & ((\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ) # (!\Sdram_Top_inst|Sdram_Write_inst|wr_end~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|always1~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector0~0 .lut_mask = 16'hDD00;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N13
dffeas \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector0~1_combout  = (\Cmd_Decode_inst|wr_trig~q  & (((!\Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout  & \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q )))) # (!\Cmd_Decode_inst|wr_trig~q  & 
// (((!\Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout  & \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q )) # (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q )))

	.dataa(\Cmd_Decode_inst|wr_trig~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector0~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector0~1 .lut_mask = 16'h1F11;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699~combout  = ((GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Write_inst|Selector0~1_combout )) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699~combout )))) # (!\rst_n~input_o )

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector0~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699 .lut_mask = 16'hF7B3;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0_combout  = !\Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state.00001_699~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0 .lut_mask = 16'h00FF;
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N17
dffeas \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N26
cycloneive_lcell_comb \Cmd_Decode_inst|always3~1 (
// Equation(s):
// \Cmd_Decode_inst|always3~1_combout  = (\Cmd_Decode_inst|rec_num [2] & (\Cmd_Decode_inst|always3~0_combout  & (\Cmd_Decode_inst|Equal1~2_combout  & \Uart_Byte_Rx_inst|rx_done~q )))

	.dataa(\Cmd_Decode_inst|rec_num [2]),
	.datab(\Cmd_Decode_inst|always3~0_combout ),
	.datac(\Cmd_Decode_inst|Equal1~2_combout ),
	.datad(\Uart_Byte_Rx_inst|rx_done~q ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|always3~1 .lut_mask = 16'h8000;
defparam \Cmd_Decode_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N27
dffeas \Cmd_Decode_inst|wr_trig (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Cmd_Decode_inst|always3~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Cmd_Decode_inst|wr_trig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Cmd_Decode_inst|wr_trig .is_wysiwyg = "true";
defparam \Cmd_Decode_inst|wr_trig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector1~0_combout  = (\Sdram_Top_inst|wr_en~q  & (((!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q  & \Cmd_Decode_inst|wr_trig~q )))) # (!\Sdram_Top_inst|wr_en~q  & 
// ((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ) # ((!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q  & \Cmd_Decode_inst|wr_trig~q ))))

	.dataa(\Sdram_Top_inst|wr_en~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~q ),
	.datad(\Cmd_Decode_inst|wr_trig~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector1~0 .lut_mask = 16'h4F44;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector1~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Selector1~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q  & (\Sdram_Top_inst|Sdram_Write_inst|always1~2_combout  & 
// \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|always1~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector1~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector1~1 .lut_mask = 16'hF8F0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Write_inst|Selector1~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688~combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688~combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Selector1~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688 .lut_mask = 16'hCA00;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N11
dffeas \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|next_state.00010_688~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N2
cycloneive_lcell_comb \Sdram_Top_inst|always4~0 (
// Equation(s):
// \Sdram_Top_inst|always4~0_combout  = (\Sdram_Top_inst|next_state.00010~3_combout  & (!\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q  & \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ))

	.dataa(\Sdram_Top_inst|next_state.00010~3_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|always4~0 .lut_mask = 16'h2200;
defparam \Sdram_Top_inst|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N3
dffeas \Sdram_Top_inst|wr_en (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|always4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|wr_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|wr_en .is_wysiwyg = "true";
defparam \Sdram_Top_inst|wr_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0_combout  = (\Sdram_Top_inst|wr_en~q ) # ((!\Sdram_Top_inst|Sdram_Write_inst|always7~3_combout  & \Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|always7~3_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ),
	.datad(\Sdram_Top_inst|wr_en~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0 .lut_mask = 16'hFF30;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N7
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_flag (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_flag .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always1~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1] & (\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q  & (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always1~0 .lut_mask = 16'h8000;
defparam \Sdram_Top_inst|Sdram_Write_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_end~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_end~2_combout  = (\Sdram_Top_inst|Sdram_Write_inst|always7~3_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1] & (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q 
// )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|always7~3_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_end~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end~2 .lut_mask = 16'hECCC;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N9
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_end (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_end~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector15~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector15~2_combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & ((\Sdram_Top_inst|Sdram_Write_inst|always1~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|row_end~q ) # 
// (\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|always1~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector15~2 .lut_mask = 16'hAAA8;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Write_inst|Selector15~2_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector15~2_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655 .lut_mask = 16'hA088;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0] & \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|break_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1 .lut_mask = 16'h0F00;
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N7
dffeas \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|break_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout  & (\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0] $ (\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1])))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|break_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0 .lut_mask = 16'h3C00;
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N25
dffeas \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|break_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector20~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector20~0_combout  = ((!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1] & !\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0])) # (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q )

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector20~0 .lut_mask = 16'h5577;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Sdram_Top_inst|Sdram_Write_inst|Selector20~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl .clock_type = "global clock";
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X9_Y19_N15
dffeas \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector2~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector2~0_combout  = (\Sdram_Top_inst|wr_en~q  & ((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ) # ((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q  & !\Sdram_Top_inst|Sdram_Write_inst|act_end~q )))) # 
// (!\Sdram_Top_inst|wr_en~q  & (((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q  & !\Sdram_Top_inst|Sdram_Write_inst|act_end~q ))))

	.dataa(\Sdram_Top_inst|wr_en~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|act_end~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector2~0 .lut_mask = 16'h88F8;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|always1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|always1~1_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1] & (!\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0] & (\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q  & !\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_flag~q ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|always1~1 .lut_mask = 16'h0010;
defparam \Sdram_Top_inst|Sdram_Write_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector2~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector2~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Selector2~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q  & (!\Sdram_Top_inst|Sdram_Write_inst|wr_end~q  & 
// \Sdram_Top_inst|Sdram_Write_inst|always1~1_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00111~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector2~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector2~1 .lut_mask = 16'hF2F0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Write_inst|Selector2~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677 .lut_mask = 16'hA808;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0] & \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0 .lut_mask = 16'h0F00;
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N17
dffeas \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add1~1_combout  = \Sdram_Top_inst|Sdram_Write_inst|act_cnt [2] $ (((\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1] & \Sdram_Top_inst|Sdram_Write_inst|act_cnt [0])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~1 .lut_mask = 16'h5FA0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N29
dffeas \Sdram_Top_inst|Sdram_Write_inst|act_cnt[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|Add1~1_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add1~0_combout  = \Sdram_Top_inst|Sdram_Write_inst|act_cnt [3] $ (((\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1] & (\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2] & \Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [3]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~0 .lut_mask = 16'h7F80;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N5
dffeas \Sdram_Top_inst|Sdram_Write_inst|act_cnt[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|Add1~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Equal3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Equal3~0_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1] & (!\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2] & (\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0] & !\Sdram_Top_inst|Sdram_Write_inst|act_cnt [3])))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [3]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal3~0 .lut_mask = 16'h0010;
defparam \Sdram_Top_inst|Sdram_Write_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N11
dffeas \Sdram_Top_inst|Sdram_Write_inst|act_end (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Write_inst|Equal3~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|act_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_end .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|act_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ) # ((!\Sdram_Top_inst|Sdram_Write_inst|row_end~q  & (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & 
// !\Sdram_Top_inst|Sdram_Write_inst|always1~0_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector3~0 .lut_mask = 16'hF0F4;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector3~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector3~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|wr_end~q  & (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q  & (\Sdram_Top_inst|Sdram_Write_inst|act_end~q  & 
// \Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout ))) # (!\Sdram_Top_inst|Sdram_Write_inst|wr_end~q  & ((\Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q  & 
// \Sdram_Top_inst|Sdram_Write_inst|act_end~q ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00100~q ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_end~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_end~q ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector3~1 .lut_mask = 16'hB320;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Write_inst|Selector3~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|Selector20~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666 .lut_mask = 16'hA808;
defparam \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N9
dffeas \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\Cmd_Decode_inst|wfifo_wr_en~q )

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFAA;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ))))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datac(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFFB0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q  & \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00101~q ),
	.datad(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hF000;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector23~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector23~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [4] & (\Uart_Byte_Rx_inst|s1_rs232_rx~q  $ (\Uart_Byte_Rx_inst|r_data_byte[0][0]~q )))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[0][0]~q ),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector23~0 .lut_mask = 16'h5A00;
defparam \Uart_Byte_Rx_inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[0][2]~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[0][2]~0_combout  = (!\Uart_Byte_Rx_inst|bps_cnt [6] & (!\Uart_Byte_Rx_inst|bps_cnt [7] & (!\Uart_Byte_Rx_inst|bps_cnt [5] & \Uart_Byte_Rx_inst|bps_clk~q )))

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.datab(\Uart_Byte_Rx_inst|bps_cnt [7]),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [5]),
	.datad(\Uart_Byte_Rx_inst|bps_clk~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[0][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2]~0 .lut_mask = 16'h0100;
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[0][2]~3 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout  = (\Uart_Byte_Rx_inst|r_data_byte[0][2]~0_combout  & ((\Uart_Byte_Rx_inst|bps_cnt [4] & ((!\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout ))) # (!\Uart_Byte_Rx_inst|bps_cnt [4] & 
// (\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout ),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[0][2]~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2]~3 .lut_mask = 16'h3A00;
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \Uart_Byte_Rx_inst|r_data_byte[0][0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[0][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add3~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add3~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[0][2]~q  $ (((\Uart_Byte_Rx_inst|r_data_byte[0][1]~q  & (\Uart_Byte_Rx_inst|r_data_byte[0][0]~q  & \Uart_Byte_Rx_inst|s1_rs232_rx~q ))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[0][1]~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[0][0]~q ),
	.datac(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[0][2]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add3~0 .lut_mask = 16'h7F80;
defparam \Uart_Byte_Rx_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Selector21~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Selector21~0_combout  = (\Uart_Byte_Rx_inst|bps_cnt [4] & \Uart_Byte_Rx_inst|Add3~0_combout )

	.dataa(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|Add3~0_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Selector21~0 .lut_mask = 16'hAA00;
defparam \Uart_Byte_Rx_inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \Uart_Byte_Rx_inst|r_data_byte[0][2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[0][2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \Uart_Byte_Rx_inst|data_byte[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|r_data_byte[0][2]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \Cmd_Decode_inst|wfifo_data[0]~0 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[0]~0_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [0])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|data_byte [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[0]~0 .lut_mask = 16'hA0A0;
defparam \Cmd_Decode_inst|wfifo_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] $ 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3C;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] $ 
// (\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )

	.dataa(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5A;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \Cmd_Decode_inst|wfifo_data[1]~1 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[1]~1_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [1])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [1]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[1]~1 .lut_mask = 16'hAA00;
defparam \Cmd_Decode_inst|wfifo_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \Cmd_Decode_inst|wfifo_data[2]~2 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[2]~2_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [2])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|data_byte [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[2]~2 .lut_mask = 16'hA0A0;
defparam \Cmd_Decode_inst|wfifo_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \Cmd_Decode_inst|wfifo_data[3]~3 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[3]~3_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [3])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|data_byte [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[3]~3 .lut_mask = 16'hA0A0;
defparam \Cmd_Decode_inst|wfifo_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \Cmd_Decode_inst|wfifo_data[4]~4 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[4]~4_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [4])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|data_byte [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[4]~4 .lut_mask = 16'hA0A0;
defparam \Cmd_Decode_inst|wfifo_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \Cmd_Decode_inst|wfifo_data[5]~5 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[5]~5_combout  = (\Uart_Byte_Rx_inst|data_byte [5] & \Cmd_Decode_inst|wfifo_wr_en~q )

	.dataa(\Uart_Byte_Rx_inst|data_byte [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[5]~5 .lut_mask = 16'hAA00;
defparam \Cmd_Decode_inst|wfifo_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add9~1 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add9~1_combout  = \Uart_Byte_Rx_inst|r_data_byte[6][0]~q  $ (\Uart_Byte_Rx_inst|s1_rs232_rx~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][0]~q ),
	.datad(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add9~1 .lut_mask = 16'h0FF0;
defparam \Uart_Byte_Rx_inst|Add9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[6][2]~15 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[6][2]~15_combout  = (\Uart_Byte_Rx_inst|bps_cnt [4] & (((!\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout  & \Uart_Byte_Rx_inst|bps_cnt [6])))) # (!\Uart_Byte_Rx_inst|bps_cnt [4] & 
// (\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout  & ((!\Uart_Byte_Rx_inst|bps_cnt [6]))))

	.dataa(\Uart_Byte_Rx_inst|r_data_byte[6][2]~1_combout ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[7][2]~2_combout ),
	.datac(\Uart_Byte_Rx_inst|bps_cnt [4]),
	.datad(\Uart_Byte_Rx_inst|bps_cnt [6]),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[6][2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~15 .lut_mask = 16'h300A;
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \Uart_Byte_Rx_inst|r_data_byte[6][2]~16 (
// Equation(s):
// \Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout  = (\Uart_Byte_Rx_inst|r_data_byte[6][2]~15_combout  & \Uart_Byte_Rx_inst|r_data_byte[5][2]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][2]~15_combout ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[5][2]~13_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~16 .lut_mask = 16'hF000;
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \Uart_Byte_Rx_inst|r_data_byte[6][0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add9~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][0] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add9~2 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add9~2_combout  = \Uart_Byte_Rx_inst|r_data_byte[6][1]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & \Uart_Byte_Rx_inst|r_data_byte[6][0]~q )))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][1]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[6][0]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add9~2 .lut_mask = 16'h5AF0;
defparam \Uart_Byte_Rx_inst|Add9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \Uart_Byte_Rx_inst|r_data_byte[6][1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add9~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][1] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \Uart_Byte_Rx_inst|Add9~0 (
// Equation(s):
// \Uart_Byte_Rx_inst|Add9~0_combout  = \Uart_Byte_Rx_inst|r_data_byte[6][2]~q  $ (((\Uart_Byte_Rx_inst|s1_rs232_rx~q  & (\Uart_Byte_Rx_inst|r_data_byte[6][0]~q  & \Uart_Byte_Rx_inst|r_data_byte[6][1]~q ))))

	.dataa(\Uart_Byte_Rx_inst|s1_rs232_rx~q ),
	.datab(\Uart_Byte_Rx_inst|r_data_byte[6][0]~q ),
	.datac(\Uart_Byte_Rx_inst|r_data_byte[6][2]~q ),
	.datad(\Uart_Byte_Rx_inst|r_data_byte[6][1]~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Rx_inst|Add9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|Add9~0 .lut_mask = 16'h78F0;
defparam \Uart_Byte_Rx_inst|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \Uart_Byte_Rx_inst|r_data_byte[6][2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Rx_inst|Add9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Uart_Byte_Rx_inst|bps_cnt [6]),
	.sload(gnd),
	.ena(\Uart_Byte_Rx_inst|r_data_byte[6][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|r_data_byte[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|r_data_byte[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \Uart_Byte_Rx_inst|data_byte[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Uart_Byte_Rx_inst|r_data_byte[6][2]~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Uart_Byte_Rx_inst|Equal2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Rx_inst|data_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Rx_inst|data_byte[6] .is_wysiwyg = "true";
defparam \Uart_Byte_Rx_inst|data_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \Cmd_Decode_inst|wfifo_data[6]~6 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[6]~6_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [6])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(\Uart_Byte_Rx_inst|data_byte [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[6]~6 .lut_mask = 16'h8888;
defparam \Cmd_Decode_inst|wfifo_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \Cmd_Decode_inst|wfifo_data[7]~7 (
// Equation(s):
// \Cmd_Decode_inst|wfifo_data[7]~7_combout  = (\Cmd_Decode_inst|wfifo_wr_en~q  & \Uart_Byte_Rx_inst|data_byte [7])

	.dataa(\Cmd_Decode_inst|wfifo_wr_en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Rx_inst|data_byte [7]),
	.cin(gnd),
	.combout(\Cmd_Decode_inst|wfifo_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Cmd_Decode_inst|wfifo_data[7]~7 .lut_mask = 16'hAA00;
defparam \Cmd_Decode_inst|wfifo_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Cmd_Decode_inst|wfifo_data[7]~7_combout ,\Cmd_Decode_inst|wfifo_data[6]~6_combout ,\Cmd_Decode_inst|wfifo_data[5]~5_combout ,\Cmd_Decode_inst|wfifo_data[4]~4_combout ,
\Cmd_Decode_inst|wfifo_data[3]~3_combout ,\Cmd_Decode_inst|wfifo_data[2]~2_combout ,\Cmd_Decode_inst|wfifo_data[1]~1_combout ,\Cmd_Decode_inst|wfifo_data[0]~0_combout }),
	.portaaddr({\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1|ALTSYNCRAM";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 4;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 36;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 15;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 16;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 4;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 36;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 15;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 16;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \wfifo8x16_inst|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0_combout  = (\Sdram_Top_inst|ref_en~q ) # ((\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q  & !\Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0_combout ))

	.dataa(\Sdram_Top_inst|ref_en~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0 .lut_mask = 16'hAAFA;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N31
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0] & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1] & (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2] & !\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q 
// )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1] & ((\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ))))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0] & (((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1 .lut_mask = 16'h3C70;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q  & (((!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0])))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q  & 
// (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0] & ((!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]))))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2 .lut_mask = 16'h1C3C;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2] & (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0] & \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0 .lut_mask = 16'h8800;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \Sdram_Top_inst|Selector1~1 (
// Equation(s):
// \Sdram_Top_inst|Selector1~1_combout  = (\Sdram_Top_inst|pre_state.00100~q  & (((!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0])) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector1~1 .lut_mask = 16'h70F0;
defparam \Sdram_Top_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \Sdram_Top_inst|next_state.00100~0 (
// Equation(s):
// \Sdram_Top_inst|next_state.00100~0_combout  = (\rst_n~input_o  & ((\Sdram_Top_inst|Selector1~1_combout ) # ((\Sdram_Top_inst|ref_en~q  & \Sdram_Top_inst|pre_state.00010~q ))))

	.dataa(\Sdram_Top_inst|ref_en~q ),
	.datab(\Sdram_Top_inst|Selector1~1_combout ),
	.datac(\rst_n~input_o ),
	.datad(\Sdram_Top_inst|pre_state.00010~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.00100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.00100~0 .lut_mask = 16'hE0C0;
defparam \Sdram_Top_inst|next_state.00100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \Sdram_Top_inst|pre_state.00100 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|next_state.00100~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|pre_state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.00100 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|pre_state.00100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Read_inst|Selector14~2_combout )) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout )))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Selector14~2_combout ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662 .lut_mask = 16'h8C80;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout  & !\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0])

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|break_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1 .lut_mask = 16'h0C0C;
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \Sdram_Top_inst|Sdram_Read_inst|break_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|break_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N7
dffeas \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout  & (\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1] $ (\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0])))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|break_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0 .lut_mask = 16'h0CC0;
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \Sdram_Top_inst|Sdram_Read_inst|break_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|break_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|break_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector19~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector19~0_combout  = ((!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0] & !\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1])) # (!\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector19~0 .lut_mask = 16'h0F3F;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Sdram_Top_inst|Sdram_Read_inst|Selector19~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl .clock_type = "global clock";
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always1~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always1~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q  & (!\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0] & (\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q  & !\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always1~2 .lut_mask = 16'h0020;
defparam \Sdram_Top_inst|Sdram_Read_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector1~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Selector1~0_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q  & \Sdram_Top_inst|Sdram_Read_inst|always1~2_combout ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Selector1~0_combout ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|always1~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector1~1 .lut_mask = 16'hFAAA;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Read_inst|Selector1~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695~combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695 .lut_mask = 16'hA808;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|next_state.00011_695~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \Sdram_Top_inst|always5~0 (
// Equation(s):
// \Sdram_Top_inst|always5~0_combout  = (\Sdram_Top_inst|next_state.00010~3_combout  & (!\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q  & (!\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q  & \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q )))

	.dataa(\Sdram_Top_inst|next_state.00010~3_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|pre_state.00010~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|always5~0 .lut_mask = 16'h0200;
defparam \Sdram_Top_inst|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \Sdram_Top_inst|rd_en (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|always5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|rd_en .is_wysiwyg = "true";
defparam \Sdram_Top_inst|rd_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \Sdram_Top_inst|next_state.00010~0 (
// Equation(s):
// \Sdram_Top_inst|next_state.00010~0_combout  = (!\Sdram_Top_inst|ref_en~q  & (!\Sdram_Top_inst|rd_en~q  & (!\Sdram_Top_inst|wr_en~q  & \Sdram_Top_inst|pre_state.00010~q )))

	.dataa(\Sdram_Top_inst|ref_en~q ),
	.datab(\Sdram_Top_inst|rd_en~q ),
	.datac(\Sdram_Top_inst|wr_en~q ),
	.datad(\Sdram_Top_inst|pre_state.00010~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.00010~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.00010~0 .lut_mask = 16'h0100;
defparam \Sdram_Top_inst|next_state.00010~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \Sdram_Top_inst|next_state.00010~2 (
// Equation(s):
// \Sdram_Top_inst|next_state.00010~2_combout  = (\Sdram_Top_inst|next_state.00010~1_combout ) # ((\Sdram_Top_inst|next_state.00010~0_combout ) # ((\Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0_combout  & \Sdram_Top_inst|pre_state.00100~q )))

	.dataa(\Sdram_Top_inst|next_state.00010~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0_combout ),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|next_state.00010~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.00010~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.00010~2 .lut_mask = 16'hFFEA;
defparam \Sdram_Top_inst|next_state.00010~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \Sdram_Top_inst|next_state.00010~3 (
// Equation(s):
// \Sdram_Top_inst|next_state.00010~3_combout  = (\rst_n~input_o  & ((\Sdram_Top_inst|next_state.00010~2_combout ) # ((!\Sdram_Top_inst|pre_state.00001~q  & !\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ))))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datac(\rst_n~input_o ),
	.datad(\Sdram_Top_inst|next_state.00010~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.00010~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.00010~3 .lut_mask = 16'hF010;
defparam \Sdram_Top_inst|next_state.00010~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \Sdram_Top_inst|pre_state.00010 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|next_state.00010~3_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|pre_state.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.00010 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|pre_state.00010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \Sdram_Top_inst|next_state.10000~0 (
// Equation(s):
// \Sdram_Top_inst|next_state.10000~0_combout  = (!\Sdram_Top_inst|ref_en~q  & (\rst_n~input_o  & (\Sdram_Top_inst|wr_en~q  & \Sdram_Top_inst|pre_state.00010~q )))

	.dataa(\Sdram_Top_inst|ref_en~q ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|wr_en~q ),
	.datad(\Sdram_Top_inst|pre_state.00010~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.10000~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.10000~0 .lut_mask = 16'h4000;
defparam \Sdram_Top_inst|next_state.10000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \Sdram_Top_inst|next_state.10000~1 (
// Equation(s):
// \Sdram_Top_inst|next_state.10000~1_combout  = (\Sdram_Top_inst|next_state.10000~0_combout ) # ((!\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q  & (\rst_n~input_o  & \Sdram_Top_inst|pre_state.10000~q )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|pre_state.10000~q ),
	.datad(\Sdram_Top_inst|next_state.10000~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.10000~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.10000~1 .lut_mask = 16'hFF40;
defparam \Sdram_Top_inst|next_state.10000~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \Sdram_Top_inst|pre_state.10000 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|next_state.10000~1_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|pre_state.10000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.10000 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|pre_state.10000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11_combout  = \Sdram_Top_inst|Sdram_Read_inst|row_end~q  $ (\Sdram_Top_inst|Sdram_Read_inst|row_addr [0])

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11 .lut_mask = 16'h5A5A;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N1
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [1] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr [0] $ (VCC))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [1] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr 
// [0] & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|row_addr [1] & \Sdram_Top_inst|Sdram_Read_inst|row_addr [0]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [1]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12 .lut_mask = 16'h6688;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & (!\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1] & \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout )) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1 .lut_mask = 16'h5A50;
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N21
dffeas \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & (!\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1] & !\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout )) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & ((\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0 .lut_mask = 16'h0F50;
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N11
dffeas \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Equal3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1] & \Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~0 .lut_mask = 16'hF000;
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (\Sdram_Top_inst|Sdram_Read_inst|Add3~2_combout  & ((!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Add3~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1 .lut_mask = 16'h30B8;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N29
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~6 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~6_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3] & (!\Sdram_Top_inst|Sdram_Read_inst|Add3~5 )) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3] & ((\Sdram_Top_inst|Sdram_Read_inst|Add3~5 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|Add3~7  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|Add3~5 ) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|Add3~5 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~6_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|Add3~7 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~6 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  & (\Sdram_Top_inst|Sdram_Read_inst|Add3~6_combout ))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Add3~6_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3 .lut_mask = 16'h44F0;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N25
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~8 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~8_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & (\Sdram_Top_inst|Sdram_Read_inst|Add3~7  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & (!\Sdram_Top_inst|Sdram_Read_inst|Add3~7  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|Add3~9  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & !\Sdram_Top_inst|Sdram_Read_inst|Add3~7 ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|Add3~7 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~8_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|Add3~9 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~8 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  & (\Sdram_Top_inst|Sdram_Read_inst|Add3~8_combout ))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Add3~8_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4 .lut_mask = 16'h44F0;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N27
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add3~10 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add3~10_combout  = \Sdram_Top_inst|Sdram_Read_inst|Add3~9  $ (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|Add3~9 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~10 .lut_mask = 16'h0FF0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  & (\Sdram_Top_inst|Sdram_Read_inst|Add3~10_combout ))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Add3~10_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5 .lut_mask = 16'h44F0;
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N21
dffeas \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|col_cnt[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|col_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Equal3~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Equal3~1_combout  & (\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & !\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|Equal3~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|Equal3~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~2 .lut_mask = 16'h0008;
defparam \Sdram_Top_inst|Sdram_Read_inst|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N31
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_end (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_end .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_end .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [2] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 )) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [2] & 
// ((\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 ) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [2]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~13 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & 
// (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15 ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~15 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16 .lut_mask = 16'hA50A;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always7~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always7~1_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [2] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [0] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [1] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr [3])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [2]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [0]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|row_addr [3]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always7~1 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Read_inst|always7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [4] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 )) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [4] & 
// ((\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 ) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [4]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~17 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N15
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & 
// (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|row_addr [5] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~19 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [6] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 )) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [6] & 
// ((\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 ) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [6]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~21 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N19
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & 
// (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~23 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always7~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always7~2_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [6] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [4] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr [5])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [6]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [7]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [4]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|row_addr [5]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always7~2 .lut_mask = 16'h0001;
defparam \Sdram_Top_inst|Sdram_Read_inst|always7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always7~3 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always7~3_combout  = (\Sdram_Top_inst|Sdram_Read_inst|always7~0_combout  & (\Sdram_Top_inst|Sdram_Read_inst|always7~1_combout  & (\Sdram_Top_inst|Sdram_Read_inst|always7~2_combout  & 
// \Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|always7~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|always7~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|always7~2_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Equal3~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always7~3 .lut_mask = 16'h8000;
defparam \Sdram_Top_inst|Sdram_Read_inst|always7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_end~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_end~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|always7~3_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1] & \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|always7~3_combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_end~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end~2 .lut_mask = 16'hECCC;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N29
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_end (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_end~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector2~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector2~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q  & \Sdram_Top_inst|rd_en~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00011~q ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|rd_en~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector2~0 .lut_mask = 16'hCC00;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector2~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|Selector2~0_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|always1~1_combout  & (!\Sdram_Top_inst|Sdram_Read_inst|rd_end~q  & 
// \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|always1~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector2~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00111~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector2~1 .lut_mask = 16'hF2F0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684 .lut_mask = 16'hC808;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N7
dffeas \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0_combout  = (\Sdram_Top_inst|rd_en~q ) # ((\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q  & !\Sdram_Top_inst|Sdram_Read_inst|always7~3_combout ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|rd_en~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|always7~3_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0 .lut_mask = 16'hCCFC;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N17
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_flag (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_flag .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|always1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|always1~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1] & (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & (\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q  & \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rd_flag~q ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|always1~0 .lut_mask = 16'h8000;
defparam \Sdram_Top_inst|Sdram_Read_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector3~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector3~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ) # ((!\Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout  & (\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q  & 
// !\Sdram_Top_inst|Sdram_Read_inst|always1~0_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|next_state~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00100~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector3~0 .lut_mask = 16'hCCDC;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout  = (\rst_n~input_o  & ((GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & ((\Sdram_Top_inst|Sdram_Read_inst|Selector3~0_combout ))) # 
// (!GLOBAL(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ) & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ))))

	.dataa(\rst_n~input_o ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector19~0clkctrl_outclk ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673 .lut_mask = 16'hA808;
defparam \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N1
dffeas \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder_combout  = \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|pre_state.00110~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder .lut_mask = 16'hFF00;
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder_combout  = \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder .lut_mask = 16'hFF00;
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N1
dffeas \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder_combout  = \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder .lut_mask = 16'hFF00;
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N9
dffeas \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3] & !\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]),
	.datac(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0C0C;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N2
cycloneive_lcell_comb \Uart_Byte_Tx_inst|always0~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|always0~0_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & !\Uart_Byte_Tx_inst|send_en~q )

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\Uart_Byte_Tx_inst|send_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|always0~0 .lut_mask = 16'h0C0C;
defparam \Uart_Byte_Tx_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N3
dffeas \Uart_Byte_Tx_inst|rfifo_rd_en (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|always0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|rfifo_rd_en .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|rfifo_rd_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N4
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & (\Uart_Byte_Tx_inst|rfifo_rd_en~q  & 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & (\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3] $ 
// (((\Uart_Byte_Tx_inst|rfifo_rd_en~q  & \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )))))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h9C50;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N17
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N15
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT )

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C3C;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y5_N19
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\Uart_Byte_Tx_inst|rfifo_rd_en~q  & ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h00F8;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N27
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]) # (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r [3]),
	.datac(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFCFC;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N0
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ) # 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hECFC;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N1
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \Uart_Byte_Tx_inst|send_en~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|send_en~0_combout  = (!\Uart_Byte_Tx_inst|tx_done~q  & ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\Uart_Byte_Tx_inst|send_en~q )))

	.dataa(\Uart_Byte_Tx_inst|tx_done~q ),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\Uart_Byte_Tx_inst|send_en~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|send_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|send_en~0 .lut_mask = 16'h5454;
defparam \Uart_Byte_Tx_inst|send_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \Uart_Byte_Tx_inst|send_en (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|send_en~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|send_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|send_en .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|send_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = (\Uart_Byte_Tx_inst|rfifo_rd_en~q  & \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|rfifo_rd_en~q ),
	.datac(gnd),
	.datad(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 16'hCC00;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \sdram_data[0]~input (
	.i(sdram_data[0]),
	.ibar(gnd),
	.o(\sdram_data[0]~input_o ));
// synopsys translate_off
defparam \sdram_data[0]~input .bus_hold = "false";
defparam \sdram_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N8
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N9
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N11
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N13
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N14
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] $ 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3C;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y4_N15
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N18
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N19
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N21
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N22
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N23
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N24
cycloneive_lcell_comb \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] $ 
// (\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )

	.dataa(gnd),
	.datab(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3C;
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y4_N25
dffeas \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \rfifo8x16_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneive_io_ibuf \sdram_data[1]~input (
	.i(sdram_data[1]),
	.ibar(gnd),
	.o(\sdram_data[1]~input_o ));
// synopsys translate_off
defparam \sdram_data[1]~input .bus_hold = "false";
defparam \sdram_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \sdram_data[2]~input (
	.i(sdram_data[2]),
	.ibar(gnd),
	.o(\sdram_data[2]~input_o ));
// synopsys translate_off
defparam \sdram_data[2]~input .bus_hold = "false";
defparam \sdram_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \sdram_data[3]~input (
	.i(sdram_data[3]),
	.ibar(gnd),
	.o(\sdram_data[3]~input_o ));
// synopsys translate_off
defparam \sdram_data[3]~input .bus_hold = "false";
defparam \sdram_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \sdram_data[4]~input (
	.i(sdram_data[4]),
	.ibar(gnd),
	.o(\sdram_data[4]~input_o ));
// synopsys translate_off
defparam \sdram_data[4]~input .bus_hold = "false";
defparam \sdram_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \sdram_data[5]~input (
	.i(sdram_data[5]),
	.ibar(gnd),
	.o(\sdram_data[5]~input_o ));
// synopsys translate_off
defparam \sdram_data[5]~input .bus_hold = "false";
defparam \sdram_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \sdram_data[6]~input (
	.i(sdram_data[6]),
	.ibar(gnd),
	.o(\sdram_data[6]~input_o ));
// synopsys translate_off
defparam \sdram_data[6]~input .bus_hold = "false";
defparam \sdram_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \sdram_data[7]~input (
	.i(sdram_data[7]),
	.ibar(gnd),
	.o(\sdram_data[7]~input_o ));
// synopsys translate_off
defparam \sdram_data[7]~input .bus_hold = "false";
defparam \sdram_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[0]~16 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[0]~16_combout  = \Uart_Byte_Tx_inst|div_cnt [0] $ (VCC)
// \Uart_Byte_Tx_inst|div_cnt[0]~17  = CARRY(\Uart_Byte_Tx_inst|div_cnt [0])

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|div_cnt[0]~16_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[0]~17 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \Uart_Byte_Tx_inst|div_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
cycloneive_lcell_comb \Uart_Byte_Tx_inst|uart_state~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|uart_state~0_combout  = (!\Uart_Byte_Tx_inst|tx_done~q  & ((\Uart_Byte_Tx_inst|uart_state~q ) # (\Uart_Byte_Tx_inst|send_en~q )))

	.dataa(\Uart_Byte_Tx_inst|tx_done~q ),
	.datab(gnd),
	.datac(\Uart_Byte_Tx_inst|uart_state~q ),
	.datad(\Uart_Byte_Tx_inst|send_en~q ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|uart_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|uart_state~0 .lut_mask = 16'h5550;
defparam \Uart_Byte_Tx_inst|uart_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N27
dffeas \Uart_Byte_Tx_inst|uart_state (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|uart_state~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|uart_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|uart_state .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|uart_state .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \Uart_Byte_Tx_inst|div_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[1]~18 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[1]~18_combout  = (\Uart_Byte_Tx_inst|div_cnt [1] & (!\Uart_Byte_Tx_inst|div_cnt[0]~17 )) # (!\Uart_Byte_Tx_inst|div_cnt [1] & ((\Uart_Byte_Tx_inst|div_cnt[0]~17 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[1]~19  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[0]~17 ) # (!\Uart_Byte_Tx_inst|div_cnt [1]))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[0]~17 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[1]~18_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[1]~19 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Tx_inst|div_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \Uart_Byte_Tx_inst|div_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[2]~20 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[2]~20_combout  = (\Uart_Byte_Tx_inst|div_cnt [2] & (\Uart_Byte_Tx_inst|div_cnt[1]~19  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [2] & (!\Uart_Byte_Tx_inst|div_cnt[1]~19  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[2]~21  = CARRY((\Uart_Byte_Tx_inst|div_cnt [2] & !\Uart_Byte_Tx_inst|div_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[1]~19 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[2]~20_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[2]~21 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \Uart_Byte_Tx_inst|div_cnt[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[4]~24 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[4]~24_combout  = (\Uart_Byte_Tx_inst|div_cnt [4] & (\Uart_Byte_Tx_inst|div_cnt[3]~23  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [4] & (!\Uart_Byte_Tx_inst|div_cnt[3]~23  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[4]~25  = CARRY((\Uart_Byte_Tx_inst|div_cnt [4] & !\Uart_Byte_Tx_inst|div_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[3]~23 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[4]~24_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[4]~25 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \Uart_Byte_Tx_inst|div_cnt[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[4] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[7]~30 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[7]~30_combout  = (\Uart_Byte_Tx_inst|div_cnt [7] & (!\Uart_Byte_Tx_inst|div_cnt[6]~29 )) # (!\Uart_Byte_Tx_inst|div_cnt [7] & ((\Uart_Byte_Tx_inst|div_cnt[6]~29 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[7]~31  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[6]~29 ) # (!\Uart_Byte_Tx_inst|div_cnt [7]))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[6]~29 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[7]~30_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[7]~31 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Tx_inst|div_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \Uart_Byte_Tx_inst|div_cnt[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[7] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[8]~32 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[8]~32_combout  = (\Uart_Byte_Tx_inst|div_cnt [8] & (\Uart_Byte_Tx_inst|div_cnt[7]~31  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [8] & (!\Uart_Byte_Tx_inst|div_cnt[7]~31  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[8]~33  = CARRY((\Uart_Byte_Tx_inst|div_cnt [8] & !\Uart_Byte_Tx_inst|div_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[7]~31 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[8]~32_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[8]~33 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \Uart_Byte_Tx_inst|div_cnt[8] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[8] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[9]~34 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[9]~34_combout  = (\Uart_Byte_Tx_inst|div_cnt [9] & (!\Uart_Byte_Tx_inst|div_cnt[8]~33 )) # (!\Uart_Byte_Tx_inst|div_cnt [9] & ((\Uart_Byte_Tx_inst|div_cnt[8]~33 ) # (GND)))
// \Uart_Byte_Tx_inst|div_cnt[9]~35  = CARRY((!\Uart_Byte_Tx_inst|div_cnt[8]~33 ) # (!\Uart_Byte_Tx_inst|div_cnt [9]))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[8]~33 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[9]~34_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[9]~35 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Tx_inst|div_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \Uart_Byte_Tx_inst|div_cnt[9] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[9] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[10]~36 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[10]~36_combout  = (\Uart_Byte_Tx_inst|div_cnt [10] & (\Uart_Byte_Tx_inst|div_cnt[9]~35  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [10] & (!\Uart_Byte_Tx_inst|div_cnt[9]~35  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[10]~37  = CARRY((\Uart_Byte_Tx_inst|div_cnt [10] & !\Uart_Byte_Tx_inst|div_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[9]~35 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[10]~36_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[10]~37 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \Uart_Byte_Tx_inst|div_cnt[10] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[10] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[12]~40 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[12]~40_combout  = (\Uart_Byte_Tx_inst|div_cnt [12] & (\Uart_Byte_Tx_inst|div_cnt[11]~39  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [12] & (!\Uart_Byte_Tx_inst|div_cnt[11]~39  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[12]~41  = CARRY((\Uart_Byte_Tx_inst|div_cnt [12] & !\Uart_Byte_Tx_inst|div_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[11]~39 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[12]~40_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[12]~41 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \Uart_Byte_Tx_inst|div_cnt[12] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[12] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[14]~44 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[14]~44_combout  = (\Uart_Byte_Tx_inst|div_cnt [14] & (\Uart_Byte_Tx_inst|div_cnt[13]~43  $ (GND))) # (!\Uart_Byte_Tx_inst|div_cnt [14] & (!\Uart_Byte_Tx_inst|div_cnt[13]~43  & VCC))
// \Uart_Byte_Tx_inst|div_cnt[14]~45  = CARRY((\Uart_Byte_Tx_inst|div_cnt [14] & !\Uart_Byte_Tx_inst|div_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|div_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|div_cnt[13]~43 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[14]~44_combout ),
	.cout(\Uart_Byte_Tx_inst|div_cnt[14]~45 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|div_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \Uart_Byte_Tx_inst|div_cnt[14] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[14] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \Uart_Byte_Tx_inst|div_cnt[15]~46 (
// Equation(s):
// \Uart_Byte_Tx_inst|div_cnt[15]~46_combout  = \Uart_Byte_Tx_inst|div_cnt [15] $ (\Uart_Byte_Tx_inst|div_cnt[14]~45 )

	.dataa(\Uart_Byte_Tx_inst|div_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Uart_Byte_Tx_inst|div_cnt[14]~45 ),
	.combout(\Uart_Byte_Tx_inst|div_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \Uart_Byte_Tx_inst|div_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \Uart_Byte_Tx_inst|div_cnt[15] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|div_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|div_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|div_cnt[15] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|div_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Equal0~5 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal0~5_combout  = (\Uart_Byte_Tx_inst|Equal0~4_combout  & (!\Uart_Byte_Tx_inst|div_cnt [15] & !\Uart_Byte_Tx_inst|div_cnt [14]))

	.dataa(\Uart_Byte_Tx_inst|Equal0~4_combout ),
	.datab(gnd),
	.datac(\Uart_Byte_Tx_inst|div_cnt [15]),
	.datad(\Uart_Byte_Tx_inst|div_cnt [14]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal0~5 .lut_mask = 16'h000A;
defparam \Uart_Byte_Tx_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
cycloneive_lcell_comb \Uart_Byte_Tx_inst|bps_clk~feeder (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_clk~feeder_combout  = \Uart_Byte_Tx_inst|Equal0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Uart_Byte_Tx_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|bps_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_clk~feeder .lut_mask = 16'hFF00;
defparam \Uart_Byte_Tx_inst|bps_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N3
dffeas \Uart_Byte_Tx_inst|bps_clk (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|bps_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Uart_Byte_Tx_inst|uart_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|bps_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_clk .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|bps_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
cycloneive_lcell_comb \Uart_Byte_Tx_inst|bps_cnt[0]~4 (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_cnt[0]~4_combout  = (\Uart_Byte_Tx_inst|bps_cnt [0] & (\Uart_Byte_Tx_inst|bps_clk~q  $ (VCC))) # (!\Uart_Byte_Tx_inst|bps_cnt [0] & (\Uart_Byte_Tx_inst|bps_clk~q  & VCC))
// \Uart_Byte_Tx_inst|bps_cnt[0]~5  = CARRY((\Uart_Byte_Tx_inst|bps_cnt [0] & \Uart_Byte_Tx_inst|bps_clk~q ))

	.dataa(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Tx_inst|bps_clk~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|bps_cnt[0]~4_combout ),
	.cout(\Uart_Byte_Tx_inst|bps_cnt[0]~5 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[0]~4 .lut_mask = 16'h6688;
defparam \Uart_Byte_Tx_inst|bps_cnt[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N14
cycloneive_lcell_comb \Uart_Byte_Tx_inst|bps_cnt[1]~6 (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_cnt[1]~6_combout  = (\Uart_Byte_Tx_inst|bps_cnt [1] & (!\Uart_Byte_Tx_inst|bps_cnt[0]~5 )) # (!\Uart_Byte_Tx_inst|bps_cnt [1] & ((\Uart_Byte_Tx_inst|bps_cnt[0]~5 ) # (GND)))
// \Uart_Byte_Tx_inst|bps_cnt[1]~7  = CARRY((!\Uart_Byte_Tx_inst|bps_cnt[0]~5 ) # (!\Uart_Byte_Tx_inst|bps_cnt [1]))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|bps_cnt[0]~5 ),
	.combout(\Uart_Byte_Tx_inst|bps_cnt[1]~6_combout ),
	.cout(\Uart_Byte_Tx_inst|bps_cnt[1]~7 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[1]~6 .lut_mask = 16'h3C3F;
defparam \Uart_Byte_Tx_inst|bps_cnt[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
cycloneive_lcell_comb \Uart_Byte_Tx_inst|bps_cnt[2]~8 (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_cnt[2]~8_combout  = (\Uart_Byte_Tx_inst|bps_cnt [2] & (\Uart_Byte_Tx_inst|bps_cnt[1]~7  $ (GND))) # (!\Uart_Byte_Tx_inst|bps_cnt [2] & (!\Uart_Byte_Tx_inst|bps_cnt[1]~7  & VCC))
// \Uart_Byte_Tx_inst|bps_cnt[2]~9  = CARRY((\Uart_Byte_Tx_inst|bps_cnt [2] & !\Uart_Byte_Tx_inst|bps_cnt[1]~7 ))

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Uart_Byte_Tx_inst|bps_cnt[1]~7 ),
	.combout(\Uart_Byte_Tx_inst|bps_cnt[2]~8_combout ),
	.cout(\Uart_Byte_Tx_inst|bps_cnt[2]~9 ));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[2]~8 .lut_mask = 16'hC30C;
defparam \Uart_Byte_Tx_inst|bps_cnt[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N17
dffeas \Uart_Byte_Tx_inst|bps_cnt[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|bps_cnt[2]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|bps_cnt[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[2] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|bps_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
cycloneive_lcell_comb \Uart_Byte_Tx_inst|bps_cnt[3]~10 (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_cnt[3]~10_combout  = \Uart_Byte_Tx_inst|bps_cnt [3] $ (\Uart_Byte_Tx_inst|bps_cnt[2]~9 )

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Uart_Byte_Tx_inst|bps_cnt[2]~9 ),
	.combout(\Uart_Byte_Tx_inst|bps_cnt[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[3]~10 .lut_mask = 16'h3C3C;
defparam \Uart_Byte_Tx_inst|bps_cnt[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N19
dffeas \Uart_Byte_Tx_inst|bps_cnt[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|bps_cnt[3]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|bps_cnt[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|bps_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[3] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|bps_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Equal1~0 (
// Equation(s):
// \Uart_Byte_Tx_inst|Equal1~0_combout  = (\Uart_Byte_Tx_inst|bps_cnt [0] & (\Uart_Byte_Tx_inst|bps_cnt [3] & (\Uart_Byte_Tx_inst|bps_cnt [1] & !\Uart_Byte_Tx_inst|bps_cnt [2])))

	.dataa(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.datab(\Uart_Byte_Tx_inst|bps_cnt [3]),
	.datac(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Equal1~0 .lut_mask = 16'h0080;
defparam \Uart_Byte_Tx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N1
dffeas \Uart_Byte_Tx_inst|tx_done (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|tx_done .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \Uart_Byte_Tx_inst|bps_cnt[0]~12 (
// Equation(s):
// \Uart_Byte_Tx_inst|bps_cnt[0]~12_combout  = (\Uart_Byte_Tx_inst|Equal1~0_combout ) # (\Uart_Byte_Tx_inst|tx_done~q )

	.dataa(gnd),
	.datab(\Uart_Byte_Tx_inst|Equal1~0_combout ),
	.datac(\Uart_Byte_Tx_inst|tx_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|bps_cnt[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[0]~12 .lut_mask = 16'hFCFC;
defparam \Uart_Byte_Tx_inst|bps_cnt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N15
dffeas \Uart_Byte_Tx_inst|bps_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|bps_cnt[1]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|bps_cnt[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[1] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|bps_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N13
dffeas \Uart_Byte_Tx_inst|bps_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|bps_cnt[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\Uart_Byte_Tx_inst|bps_cnt[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|bps_cnt[0] .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|bps_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Mux0~5 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~5_combout  = (\Uart_Byte_Tx_inst|bps_cnt [0] & (((\Uart_Byte_Tx_inst|r_data_byte [1] & \Uart_Byte_Tx_inst|bps_cnt [1])))) # (!\Uart_Byte_Tx_inst|bps_cnt [0] & (\Uart_Byte_Tx_inst|Mux0~4_combout ))

	.dataa(\Uart_Byte_Tx_inst|Mux0~4_combout ),
	.datab(\Uart_Byte_Tx_inst|r_data_byte [1]),
	.datac(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Tx_inst|bps_cnt [0]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~5 .lut_mask = 16'hC0AA;
defparam \Uart_Byte_Tx_inst|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N8
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Mux0~3 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~3_combout  = (\Uart_Byte_Tx_inst|Mux0~2_combout  & ((\Uart_Byte_Tx_inst|r_data_byte [5]) # ((!\Uart_Byte_Tx_inst|bps_cnt [1])))) # (!\Uart_Byte_Tx_inst|Mux0~2_combout  & (((\Uart_Byte_Tx_inst|bps_cnt [1] & 
// \Uart_Byte_Tx_inst|r_data_byte [4]))))

	.dataa(\Uart_Byte_Tx_inst|Mux0~2_combout ),
	.datab(\Uart_Byte_Tx_inst|r_data_byte [5]),
	.datac(\Uart_Byte_Tx_inst|bps_cnt [1]),
	.datad(\Uart_Byte_Tx_inst|r_data_byte [4]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~3 .lut_mask = 16'hDA8A;
defparam \Uart_Byte_Tx_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \Uart_Byte_Tx_inst|Mux0~6 (
// Equation(s):
// \Uart_Byte_Tx_inst|Mux0~6_combout  = (\Uart_Byte_Tx_inst|Mux0~1_combout ) # ((\Uart_Byte_Tx_inst|bps_cnt [2] & ((\Uart_Byte_Tx_inst|Mux0~3_combout ))) # (!\Uart_Byte_Tx_inst|bps_cnt [2] & (\Uart_Byte_Tx_inst|Mux0~5_combout )))

	.dataa(\Uart_Byte_Tx_inst|Mux0~1_combout ),
	.datab(\Uart_Byte_Tx_inst|Mux0~5_combout ),
	.datac(\Uart_Byte_Tx_inst|Mux0~3_combout ),
	.datad(\Uart_Byte_Tx_inst|bps_cnt [2]),
	.cin(gnd),
	.combout(\Uart_Byte_Tx_inst|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|Mux0~6 .lut_mask = 16'hFAEE;
defparam \Uart_Byte_Tx_inst|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \Uart_Byte_Tx_inst|rs232_tx (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Uart_Byte_Tx_inst|Mux0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Uart_Byte_Tx_inst|rs232_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Uart_Byte_Tx_inst|rs232_tx .is_wysiwyg = "true";
defparam \Uart_Byte_Tx_inst|rs232_tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector4~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector4~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout  & ((\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]) # ((\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0])))) # 
// (!\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout  & (((!\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [1]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|break_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector4~0 .lut_mask = 16'hE0EF;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector4~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector4~1_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706~combout  & (!\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout  & !\Sdram_Top_inst|Sdram_Read_inst|Selector4~0_combout ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|next_state.00001_706~combout ),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector4~1 .lut_mask = 16'h0005;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1] & ((\Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout  & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5] & \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0])) # 
// (!\Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout  & ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]) # (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5])))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|WideOr0~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1 .lut_mask = 16'h1301;
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N19
dffeas \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|WideOr0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \Sdram_Top_inst|next_state.10000~2 (
// Equation(s):
// \Sdram_Top_inst|next_state.10000~2_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q  & (\rst_n~input_o  & \Sdram_Top_inst|pre_state.10000~q ))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|pre_state.10000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.10000~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.10000~2 .lut_mask = 16'h4040;
defparam \Sdram_Top_inst|next_state.10000~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \Sdram_Top_inst|next_state.00001~0 (
// Equation(s):
// \Sdram_Top_inst|next_state.00001~0_combout  = (\rst_n~input_o  & ((\Sdram_Top_inst|pre_state.00001~q ) # (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout )))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.00001~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.00001~0 .lut_mask = 16'hB0B0;
defparam \Sdram_Top_inst|next_state.00001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \Sdram_Top_inst|sdram_cmd[1]~1 (
// Equation(s):
// \Sdram_Top_inst|sdram_cmd[1]~1_combout  = ((!\Sdram_Top_inst|Selector1~0_combout  & ((\Sdram_Top_inst|next_state.10000~0_combout ) # (\Sdram_Top_inst|next_state.10000~2_combout )))) # (!\Sdram_Top_inst|next_state.00001~0_combout )

	.dataa(\Sdram_Top_inst|Selector1~0_combout ),
	.datab(\Sdram_Top_inst|next_state.10000~0_combout ),
	.datac(\Sdram_Top_inst|next_state.10000~2_combout ),
	.datad(\Sdram_Top_inst|next_state.00001~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cmd[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd[1]~1 .lut_mask = 16'h54FF;
defparam \Sdram_Top_inst|sdram_cmd[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \Sdram_Top_inst|Selector1~0 (
// Equation(s):
// \Sdram_Top_inst|Selector1~0_combout  = (\Sdram_Top_inst|ref_en~q  & ((\Sdram_Top_inst|pre_state.00010~q ) # ((!\Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0_combout  & \Sdram_Top_inst|pre_state.00100~q )))) # (!\Sdram_Top_inst|ref_en~q  & 
// (!\Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0_combout  & (\Sdram_Top_inst|pre_state.00100~q )))

	.dataa(\Sdram_Top_inst|ref_en~q ),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0_combout ),
	.datac(\Sdram_Top_inst|pre_state.00100~q ),
	.datad(\Sdram_Top_inst|pre_state.00010~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Selector1~0 .lut_mask = 16'hBA30;
defparam \Sdram_Top_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr[11]~0 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[11]~0_combout  = (\rst_n~input_o  & (!\Sdram_Top_inst|Selector1~0_combout  & ((\Sdram_Top_inst|pre_state.00001~q ) # (!\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ))))

	.dataa(\Sdram_Top_inst|pre_state.00001~q ),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|LessThan0~1_combout ),
	.datac(\rst_n~input_o ),
	.datad(\Sdram_Top_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[11]~0 .lut_mask = 16'h00B0;
defparam \Sdram_Top_inst|sdram_addr[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \Sdram_Top_inst|sdram_cmd~2 (
// Equation(s):
// \Sdram_Top_inst|sdram_cmd~2_combout  = (\Sdram_Top_inst|sdram_cmd[1]~1_combout  & (((!\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2] & !\Sdram_Top_inst|sdram_addr[11]~0_combout )))) # (!\Sdram_Top_inst|sdram_cmd[1]~1_combout  & 
// (((\Sdram_Top_inst|sdram_addr[11]~0_combout )) # (!\Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd [2])))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd [2]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2]),
	.datac(\Sdram_Top_inst|sdram_cmd[1]~1_combout ),
	.datad(\Sdram_Top_inst|sdram_addr[11]~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cmd~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd~2 .lut_mask = 16'h0F35;
defparam \Sdram_Top_inst|sdram_cmd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N12
cycloneive_lcell_comb \Sdram_Top_inst|sdram_cmd[1]~0 (
// Equation(s):
// \Sdram_Top_inst|sdram_cmd[1]~0_combout  = (\Sdram_Top_inst|sdram_addr[11]~0_combout  & ((\Sdram_Top_inst|next_state.01000~1_combout ) # (\Sdram_Top_inst|next_state.10000~1_combout )))

	.dataa(\Sdram_Top_inst|next_state.01000~1_combout ),
	.datab(\Sdram_Top_inst|sdram_addr[11]~0_combout ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|next_state.10000~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cmd[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd[1]~0 .lut_mask = 16'hCC88;
defparam \Sdram_Top_inst|sdram_cmd[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneive_lcell_comb \Sdram_Top_inst|sdram_cmd~3 (
// Equation(s):
// \Sdram_Top_inst|sdram_cmd~3_combout  = (\Sdram_Top_inst|sdram_cmd~2_combout  & (((\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [2] & \Sdram_Top_inst|sdram_cmd[1]~0_combout )))) # (!\Sdram_Top_inst|sdram_cmd~2_combout  & ((\Sdram_Top_inst|Sdram_Write_inst|wr_cmd 
// [2]) # ((!\Sdram_Top_inst|sdram_cmd[1]~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [2]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [2]),
	.datac(\Sdram_Top_inst|sdram_cmd~2_combout ),
	.datad(\Sdram_Top_inst|sdram_cmd[1]~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cmd~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd~3 .lut_mask = 16'hCA0F;
defparam \Sdram_Top_inst|sdram_cmd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N11
dffeas \Sdram_Top_inst|sdram_cmd[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_cmd~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1] & (!\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0] & \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0 .lut_mask = 16'h0500;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N23
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1] & (!\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [1]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0 .lut_mask = 16'h0500;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N19
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0_combout  = (\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1] & ((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2] & ((!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]))) # 
// (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2] & (\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q  & \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0])))) # (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1] & (((\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd 
// [2]))))

	.dataa(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~q ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0 .lut_mask = 16'h58F0;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0_combout  = (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0] & (!\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2] & \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [0]),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [2]),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0 .lut_mask = 16'h0300;
defparam \Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Refresh_inst|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N16
cycloneive_lcell_comb \Sdram_Top_inst|sdram_cmd~4 (
// Equation(s):
// \Sdram_Top_inst|sdram_cmd~4_combout  = (\Sdram_Top_inst|sdram_cmd[1]~1_combout  & (!\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1] & ((!\Sdram_Top_inst|sdram_addr[11]~0_combout )))) # (!\Sdram_Top_inst|sdram_cmd[1]~1_combout  & 
// (((\Sdram_Top_inst|sdram_addr[11]~0_combout ) # (!\Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd [2]))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1]),
	.datab(\Sdram_Top_inst|sdram_cmd[1]~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd [2]),
	.datad(\Sdram_Top_inst|sdram_addr[11]~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cmd~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd~4 .lut_mask = 16'h3347;
defparam \Sdram_Top_inst|sdram_cmd~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N26
cycloneive_lcell_comb \Sdram_Top_inst|sdram_cmd~5 (
// Equation(s):
// \Sdram_Top_inst|sdram_cmd~5_combout  = (\Sdram_Top_inst|sdram_cmd[1]~0_combout  & ((\Sdram_Top_inst|sdram_cmd~4_combout  & ((\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [1]))) # (!\Sdram_Top_inst|sdram_cmd~4_combout  & (\Sdram_Top_inst|Sdram_Write_inst|wr_cmd 
// [1])))) # (!\Sdram_Top_inst|sdram_cmd[1]~0_combout  & (((!\Sdram_Top_inst|sdram_cmd~4_combout ))))

	.dataa(\Sdram_Top_inst|sdram_cmd[1]~0_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [1]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [1]),
	.datad(\Sdram_Top_inst|sdram_cmd~4_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cmd~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd~5 .lut_mask = 16'hA0DD;
defparam \Sdram_Top_inst|sdram_cmd~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N27
dffeas \Sdram_Top_inst|sdram_cmd[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_cmd~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \Sdram_Top_inst|pre_state.01000~feeder (
// Equation(s):
// \Sdram_Top_inst|pre_state.01000~feeder_combout  = \Sdram_Top_inst|next_state.01000~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|next_state.01000~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|pre_state.01000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.01000~feeder .lut_mask = 16'hFF00;
defparam \Sdram_Top_inst|pre_state.01000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \Sdram_Top_inst|pre_state.01000 (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|pre_state.01000~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|pre_state.01000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|pre_state.01000 .is_wysiwyg = "true";
defparam \Sdram_Top_inst|pre_state.01000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~0_combout  = (\rst_n~input_o  & \Sdram_Top_inst|Sdram_Read_inst|rd_end~q )

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_end~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~0 .lut_mask = 16'hCC00;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~0_combout  = (\rst_n~input_o  & \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~q )

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~0 .lut_mask = 16'hC0C0;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \Sdram_Top_inst|next_state.01000~1 (
// Equation(s):
// \Sdram_Top_inst|next_state.01000~1_combout  = (\rst_n~input_o  & ((\Sdram_Top_inst|next_state.01000~0_combout ) # ((\Sdram_Top_inst|pre_state.01000~q  & !\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ))))

	.dataa(\Sdram_Top_inst|next_state.01000~0_combout ),
	.datab(\Sdram_Top_inst|pre_state.01000~q ),
	.datac(\rst_n~input_o ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.01000~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.01000~1 .lut_mask = 16'hA0E0;
defparam \Sdram_Top_inst|next_state.01000~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \Sdram_Top_inst|sdram_cmd~6 (
// Equation(s):
// \Sdram_Top_inst|sdram_cmd~6_combout  = (!\Sdram_Top_inst|next_state.10000~1_combout  & ((!\Sdram_Top_inst|next_state.01000~1_combout ) # (!\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [0])))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|rd_cmd [0]),
	.datab(\Sdram_Top_inst|next_state.01000~1_combout ),
	.datac(\Sdram_Top_inst|next_state.10000~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cmd~6_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd~6 .lut_mask = 16'h0707;
defparam \Sdram_Top_inst|sdram_cmd~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]) # ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]) # (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0] $ (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5])))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0 .lut_mask = 16'hFFDE;
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4] & (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3] & !\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0_combout ))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1 .lut_mask = 16'h0005;
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N31
dffeas \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \Sdram_Top_inst|sdram_cmd~7 (
// Equation(s):
// \Sdram_Top_inst|sdram_cmd~7_combout  = (\Sdram_Top_inst|next_state.00100~0_combout ) # ((!\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [0] & ((\Sdram_Top_inst|next_state.10000~2_combout ) # (\Sdram_Top_inst|next_state.10000~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_cmd [0]),
	.datab(\Sdram_Top_inst|next_state.00100~0_combout ),
	.datac(\Sdram_Top_inst|next_state.10000~2_combout ),
	.datad(\Sdram_Top_inst|next_state.10000~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cmd~7_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd~7 .lut_mask = 16'hDDDC;
defparam \Sdram_Top_inst|sdram_cmd~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \Sdram_Top_inst|sdram_cmd~8 (
// Equation(s):
// \Sdram_Top_inst|sdram_cmd~8_combout  = (\Sdram_Top_inst|next_state.00001~0_combout  & (!\Sdram_Top_inst|sdram_cmd~6_combout  & ((!\Sdram_Top_inst|sdram_cmd~7_combout )))) # (!\Sdram_Top_inst|next_state.00001~0_combout  & 
// (((\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0]))))

	.dataa(\Sdram_Top_inst|next_state.00001~0_combout ),
	.datab(\Sdram_Top_inst|sdram_cmd~6_combout ),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0]),
	.datad(\Sdram_Top_inst|sdram_cmd~7_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_cmd~8_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd~8 .lut_mask = 16'h5072;
defparam \Sdram_Top_inst|sdram_cmd~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N9
dffeas \Sdram_Top_inst|sdram_cmd[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_cmd~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_cmd[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr[11]~3 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[11]~3_combout  = (!\Sdram_Top_inst|sdram_addr[11]~0_combout ) # (!\Sdram_Top_inst|sdram_addr[11]~2_combout )

	.dataa(\Sdram_Top_inst|sdram_addr[11]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Sdram_Top_inst|sdram_addr[11]~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[11]~3 .lut_mask = 16'h55FF;
defparam \Sdram_Top_inst|sdram_addr[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout  & !\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0])

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|act_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0 .lut_mask = 16'h0C0C;
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \Sdram_Top_inst|Sdram_Read_inst|act_cnt[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|act_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add1~0_combout  = \Sdram_Top_inst|Sdram_Read_inst|act_cnt [1] $ (\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~0 .lut_mask = 16'h0FF0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \Sdram_Top_inst|Sdram_Read_inst|act_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Add1~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Add1~2_combout  = \Sdram_Top_inst|Sdram_Read_inst|act_cnt [2] $ (((\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0] & \Sdram_Top_inst|Sdram_Read_inst|act_cnt [1])))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~2 .lut_mask = 16'h3CF0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \Sdram_Top_inst|Sdram_Read_inst|act_cnt[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|act_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector5~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0] & !\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [0]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector5~0 .lut_mask = 16'h000F;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector5~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout  = (!\Sdram_Top_inst|Sdram_Read_inst|act_cnt [3] & (!\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1] & (\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout  & 
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [3]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|act_cnt [1]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector5~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|next_state.00100_684~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector5~1 .lut_mask = 16'h1000;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector13~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector13~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & ((\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|row_addr [0] & 
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr [0] & (\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|burst_cnt [0]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [0]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector13~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N25
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~4 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~4_combout  = (!\Sdram_Top_inst|sdram_addr[11]~3_combout  & ((\Sdram_Top_inst|next_state.10000~1_combout  & (\Sdram_Top_inst|Sdram_Write_inst|wr_addr [0])) # (!\Sdram_Top_inst|next_state.10000~1_combout  & 
// ((\Sdram_Top_inst|Sdram_Read_inst|rd_addr [0])))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [0]),
	.datab(\Sdram_Top_inst|next_state.10000~1_combout ),
	.datac(\Sdram_Top_inst|sdram_addr[11]~3_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~4 .lut_mask = 16'h0B08;
defparam \Sdram_Top_inst|sdram_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N13
dffeas \Sdram_Top_inst|sdram_addr[0] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[0] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr[11]~1 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[11]~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q  & (\Sdram_Top_inst|pre_state.01000~q  & ((!\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q )))) # (!\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q  & 
// ((\Sdram_Top_inst|pre_state.10000~q ) # ((\Sdram_Top_inst|pre_state.01000~q  & !\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~q ),
	.datab(\Sdram_Top_inst|pre_state.01000~q ),
	.datac(\Sdram_Top_inst|pre_state.10000~q ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_end_flag~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[11]~1 .lut_mask = 16'h50DC;
defparam \Sdram_Top_inst|sdram_addr[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \Sdram_Top_inst|always3~0 (
// Equation(s):
// \Sdram_Top_inst|always3~0_combout  = (\Sdram_Top_inst|next_state.00010~3_combout  & \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|next_state.00010~3_combout ),
	.datad(\Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|always3~0 .lut_mask = 16'hF000;
defparam \Sdram_Top_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \Sdram_Top_inst|ref_en (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|always3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|ref_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|ref_en .is_wysiwyg = "true";
defparam \Sdram_Top_inst|ref_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \Sdram_Top_inst|next_state.10000~3 (
// Equation(s):
// \Sdram_Top_inst|next_state.10000~3_combout  = (!\Sdram_Top_inst|ref_en~q  & \Sdram_Top_inst|pre_state.00010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|ref_en~q ),
	.datad(\Sdram_Top_inst|pre_state.00010~q ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|next_state.10000~3_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|next_state.10000~3 .lut_mask = 16'h0F00;
defparam \Sdram_Top_inst|next_state.10000~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr[11]~2 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr[11]~2_combout  = (\Sdram_Top_inst|sdram_addr[11]~1_combout ) # ((\Sdram_Top_inst|next_state.10000~3_combout  & ((\Sdram_Top_inst|rd_en~q ) # (\Sdram_Top_inst|wr_en~q ))))

	.dataa(\Sdram_Top_inst|rd_en~q ),
	.datab(\Sdram_Top_inst|wr_en~q ),
	.datac(\Sdram_Top_inst|sdram_addr[11]~1_combout ),
	.datad(\Sdram_Top_inst|next_state.10000~3_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[11]~2 .lut_mask = 16'hFEF0;
defparam \Sdram_Top_inst|sdram_addr[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N20
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~6 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~6_combout  = (!\Sdram_Top_inst|next_state.00100~0_combout  & (\Sdram_Top_inst|next_state.00001~0_combout  & ((\Sdram_Top_inst|Selector1~0_combout ) # (\Sdram_Top_inst|sdram_addr[11]~2_combout ))))

	.dataa(\Sdram_Top_inst|Selector1~0_combout ),
	.datab(\Sdram_Top_inst|sdram_addr[11]~2_combout ),
	.datac(\Sdram_Top_inst|next_state.00100~0_combout ),
	.datad(\Sdram_Top_inst|next_state.00001~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~6 .lut_mask = 16'h0E00;
defparam \Sdram_Top_inst|sdram_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0_combout  = (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5] & ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]) # ((\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]) # (\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]))))

	.dataa(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [4]),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [3]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [5]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0 .lut_mask = 16'hF0E0;
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1_combout  = (!\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1] & (!\Sdram_Top_inst|Sdram_Init_inst|WideOr1~0_combout  & \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [1]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|WideOr1~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|cnt_cmd [0]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Init_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1 .lut_mask = 16'h0300;
defparam \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y18_N29
dffeas \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Init_inst|WideOr1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Sdram_Top_inst|Sdram_Init_inst|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y18_N24
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~7 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~7_combout  = (\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2] & (\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0] & \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [2]),
	.datac(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [0]),
	.datad(\Sdram_Top_inst|Sdram_Init_inst|sdram_cmd [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~7 .lut_mask = 16'hC000;
defparam \Sdram_Top_inst|sdram_addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N16
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Add1~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Add1~2_combout  = \Sdram_Top_inst|Sdram_Write_inst|act_cnt [0] $ (\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1])

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [0]),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~2 .lut_mask = 16'h5A5A;
defparam \Sdram_Top_inst|Sdram_Write_inst|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N17
dffeas \Sdram_Top_inst|Sdram_Write_inst|act_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Sdram_Top_inst|Sdram_Write_inst|next_state.00100_677~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|act_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N2
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector6~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout  = (!\Sdram_Top_inst|Sdram_Write_inst|act_cnt [3] & (!\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1] & (!\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2] & \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout 
// )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [3]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [1]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|act_cnt [2]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|act_cnt~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector6~0 .lut_mask = 16'h0100;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector13~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector13~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [1] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1] & 
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [1] & (\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1] & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|burst_cnt [1]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector13~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N15
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~5 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~5_combout  = (\Sdram_Top_inst|next_state.10000~2_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [1])))) # (!\Sdram_Top_inst|next_state.10000~2_combout  & ((\Sdram_Top_inst|next_state.10000~0_combout  & 
// ((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [1]))) # (!\Sdram_Top_inst|next_state.10000~0_combout  & (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [1]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [1]),
	.datac(\Sdram_Top_inst|next_state.10000~2_combout ),
	.datad(\Sdram_Top_inst|next_state.10000~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~5 .lut_mask = 16'hCCCA;
defparam \Sdram_Top_inst|sdram_addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N30
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~8 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~8_combout  = (\Sdram_Top_inst|next_state.00001~0_combout  & (\Sdram_Top_inst|sdram_addr~6_combout  & ((\Sdram_Top_inst|sdram_addr~5_combout )))) # (!\Sdram_Top_inst|next_state.00001~0_combout  & 
// ((\Sdram_Top_inst|sdram_addr~7_combout ) # ((\Sdram_Top_inst|sdram_addr~6_combout  & \Sdram_Top_inst|sdram_addr~5_combout ))))

	.dataa(\Sdram_Top_inst|next_state.00001~0_combout ),
	.datab(\Sdram_Top_inst|sdram_addr~6_combout ),
	.datac(\Sdram_Top_inst|sdram_addr~7_combout ),
	.datad(\Sdram_Top_inst|sdram_addr~5_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~8 .lut_mask = 16'hDC50;
defparam \Sdram_Top_inst|sdram_addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N31
dffeas \Sdram_Top_inst|sdram_addr[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector11~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector11~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0] & ((\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout  & 
// \Sdram_Top_inst|Sdram_Read_inst|row_addr [2])))) # (!\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0] & (((\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout  & \Sdram_Top_inst|Sdram_Read_inst|row_addr [2]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [0]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|row_addr [2]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector11~0 .lut_mask = 16'hF888;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N13
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y19_N28
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~9 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~9_combout  = (!\Sdram_Top_inst|sdram_addr[11]~3_combout  & ((\Sdram_Top_inst|next_state.10000~1_combout  & (\Sdram_Top_inst|Sdram_Write_inst|wr_addr [2])) # (!\Sdram_Top_inst|next_state.10000~1_combout  & 
// ((\Sdram_Top_inst|Sdram_Read_inst|rd_addr [2])))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [2]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [2]),
	.datac(\Sdram_Top_inst|sdram_addr[11]~3_combout ),
	.datad(\Sdram_Top_inst|next_state.10000~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~9_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~9 .lut_mask = 16'h0A0C;
defparam \Sdram_Top_inst|sdram_addr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y19_N29
dffeas \Sdram_Top_inst|sdram_addr[2] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[2] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|Add3~2_combout  & ((!\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Add3~2_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1 .lut_mask = 16'h30B8;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N31
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector11~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector11~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1] & 
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [3] & (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1] & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [3]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [1]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector11~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N27
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector10~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector10~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout  & 
// \Sdram_Top_inst|Sdram_Read_inst|col_cnt [1])))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [3] & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout  & ((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [3]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [1]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector10~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N23
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~10 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~10_combout  = (!\Sdram_Top_inst|sdram_addr[11]~3_combout  & ((\Sdram_Top_inst|next_state.10000~1_combout  & (\Sdram_Top_inst|Sdram_Write_inst|wr_addr [3])) # (!\Sdram_Top_inst|next_state.10000~1_combout  & 
// ((\Sdram_Top_inst|Sdram_Read_inst|rd_addr [3])))))

	.dataa(\Sdram_Top_inst|next_state.10000~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [3]),
	.datac(\Sdram_Top_inst|sdram_addr[11]~3_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [3]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~10 .lut_mask = 16'h0D08;
defparam \Sdram_Top_inst|sdram_addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \Sdram_Top_inst|sdram_addr[3] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[3] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~12 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~12_combout  = (\Sdram_Top_inst|sdram_addr~11_combout  & ((\Sdram_Top_inst|sdram_addr~6_combout ) # ((\Sdram_Top_inst|sdram_addr~7_combout  & !\Sdram_Top_inst|next_state.00001~0_combout )))) # 
// (!\Sdram_Top_inst|sdram_addr~11_combout  & (((\Sdram_Top_inst|sdram_addr~7_combout  & !\Sdram_Top_inst|next_state.00001~0_combout ))))

	.dataa(\Sdram_Top_inst|sdram_addr~11_combout ),
	.datab(\Sdram_Top_inst|sdram_addr~6_combout ),
	.datac(\Sdram_Top_inst|sdram_addr~7_combout ),
	.datad(\Sdram_Top_inst|next_state.00001~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~12_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~12 .lut_mask = 16'h88F8;
defparam \Sdram_Top_inst|sdram_addr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N17
dffeas \Sdram_Top_inst|sdram_addr[4] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[4] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N6
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector9~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector9~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3] & 
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [5] & (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3] & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [5]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [3]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector9~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N7
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N0
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~13 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~13_combout  = (\Sdram_Top_inst|next_state.10000~2_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [5])))) # (!\Sdram_Top_inst|next_state.10000~2_combout  & ((\Sdram_Top_inst|next_state.10000~0_combout  & 
// ((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [5]))) # (!\Sdram_Top_inst|next_state.10000~0_combout  & (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [5]))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [5]),
	.datab(\Sdram_Top_inst|next_state.10000~2_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [5]),
	.datad(\Sdram_Top_inst|next_state.10000~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~13_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~13 .lut_mask = 16'hF0E2;
defparam \Sdram_Top_inst|sdram_addr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N26
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~14 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~14_combout  = (\Sdram_Top_inst|next_state.00001~0_combout  & (\Sdram_Top_inst|sdram_addr~6_combout  & ((\Sdram_Top_inst|sdram_addr~13_combout )))) # (!\Sdram_Top_inst|next_state.00001~0_combout  & 
// ((\Sdram_Top_inst|sdram_addr~7_combout ) # ((\Sdram_Top_inst|sdram_addr~6_combout  & \Sdram_Top_inst|sdram_addr~13_combout ))))

	.dataa(\Sdram_Top_inst|next_state.00001~0_combout ),
	.datab(\Sdram_Top_inst|sdram_addr~6_combout ),
	.datac(\Sdram_Top_inst|sdram_addr~7_combout ),
	.datad(\Sdram_Top_inst|sdram_addr~13_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~14_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~14 .lut_mask = 16'hDC50;
defparam \Sdram_Top_inst|sdram_addr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N27
dffeas \Sdram_Top_inst|sdram_addr[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector7~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector7~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [6] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & 
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [6] & (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4] & ((\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [6]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [4]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector7~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N5
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector8~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector8~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4] & ((\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|row_addr [6] & 
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr [6] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [4]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [6]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector8~0 .lut_mask = 16'hECA0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N13
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N10
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~15 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~15_combout  = (!\Sdram_Top_inst|sdram_addr[11]~3_combout  & ((\Sdram_Top_inst|next_state.10000~1_combout  & ((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [6]))) # (!\Sdram_Top_inst|next_state.10000~1_combout  & 
// (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [6]))))

	.dataa(\Sdram_Top_inst|sdram_addr[11]~3_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [6]),
	.datac(\Sdram_Top_inst|next_state.10000~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [6]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~15_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~15 .lut_mask = 16'h5404;
defparam \Sdram_Top_inst|sdram_addr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N11
dffeas \Sdram_Top_inst|sdram_addr[6] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[6] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector6~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector6~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & ((\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5] & 
// \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout )))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [7] & (\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5] & (\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [7]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|col_cnt [5]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|next_state.00110_673~combout ),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector6~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5_combout  = (\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (\Sdram_Top_inst|Sdram_Write_inst|Add3~10_combout  & ((!\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout )))) # 
// (!\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout  & (((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]))))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|Add3~10_combout ),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|Equal4~0_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5 .lut_mask = 16'h30B8;
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N27
dffeas \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|col_cnt[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|col_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector7~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector7~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & ((\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5] & 
// \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [7] & (\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5] & (\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout )))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [7]),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|col_cnt [5]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|next_state.00101_666~combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector7~0 .lut_mask = 16'hEAC0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N19
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N12
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~16 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~16_combout  = (!\Sdram_Top_inst|sdram_addr[11]~3_combout  & ((\Sdram_Top_inst|next_state.10000~1_combout  & ((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [7]))) # (!\Sdram_Top_inst|next_state.10000~1_combout  & 
// (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [7]))))

	.dataa(\Sdram_Top_inst|sdram_addr[11]~3_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [7]),
	.datac(\Sdram_Top_inst|next_state.10000~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [7]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~16_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~16 .lut_mask = 16'h5404;
defparam \Sdram_Top_inst|sdram_addr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N13
dffeas \Sdram_Top_inst|sdram_addr[7] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[7] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [8] & (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 )) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [8] & 
// ((\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 ) # (GND)))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27  = CARRY((!\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 ) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [8]))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~25 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N23
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[8] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [8] & \Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [8]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0 .lut_mask = 16'hCC00;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N1
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[8] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N18
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [8] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 )) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [8] & 
// ((\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 ) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [8]))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~25 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26 .lut_mask = 16'h3C3F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N19
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[8] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [8] & \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [8]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0 .lut_mask = 16'hF000;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N29
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[8] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~17 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~17_combout  = (!\Sdram_Top_inst|sdram_addr[11]~3_combout  & ((\Sdram_Top_inst|next_state.10000~1_combout  & ((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [8]))) # (!\Sdram_Top_inst|next_state.10000~1_combout  & 
// (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [8]))))

	.dataa(\Sdram_Top_inst|sdram_addr[11]~3_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [8]),
	.datac(\Sdram_Top_inst|next_state.10000~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [8]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~17_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~17 .lut_mask = 16'h5404;
defparam \Sdram_Top_inst|sdram_addr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N11
dffeas \Sdram_Top_inst|sdram_addr[8] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[8] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [9] & (\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27  $ (GND))) # (!\Sdram_Top_inst|Sdram_Read_inst|row_addr [9] & 
// (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27  & VCC))
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29  = CARRY((\Sdram_Top_inst|Sdram_Read_inst|row_addr [9] & !\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~27 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28_combout ),
	.cout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~29 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N25
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[9] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [9] & \Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [9]),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1 .lut_mask = 16'hC0C0;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[9] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N20
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [9] & (\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27  $ (GND))) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [9] & 
// (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27  & VCC))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29  = CARRY((\Sdram_Top_inst|Sdram_Write_inst|row_addr [9] & !\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27 ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~27 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28 .lut_mask = 16'hC30C;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N21
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[9] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [9] & \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [9]),
	.datac(gnd),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1 .lut_mask = 16'hCC00;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N23
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[9] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N18
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~18 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~18_combout  = (!\Sdram_Top_inst|sdram_addr[11]~3_combout  & ((\Sdram_Top_inst|next_state.10000~1_combout  & ((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [9]))) # (!\Sdram_Top_inst|next_state.10000~1_combout  & 
// (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [9]))))

	.dataa(\Sdram_Top_inst|sdram_addr[11]~3_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [9]),
	.datac(\Sdram_Top_inst|next_state.10000~1_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [9]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~18_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~18 .lut_mask = 16'h5404;
defparam \Sdram_Top_inst|sdram_addr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N19
dffeas \Sdram_Top_inst|sdram_addr[9] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[9] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|Selector5~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|Selector5~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout ) # ((\Sdram_Top_inst|Sdram_Read_inst|row_addr [10] & \Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ))

	.dataa(\Sdram_Top_inst|Sdram_Read_inst|row_addr [10]),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|next_state.00111_662~combout ),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector5~2 .lut_mask = 16'hECEC;
defparam \Sdram_Top_inst|Sdram_Read_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[10] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N22
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [10] & (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 )) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [10] & 
// ((\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 ) # (GND)))
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~31  = CARRY((!\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 ) # (!\Sdram_Top_inst|Sdram_Write_inst|row_addr [10]))

	.dataa(\Sdram_Top_inst|Sdram_Write_inst|row_addr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~29 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30_combout ),
	.cout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~31 ));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30 .lut_mask = 16'h5A5F;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N23
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[10] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|Selector6~1 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|Selector6~1_combout  = (\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ) # ((\Sdram_Top_inst|Sdram_Write_inst|row_addr [10] & \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ))

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [10]),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|next_state.00111_655~combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector6~1 .lut_mask = 16'hFCF0;
defparam \Sdram_Top_inst|Sdram_Write_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N25
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[10] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~19 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~19_combout  = (\Sdram_Top_inst|next_state.00100~0_combout ) # ((\Sdram_Top_inst|next_state.10000~1_combout  & ((\Sdram_Top_inst|Sdram_Write_inst|wr_addr [10]))) # (!\Sdram_Top_inst|next_state.10000~1_combout  & 
// (\Sdram_Top_inst|Sdram_Read_inst|rd_addr [10])))

	.dataa(\Sdram_Top_inst|next_state.10000~1_combout ),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [10]),
	.datac(\Sdram_Top_inst|next_state.00100~0_combout ),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [10]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~19_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~19 .lut_mask = 16'hFEF4;
defparam \Sdram_Top_inst|sdram_addr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~21 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~21_combout  = (\Sdram_Top_inst|sdram_addr~20_combout  & (((!\Sdram_Top_inst|sdram_addr~7_combout  & !\Sdram_Top_inst|next_state.00001~0_combout )))) # (!\Sdram_Top_inst|sdram_addr~20_combout  & 
// ((\Sdram_Top_inst|sdram_addr~19_combout ) # ((!\Sdram_Top_inst|sdram_addr~7_combout  & !\Sdram_Top_inst|next_state.00001~0_combout ))))

	.dataa(\Sdram_Top_inst|sdram_addr~20_combout ),
	.datab(\Sdram_Top_inst|sdram_addr~19_combout ),
	.datac(\Sdram_Top_inst|sdram_addr~7_combout ),
	.datad(\Sdram_Top_inst|next_state.00001~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~21_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~21 .lut_mask = 16'h444F;
defparam \Sdram_Top_inst|sdram_addr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N25
dffeas \Sdram_Top_inst|sdram_addr[10] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[10] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32_combout  = \Sdram_Top_inst|Sdram_Write_inst|row_addr [11] $ (!\Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~31 )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Write_inst|row_addr [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~31 ),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32 .lut_mask = 16'hC3C3;
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y20_N25
dffeas \Sdram_Top_inst|Sdram_Write_inst|row_addr[11] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Write_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|row_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|row_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N30
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2_combout  = (\Sdram_Top_inst|Sdram_Write_inst|row_addr [11] & \Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|row_addr [11]),
	.datad(\Sdram_Top_inst|Sdram_Write_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2 .lut_mask = 16'hF000;
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N31
dffeas \Sdram_Top_inst|Sdram_Write_inst|wr_addr[11] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Write_inst|wr_addr~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Write_inst|wr_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32_combout  = \Sdram_Top_inst|Sdram_Read_inst|row_addr [11] $ (!\Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~31 )

	.dataa(gnd),
	.datab(\Sdram_Top_inst|Sdram_Read_inst|row_addr [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~31 ),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32 .lut_mask = 16'hC3C3;
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \Sdram_Top_inst|Sdram_Read_inst|row_addr[11] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Top_inst|Sdram_Read_inst|row_end~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|row_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|row_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2 (
// Equation(s):
// \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2_combout  = (\Sdram_Top_inst|Sdram_Read_inst|row_addr [11] & \Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Sdram_Top_inst|Sdram_Read_inst|row_addr [11]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2 .lut_mask = 16'hF000;
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \Sdram_Top_inst|Sdram_Read_inst|rd_addr[11] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|Sdram_Read_inst|rd_addr~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|Sdram_Read_inst|rd_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneive_lcell_comb \Sdram_Top_inst|sdram_addr~22 (
// Equation(s):
// \Sdram_Top_inst|sdram_addr~22_combout  = (!\Sdram_Top_inst|sdram_addr[11]~3_combout  & ((\Sdram_Top_inst|next_state.10000~1_combout  & (\Sdram_Top_inst|Sdram_Write_inst|wr_addr [11])) # (!\Sdram_Top_inst|next_state.10000~1_combout  & 
// ((\Sdram_Top_inst|Sdram_Read_inst|rd_addr [11])))))

	.dataa(\Sdram_Top_inst|sdram_addr[11]~3_combout ),
	.datab(\Sdram_Top_inst|next_state.10000~1_combout ),
	.datac(\Sdram_Top_inst|Sdram_Write_inst|wr_addr [11]),
	.datad(\Sdram_Top_inst|Sdram_Read_inst|rd_addr [11]),
	.cin(gnd),
	.combout(\Sdram_Top_inst|sdram_addr~22_combout ),
	.cout());
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr~22 .lut_mask = 16'h5140;
defparam \Sdram_Top_inst|sdram_addr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N21
dffeas \Sdram_Top_inst|sdram_addr[11] (
	.clk(\Clk_PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Sdram_Top_inst|sdram_addr~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Top_inst|sdram_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Top_inst|sdram_addr[11] .is_wysiwyg = "true";
defparam \Sdram_Top_inst|sdram_addr[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \sdram_data[8]~input (
	.i(sdram_data[8]),
	.ibar(gnd),
	.o(\sdram_data[8]~input_o ));
// synopsys translate_off
defparam \sdram_data[8]~input .bus_hold = "false";
defparam \sdram_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \sdram_data[9]~input (
	.i(sdram_data[9]),
	.ibar(gnd),
	.o(\sdram_data[9]~input_o ));
// synopsys translate_off
defparam \sdram_data[9]~input .bus_hold = "false";
defparam \sdram_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \sdram_data[10]~input (
	.i(sdram_data[10]),
	.ibar(gnd),
	.o(\sdram_data[10]~input_o ));
// synopsys translate_off
defparam \sdram_data[10]~input .bus_hold = "false";
defparam \sdram_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \sdram_data[11]~input (
	.i(sdram_data[11]),
	.ibar(gnd),
	.o(\sdram_data[11]~input_o ));
// synopsys translate_off
defparam \sdram_data[11]~input .bus_hold = "false";
defparam \sdram_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \sdram_data[12]~input (
	.i(sdram_data[12]),
	.ibar(gnd),
	.o(\sdram_data[12]~input_o ));
// synopsys translate_off
defparam \sdram_data[12]~input .bus_hold = "false";
defparam \sdram_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \sdram_data[13]~input (
	.i(sdram_data[13]),
	.ibar(gnd),
	.o(\sdram_data[13]~input_o ));
// synopsys translate_off
defparam \sdram_data[13]~input .bus_hold = "false";
defparam \sdram_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \sdram_data[14]~input (
	.i(sdram_data[14]),
	.ibar(gnd),
	.o(\sdram_data[14]~input_o ));
// synopsys translate_off
defparam \sdram_data[14]~input .bus_hold = "false";
defparam \sdram_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \sdram_data[15]~input (
	.i(sdram_data[15]),
	.ibar(gnd),
	.o(\sdram_data[15]~input_o ));
// synopsys translate_off
defparam \sdram_data[15]~input .bus_hold = "false";
defparam \sdram_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
