// Seed: 2732024218
macromodule module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign module_3.id_22 = 0;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output wand  id_0,
    output tri   id_1,
    output uwire id_2
);
  wire id_5, id_6, id_7, id_8, id_9;
  module_0 modCall_1 (id_9);
endmodule
module module_2;
  parameter id_1 = id_1;
  assign id_2 = -1;
  tri0 id_3;
  wire id_4;
  module_0 modCall_1 (id_3);
  assign id_2 = id_3;
endmodule
module module_3 #(
    parameter id_34 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = (-1);
  id_31(
      .id_0(id_30(1)),
      .id_1(id_26),
      .id_2(id_9[-1] != id_21),
      .id_3(-1),
      .id_4(id_26),
      .id_5(1),
      .id_6(id_22),
      .id_7(id_29)
  );
  localparam id_32 = -1;
  wire id_33;
  assign id_22 = -1'b0 + id_4;
  defparam id_34 = -1'h0;
  wire id_35;
  module_0 modCall_1 (id_19);
  wire id_36;
  assign id_28 = 1;
  wire id_37, id_38;
endmodule
