Bus interface properties of a typical AXI device component produced by the graphical tools.

| Element | Property                              | Observed value         | Notes       |
|---------|---------------------------------------|------------------------|-------------|
| 0       | ABSTRACTION_TYPE_LIBRARY              | interface        |        |
| 0       | ABSTRACTION_TYPE_NAME                 | aximm_rtl        |        |
| 0       | ABSTRACTION_TYPE_VENDOR               | xil<span>inx.com</span>        |        |
| 0       | ABSTRACTION_TYPE_VERSION              | 1.0        |        |
| 0       | ABSTRACTION_TYPE_VLNV                 | xil<span>inx.com</span>:interface:aximm_rtl:1.0 |        |
| 0       | BUS_TYPE_LIBRARY                      | interface        |        |
| 0       | BUS_TYPE_NAME                         | aximm        |        |
| 0       | BUS_TYPE_VENDOR                       | xil<span>inx.com</span>        |        |
| 0       | BUS_TYPE_VERSION                      | 1.0        |        |
| 0       | BUS_TYPE_VLNV                         | xil<span>inx.com</span>:interface:aximm:1.0        |        |
| 0       | CLASS                                 | bus_interface        |        |
| 0       | CONNECTION_REQUIRED                   | 0        |        |
| 0       | DESCRIPTION                           | *&lt;nothing&gt;* |        |
| 0       | DISPLAY_NAME                          | *&lt;nothing&gt;* |        |
| 0       | ENABLEMENT_DEPENDENCY                 | *&lt;nothing&gt;* |        |
| 0       | ENABLEMENT_PRESENCE                   | optional        |        |
| 0       | ENABLEMENT_RESOLVE_TYPE               | immediate        |        |
| 0       | ENABLEMENT_VALUE                      | 1        |        |
| 0       | ENDIANNESS                            | little        |        |
| 0       | INTERFACE_MODE                        | slave        |        |
| 0       | IS_DECLARATION                        | 0        |        |
| 0       | MASTER_ADDRESS_SPACE_REF              | *&lt;nothing&gt;* |        |
| 0       | MASTER_BASE_ADDRESS                   | 0        |        |
| 0       | MASTER_BASE_ADDRESS_BIT_STRING_LENGTH | 0        |        |
| 0       | MASTER_BASE_ADDRESS_DEPENDENCY        | *&lt;nothing&gt;* |        |
| 0       | MASTER_BASE_ADDRESS_FORMAT            | long        |        |
| 0       | MASTER_BASE_ADDRESS_RESOLVE_TYPE      | immediate        |        |
| 0       | MONITOR_GROUP                         | *&lt;nothing&gt;* |        |
| 0       | MONITOR_INTERFACE_MODE                | master        |        |
| 0       | NAME                                  | S00_AXI        |        |
| 0       | SLAVE_BRIDGES                         | *&lt;nothing&gt;* |        |
| 0       | SLAVE_MEMORY_MAP_REF                  | S00_AXI        |        |
| 1       | ABSTRACTION_TYPE_LIBRARY              | signal        |        |
| 1       | ABSTRACTION_TYPE_NAME                 | reset_rtl        |        |
| 1       | ABSTRACTION_TYPE_VENDOR               | xil<span>inx.com</span>        |        |
| 1       | ABSTRACTION_TYPE_VERSION              | 1.0        |        |
| 1       | ABSTRACTION_TYPE_VLNV                 | xil<span>inx.com</span>:signal:reset_rtl:1.0        |        |
| 1       | BUS_TYPE_LIBRARY                      | signal        |        |
| 1       | BUS_TYPE_NAME                         | reset        |        |
| 1       | BUS_TYPE_VENDOR                       | xil<span>inx.com</span>        |        |
| 1       | BUS_TYPE_VERSION                      | 1.0        |        |
| 1       | BUS_TYPE_VLNV                         | xil<span>inx.com</span>:signal:reset:1.0        |        |
| 1       | CLASS                                 | bus_interface        |        |
| 1       | CONNECTION_REQUIRED                   | 0        |        |
| 1       | DESCRIPTION                           | *&lt;nothing&gt;* |        |
| 1       | DISPLAY_NAME                          | *&lt;nothing&gt;* |        |
| 1       | ENABLEMENT_DEPENDENCY                 | *&lt;nothing&gt;* |        |
| 1       | ENABLEMENT_PRESENCE                   | optional        |        |
| 1       | ENABLEMENT_RESOLVE_TYPE               | immediate        |        |
| 1       | ENABLEMENT_VALUE                      | 1        |        |
| 1       | ENDIANNESS                            | little        |        |
| 1       | INTERFACE_MODE                        | slave        |        |
| 1       | IS_DECLARATION                        | 0        |        |
| 1       | MASTER_ADDRESS_SPACE_REF              | *&lt;nothing&gt;* |        |
| 1       | MASTER_BASE_ADDRESS                   | 0        |        |
| 1       | MASTER_BASE_ADDRESS_BIT_STRING_LENGTH | 0        |        |
| 1       | MASTER_BASE_ADDRESS_DEPENDENCY        | *&lt;nothing&gt;* |        |
| 1       | MASTER_BASE_ADDRESS_FORMAT            | long        |        |
| 1       | MASTER_BASE_ADDRESS_RESOLVE_TYPE      | immediate        |        |
| 1       | MONITOR_GROUP                         | *&lt;nothing&gt;* |        |
| 1       | MONITOR_INTERFACE_MODE                | master        |        |
| 1       | NAME                                  | S00_AXI_RST        |        |
| 1       | SLAVE_BRIDGES                         | *&lt;nothing&gt;* |        |
| 1       | SLAVE_MEMORY_MAP_REF                  | *&lt;nothing&gt;* |        |
| 2       | ABSTRACTION_TYPE_LIBRARY              | signal        |        |
| 2       | ABSTRACTION_TYPE_NAME                 | clock_rtl        |        |
| 2       | ABSTRACTION_TYPE_VENDOR               | xil<span>inx.com</span>        |        |
| 2       | ABSTRACTION_TYPE_VERSION              | 1.0        |        |
| 2       | ABSTRACTION_TYPE_VLNV                 | xil<span>inx.com</span>:signal:clock_rtl:1.0        |        |
| 2       | BUS_TYPE_LIBRARY                      | signal        |        |
| 2       | BUS_TYPE_NAME                         | clock        |        |
| 2       | BUS_TYPE_VENDOR                       | xil<span>inx.com</span>        |        |
| 2       | BUS_TYPE_VERSION                      | 1.0        |        |
| 2       | BUS_TYPE_VLNV                         | xil<span>inx.com</span>:signal:clock:1.0        |        |
| 2       | CLASS                                 | bus_interface        |        |
| 2       | CONNECTION_REQUIRED                   | 0        |        |
| 2       | DESCRIPTION                           | *&lt;nothing&gt;* |        |
| 2       | DISPLAY_NAME                          | *&lt;nothing&gt;* |        |
| 2       | ENABLEMENT_DEPENDENCY                 | *&lt;nothing&gt;* |        |
| 2       | ENABLEMENT_PRESENCE                   | optional        |        |
| 2       | ENABLEMENT_RESOLVE_TYPE               | immediate        |        |
| 2       | ENABLEMENT_VALUE                      | 1        |        |
| 2       | ENDIANNESS                            | little        |        |
| 2       | INTERFACE_MODE                        | slave        |        |
| 2       | IS_DECLARATION                        | 0        |        |
| 2       | MASTER_ADDRESS_SPACE_REF              | *&lt;nothing&gt;* |        |
| 2       | MASTER_BASE_ADDRESS                   | 0        |        |
| 2       | MASTER_BASE_ADDRESS_BIT_STRING_LENGTH | 0        |        |
| 2       | MASTER_BASE_ADDRESS_DEPENDENCY        | *&lt;nothing&gt;* |        |
| 2       | MASTER_BASE_ADDRESS_FORMAT            | long        |        |
| 2       | MASTER_BASE_ADDRESS_RESOLVE_TYPE      | immediate        |        |
| 2       | MONITOR_GROUP                         | *&lt;nothing&gt;* |        |
| 2       | MONITOR_INTERFACE_MODE                | master        |        |
| 2       | NAME                                  | S00_AXI_CLK        |        |
| 2       | SLAVE_BRIDGES                         | *&lt;nothing&gt;* |        |
| 2       | SLAVE_MEMORY_MAP_REF                  | *&lt;nothing&gt;* |        |
