//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	msm6_pixel
.extern .func _Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3_
(
	.param .b64 _Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3__param_0,
	.param .b64 _Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3__param_1,
	.param .b64 _Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3__param_2
)
;
.extern .func _Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_
(
	.param .b64 _Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2__param_0,
	.param .b64 _Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2__param_1,
	.param .b64 _Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2__param_2
)
;
.extern .func _Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine
(
	.param .b64 _Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine_param_0,
	.param .b64 _Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine_param_1,
	.param .b64 _Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine_param_2
)
;
.global .align 8 .b8 __nv_static_51__38_tmpxft_0000ccf0_00000000_6_msm_cpp1_ii_caa854b9_BLS12_377_P[48] = {1, 0, 0, 0, 0, 192, 8, 133, 0, 0, 0, 48, 68, 93, 11, 23, 0, 72, 9, 186, 47, 98, 243, 30, 143, 19, 245, 0, 243, 217, 34, 26, 59, 73, 161, 108, 192, 5, 59, 198, 234, 16, 197, 23, 70, 58, 174, 1};
.global .align 8 .b8 __nv_static_51__38_tmpxft_0000ccf0_00000000_6_msm_cpp1_ii_caa854b9_BLS12_377_ONE[48] = {104, 255, 255, 255, 255, 255, 205, 2, 177, 255, 255, 127, 131, 159, 64, 81, 242, 63, 125, 138, 169, 179, 125, 159, 5, 99, 124, 110, 183, 151, 78, 123, 232, 132, 60, 128, 191, 149, 244, 76, 154, 244, 253, 226, 97, 102, 141, 0};
.global .align 8 .b8 __nv_static_51__38_tmpxft_0000ccf0_00000000_6_msm_cpp1_ii_caa854b9_BLS12_377_R2[48] = {34, 205, 0, 148, 108, 104, 134, 183, 177, 49, 4, 176, 170, 252, 41, 3, 109, 180, 214, 98, 17, 241, 165, 34, 172, 195, 125, 130, 3, 125, 223, 191, 249, 11, 121, 65, 240, 146, 126, 131, 136, 75, 145, 30, 203, 252, 109, 0};
.global .align 8 .u64 __nv_static_51__38_tmpxft_0000ccf0_00000000_6_msm_cpp1_ii_caa854b9_BLS12_377_p0 = -8860621160618917889;
.extern .global .align 8 .b8 BLS12_377_ZERO_PROJECTIVE[144];

.visible .entry msm6_pixel(
	.param .u64 msm6_pixel_param_0,
	.param .u64 msm6_pixel_param_1,
	.param .u64 msm6_pixel_param_2,
	.param .u64 msm6_pixel_param_3,
	.param .u32 msm6_pixel_param_4
)
{
	.local .align 16 .b8 	__local_depot0[800];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<160>;
	.reg .b64 	%rd<201>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd11, [msm6_pixel_param_0];
	ld.param.u64 	%rd12, [msm6_pixel_param_1];
	ld.param.u64 	%rd13, [msm6_pixel_param_2];
	ld.param.u64 	%rd14, [msm6_pixel_param_3];
	ld.param.u32 	%r56, [msm6_pixel_param_4];
	add.u64 	%rd1, %SPL, 144;
	add.u64 	%rd17, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u64 	%rd199, 0;
	mov.u32 	%r134, 0;

BB0_1:
	mov.u64 	%rd18, BLS12_377_ZERO_PROJECTIVE;
	add.s64 	%rd19, %rd18, %rd199;
	ld.global.u8 	%rs1, [%rd19];
	add.s64 	%rd20, %rd2, %rd199;
	st.local.u8 	[%rd20], %rs1;
	add.s64 	%rd199, %rd199, 1;
	add.s32 	%r134, %r134, 1;
	setp.lt.u32	%p1, %r134, 144;
	@%p1 bra 	BB0_1;

	mov.u32 	%r59, %ctaid.x;
	shl.b32 	%r142, %r59, 7;
	cvta.to.global.u64 	%rd21, %rd14;
	mul.wide.u32 	%rd22, %r59, 4;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.u32 	%r3, [%rd23];
	add.s32 	%r4, %r142, %r3;
	mov.u32 	%r155, 0;
	setp.ge.u32	%p2, %r142, %r4;
	mov.u32 	%r145, %r155;
	@%p2 bra 	BB0_32;

	and.b32  	%r64, %r3, 3;
	mov.u32 	%r145, 0;
	setp.eq.s32	%p3, %r64, 0;
	@%p3 bra 	BB0_18;

	setp.eq.s32	%p4, %r64, 1;
	@%p4 bra 	BB0_5;
	bra.uni 	BB0_6;

BB0_5:
	mov.u32 	%r140, %r145;
	bra.uni 	BB0_14;

BB0_6:
	setp.eq.s32	%p5, %r64, 2;
	@%p5 bra 	BB0_10;

	shl.b32 	%r68, %r59, 7;
	mov.u32 	%r69, %tid.x;
	shr.u32 	%r70, %r69, 6;
	cvta.to.global.u64 	%rd24, %rd13;
	mul.wide.u32 	%rd25, %r68, 32;
	add.s64 	%rd26, %rd24, %rd25;
	mul.wide.u32 	%rd27, %r70, 8;
	add.s64 	%rd28, %rd26, %rd27;
	cvt.u64.u32	%rd29, %r69;
	mul.wide.u32 	%rd30, %r70, 64;
	sub.s64 	%rd31, %rd29, %rd30;
	cvt.u32.u64	%r71, %rd31;
	mov.u64 	%rd32, 1;
	shl.b64 	%rd33, %rd32, %r71;
	ld.global.u64 	%rd34, [%rd28];
	and.b64  	%rd35, %rd34, %rd33;
	setp.eq.s64	%p6, %rd35, 0;
	mov.u32 	%r145, 0;
	@%p6 bra 	BB0_9;

	st.local.u32 	[%rd1], %r68;
	mov.u32 	%r145, 1;

BB0_9:
	add.s32 	%r142, %r68, 1;

BB0_10:
	mov.u32 	%r77, %tid.x;
	shr.u32 	%r78, %r77, 6;
	cvta.to.global.u64 	%rd36, %rd13;
	mul.wide.u32 	%rd37, %r142, 32;
	add.s64 	%rd38, %rd36, %rd37;
	mul.wide.u32 	%rd39, %r78, 8;
	add.s64 	%rd40, %rd38, %rd39;
	cvt.u64.u32	%rd41, %r77;
	mul.wide.u32 	%rd42, %r78, 64;
	sub.s64 	%rd43, %rd41, %rd42;
	cvt.u32.u64	%r79, %rd43;
	mov.u64 	%rd44, 1;
	shl.b64 	%rd45, %rd44, %r79;
	ld.global.u64 	%rd46, [%rd40];
	and.b64  	%rd47, %rd46, %rd45;
	setp.eq.s64	%p7, %rd47, 0;
	@%p7 bra 	BB0_11;

	add.s32 	%r140, %r145, 1;
	mul.wide.u32 	%rd48, %r145, 4;
	add.s64 	%rd49, %rd1, %rd48;
	st.local.u32 	[%rd49], %r142;
	bra.uni 	BB0_13;

BB0_11:
	mov.u32 	%r140, %r145;

BB0_13:
	add.s32 	%r142, %r142, 1;

BB0_14:
	mov.u32 	%r80, %tid.x;
	shr.u32 	%r81, %r80, 6;
	cvta.to.global.u64 	%rd50, %rd13;
	mul.wide.u32 	%rd51, %r142, 32;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r81, 8;
	add.s64 	%rd54, %rd52, %rd53;
	cvt.u64.u32	%rd55, %r80;
	mul.wide.u32 	%rd56, %r81, 64;
	sub.s64 	%rd57, %rd55, %rd56;
	cvt.u32.u64	%r82, %rd57;
	mov.u64 	%rd58, 1;
	shl.b64 	%rd59, %rd58, %r82;
	ld.global.u64 	%rd60, [%rd54];
	and.b64  	%rd61, %rd60, %rd59;
	setp.eq.s64	%p8, %rd61, 0;
	@%p8 bra 	BB0_15;

	add.s32 	%r145, %r140, 1;
	mul.wide.u32 	%rd62, %r140, 4;
	add.s64 	%rd63, %rd1, %rd62;
	st.local.u32 	[%rd63], %r142;
	bra.uni 	BB0_17;

BB0_15:
	mov.u32 	%r145, %r140;

BB0_17:
	add.s32 	%r142, %r142, 1;

BB0_18:
	mov.u32 	%r83, %tid.x;
	cvt.u64.u32	%rd64, %r83;
	shr.u32 	%r84, %r83, 6;
	cvt.u64.u32	%rd7, %r84;
	mul.wide.u32 	%rd65, %r84, 64;
	sub.s64 	%rd66, %rd64, %rd65;
	cvt.u32.u64	%r85, %rd66;
	mov.u64 	%rd67, 1;
	shl.b64 	%rd5, %rd67, %r85;
	cvta.to.global.u64 	%rd6, %rd13;
	setp.lt.u32	%p9, %r3, 4;
	@%p9 bra 	BB0_32;

BB0_19:
	mul.wide.u32 	%rd68, %r142, 32;
	add.s64 	%rd69, %rd6, %rd68;
	shl.b64 	%rd70, %rd7, 3;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.u64 	%rd72, [%rd71];
	and.b64  	%rd73, %rd72, %rd5;
	setp.eq.s64	%p10, %rd73, 0;
	@%p10 bra 	BB0_20;
	bra.uni 	BB0_21;

BB0_20:
	mov.u32 	%r146, %r145;
	bra.uni 	BB0_22;

BB0_21:
	add.s32 	%r146, %r145, 1;
	mul.wide.u32 	%rd74, %r145, 4;
	add.s64 	%rd75, %rd1, %rd74;
	st.local.u32 	[%rd75], %r142;

BB0_22:
	add.s32 	%r24, %r142, 1;
	mul.wide.u32 	%rd76, %r24, 32;
	add.s64 	%rd77, %rd6, %rd76;
	add.s64 	%rd79, %rd77, %rd70;
	ld.global.u64 	%rd80, [%rd79];
	and.b64  	%rd81, %rd80, %rd5;
	setp.eq.s64	%p11, %rd81, 0;
	@%p11 bra 	BB0_23;
	bra.uni 	BB0_24;

BB0_23:
	mov.u32 	%r147, %r146;
	bra.uni 	BB0_25;

BB0_24:
	add.s32 	%r147, %r146, 1;
	mul.wide.u32 	%rd82, %r146, 4;
	add.s64 	%rd83, %rd1, %rd82;
	add.s32 	%r131, %r142, 1;
	st.local.u32 	[%rd83], %r131;

BB0_25:
	add.s32 	%r27, %r142, 2;
	mul.wide.u32 	%rd84, %r27, 32;
	add.s64 	%rd85, %rd6, %rd84;
	add.s64 	%rd87, %rd85, %rd70;
	ld.global.u64 	%rd88, [%rd87];
	and.b64  	%rd89, %rd88, %rd5;
	setp.eq.s64	%p12, %rd89, 0;
	@%p12 bra 	BB0_26;
	bra.uni 	BB0_27;

BB0_26:
	mov.u32 	%r148, %r147;
	bra.uni 	BB0_28;

BB0_27:
	add.s32 	%r148, %r147, 1;
	mul.wide.u32 	%rd90, %r147, 4;
	add.s64 	%rd91, %rd1, %rd90;
	add.s32 	%r132, %r142, 2;
	st.local.u32 	[%rd91], %r132;

BB0_28:
	add.s32 	%r30, %r142, 3;
	mul.wide.u32 	%rd92, %r30, 32;
	add.s64 	%rd93, %rd6, %rd92;
	add.s64 	%rd95, %rd93, %rd70;
	ld.global.u64 	%rd96, [%rd95];
	and.b64  	%rd97, %rd96, %rd5;
	setp.eq.s64	%p13, %rd97, 0;
	@%p13 bra 	BB0_29;
	bra.uni 	BB0_30;

BB0_29:
	mov.u32 	%r145, %r148;
	bra.uni 	BB0_31;

BB0_30:
	add.s32 	%r145, %r148, 1;
	mul.wide.u32 	%rd98, %r148, 4;
	add.s64 	%rd99, %rd1, %rd98;
	add.s32 	%r133, %r142, 3;
	st.local.u32 	[%rd99], %r133;

BB0_31:
	add.s32 	%r142, %r142, 4;
	setp.lt.u32	%p14, %r142, %r4;
	@%p14 bra 	BB0_19;

BB0_32:
	and.b32  	%r35, %r145, -2;
	setp.eq.s32	%p15, %r35, 0;
	@%p15 bra 	BB0_41;

	add.s32 	%r88, %r35, -1;
	shr.u32 	%r89, %r88, 1;
	add.s32 	%r36, %r89, 1;
	and.b32  	%r37, %r36, 3;
	setp.eq.s32	%p16, %r37, 0;
	mov.u32 	%r155, 0;
	@%p16 bra 	BB0_39;

	setp.eq.s32	%p17, %r37, 1;
	mov.u32 	%r152, 0;
	@%p17 bra 	BB0_38;

	setp.eq.s32	%p18, %r37, 2;
	mov.u32 	%r151, 0;
	@%p18 bra 	BB0_37;

	ld.local.v2.u32 	{%r93, %r94}, [%rd1];
	mul.wide.u32 	%rd102, %r93, 96;
	add.s64 	%rd103, %rd12, %rd102;
	mul.wide.u32 	%rd104, %r94, 96;
	add.s64 	%rd105, %rd12, %rd104;
	add.u64 	%rd106, %SP, 656;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd106;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd103;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd105;
	call.uni 
	_Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 0
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd106;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 1
	mov.u32 	%r151, 2;

BB0_37:
	mul.wide.u32 	%rd108, %r151, 4;
	add.s64 	%rd109, %rd1, %rd108;
	ld.local.u32 	%r97, [%rd109];
	mul.wide.u32 	%rd110, %r97, 96;
	add.s64 	%rd111, %rd12, %rd110;
	add.s32 	%r98, %r151, 1;
	mul.wide.u32 	%rd112, %r98, 4;
	add.s64 	%rd113, %rd1, %rd112;
	ld.local.u32 	%r99, [%rd113];
	mul.wide.u32 	%rd114, %r99, 96;
	add.s64 	%rd115, %rd12, %rd114;
	add.u64 	%rd116, %SP, 656;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd116;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd111;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd115;
	call.uni 
	_Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 2
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd116;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 3
	add.s32 	%r152, %r151, 2;

BB0_38:
	mul.wide.u32 	%rd118, %r152, 4;
	add.s64 	%rd119, %rd1, %rd118;
	ld.local.u32 	%r100, [%rd119];
	mul.wide.u32 	%rd120, %r100, 96;
	add.s64 	%rd121, %rd12, %rd120;
	add.s32 	%r101, %r152, 1;
	mul.wide.u32 	%rd122, %r101, 4;
	add.s64 	%rd123, %rd1, %rd122;
	ld.local.u32 	%r102, [%rd123];
	mul.wide.u32 	%rd124, %r102, 96;
	add.s64 	%rd125, %rd12, %rd124;
	add.u64 	%rd126, %SP, 656;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd126;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd121;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd125;
	call.uni 
	_Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 4
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd126;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 5
	add.s32 	%r155, %r152, 2;

BB0_39:
	setp.lt.u32	%p19, %r36, 4;
	@%p19 bra 	BB0_41;

BB0_40:
	mul.wide.u32 	%rd128, %r155, 4;
	add.s64 	%rd129, %rd1, %rd128;
	ld.local.u32 	%r103, [%rd129];
	mul.wide.u32 	%rd130, %r103, 96;
	add.s64 	%rd131, %rd12, %rd130;
	add.s32 	%r104, %r155, 1;
	mul.wide.u32 	%rd132, %r104, 4;
	add.s64 	%rd133, %rd1, %rd132;
	ld.local.u32 	%r105, [%rd133];
	mul.wide.u32 	%rd134, %r105, 96;
	add.s64 	%rd135, %rd12, %rd134;
	add.u64 	%rd136, %SP, 656;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd136;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd131;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd135;
	call.uni 
	_Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 6
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd136;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 7
	add.s32 	%r106, %r155, 2;
	mul.wide.u32 	%rd138, %r106, 4;
	add.s64 	%rd139, %rd1, %rd138;
	ld.local.u32 	%r107, [%rd139];
	mul.wide.u32 	%rd140, %r107, 96;
	add.s64 	%rd141, %rd12, %rd140;
	add.s32 	%r108, %r155, 3;
	mul.wide.u32 	%rd142, %r108, 4;
	add.s64 	%rd143, %rd1, %rd142;
	ld.local.u32 	%r109, [%rd143];
	mul.wide.u32 	%rd144, %r109, 96;
	add.s64 	%rd145, %rd12, %rd144;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd136;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd141;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd145;
	call.uni 
	_Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 8
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd136;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 9
	add.s32 	%r110, %r155, 4;
	mul.wide.u32 	%rd146, %r110, 4;
	add.s64 	%rd147, %rd1, %rd146;
	ld.local.u32 	%r111, [%rd147];
	mul.wide.u32 	%rd148, %r111, 96;
	add.s64 	%rd149, %rd12, %rd148;
	add.s32 	%r112, %r155, 5;
	mul.wide.u32 	%rd150, %r112, 4;
	add.s64 	%rd151, %rd1, %rd150;
	ld.local.u32 	%r113, [%rd151];
	mul.wide.u32 	%rd152, %r113, 96;
	add.s64 	%rd153, %rd12, %rd152;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd136;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd149;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd153;
	call.uni 
	_Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 10
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd136;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 11
	add.s32 	%r114, %r155, 6;
	mul.wide.u32 	%rd154, %r114, 4;
	add.s64 	%rd155, %rd1, %rd154;
	ld.local.u32 	%r115, [%rd155];
	mul.wide.u32 	%rd156, %r115, 96;
	add.s64 	%rd157, %rd12, %rd156;
	add.s32 	%r116, %r155, 7;
	mul.wide.u32 	%rd158, %r116, 4;
	add.s64 	%rd159, %rd1, %rd158;
	ld.local.u32 	%r117, [%rd159];
	mul.wide.u32 	%rd160, %r117, 96;
	add.s64 	%rd161, %rd12, %rd160;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd136;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd157;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd161;
	call.uni 
	_Z35blst_p1_add_affines_into_projectiveP7blst_p1PK14blst_p1_affineS3_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 12
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd136;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 13
	add.s32 	%r155, %r155, 8;
	setp.lt.u32	%p20, %r155, %r35;
	@%p20 bra 	BB0_40;

BB0_41:
	setp.le.u32	%p21, %r145, %r155;
	@%p21 bra 	BB0_50;

	sub.s32 	%r46, %r145, %r155;
	and.b32  	%r47, %r46, 3;
	setp.eq.s32	%p22, %r47, 0;
	@%p22 bra 	BB0_48;

	setp.eq.s32	%p23, %r47, 1;
	@%p23 bra 	BB0_47;

	setp.eq.s32	%p24, %r47, 2;
	@%p24 bra 	BB0_46;

	mul.wide.u32 	%rd162, %r155, 4;
	add.s64 	%rd163, %rd1, %rd162;
	ld.local.u32 	%r118, [%rd163];
	mul.wide.u32 	%rd164, %r118, 96;
	add.s64 	%rd165, %rd12, %rd164;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd165;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 14
	add.s32 	%r155, %r155, 1;

BB0_46:
	mul.wide.u32 	%rd167, %r155, 4;
	add.s64 	%rd168, %rd1, %rd167;
	ld.local.u32 	%r119, [%rd168];
	mul.wide.u32 	%rd169, %r119, 96;
	add.s64 	%rd170, %rd12, %rd169;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd170;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 15
	add.s32 	%r155, %r155, 1;

BB0_47:
	mul.wide.u32 	%rd172, %r155, 4;
	add.s64 	%rd173, %rd1, %rd172;
	ld.local.u32 	%r120, [%rd173];
	mul.wide.u32 	%rd174, %r120, 96;
	add.s64 	%rd175, %rd12, %rd174;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd175;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 16
	add.s32 	%r155, %r155, 1;

BB0_48:
	setp.lt.u32	%p25, %r46, 4;
	@%p25 bra 	BB0_50;

BB0_49:
	mul.wide.u32 	%rd177, %r155, 4;
	add.s64 	%rd178, %rd1, %rd177;
	ld.local.u32 	%r121, [%rd178];
	mul.wide.u32 	%rd179, %r121, 96;
	add.s64 	%rd180, %rd12, %rd179;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd180;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 17
	add.s32 	%r122, %r155, 1;
	mul.wide.u32 	%rd182, %r122, 4;
	add.s64 	%rd183, %rd1, %rd182;
	ld.local.u32 	%r123, [%rd183];
	mul.wide.u32 	%rd184, %r123, 96;
	add.s64 	%rd185, %rd12, %rd184;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd185;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 18
	add.s32 	%r124, %r155, 2;
	mul.wide.u32 	%rd186, %r124, 4;
	add.s64 	%rd187, %rd1, %rd186;
	ld.local.u32 	%r125, [%rd187];
	mul.wide.u32 	%rd188, %r125, 96;
	add.s64 	%rd189, %rd12, %rd188;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd189;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 19
	add.s32 	%r126, %r155, 3;
	mul.wide.u32 	%rd190, %r126, 4;
	add.s64 	%rd191, %rd1, %rd190;
	ld.local.u32 	%r127, [%rd191];
	mul.wide.u32 	%rd192, %r127, 96;
	add.s64 	%rd193, %rd12, %rd192;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd17;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd193;
	call.uni 
	_Z32blst_p1_add_affine_to_projectiveP7blst_p1PKS_PK14blst_p1_affine, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 20
	add.s32 	%r155, %r155, 4;
	setp.lt.u32	%p26, %r155, %r145;
	@%p26 bra 	BB0_49;

BB0_50:
	mov.u32 	%r128, %tid.x;
	mad.lo.s32 	%r130, %r128, %r56, %r59;
	cvta.to.global.u64 	%rd195, %rd11;
	mul.wide.u32 	%rd196, %r130, 144;
	add.s64 	%rd8, %rd195, %rd196;
	mov.u64 	%rd200, 0;

BB0_51:
	add.s64 	%rd197, %rd2, %rd200;
	ld.local.u8 	%rs2, [%rd197];
	add.s64 	%rd198, %rd8, %rd200;
	st.global.u8 	[%rd198], %rs2;
	add.s64 	%rd200, %rd200, 1;
	setp.lt.u64	%p27, %rd200, 144;
	@%p27 bra 	BB0_51;

	ret;
}

	// .globl	msm6_collapse_rows
.visible .entry msm6_collapse_rows(
	.param .u64 msm6_collapse_rows_param_0,
	.param .u64 msm6_collapse_rows_param_1,
	.param .u32 msm6_collapse_rows_param_2
)
{
	.local .align 8 .b8 	__local_depot1[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<41>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd11, [msm6_collapse_rows_param_0];
	ld.param.u64 	%rd9, [msm6_collapse_rows_param_1];
	ld.param.u32 	%r16, [msm6_collapse_rows_param_2];
	cvta.to.global.u64 	%rd12, %rd9;
	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r1, %tid.x;
	mul.lo.s32 	%r2, %r1, %r16;
	add.s32 	%r3, %r2, %r16;
	add.u64 	%rd13, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd14, %r2, 144;
	add.s64 	%rd3, %rd12, %rd14;
	mov.u64 	%rd39, 0;
	mov.u32 	%r22, 0;

BB1_1:
	add.s64 	%rd15, %rd3, %rd39;
	ld.global.u8 	%rs1, [%rd15];
	add.s64 	%rd16, %rd2, %rd39;
	st.local.u8 	[%rd16], %rs1;
	add.s64 	%rd39, %rd39, 1;
	add.s32 	%r22, %r22, 1;
	setp.lt.u32	%p1, %r22, 144;
	@%p1 bra 	BB1_1;

	add.s32 	%r6, %r2, 1;
	setp.ge.u32	%p2, %r6, %r3;
	@%p2 bra 	BB1_11;

	add.s32 	%r7, %r16, -1;
	and.b32  	%r18, %r7, 3;
	setp.eq.s32	%p3, %r18, 0;
	@%p3 bra 	BB1_9;

	setp.eq.s32	%p4, %r18, 1;
	@%p4 bra 	BB1_8;

	setp.eq.s32	%p5, %r18, 2;
	@%p5 bra 	BB1_7;

	mul.wide.u32 	%rd17, %r6, 144;
	add.s64 	%rd18, %rd9, %rd17;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd13;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd18;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 21
	add.s32 	%r6, %r2, 2;

BB1_7:
	mul.wide.u32 	%rd20, %r6, 144;
	add.s64 	%rd21, %rd9, %rd20;
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd13;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd21;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 22
	add.s32 	%r6, %r6, 1;

BB1_8:
	mul.wide.u32 	%rd23, %r6, 144;
	add.s64 	%rd24, %rd9, %rd23;
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd13;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd24;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 23
	add.s32 	%r6, %r6, 1;

BB1_9:
	setp.lt.u32	%p6, %r7, 4;
	@%p6 bra 	BB1_11;

BB1_10:
	mul.wide.u32 	%rd26, %r6, 144;
	add.s64 	%rd27, %rd9, %rd26;
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd13;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd27;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 24
	add.s32 	%r19, %r6, 1;
	mul.wide.u32 	%rd29, %r19, 144;
	add.s64 	%rd30, %rd9, %rd29;
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd13;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd30;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 25
	add.s32 	%r20, %r6, 2;
	mul.wide.u32 	%rd31, %r20, 144;
	add.s64 	%rd32, %rd9, %rd31;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd13;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd32;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 26
	add.s32 	%r21, %r6, 3;
	mul.wide.u32 	%rd33, %r21, 144;
	add.s64 	%rd34, %rd9, %rd33;
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd13;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd13;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd34;
	call.uni 
	_Z36blst_p1_add_projective_to_projectiveP7blst_p1PKS_S2_, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 27
	add.s32 	%r6, %r6, 4;
	setp.lt.u32	%p7, %r6, %r3;
	@%p7 bra 	BB1_10;

BB1_11:
	mul.wide.u32 	%rd36, %r1, 144;
	add.s64 	%rd6, %rd1, %rd36;
	mov.u64 	%rd40, 0;

BB1_12:
	add.s64 	%rd37, %rd2, %rd40;
	ld.local.u8 	%rs2, [%rd37];
	add.s64 	%rd38, %rd6, %rd40;
	st.global.u8 	[%rd38], %rs2;
	add.s64 	%rd40, %rd40, 1;
	setp.lt.u64	%p8, %rd40, 144;
	@%p8 bra 	BB1_12;

	ret;
}


