// Seed: 3732769777
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_0 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd57,
    parameter id_2 = 32'd95
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input logic [7:0] id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire _id_2;
  output wire _id_1;
  logic [1 : 1] id_16, id_17;
  logic [-1  !=?  id_2 : id_1] id_18;
  ;
  logic id_19;
  module_0 modCall_1 (
      id_19,
      id_13,
      id_19,
      id_5
  );
  assign id_16 = 1;
endmodule
