<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/sams70/instance/instance_xdmac.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_21556195f4a4c397f44356c338631820.xhtml">sams70</a></li><li class="navelem"><a class="el" href="dir_ee539aaf5a746dce4af541bdfbd954b4.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_xdmac.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="sams70_2instance_2instance__xdmac_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="sams70_2instance_2instance__xdmac_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:af485b110aaf7f3e9b0d385128ca48c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af485b110aaf7f3e9b0d385128ca48c7b">REG_XDMAC_GTYPE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078000U)</td></tr>
<tr class="memdesc:af485b110aaf7f3e9b0d385128ca48c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Type Register  <a href="#af485b110aaf7f3e9b0d385128ca48c7b">More...</a><br /></td></tr>
<tr class="separator:af485b110aaf7f3e9b0d385128ca48c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e5cc8f4221e86d17ac541da27ba18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a10e5cc8f4221e86d17ac541da27ba18e">REG_XDMAC_GCFG</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40078004U)</td></tr>
<tr class="memdesc:a10e5cc8f4221e86d17ac541da27ba18e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Configuration Register  <a href="#a10e5cc8f4221e86d17ac541da27ba18e">More...</a><br /></td></tr>
<tr class="separator:a10e5cc8f4221e86d17ac541da27ba18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a31d2f324123fad5aef6211ea0fffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a70a31d2f324123fad5aef6211ea0fffc">REG_XDMAC_GWAC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078008U)</td></tr>
<tr class="memdesc:a70a31d2f324123fad5aef6211ea0fffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Weighted Arbiter Configuration Register  <a href="#a70a31d2f324123fad5aef6211ea0fffc">More...</a><br /></td></tr>
<tr class="separator:a70a31d2f324123fad5aef6211ea0fffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11836a5aa7d97463f303838d14e27b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a11836a5aa7d97463f303838d14e27b9d">REG_XDMAC_GIE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007800CU)</td></tr>
<tr class="memdesc:a11836a5aa7d97463f303838d14e27b9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Interrupt Enable Register  <a href="#a11836a5aa7d97463f303838d14e27b9d">More...</a><br /></td></tr>
<tr class="separator:a11836a5aa7d97463f303838d14e27b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52cb94cfeae7492da6f4c7cabc4e4cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a52cb94cfeae7492da6f4c7cabc4e4cda">REG_XDMAC_GID</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078010U)</td></tr>
<tr class="memdesc:a52cb94cfeae7492da6f4c7cabc4e4cda"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Interrupt Disable Register  <a href="#a52cb94cfeae7492da6f4c7cabc4e4cda">More...</a><br /></td></tr>
<tr class="separator:a52cb94cfeae7492da6f4c7cabc4e4cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7770b4c3a27d028fe5ea07ba9f557b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7770b4c3a27d028fe5ea07ba9f557b01">REG_XDMAC_GIM</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40078014U)</td></tr>
<tr class="memdesc:a7770b4c3a27d028fe5ea07ba9f557b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Interrupt Mask Register  <a href="#a7770b4c3a27d028fe5ea07ba9f557b01">More...</a><br /></td></tr>
<tr class="separator:a7770b4c3a27d028fe5ea07ba9f557b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a211e129fe0b4f82850c61d1c543d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad2a211e129fe0b4f82850c61d1c543d9">REG_XDMAC_GIS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40078018U)</td></tr>
<tr class="memdesc:ad2a211e129fe0b4f82850c61d1c543d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Interrupt Status Register  <a href="#ad2a211e129fe0b4f82850c61d1c543d9">More...</a><br /></td></tr>
<tr class="separator:ad2a211e129fe0b4f82850c61d1c543d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2087762008299c0942a2546f7adc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#abf2087762008299c0942a2546f7adc5f">REG_XDMAC_GE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007801CU)</td></tr>
<tr class="memdesc:abf2087762008299c0942a2546f7adc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Channel Enable Register  <a href="#abf2087762008299c0942a2546f7adc5f">More...</a><br /></td></tr>
<tr class="separator:abf2087762008299c0942a2546f7adc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257d60c40137da3c4c5f869288ff4000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a257d60c40137da3c4c5f869288ff4000">REG_XDMAC_GD</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078020U)</td></tr>
<tr class="memdesc:a257d60c40137da3c4c5f869288ff4000"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Channel Disable Register  <a href="#a257d60c40137da3c4c5f869288ff4000">More...</a><br /></td></tr>
<tr class="separator:a257d60c40137da3c4c5f869288ff4000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7bc3d08063bf0f8862cfe909e61f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4b7bc3d08063bf0f8862cfe909e61f93">REG_XDMAC_GS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40078024U)</td></tr>
<tr class="memdesc:a4b7bc3d08063bf0f8862cfe909e61f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Channel Status Register  <a href="#a4b7bc3d08063bf0f8862cfe909e61f93">More...</a><br /></td></tr>
<tr class="separator:a4b7bc3d08063bf0f8862cfe909e61f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577c4c4f9f08c14c40e9d5e854b9c3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a577c4c4f9f08c14c40e9d5e854b9c3b9">REG_XDMAC_GRS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078028U)</td></tr>
<tr class="memdesc:a577c4c4f9f08c14c40e9d5e854b9c3b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Channel Read Suspend Register  <a href="#a577c4c4f9f08c14c40e9d5e854b9c3b9">More...</a><br /></td></tr>
<tr class="separator:a577c4c4f9f08c14c40e9d5e854b9c3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580d822b6874022d140bababa8a3860a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a580d822b6874022d140bababa8a3860a">REG_XDMAC_GWS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007802CU)</td></tr>
<tr class="memdesc:a580d822b6874022d140bababa8a3860a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Channel Write Suspend Register  <a href="#a580d822b6874022d140bababa8a3860a">More...</a><br /></td></tr>
<tr class="separator:a580d822b6874022d140bababa8a3860a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd557b36b315c1833bf1e061e8a6d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a8bd557b36b315c1833bf1e061e8a6d58">REG_XDMAC_GRWS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078030U)</td></tr>
<tr class="memdesc:a8bd557b36b315c1833bf1e061e8a6d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Channel Read Write Suspend Register  <a href="#a8bd557b36b315c1833bf1e061e8a6d58">More...</a><br /></td></tr>
<tr class="separator:a8bd557b36b315c1833bf1e061e8a6d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee65cb10454b18410aed01352924363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a5ee65cb10454b18410aed01352924363">REG_XDMAC_GRWR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078034U)</td></tr>
<tr class="memdesc:a5ee65cb10454b18410aed01352924363"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Channel Read Write Resume Register  <a href="#a5ee65cb10454b18410aed01352924363">More...</a><br /></td></tr>
<tr class="separator:a5ee65cb10454b18410aed01352924363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab654387e20f0c9a87c067f00bca2306c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab654387e20f0c9a87c067f00bca2306c">REG_XDMAC_GSWR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078038U)</td></tr>
<tr class="memdesc:ab654387e20f0c9a87c067f00bca2306c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Channel Software Request Register  <a href="#ab654387e20f0c9a87c067f00bca2306c">More...</a><br /></td></tr>
<tr class="separator:ab654387e20f0c9a87c067f00bca2306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5bf3192dc3263a316e9022e84fbf470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac5bf3192dc3263a316e9022e84fbf470">REG_XDMAC_GSWS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007803CU)</td></tr>
<tr class="memdesc:ac5bf3192dc3263a316e9022e84fbf470"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Channel Software Request Status Register  <a href="#ac5bf3192dc3263a316e9022e84fbf470">More...</a><br /></td></tr>
<tr class="separator:ac5bf3192dc3263a316e9022e84fbf470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7995ed57efa497a1a96e0bfca7cb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4d7995ed57efa497a1a96e0bfca7cb97">REG_XDMAC_GSWF</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078040U)</td></tr>
<tr class="memdesc:a4d7995ed57efa497a1a96e0bfca7cb97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Global Channel Software Flush Request Register  <a href="#a4d7995ed57efa497a1a96e0bfca7cb97">More...</a><br /></td></tr>
<tr class="separator:a4d7995ed57efa497a1a96e0bfca7cb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1153b0b47b33db682ea0ce6438f2b841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a1153b0b47b33db682ea0ce6438f2b841">REG_XDMAC_CIE0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078050U)</td></tr>
<tr class="memdesc:a1153b0b47b33db682ea0ce6438f2b841"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 0)  <a href="#a1153b0b47b33db682ea0ce6438f2b841">More...</a><br /></td></tr>
<tr class="separator:a1153b0b47b33db682ea0ce6438f2b841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206a80b151574fdafd17f24eda75d709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a206a80b151574fdafd17f24eda75d709">REG_XDMAC_CID0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078054U)</td></tr>
<tr class="memdesc:a206a80b151574fdafd17f24eda75d709"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 0)  <a href="#a206a80b151574fdafd17f24eda75d709">More...</a><br /></td></tr>
<tr class="separator:a206a80b151574fdafd17f24eda75d709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa9cae63f5c59b75830cb0f7d4a538d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7aa9cae63f5c59b75830cb0f7d4a538d">REG_XDMAC_CIM0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078058U)</td></tr>
<tr class="memdesc:a7aa9cae63f5c59b75830cb0f7d4a538d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 0)  <a href="#a7aa9cae63f5c59b75830cb0f7d4a538d">More...</a><br /></td></tr>
<tr class="separator:a7aa9cae63f5c59b75830cb0f7d4a538d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa3021b577bec8b9b8ad1d2a83f29b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a1fa3021b577bec8b9b8ad1d2a83f29b0">REG_XDMAC_CIS0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007805CU)</td></tr>
<tr class="memdesc:a1fa3021b577bec8b9b8ad1d2a83f29b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 0)  <a href="#a1fa3021b577bec8b9b8ad1d2a83f29b0">More...</a><br /></td></tr>
<tr class="separator:a1fa3021b577bec8b9b8ad1d2a83f29b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a5f63bac643e0e7edc00a0402a89384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7a5f63bac643e0e7edc00a0402a89384">REG_XDMAC_CSA0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078060U)</td></tr>
<tr class="memdesc:a7a5f63bac643e0e7edc00a0402a89384"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 0)  <a href="#a7a5f63bac643e0e7edc00a0402a89384">More...</a><br /></td></tr>
<tr class="separator:a7a5f63bac643e0e7edc00a0402a89384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64ae65daa1b8dafeca36e6570260ee51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a64ae65daa1b8dafeca36e6570260ee51">REG_XDMAC_CDA0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078064U)</td></tr>
<tr class="memdesc:a64ae65daa1b8dafeca36e6570260ee51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 0)  <a href="#a64ae65daa1b8dafeca36e6570260ee51">More...</a><br /></td></tr>
<tr class="separator:a64ae65daa1b8dafeca36e6570260ee51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60d0fda1f26e03c120fa362e40c1ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ae60d0fda1f26e03c120fa362e40c1ae8">REG_XDMAC_CNDA0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078068U)</td></tr>
<tr class="memdesc:ae60d0fda1f26e03c120fa362e40c1ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 0)  <a href="#ae60d0fda1f26e03c120fa362e40c1ae8">More...</a><br /></td></tr>
<tr class="separator:ae60d0fda1f26e03c120fa362e40c1ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a720ea67755ce51984edd25b91a253a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a720ea67755ce51984edd25b91a253a57">REG_XDMAC_CNDC0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007806CU)</td></tr>
<tr class="memdesc:a720ea67755ce51984edd25b91a253a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 0)  <a href="#a720ea67755ce51984edd25b91a253a57">More...</a><br /></td></tr>
<tr class="separator:a720ea67755ce51984edd25b91a253a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016b5b147401504c6b962ef90e0af766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a016b5b147401504c6b962ef90e0af766">REG_XDMAC_CUBC0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078070U)</td></tr>
<tr class="memdesc:a016b5b147401504c6b962ef90e0af766"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 0)  <a href="#a016b5b147401504c6b962ef90e0af766">More...</a><br /></td></tr>
<tr class="separator:a016b5b147401504c6b962ef90e0af766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210dc078969cfb0f8a215362fae03e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a210dc078969cfb0f8a215362fae03e47">REG_XDMAC_CBC0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078074U)</td></tr>
<tr class="memdesc:a210dc078969cfb0f8a215362fae03e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 0)  <a href="#a210dc078969cfb0f8a215362fae03e47">More...</a><br /></td></tr>
<tr class="separator:a210dc078969cfb0f8a215362fae03e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2875735d7310038e2594b6d15174b04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a2875735d7310038e2594b6d15174b04f">REG_XDMAC_CC0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078078U)</td></tr>
<tr class="memdesc:a2875735d7310038e2594b6d15174b04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 0)  <a href="#a2875735d7310038e2594b6d15174b04f">More...</a><br /></td></tr>
<tr class="separator:a2875735d7310038e2594b6d15174b04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b78a57a63329ce4781c15a7950a845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad2b78a57a63329ce4781c15a7950a845">REG_XDMAC_CDS_MSP0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007807CU)</td></tr>
<tr class="memdesc:ad2b78a57a63329ce4781c15a7950a845"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 0)  <a href="#ad2b78a57a63329ce4781c15a7950a845">More...</a><br /></td></tr>
<tr class="separator:ad2b78a57a63329ce4781c15a7950a845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93cbde77da92fc4d61cca2643461621d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a93cbde77da92fc4d61cca2643461621d">REG_XDMAC_CSUS0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078080U)</td></tr>
<tr class="memdesc:a93cbde77da92fc4d61cca2643461621d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 0)  <a href="#a93cbde77da92fc4d61cca2643461621d">More...</a><br /></td></tr>
<tr class="separator:a93cbde77da92fc4d61cca2643461621d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3232cce3b1259597ab81381a59539e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3232cce3b1259597ab81381a59539e08">REG_XDMAC_CDUS0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078084U)</td></tr>
<tr class="memdesc:a3232cce3b1259597ab81381a59539e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 0)  <a href="#a3232cce3b1259597ab81381a59539e08">More...</a><br /></td></tr>
<tr class="separator:a3232cce3b1259597ab81381a59539e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4599da4ca6e4c2af0b62d92e829df8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4599da4ca6e4c2af0b62d92e829df8b8">REG_XDMAC_CIE1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078090U)</td></tr>
<tr class="memdesc:a4599da4ca6e4c2af0b62d92e829df8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 1)  <a href="#a4599da4ca6e4c2af0b62d92e829df8b8">More...</a><br /></td></tr>
<tr class="separator:a4599da4ca6e4c2af0b62d92e829df8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad150c3f39d8fe94d5ca0cac0763a4520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad150c3f39d8fe94d5ca0cac0763a4520">REG_XDMAC_CID1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078094U)</td></tr>
<tr class="memdesc:ad150c3f39d8fe94d5ca0cac0763a4520"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 1)  <a href="#ad150c3f39d8fe94d5ca0cac0763a4520">More...</a><br /></td></tr>
<tr class="separator:ad150c3f39d8fe94d5ca0cac0763a4520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4d800fca1cb0f840070d493279b9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a2e4d800fca1cb0f840070d493279b9be">REG_XDMAC_CIM1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078098U)</td></tr>
<tr class="memdesc:a2e4d800fca1cb0f840070d493279b9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 1)  <a href="#a2e4d800fca1cb0f840070d493279b9be">More...</a><br /></td></tr>
<tr class="separator:a2e4d800fca1cb0f840070d493279b9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15cf59fc18f1a69023b09e97741c2a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a15cf59fc18f1a69023b09e97741c2a63">REG_XDMAC_CIS1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007809CU)</td></tr>
<tr class="memdesc:a15cf59fc18f1a69023b09e97741c2a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 1)  <a href="#a15cf59fc18f1a69023b09e97741c2a63">More...</a><br /></td></tr>
<tr class="separator:a15cf59fc18f1a69023b09e97741c2a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addde5a35faea098c4dcd1bf940156a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#addde5a35faea098c4dcd1bf940156a4a">REG_XDMAC_CSA1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780A0U)</td></tr>
<tr class="memdesc:addde5a35faea098c4dcd1bf940156a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 1)  <a href="#addde5a35faea098c4dcd1bf940156a4a">More...</a><br /></td></tr>
<tr class="separator:addde5a35faea098c4dcd1bf940156a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5be9c06785287b81d3957ecdcce73c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad5be9c06785287b81d3957ecdcce73c2">REG_XDMAC_CDA1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780A4U)</td></tr>
<tr class="memdesc:ad5be9c06785287b81d3957ecdcce73c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 1)  <a href="#ad5be9c06785287b81d3957ecdcce73c2">More...</a><br /></td></tr>
<tr class="separator:ad5be9c06785287b81d3957ecdcce73c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede03fd0e43b8bf30cc03773f1c3128a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aede03fd0e43b8bf30cc03773f1c3128a">REG_XDMAC_CNDA1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780A8U)</td></tr>
<tr class="memdesc:aede03fd0e43b8bf30cc03773f1c3128a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 1)  <a href="#aede03fd0e43b8bf30cc03773f1c3128a">More...</a><br /></td></tr>
<tr class="separator:aede03fd0e43b8bf30cc03773f1c3128a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c1912961cbdb02a4192e0e4ceb811a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a66c1912961cbdb02a4192e0e4ceb811a">REG_XDMAC_CNDC1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780ACU)</td></tr>
<tr class="memdesc:a66c1912961cbdb02a4192e0e4ceb811a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 1)  <a href="#a66c1912961cbdb02a4192e0e4ceb811a">More...</a><br /></td></tr>
<tr class="separator:a66c1912961cbdb02a4192e0e4ceb811a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f60bcb3d4db4be051203223774c0547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a5f60bcb3d4db4be051203223774c0547">REG_XDMAC_CUBC1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780B0U)</td></tr>
<tr class="memdesc:a5f60bcb3d4db4be051203223774c0547"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 1)  <a href="#a5f60bcb3d4db4be051203223774c0547">More...</a><br /></td></tr>
<tr class="separator:a5f60bcb3d4db4be051203223774c0547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504a11598fd771e376743f43ea80c893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a504a11598fd771e376743f43ea80c893">REG_XDMAC_CBC1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780B4U)</td></tr>
<tr class="memdesc:a504a11598fd771e376743f43ea80c893"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 1)  <a href="#a504a11598fd771e376743f43ea80c893">More...</a><br /></td></tr>
<tr class="separator:a504a11598fd771e376743f43ea80c893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7b5c5dc04d502776286fdacba0fe30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a9e7b5c5dc04d502776286fdacba0fe30">REG_XDMAC_CC1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780B8U)</td></tr>
<tr class="memdesc:a9e7b5c5dc04d502776286fdacba0fe30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 1)  <a href="#a9e7b5c5dc04d502776286fdacba0fe30">More...</a><br /></td></tr>
<tr class="separator:a9e7b5c5dc04d502776286fdacba0fe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03eb8a72f54440b07afb4d748115217d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a03eb8a72f54440b07afb4d748115217d">REG_XDMAC_CDS_MSP1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780BCU)</td></tr>
<tr class="memdesc:a03eb8a72f54440b07afb4d748115217d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 1)  <a href="#a03eb8a72f54440b07afb4d748115217d">More...</a><br /></td></tr>
<tr class="separator:a03eb8a72f54440b07afb4d748115217d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e964e286c6fdfcfe7f9e045ca5b898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a1e964e286c6fdfcfe7f9e045ca5b898c">REG_XDMAC_CSUS1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780C0U)</td></tr>
<tr class="memdesc:a1e964e286c6fdfcfe7f9e045ca5b898c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 1)  <a href="#a1e964e286c6fdfcfe7f9e045ca5b898c">More...</a><br /></td></tr>
<tr class="separator:a1e964e286c6fdfcfe7f9e045ca5b898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82059a63add148d9f7031a3d434d5c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a82059a63add148d9f7031a3d434d5c71">REG_XDMAC_CDUS1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780C4U)</td></tr>
<tr class="memdesc:a82059a63add148d9f7031a3d434d5c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 1)  <a href="#a82059a63add148d9f7031a3d434d5c71">More...</a><br /></td></tr>
<tr class="separator:a82059a63add148d9f7031a3d434d5c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94db8faaf7d6c8838e7397544d55ce07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a94db8faaf7d6c8838e7397544d55ce07">REG_XDMAC_CIE2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400780D0U)</td></tr>
<tr class="memdesc:a94db8faaf7d6c8838e7397544d55ce07"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 2)  <a href="#a94db8faaf7d6c8838e7397544d55ce07">More...</a><br /></td></tr>
<tr class="separator:a94db8faaf7d6c8838e7397544d55ce07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c63655b80eb626a67072b3af41d7f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6c63655b80eb626a67072b3af41d7f7d">REG_XDMAC_CID2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400780D4U)</td></tr>
<tr class="memdesc:a6c63655b80eb626a67072b3af41d7f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 2)  <a href="#a6c63655b80eb626a67072b3af41d7f7d">More...</a><br /></td></tr>
<tr class="separator:a6c63655b80eb626a67072b3af41d7f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba085b7b61360fd173c4ac7d485a72d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aba085b7b61360fd173c4ac7d485a72d3">REG_XDMAC_CIM2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400780D8U)</td></tr>
<tr class="memdesc:aba085b7b61360fd173c4ac7d485a72d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 2)  <a href="#aba085b7b61360fd173c4ac7d485a72d3">More...</a><br /></td></tr>
<tr class="separator:aba085b7b61360fd173c4ac7d485a72d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab111ca1dc9013883f20b63f8a15491bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab111ca1dc9013883f20b63f8a15491bc">REG_XDMAC_CIS2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400780DCU)</td></tr>
<tr class="memdesc:ab111ca1dc9013883f20b63f8a15491bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 2)  <a href="#ab111ca1dc9013883f20b63f8a15491bc">More...</a><br /></td></tr>
<tr class="separator:ab111ca1dc9013883f20b63f8a15491bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1836b8384904a02ba30251d6d142215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac1836b8384904a02ba30251d6d142215">REG_XDMAC_CSA2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780E0U)</td></tr>
<tr class="memdesc:ac1836b8384904a02ba30251d6d142215"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 2)  <a href="#ac1836b8384904a02ba30251d6d142215">More...</a><br /></td></tr>
<tr class="separator:ac1836b8384904a02ba30251d6d142215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4914c00b489e72ad55d0660d083bf094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4914c00b489e72ad55d0660d083bf094">REG_XDMAC_CDA2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780E4U)</td></tr>
<tr class="memdesc:a4914c00b489e72ad55d0660d083bf094"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 2)  <a href="#a4914c00b489e72ad55d0660d083bf094">More...</a><br /></td></tr>
<tr class="separator:a4914c00b489e72ad55d0660d083bf094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe641eabc12da811586be81b7560ec89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#abe641eabc12da811586be81b7560ec89">REG_XDMAC_CNDA2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780E8U)</td></tr>
<tr class="memdesc:abe641eabc12da811586be81b7560ec89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 2)  <a href="#abe641eabc12da811586be81b7560ec89">More...</a><br /></td></tr>
<tr class="separator:abe641eabc12da811586be81b7560ec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfafe065aa1024bf17e9cb5f7f6e64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aadfafe065aa1024bf17e9cb5f7f6e64e">REG_XDMAC_CNDC2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780ECU)</td></tr>
<tr class="memdesc:aadfafe065aa1024bf17e9cb5f7f6e64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 2)  <a href="#aadfafe065aa1024bf17e9cb5f7f6e64e">More...</a><br /></td></tr>
<tr class="separator:aadfafe065aa1024bf17e9cb5f7f6e64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33ef434cdf2b061999da1f161b15412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad33ef434cdf2b061999da1f161b15412">REG_XDMAC_CUBC2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780F0U)</td></tr>
<tr class="memdesc:ad33ef434cdf2b061999da1f161b15412"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 2)  <a href="#ad33ef434cdf2b061999da1f161b15412">More...</a><br /></td></tr>
<tr class="separator:ad33ef434cdf2b061999da1f161b15412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20311127d258f3acee9babfd7b6c3ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a20311127d258f3acee9babfd7b6c3ef2">REG_XDMAC_CBC2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780F4U)</td></tr>
<tr class="memdesc:a20311127d258f3acee9babfd7b6c3ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 2)  <a href="#a20311127d258f3acee9babfd7b6c3ef2">More...</a><br /></td></tr>
<tr class="separator:a20311127d258f3acee9babfd7b6c3ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524883c60fd623984540421ef8f74f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a524883c60fd623984540421ef8f74f9e">REG_XDMAC_CC2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780F8U)</td></tr>
<tr class="memdesc:a524883c60fd623984540421ef8f74f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 2)  <a href="#a524883c60fd623984540421ef8f74f9e">More...</a><br /></td></tr>
<tr class="separator:a524883c60fd623984540421ef8f74f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9db0905dd2979e9de8ed1f66180deb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad9db0905dd2979e9de8ed1f66180deb8">REG_XDMAC_CDS_MSP2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780FCU)</td></tr>
<tr class="memdesc:ad9db0905dd2979e9de8ed1f66180deb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 2)  <a href="#ad9db0905dd2979e9de8ed1f66180deb8">More...</a><br /></td></tr>
<tr class="separator:ad9db0905dd2979e9de8ed1f66180deb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8023b149a98e1847bc725918c0de6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aa8023b149a98e1847bc725918c0de6a5">REG_XDMAC_CSUS2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078100U)</td></tr>
<tr class="memdesc:aa8023b149a98e1847bc725918c0de6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 2)  <a href="#aa8023b149a98e1847bc725918c0de6a5">More...</a><br /></td></tr>
<tr class="separator:aa8023b149a98e1847bc725918c0de6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929686d30d2fd681d67622e520e71762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a929686d30d2fd681d67622e520e71762">REG_XDMAC_CDUS2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078104U)</td></tr>
<tr class="memdesc:a929686d30d2fd681d67622e520e71762"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 2)  <a href="#a929686d30d2fd681d67622e520e71762">More...</a><br /></td></tr>
<tr class="separator:a929686d30d2fd681d67622e520e71762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab1c81ca898b0eadd0934f5d631256b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a1ab1c81ca898b0eadd0934f5d631256b">REG_XDMAC_CIE3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078110U)</td></tr>
<tr class="memdesc:a1ab1c81ca898b0eadd0934f5d631256b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 3)  <a href="#a1ab1c81ca898b0eadd0934f5d631256b">More...</a><br /></td></tr>
<tr class="separator:a1ab1c81ca898b0eadd0934f5d631256b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2371fd332c58a02be3e4963aceb3b5ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a2371fd332c58a02be3e4963aceb3b5ce">REG_XDMAC_CID3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078114U)</td></tr>
<tr class="memdesc:a2371fd332c58a02be3e4963aceb3b5ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 3)  <a href="#a2371fd332c58a02be3e4963aceb3b5ce">More...</a><br /></td></tr>
<tr class="separator:a2371fd332c58a02be3e4963aceb3b5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaada950dd059f22a8d2d5e277c4b780b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aaada950dd059f22a8d2d5e277c4b780b">REG_XDMAC_CIM3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078118U)</td></tr>
<tr class="memdesc:aaada950dd059f22a8d2d5e277c4b780b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 3)  <a href="#aaada950dd059f22a8d2d5e277c4b780b">More...</a><br /></td></tr>
<tr class="separator:aaada950dd059f22a8d2d5e277c4b780b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace05f2e47ad887275305145ace98c028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ace05f2e47ad887275305145ace98c028">REG_XDMAC_CIS3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007811CU)</td></tr>
<tr class="memdesc:ace05f2e47ad887275305145ace98c028"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 3)  <a href="#ace05f2e47ad887275305145ace98c028">More...</a><br /></td></tr>
<tr class="separator:ace05f2e47ad887275305145ace98c028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7a2221fc9420b5789ccc3412617798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad7a2221fc9420b5789ccc3412617798b">REG_XDMAC_CSA3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078120U)</td></tr>
<tr class="memdesc:ad7a2221fc9420b5789ccc3412617798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 3)  <a href="#ad7a2221fc9420b5789ccc3412617798b">More...</a><br /></td></tr>
<tr class="separator:ad7a2221fc9420b5789ccc3412617798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5879f4b86f79b9bd909485ee96884bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a5879f4b86f79b9bd909485ee96884bc4">REG_XDMAC_CDA3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078124U)</td></tr>
<tr class="memdesc:a5879f4b86f79b9bd909485ee96884bc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 3)  <a href="#a5879f4b86f79b9bd909485ee96884bc4">More...</a><br /></td></tr>
<tr class="separator:a5879f4b86f79b9bd909485ee96884bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52e1dc2e6735693b97f6bce81dadae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab52e1dc2e6735693b97f6bce81dadae7">REG_XDMAC_CNDA3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078128U)</td></tr>
<tr class="memdesc:ab52e1dc2e6735693b97f6bce81dadae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 3)  <a href="#ab52e1dc2e6735693b97f6bce81dadae7">More...</a><br /></td></tr>
<tr class="separator:ab52e1dc2e6735693b97f6bce81dadae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb6d9d0448c8ba84b34fffb7043bd02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a8bb6d9d0448c8ba84b34fffb7043bd02">REG_XDMAC_CNDC3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007812CU)</td></tr>
<tr class="memdesc:a8bb6d9d0448c8ba84b34fffb7043bd02"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 3)  <a href="#a8bb6d9d0448c8ba84b34fffb7043bd02">More...</a><br /></td></tr>
<tr class="separator:a8bb6d9d0448c8ba84b34fffb7043bd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d08b87e35ccbca46521c7b597ad01e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ae6d08b87e35ccbca46521c7b597ad01e">REG_XDMAC_CUBC3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078130U)</td></tr>
<tr class="memdesc:ae6d08b87e35ccbca46521c7b597ad01e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 3)  <a href="#ae6d08b87e35ccbca46521c7b597ad01e">More...</a><br /></td></tr>
<tr class="separator:ae6d08b87e35ccbca46521c7b597ad01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509bb6faf551f654926bd1591b9d3612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a509bb6faf551f654926bd1591b9d3612">REG_XDMAC_CBC3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078134U)</td></tr>
<tr class="memdesc:a509bb6faf551f654926bd1591b9d3612"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 3)  <a href="#a509bb6faf551f654926bd1591b9d3612">More...</a><br /></td></tr>
<tr class="separator:a509bb6faf551f654926bd1591b9d3612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae431d2ccb98d51cf130935ac49058d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ae431d2ccb98d51cf130935ac49058d8c">REG_XDMAC_CC3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078138U)</td></tr>
<tr class="memdesc:ae431d2ccb98d51cf130935ac49058d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 3)  <a href="#ae431d2ccb98d51cf130935ac49058d8c">More...</a><br /></td></tr>
<tr class="separator:ae431d2ccb98d51cf130935ac49058d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69565148ab42692e74f47248051f7a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a69565148ab42692e74f47248051f7a56">REG_XDMAC_CDS_MSP3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007813CU)</td></tr>
<tr class="memdesc:a69565148ab42692e74f47248051f7a56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 3)  <a href="#a69565148ab42692e74f47248051f7a56">More...</a><br /></td></tr>
<tr class="separator:a69565148ab42692e74f47248051f7a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff3c7e66394eafc0b6d5e8b993796f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a5ff3c7e66394eafc0b6d5e8b993796f6">REG_XDMAC_CSUS3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078140U)</td></tr>
<tr class="memdesc:a5ff3c7e66394eafc0b6d5e8b993796f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 3)  <a href="#a5ff3c7e66394eafc0b6d5e8b993796f6">More...</a><br /></td></tr>
<tr class="separator:a5ff3c7e66394eafc0b6d5e8b993796f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e989df1b7b0521f478ef1f0b552104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ae7e989df1b7b0521f478ef1f0b552104">REG_XDMAC_CDUS3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078144U)</td></tr>
<tr class="memdesc:ae7e989df1b7b0521f478ef1f0b552104"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 3)  <a href="#ae7e989df1b7b0521f478ef1f0b552104">More...</a><br /></td></tr>
<tr class="separator:ae7e989df1b7b0521f478ef1f0b552104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ebd4cb6336035c76a4923c3089f279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a90ebd4cb6336035c76a4923c3089f279">REG_XDMAC_CIE4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078150U)</td></tr>
<tr class="memdesc:a90ebd4cb6336035c76a4923c3089f279"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 4)  <a href="#a90ebd4cb6336035c76a4923c3089f279">More...</a><br /></td></tr>
<tr class="separator:a90ebd4cb6336035c76a4923c3089f279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a4c6f67c3fc8423482bb8dda7a2e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a72a4c6f67c3fc8423482bb8dda7a2e46">REG_XDMAC_CID4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078154U)</td></tr>
<tr class="memdesc:a72a4c6f67c3fc8423482bb8dda7a2e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 4)  <a href="#a72a4c6f67c3fc8423482bb8dda7a2e46">More...</a><br /></td></tr>
<tr class="separator:a72a4c6f67c3fc8423482bb8dda7a2e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0a27964b233a8fdbbeda83652a40d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#abd0a27964b233a8fdbbeda83652a40d0">REG_XDMAC_CIM4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078158U)</td></tr>
<tr class="memdesc:abd0a27964b233a8fdbbeda83652a40d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 4)  <a href="#abd0a27964b233a8fdbbeda83652a40d0">More...</a><br /></td></tr>
<tr class="separator:abd0a27964b233a8fdbbeda83652a40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf3349509b5bd0a71284e917012a0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#afcf3349509b5bd0a71284e917012a0be">REG_XDMAC_CIS4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007815CU)</td></tr>
<tr class="memdesc:afcf3349509b5bd0a71284e917012a0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 4)  <a href="#afcf3349509b5bd0a71284e917012a0be">More...</a><br /></td></tr>
<tr class="separator:afcf3349509b5bd0a71284e917012a0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7216fad9ac2091995fded4f28d6c7b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7216fad9ac2091995fded4f28d6c7b7a">REG_XDMAC_CSA4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078160U)</td></tr>
<tr class="memdesc:a7216fad9ac2091995fded4f28d6c7b7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 4)  <a href="#a7216fad9ac2091995fded4f28d6c7b7a">More...</a><br /></td></tr>
<tr class="separator:a7216fad9ac2091995fded4f28d6c7b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba16a969885c77263354e06f97befdcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aba16a969885c77263354e06f97befdcb">REG_XDMAC_CDA4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078164U)</td></tr>
<tr class="memdesc:aba16a969885c77263354e06f97befdcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 4)  <a href="#aba16a969885c77263354e06f97befdcb">More...</a><br /></td></tr>
<tr class="separator:aba16a969885c77263354e06f97befdcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09c553763ef85b0997bd6679f2e4960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aa09c553763ef85b0997bd6679f2e4960">REG_XDMAC_CNDA4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078168U)</td></tr>
<tr class="memdesc:aa09c553763ef85b0997bd6679f2e4960"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 4)  <a href="#aa09c553763ef85b0997bd6679f2e4960">More...</a><br /></td></tr>
<tr class="separator:aa09c553763ef85b0997bd6679f2e4960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcad0583d1157f28a51ea0aa4f535c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#abcad0583d1157f28a51ea0aa4f535c38">REG_XDMAC_CNDC4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007816CU)</td></tr>
<tr class="memdesc:abcad0583d1157f28a51ea0aa4f535c38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 4)  <a href="#abcad0583d1157f28a51ea0aa4f535c38">More...</a><br /></td></tr>
<tr class="separator:abcad0583d1157f28a51ea0aa4f535c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e5217296a634a7930b2817db766c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a31e5217296a634a7930b2817db766c1f">REG_XDMAC_CUBC4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078170U)</td></tr>
<tr class="memdesc:a31e5217296a634a7930b2817db766c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 4)  <a href="#a31e5217296a634a7930b2817db766c1f">More...</a><br /></td></tr>
<tr class="separator:a31e5217296a634a7930b2817db766c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d263cde1b673e8dab40cb6ed276b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a72d263cde1b673e8dab40cb6ed276b40">REG_XDMAC_CBC4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078174U)</td></tr>
<tr class="memdesc:a72d263cde1b673e8dab40cb6ed276b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 4)  <a href="#a72d263cde1b673e8dab40cb6ed276b40">More...</a><br /></td></tr>
<tr class="separator:a72d263cde1b673e8dab40cb6ed276b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8f1c9d537b716fa1a11ccc1e1f4d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#acf8f1c9d537b716fa1a11ccc1e1f4d51">REG_XDMAC_CC4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078178U)</td></tr>
<tr class="memdesc:acf8f1c9d537b716fa1a11ccc1e1f4d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 4)  <a href="#acf8f1c9d537b716fa1a11ccc1e1f4d51">More...</a><br /></td></tr>
<tr class="separator:acf8f1c9d537b716fa1a11ccc1e1f4d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201cc3ed84c9c5aefd315e490dab9a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a201cc3ed84c9c5aefd315e490dab9a6a">REG_XDMAC_CDS_MSP4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007817CU)</td></tr>
<tr class="memdesc:a201cc3ed84c9c5aefd315e490dab9a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 4)  <a href="#a201cc3ed84c9c5aefd315e490dab9a6a">More...</a><br /></td></tr>
<tr class="separator:a201cc3ed84c9c5aefd315e490dab9a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9362ca3f419f0ef21fc3c9a3322a2002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a9362ca3f419f0ef21fc3c9a3322a2002">REG_XDMAC_CSUS4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078180U)</td></tr>
<tr class="memdesc:a9362ca3f419f0ef21fc3c9a3322a2002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 4)  <a href="#a9362ca3f419f0ef21fc3c9a3322a2002">More...</a><br /></td></tr>
<tr class="separator:a9362ca3f419f0ef21fc3c9a3322a2002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4550d2350373fd093438bb73e36dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7e4550d2350373fd093438bb73e36dcd">REG_XDMAC_CDUS4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078184U)</td></tr>
<tr class="memdesc:a7e4550d2350373fd093438bb73e36dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 4)  <a href="#a7e4550d2350373fd093438bb73e36dcd">More...</a><br /></td></tr>
<tr class="separator:a7e4550d2350373fd093438bb73e36dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54cd46c62a542a44c823cf572568eb55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a54cd46c62a542a44c823cf572568eb55">REG_XDMAC_CIE5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078190U)</td></tr>
<tr class="memdesc:a54cd46c62a542a44c823cf572568eb55"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 5)  <a href="#a54cd46c62a542a44c823cf572568eb55">More...</a><br /></td></tr>
<tr class="separator:a54cd46c62a542a44c823cf572568eb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7129e275727fc4aa8cd1ec39f8de3a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7129e275727fc4aa8cd1ec39f8de3a15">REG_XDMAC_CID5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078194U)</td></tr>
<tr class="memdesc:a7129e275727fc4aa8cd1ec39f8de3a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 5)  <a href="#a7129e275727fc4aa8cd1ec39f8de3a15">More...</a><br /></td></tr>
<tr class="separator:a7129e275727fc4aa8cd1ec39f8de3a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1795880cbd75fcdae8057911633746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aaa1795880cbd75fcdae8057911633746">REG_XDMAC_CIM5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078198U)</td></tr>
<tr class="memdesc:aaa1795880cbd75fcdae8057911633746"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 5)  <a href="#aaa1795880cbd75fcdae8057911633746">More...</a><br /></td></tr>
<tr class="separator:aaa1795880cbd75fcdae8057911633746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3b94cedaa9dcef5b30aa57566f0014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ada3b94cedaa9dcef5b30aa57566f0014">REG_XDMAC_CIS5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007819CU)</td></tr>
<tr class="memdesc:ada3b94cedaa9dcef5b30aa57566f0014"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 5)  <a href="#ada3b94cedaa9dcef5b30aa57566f0014">More...</a><br /></td></tr>
<tr class="separator:ada3b94cedaa9dcef5b30aa57566f0014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6c338b3cfeb0ea26b35e4013ff7e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6b6c338b3cfeb0ea26b35e4013ff7e75">REG_XDMAC_CSA5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781A0U)</td></tr>
<tr class="memdesc:a6b6c338b3cfeb0ea26b35e4013ff7e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 5)  <a href="#a6b6c338b3cfeb0ea26b35e4013ff7e75">More...</a><br /></td></tr>
<tr class="separator:a6b6c338b3cfeb0ea26b35e4013ff7e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49da8260f0af86cf8bd167a5b371feca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a49da8260f0af86cf8bd167a5b371feca">REG_XDMAC_CDA5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781A4U)</td></tr>
<tr class="memdesc:a49da8260f0af86cf8bd167a5b371feca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 5)  <a href="#a49da8260f0af86cf8bd167a5b371feca">More...</a><br /></td></tr>
<tr class="separator:a49da8260f0af86cf8bd167a5b371feca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd33717bd2a614e8a1d4646b663091e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#abd33717bd2a614e8a1d4646b663091e8">REG_XDMAC_CNDA5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781A8U)</td></tr>
<tr class="memdesc:abd33717bd2a614e8a1d4646b663091e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 5)  <a href="#abd33717bd2a614e8a1d4646b663091e8">More...</a><br /></td></tr>
<tr class="separator:abd33717bd2a614e8a1d4646b663091e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4c5bbea9f0a214d5f2f400c6819a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3d4c5bbea9f0a214d5f2f400c6819a48">REG_XDMAC_CNDC5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781ACU)</td></tr>
<tr class="memdesc:a3d4c5bbea9f0a214d5f2f400c6819a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 5)  <a href="#a3d4c5bbea9f0a214d5f2f400c6819a48">More...</a><br /></td></tr>
<tr class="separator:a3d4c5bbea9f0a214d5f2f400c6819a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc207c4a2ae76b316759af8951b1fe03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#adc207c4a2ae76b316759af8951b1fe03">REG_XDMAC_CUBC5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781B0U)</td></tr>
<tr class="memdesc:adc207c4a2ae76b316759af8951b1fe03"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 5)  <a href="#adc207c4a2ae76b316759af8951b1fe03">More...</a><br /></td></tr>
<tr class="separator:adc207c4a2ae76b316759af8951b1fe03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470c9f775e63efe4670746e0fd46e96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a470c9f775e63efe4670746e0fd46e96c">REG_XDMAC_CBC5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781B4U)</td></tr>
<tr class="memdesc:a470c9f775e63efe4670746e0fd46e96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 5)  <a href="#a470c9f775e63efe4670746e0fd46e96c">More...</a><br /></td></tr>
<tr class="separator:a470c9f775e63efe4670746e0fd46e96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9b44563492a34f60a141f9c9611ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ace9b44563492a34f60a141f9c9611ee7">REG_XDMAC_CC5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781B8U)</td></tr>
<tr class="memdesc:ace9b44563492a34f60a141f9c9611ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 5)  <a href="#ace9b44563492a34f60a141f9c9611ee7">More...</a><br /></td></tr>
<tr class="separator:ace9b44563492a34f60a141f9c9611ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c5625cfff9e6286b7065ecacf60dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a91c5625cfff9e6286b7065ecacf60dbf">REG_XDMAC_CDS_MSP5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781BCU)</td></tr>
<tr class="memdesc:a91c5625cfff9e6286b7065ecacf60dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 5)  <a href="#a91c5625cfff9e6286b7065ecacf60dbf">More...</a><br /></td></tr>
<tr class="separator:a91c5625cfff9e6286b7065ecacf60dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0ccb4b9800152b41704203980b3707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#adb0ccb4b9800152b41704203980b3707">REG_XDMAC_CSUS5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781C0U)</td></tr>
<tr class="memdesc:adb0ccb4b9800152b41704203980b3707"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 5)  <a href="#adb0ccb4b9800152b41704203980b3707">More...</a><br /></td></tr>
<tr class="separator:adb0ccb4b9800152b41704203980b3707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04326ff71bc7b8cb29101f9d5eefdafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a04326ff71bc7b8cb29101f9d5eefdafa">REG_XDMAC_CDUS5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781C4U)</td></tr>
<tr class="memdesc:a04326ff71bc7b8cb29101f9d5eefdafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 5)  <a href="#a04326ff71bc7b8cb29101f9d5eefdafa">More...</a><br /></td></tr>
<tr class="separator:a04326ff71bc7b8cb29101f9d5eefdafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1978e0d14c5b9316d7fa2eebc49d460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af1978e0d14c5b9316d7fa2eebc49d460">REG_XDMAC_CIE6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400781D0U)</td></tr>
<tr class="memdesc:af1978e0d14c5b9316d7fa2eebc49d460"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 6)  <a href="#af1978e0d14c5b9316d7fa2eebc49d460">More...</a><br /></td></tr>
<tr class="separator:af1978e0d14c5b9316d7fa2eebc49d460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3835a4d9fd533868b2376c19e45adc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af3835a4d9fd533868b2376c19e45adc8">REG_XDMAC_CID6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400781D4U)</td></tr>
<tr class="memdesc:af3835a4d9fd533868b2376c19e45adc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 6)  <a href="#af3835a4d9fd533868b2376c19e45adc8">More...</a><br /></td></tr>
<tr class="separator:af3835a4d9fd533868b2376c19e45adc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949691356b4c11031a59592c028017f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a949691356b4c11031a59592c028017f0">REG_XDMAC_CIM6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400781D8U)</td></tr>
<tr class="memdesc:a949691356b4c11031a59592c028017f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 6)  <a href="#a949691356b4c11031a59592c028017f0">More...</a><br /></td></tr>
<tr class="separator:a949691356b4c11031a59592c028017f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa38b1f542c2915ce65560b54b221ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a8fa38b1f542c2915ce65560b54b221ea">REG_XDMAC_CIS6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400781DCU)</td></tr>
<tr class="memdesc:a8fa38b1f542c2915ce65560b54b221ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 6)  <a href="#a8fa38b1f542c2915ce65560b54b221ea">More...</a><br /></td></tr>
<tr class="separator:a8fa38b1f542c2915ce65560b54b221ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad82d66e642c8507b7f07bff4da56e11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad82d66e642c8507b7f07bff4da56e11e">REG_XDMAC_CSA6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781E0U)</td></tr>
<tr class="memdesc:ad82d66e642c8507b7f07bff4da56e11e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 6)  <a href="#ad82d66e642c8507b7f07bff4da56e11e">More...</a><br /></td></tr>
<tr class="separator:ad82d66e642c8507b7f07bff4da56e11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6e9c5f6f55081d8586911e15724efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6d6e9c5f6f55081d8586911e15724efc">REG_XDMAC_CDA6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781E4U)</td></tr>
<tr class="memdesc:a6d6e9c5f6f55081d8586911e15724efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 6)  <a href="#a6d6e9c5f6f55081d8586911e15724efc">More...</a><br /></td></tr>
<tr class="separator:a6d6e9c5f6f55081d8586911e15724efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e5c7595384a6603b491c2feea45a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a14e5c7595384a6603b491c2feea45a95">REG_XDMAC_CNDA6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781E8U)</td></tr>
<tr class="memdesc:a14e5c7595384a6603b491c2feea45a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 6)  <a href="#a14e5c7595384a6603b491c2feea45a95">More...</a><br /></td></tr>
<tr class="separator:a14e5c7595384a6603b491c2feea45a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e1af1085edc9e0fbf7765790a1b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a22e1af1085edc9e0fbf7765790a1b16b">REG_XDMAC_CNDC6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781ECU)</td></tr>
<tr class="memdesc:a22e1af1085edc9e0fbf7765790a1b16b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 6)  <a href="#a22e1af1085edc9e0fbf7765790a1b16b">More...</a><br /></td></tr>
<tr class="separator:a22e1af1085edc9e0fbf7765790a1b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f02ea297dd8164848be438dfcfe4d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a2f02ea297dd8164848be438dfcfe4d2a">REG_XDMAC_CUBC6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781F0U)</td></tr>
<tr class="memdesc:a2f02ea297dd8164848be438dfcfe4d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 6)  <a href="#a2f02ea297dd8164848be438dfcfe4d2a">More...</a><br /></td></tr>
<tr class="separator:a2f02ea297dd8164848be438dfcfe4d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48fbea364e21631193c61f12bd4ec969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a48fbea364e21631193c61f12bd4ec969">REG_XDMAC_CBC6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781F4U)</td></tr>
<tr class="memdesc:a48fbea364e21631193c61f12bd4ec969"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 6)  <a href="#a48fbea364e21631193c61f12bd4ec969">More...</a><br /></td></tr>
<tr class="separator:a48fbea364e21631193c61f12bd4ec969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a7e41c2a66b8ed8bbf20735529d398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a60a7e41c2a66b8ed8bbf20735529d398">REG_XDMAC_CC6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781F8U)</td></tr>
<tr class="memdesc:a60a7e41c2a66b8ed8bbf20735529d398"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 6)  <a href="#a60a7e41c2a66b8ed8bbf20735529d398">More...</a><br /></td></tr>
<tr class="separator:a60a7e41c2a66b8ed8bbf20735529d398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b53db20c31bdf0a9455db0b6147e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a93b53db20c31bdf0a9455db0b6147e1f">REG_XDMAC_CDS_MSP6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781FCU)</td></tr>
<tr class="memdesc:a93b53db20c31bdf0a9455db0b6147e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 6)  <a href="#a93b53db20c31bdf0a9455db0b6147e1f">More...</a><br /></td></tr>
<tr class="separator:a93b53db20c31bdf0a9455db0b6147e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af373363f98c6eda17c5137ce1d2e8e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af373363f98c6eda17c5137ce1d2e8e48">REG_XDMAC_CSUS6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078200U)</td></tr>
<tr class="memdesc:af373363f98c6eda17c5137ce1d2e8e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 6)  <a href="#af373363f98c6eda17c5137ce1d2e8e48">More...</a><br /></td></tr>
<tr class="separator:af373363f98c6eda17c5137ce1d2e8e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1032311b5c7c1e8035555f4408177e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a1032311b5c7c1e8035555f4408177e10">REG_XDMAC_CDUS6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078204U)</td></tr>
<tr class="memdesc:a1032311b5c7c1e8035555f4408177e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 6)  <a href="#a1032311b5c7c1e8035555f4408177e10">More...</a><br /></td></tr>
<tr class="separator:a1032311b5c7c1e8035555f4408177e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e83c34ab8c6da944d4613523854b349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a9e83c34ab8c6da944d4613523854b349">REG_XDMAC_CIE7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078210U)</td></tr>
<tr class="memdesc:a9e83c34ab8c6da944d4613523854b349"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 7)  <a href="#a9e83c34ab8c6da944d4613523854b349">More...</a><br /></td></tr>
<tr class="separator:a9e83c34ab8c6da944d4613523854b349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff9b98832a23e3dba06ce5243cda3e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aeff9b98832a23e3dba06ce5243cda3e9">REG_XDMAC_CID7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078214U)</td></tr>
<tr class="memdesc:aeff9b98832a23e3dba06ce5243cda3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 7)  <a href="#aeff9b98832a23e3dba06ce5243cda3e9">More...</a><br /></td></tr>
<tr class="separator:aeff9b98832a23e3dba06ce5243cda3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0c2a9742148b09e638498bc12c436f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7e0c2a9742148b09e638498bc12c436f">REG_XDMAC_CIM7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078218U)</td></tr>
<tr class="memdesc:a7e0c2a9742148b09e638498bc12c436f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 7)  <a href="#a7e0c2a9742148b09e638498bc12c436f">More...</a><br /></td></tr>
<tr class="separator:a7e0c2a9742148b09e638498bc12c436f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf1abd384e2574a059978cb85e89c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a9bf1abd384e2574a059978cb85e89c80">REG_XDMAC_CIS7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007821CU)</td></tr>
<tr class="memdesc:a9bf1abd384e2574a059978cb85e89c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 7)  <a href="#a9bf1abd384e2574a059978cb85e89c80">More...</a><br /></td></tr>
<tr class="separator:a9bf1abd384e2574a059978cb85e89c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afc22bae041f867db629a0c99913860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4afc22bae041f867db629a0c99913860">REG_XDMAC_CSA7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078220U)</td></tr>
<tr class="memdesc:a4afc22bae041f867db629a0c99913860"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 7)  <a href="#a4afc22bae041f867db629a0c99913860">More...</a><br /></td></tr>
<tr class="separator:a4afc22bae041f867db629a0c99913860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadbe6ac8fdc592bdf259b33148fc19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#acadbe6ac8fdc592bdf259b33148fc19f">REG_XDMAC_CDA7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078224U)</td></tr>
<tr class="memdesc:acadbe6ac8fdc592bdf259b33148fc19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 7)  <a href="#acadbe6ac8fdc592bdf259b33148fc19f">More...</a><br /></td></tr>
<tr class="separator:acadbe6ac8fdc592bdf259b33148fc19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a332773f8d7549d40292a95032c5a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4a332773f8d7549d40292a95032c5a24">REG_XDMAC_CNDA7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078228U)</td></tr>
<tr class="memdesc:a4a332773f8d7549d40292a95032c5a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 7)  <a href="#a4a332773f8d7549d40292a95032c5a24">More...</a><br /></td></tr>
<tr class="separator:a4a332773f8d7549d40292a95032c5a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1037b39bc450865cf658be4a3f9003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6e1037b39bc450865cf658be4a3f9003">REG_XDMAC_CNDC7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007822CU)</td></tr>
<tr class="memdesc:a6e1037b39bc450865cf658be4a3f9003"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 7)  <a href="#a6e1037b39bc450865cf658be4a3f9003">More...</a><br /></td></tr>
<tr class="separator:a6e1037b39bc450865cf658be4a3f9003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175ac58042a263f9e1e105044cb96278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a175ac58042a263f9e1e105044cb96278">REG_XDMAC_CUBC7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078230U)</td></tr>
<tr class="memdesc:a175ac58042a263f9e1e105044cb96278"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 7)  <a href="#a175ac58042a263f9e1e105044cb96278">More...</a><br /></td></tr>
<tr class="separator:a175ac58042a263f9e1e105044cb96278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae726cff6e0bc56eaec09f598cfa6a090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ae726cff6e0bc56eaec09f598cfa6a090">REG_XDMAC_CBC7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078234U)</td></tr>
<tr class="memdesc:ae726cff6e0bc56eaec09f598cfa6a090"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 7)  <a href="#ae726cff6e0bc56eaec09f598cfa6a090">More...</a><br /></td></tr>
<tr class="separator:ae726cff6e0bc56eaec09f598cfa6a090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac55ea2956a9a17b98eb47d1314f5a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aac55ea2956a9a17b98eb47d1314f5a27">REG_XDMAC_CC7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078238U)</td></tr>
<tr class="memdesc:aac55ea2956a9a17b98eb47d1314f5a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 7)  <a href="#aac55ea2956a9a17b98eb47d1314f5a27">More...</a><br /></td></tr>
<tr class="separator:aac55ea2956a9a17b98eb47d1314f5a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ad1a75724e5806e789e583a54f9819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a25ad1a75724e5806e789e583a54f9819">REG_XDMAC_CDS_MSP7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007823CU)</td></tr>
<tr class="memdesc:a25ad1a75724e5806e789e583a54f9819"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 7)  <a href="#a25ad1a75724e5806e789e583a54f9819">More...</a><br /></td></tr>
<tr class="separator:a25ad1a75724e5806e789e583a54f9819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aaabe3aaa9bb59cd706af5c45a621b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4aaabe3aaa9bb59cd706af5c45a621b7">REG_XDMAC_CSUS7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078240U)</td></tr>
<tr class="memdesc:a4aaabe3aaa9bb59cd706af5c45a621b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 7)  <a href="#a4aaabe3aaa9bb59cd706af5c45a621b7">More...</a><br /></td></tr>
<tr class="separator:a4aaabe3aaa9bb59cd706af5c45a621b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabdadb4d285d0bc383e237d7a274fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#adabdadb4d285d0bc383e237d7a274fd5">REG_XDMAC_CDUS7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078244U)</td></tr>
<tr class="memdesc:adabdadb4d285d0bc383e237d7a274fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 7)  <a href="#adabdadb4d285d0bc383e237d7a274fd5">More...</a><br /></td></tr>
<tr class="separator:adabdadb4d285d0bc383e237d7a274fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad101ae300eebefaeecec7d645ec2a30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad101ae300eebefaeecec7d645ec2a30a">REG_XDMAC_CIE8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078250U)</td></tr>
<tr class="memdesc:ad101ae300eebefaeecec7d645ec2a30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 8)  <a href="#ad101ae300eebefaeecec7d645ec2a30a">More...</a><br /></td></tr>
<tr class="separator:ad101ae300eebefaeecec7d645ec2a30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7ecac3877894036310c58aff636f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3d7ecac3877894036310c58aff636f78">REG_XDMAC_CID8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078254U)</td></tr>
<tr class="memdesc:a3d7ecac3877894036310c58aff636f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 8)  <a href="#a3d7ecac3877894036310c58aff636f78">More...</a><br /></td></tr>
<tr class="separator:a3d7ecac3877894036310c58aff636f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394832b9cf86f88474a8d3b1e2b15cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a394832b9cf86f88474a8d3b1e2b15cb4">REG_XDMAC_CIM8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078258U)</td></tr>
<tr class="memdesc:a394832b9cf86f88474a8d3b1e2b15cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 8)  <a href="#a394832b9cf86f88474a8d3b1e2b15cb4">More...</a><br /></td></tr>
<tr class="separator:a394832b9cf86f88474a8d3b1e2b15cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2282bc16dce28adb584dd4b24a39f2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a2282bc16dce28adb584dd4b24a39f2aa">REG_XDMAC_CIS8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007825CU)</td></tr>
<tr class="memdesc:a2282bc16dce28adb584dd4b24a39f2aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 8)  <a href="#a2282bc16dce28adb584dd4b24a39f2aa">More...</a><br /></td></tr>
<tr class="separator:a2282bc16dce28adb584dd4b24a39f2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96961465ce6e10a56269fd386ca4f750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a96961465ce6e10a56269fd386ca4f750">REG_XDMAC_CSA8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078260U)</td></tr>
<tr class="memdesc:a96961465ce6e10a56269fd386ca4f750"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 8)  <a href="#a96961465ce6e10a56269fd386ca4f750">More...</a><br /></td></tr>
<tr class="separator:a96961465ce6e10a56269fd386ca4f750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2cc226ea51e4ffec4fb96f8d104c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#abc2cc226ea51e4ffec4fb96f8d104c20">REG_XDMAC_CDA8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078264U)</td></tr>
<tr class="memdesc:abc2cc226ea51e4ffec4fb96f8d104c20"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 8)  <a href="#abc2cc226ea51e4ffec4fb96f8d104c20">More...</a><br /></td></tr>
<tr class="separator:abc2cc226ea51e4ffec4fb96f8d104c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15a891672a5428343d71dfad8352d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad15a891672a5428343d71dfad8352d67">REG_XDMAC_CNDA8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078268U)</td></tr>
<tr class="memdesc:ad15a891672a5428343d71dfad8352d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 8)  <a href="#ad15a891672a5428343d71dfad8352d67">More...</a><br /></td></tr>
<tr class="separator:ad15a891672a5428343d71dfad8352d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67876fa70d606f5e86b01d0e266222f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a67876fa70d606f5e86b01d0e266222f7">REG_XDMAC_CNDC8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007826CU)</td></tr>
<tr class="memdesc:a67876fa70d606f5e86b01d0e266222f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 8)  <a href="#a67876fa70d606f5e86b01d0e266222f7">More...</a><br /></td></tr>
<tr class="separator:a67876fa70d606f5e86b01d0e266222f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ffd66ad4ca3774cd270a0f7f58b093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a37ffd66ad4ca3774cd270a0f7f58b093">REG_XDMAC_CUBC8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078270U)</td></tr>
<tr class="memdesc:a37ffd66ad4ca3774cd270a0f7f58b093"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 8)  <a href="#a37ffd66ad4ca3774cd270a0f7f58b093">More...</a><br /></td></tr>
<tr class="separator:a37ffd66ad4ca3774cd270a0f7f58b093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b51a20340319cc2de24963726d160a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af2b51a20340319cc2de24963726d160a">REG_XDMAC_CBC8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078274U)</td></tr>
<tr class="memdesc:af2b51a20340319cc2de24963726d160a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 8)  <a href="#af2b51a20340319cc2de24963726d160a">More...</a><br /></td></tr>
<tr class="separator:af2b51a20340319cc2de24963726d160a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651d13c22a2808648d31d2db98e79cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a651d13c22a2808648d31d2db98e79cdb">REG_XDMAC_CC8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078278U)</td></tr>
<tr class="memdesc:a651d13c22a2808648d31d2db98e79cdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 8)  <a href="#a651d13c22a2808648d31d2db98e79cdb">More...</a><br /></td></tr>
<tr class="separator:a651d13c22a2808648d31d2db98e79cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9037d5058db1c864c811423c28817373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a9037d5058db1c864c811423c28817373">REG_XDMAC_CDS_MSP8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007827CU)</td></tr>
<tr class="memdesc:a9037d5058db1c864c811423c28817373"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 8)  <a href="#a9037d5058db1c864c811423c28817373">More...</a><br /></td></tr>
<tr class="separator:a9037d5058db1c864c811423c28817373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4251f162bbeafc577f7f3019300c25f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4251f162bbeafc577f7f3019300c25f3">REG_XDMAC_CSUS8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078280U)</td></tr>
<tr class="memdesc:a4251f162bbeafc577f7f3019300c25f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 8)  <a href="#a4251f162bbeafc577f7f3019300c25f3">More...</a><br /></td></tr>
<tr class="separator:a4251f162bbeafc577f7f3019300c25f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564537e22836b3a2a45a9d72eba46dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a564537e22836b3a2a45a9d72eba46dfc">REG_XDMAC_CDUS8</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078284U)</td></tr>
<tr class="memdesc:a564537e22836b3a2a45a9d72eba46dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 8)  <a href="#a564537e22836b3a2a45a9d72eba46dfc">More...</a><br /></td></tr>
<tr class="separator:a564537e22836b3a2a45a9d72eba46dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a9e5d9b6cc38969084339df2fe94f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af7a9e5d9b6cc38969084339df2fe94f8">REG_XDMAC_CIE9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078290U)</td></tr>
<tr class="memdesc:af7a9e5d9b6cc38969084339df2fe94f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 9)  <a href="#af7a9e5d9b6cc38969084339df2fe94f8">More...</a><br /></td></tr>
<tr class="separator:af7a9e5d9b6cc38969084339df2fe94f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405b371481e015daad6acbbea7400eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a405b371481e015daad6acbbea7400eb3">REG_XDMAC_CID9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078294U)</td></tr>
<tr class="memdesc:a405b371481e015daad6acbbea7400eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 9)  <a href="#a405b371481e015daad6acbbea7400eb3">More...</a><br /></td></tr>
<tr class="separator:a405b371481e015daad6acbbea7400eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09df355c701230b27043c7113d1c9d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a09df355c701230b27043c7113d1c9d77">REG_XDMAC_CIM9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078298U)</td></tr>
<tr class="memdesc:a09df355c701230b27043c7113d1c9d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 9)  <a href="#a09df355c701230b27043c7113d1c9d77">More...</a><br /></td></tr>
<tr class="separator:a09df355c701230b27043c7113d1c9d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab975819f0728d7e0736a28ed56415256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab975819f0728d7e0736a28ed56415256">REG_XDMAC_CIS9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007829CU)</td></tr>
<tr class="memdesc:ab975819f0728d7e0736a28ed56415256"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 9)  <a href="#ab975819f0728d7e0736a28ed56415256">More...</a><br /></td></tr>
<tr class="separator:ab975819f0728d7e0736a28ed56415256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5cff46f1ac93372264c293d36232e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad5cff46f1ac93372264c293d36232e4d">REG_XDMAC_CSA9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782A0U)</td></tr>
<tr class="memdesc:ad5cff46f1ac93372264c293d36232e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 9)  <a href="#ad5cff46f1ac93372264c293d36232e4d">More...</a><br /></td></tr>
<tr class="separator:ad5cff46f1ac93372264c293d36232e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8dea2db68238342f07edcddf480af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aff8dea2db68238342f07edcddf480af8">REG_XDMAC_CDA9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782A4U)</td></tr>
<tr class="memdesc:aff8dea2db68238342f07edcddf480af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 9)  <a href="#aff8dea2db68238342f07edcddf480af8">More...</a><br /></td></tr>
<tr class="separator:aff8dea2db68238342f07edcddf480af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c70c2fea3c9ef53832ebec9a412ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a57c70c2fea3c9ef53832ebec9a412ac0">REG_XDMAC_CNDA9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782A8U)</td></tr>
<tr class="memdesc:a57c70c2fea3c9ef53832ebec9a412ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 9)  <a href="#a57c70c2fea3c9ef53832ebec9a412ac0">More...</a><br /></td></tr>
<tr class="separator:a57c70c2fea3c9ef53832ebec9a412ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0353482f6ee2322fa08ad174a18097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3d0353482f6ee2322fa08ad174a18097">REG_XDMAC_CNDC9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782ACU)</td></tr>
<tr class="memdesc:a3d0353482f6ee2322fa08ad174a18097"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 9)  <a href="#a3d0353482f6ee2322fa08ad174a18097">More...</a><br /></td></tr>
<tr class="separator:a3d0353482f6ee2322fa08ad174a18097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00c30bcb869e0fe1f44c24eec2ec247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad00c30bcb869e0fe1f44c24eec2ec247">REG_XDMAC_CUBC9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782B0U)</td></tr>
<tr class="memdesc:ad00c30bcb869e0fe1f44c24eec2ec247"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 9)  <a href="#ad00c30bcb869e0fe1f44c24eec2ec247">More...</a><br /></td></tr>
<tr class="separator:ad00c30bcb869e0fe1f44c24eec2ec247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4eea9bbddedbb1afc76c4eb116d68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac4eea9bbddedbb1afc76c4eb116d68b1">REG_XDMAC_CBC9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782B4U)</td></tr>
<tr class="memdesc:ac4eea9bbddedbb1afc76c4eb116d68b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 9)  <a href="#ac4eea9bbddedbb1afc76c4eb116d68b1">More...</a><br /></td></tr>
<tr class="separator:ac4eea9bbddedbb1afc76c4eb116d68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7508f6b35b714c7f20c9c55c5e677a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7508f6b35b714c7f20c9c55c5e677a17">REG_XDMAC_CC9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782B8U)</td></tr>
<tr class="memdesc:a7508f6b35b714c7f20c9c55c5e677a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 9)  <a href="#a7508f6b35b714c7f20c9c55c5e677a17">More...</a><br /></td></tr>
<tr class="separator:a7508f6b35b714c7f20c9c55c5e677a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6724babace797e545ff54bb688fc74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aca6724babace797e545ff54bb688fc74">REG_XDMAC_CDS_MSP9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782BCU)</td></tr>
<tr class="memdesc:aca6724babace797e545ff54bb688fc74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 9)  <a href="#aca6724babace797e545ff54bb688fc74">More...</a><br /></td></tr>
<tr class="separator:aca6724babace797e545ff54bb688fc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a705eadf0546db8f851237017672d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a29a705eadf0546db8f851237017672d3">REG_XDMAC_CSUS9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782C0U)</td></tr>
<tr class="memdesc:a29a705eadf0546db8f851237017672d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 9)  <a href="#a29a705eadf0546db8f851237017672d3">More...</a><br /></td></tr>
<tr class="separator:a29a705eadf0546db8f851237017672d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785aeeff8e7460cc627434910b8ea355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a785aeeff8e7460cc627434910b8ea355">REG_XDMAC_CDUS9</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782C4U)</td></tr>
<tr class="memdesc:a785aeeff8e7460cc627434910b8ea355"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 9)  <a href="#a785aeeff8e7460cc627434910b8ea355">More...</a><br /></td></tr>
<tr class="separator:a785aeeff8e7460cc627434910b8ea355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1810b68ce417a94db774ca13ac70731b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a1810b68ce417a94db774ca13ac70731b">REG_XDMAC_CIE10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400782D0U)</td></tr>
<tr class="memdesc:a1810b68ce417a94db774ca13ac70731b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 10)  <a href="#a1810b68ce417a94db774ca13ac70731b">More...</a><br /></td></tr>
<tr class="separator:a1810b68ce417a94db774ca13ac70731b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863760556613fba1e73073526dcd20ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a863760556613fba1e73073526dcd20ba">REG_XDMAC_CID10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400782D4U)</td></tr>
<tr class="memdesc:a863760556613fba1e73073526dcd20ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 10)  <a href="#a863760556613fba1e73073526dcd20ba">More...</a><br /></td></tr>
<tr class="separator:a863760556613fba1e73073526dcd20ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3655321296d7a9ada808b97ac46127e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad3655321296d7a9ada808b97ac46127e">REG_XDMAC_CIM10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400782D8U)</td></tr>
<tr class="memdesc:ad3655321296d7a9ada808b97ac46127e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 10)  <a href="#ad3655321296d7a9ada808b97ac46127e">More...</a><br /></td></tr>
<tr class="separator:ad3655321296d7a9ada808b97ac46127e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0d67fd073a0f7a2ee521457245c9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a5e0d67fd073a0f7a2ee521457245c9dc">REG_XDMAC_CIS10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400782DCU)</td></tr>
<tr class="memdesc:a5e0d67fd073a0f7a2ee521457245c9dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 10)  <a href="#a5e0d67fd073a0f7a2ee521457245c9dc">More...</a><br /></td></tr>
<tr class="separator:a5e0d67fd073a0f7a2ee521457245c9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff96c24356ad6242b18cec3ba85d9af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aff96c24356ad6242b18cec3ba85d9af4">REG_XDMAC_CSA10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782E0U)</td></tr>
<tr class="memdesc:aff96c24356ad6242b18cec3ba85d9af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 10)  <a href="#aff96c24356ad6242b18cec3ba85d9af4">More...</a><br /></td></tr>
<tr class="separator:aff96c24356ad6242b18cec3ba85d9af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa414cff463d593450824b27d3b011a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#adaa414cff463d593450824b27d3b011a">REG_XDMAC_CDA10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782E4U)</td></tr>
<tr class="memdesc:adaa414cff463d593450824b27d3b011a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 10)  <a href="#adaa414cff463d593450824b27d3b011a">More...</a><br /></td></tr>
<tr class="separator:adaa414cff463d593450824b27d3b011a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73aed3ea42d6c5274acf3ee27ca1ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac73aed3ea42d6c5274acf3ee27ca1ad1">REG_XDMAC_CNDA10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782E8U)</td></tr>
<tr class="memdesc:ac73aed3ea42d6c5274acf3ee27ca1ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 10)  <a href="#ac73aed3ea42d6c5274acf3ee27ca1ad1">More...</a><br /></td></tr>
<tr class="separator:ac73aed3ea42d6c5274acf3ee27ca1ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe6aee030eee7d474943324436648e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a0fe6aee030eee7d474943324436648e3">REG_XDMAC_CNDC10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782ECU)</td></tr>
<tr class="memdesc:a0fe6aee030eee7d474943324436648e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 10)  <a href="#a0fe6aee030eee7d474943324436648e3">More...</a><br /></td></tr>
<tr class="separator:a0fe6aee030eee7d474943324436648e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d0035151f2a15f3acb655d587c8f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a84d0035151f2a15f3acb655d587c8f08">REG_XDMAC_CUBC10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782F0U)</td></tr>
<tr class="memdesc:a84d0035151f2a15f3acb655d587c8f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 10)  <a href="#a84d0035151f2a15f3acb655d587c8f08">More...</a><br /></td></tr>
<tr class="separator:a84d0035151f2a15f3acb655d587c8f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813e37191036e6d9ff57537bbddd715e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a813e37191036e6d9ff57537bbddd715e">REG_XDMAC_CBC10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782F4U)</td></tr>
<tr class="memdesc:a813e37191036e6d9ff57537bbddd715e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 10)  <a href="#a813e37191036e6d9ff57537bbddd715e">More...</a><br /></td></tr>
<tr class="separator:a813e37191036e6d9ff57537bbddd715e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9d29cfa897ec86e8f9e7a4f20381e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7e9d29cfa897ec86e8f9e7a4f20381e0">REG_XDMAC_CC10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782F8U)</td></tr>
<tr class="memdesc:a7e9d29cfa897ec86e8f9e7a4f20381e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 10)  <a href="#a7e9d29cfa897ec86e8f9e7a4f20381e0">More...</a><br /></td></tr>
<tr class="separator:a7e9d29cfa897ec86e8f9e7a4f20381e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07864931774783ec3df71a626a423047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a07864931774783ec3df71a626a423047">REG_XDMAC_CDS_MSP10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782FCU)</td></tr>
<tr class="memdesc:a07864931774783ec3df71a626a423047"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 10)  <a href="#a07864931774783ec3df71a626a423047">More...</a><br /></td></tr>
<tr class="separator:a07864931774783ec3df71a626a423047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fd664a356cfcf47bb361a969e756b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a61fd664a356cfcf47bb361a969e756b5">REG_XDMAC_CSUS10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078300U)</td></tr>
<tr class="memdesc:a61fd664a356cfcf47bb361a969e756b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 10)  <a href="#a61fd664a356cfcf47bb361a969e756b5">More...</a><br /></td></tr>
<tr class="separator:a61fd664a356cfcf47bb361a969e756b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb955d5c3d8541433d7bc5caa45a655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aaeb955d5c3d8541433d7bc5caa45a655">REG_XDMAC_CDUS10</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078304U)</td></tr>
<tr class="memdesc:aaeb955d5c3d8541433d7bc5caa45a655"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 10)  <a href="#aaeb955d5c3d8541433d7bc5caa45a655">More...</a><br /></td></tr>
<tr class="separator:aaeb955d5c3d8541433d7bc5caa45a655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83bc61d1515eade142632afc4fae92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aa83bc61d1515eade142632afc4fae92b">REG_XDMAC_CIE11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078310U)</td></tr>
<tr class="memdesc:aa83bc61d1515eade142632afc4fae92b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 11)  <a href="#aa83bc61d1515eade142632afc4fae92b">More...</a><br /></td></tr>
<tr class="separator:aa83bc61d1515eade142632afc4fae92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699637806dde8bcf5677551cce84d55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a699637806dde8bcf5677551cce84d55c">REG_XDMAC_CID11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078314U)</td></tr>
<tr class="memdesc:a699637806dde8bcf5677551cce84d55c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 11)  <a href="#a699637806dde8bcf5677551cce84d55c">More...</a><br /></td></tr>
<tr class="separator:a699637806dde8bcf5677551cce84d55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2de25a9ed2826b74648ff74eb3fce4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad2de25a9ed2826b74648ff74eb3fce4f">REG_XDMAC_CIM11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078318U)</td></tr>
<tr class="memdesc:ad2de25a9ed2826b74648ff74eb3fce4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 11)  <a href="#ad2de25a9ed2826b74648ff74eb3fce4f">More...</a><br /></td></tr>
<tr class="separator:ad2de25a9ed2826b74648ff74eb3fce4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1ae84afcd192d5861350f6688712b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a0d1ae84afcd192d5861350f6688712b8">REG_XDMAC_CIS11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007831CU)</td></tr>
<tr class="memdesc:a0d1ae84afcd192d5861350f6688712b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 11)  <a href="#a0d1ae84afcd192d5861350f6688712b8">More...</a><br /></td></tr>
<tr class="separator:a0d1ae84afcd192d5861350f6688712b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab864d7dd2fc0951bed6ea425621dc449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab864d7dd2fc0951bed6ea425621dc449">REG_XDMAC_CSA11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078320U)</td></tr>
<tr class="memdesc:ab864d7dd2fc0951bed6ea425621dc449"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 11)  <a href="#ab864d7dd2fc0951bed6ea425621dc449">More...</a><br /></td></tr>
<tr class="separator:ab864d7dd2fc0951bed6ea425621dc449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfc98f1273ebd17c49ee86678417c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7cfc98f1273ebd17c49ee86678417c62">REG_XDMAC_CDA11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078324U)</td></tr>
<tr class="memdesc:a7cfc98f1273ebd17c49ee86678417c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 11)  <a href="#a7cfc98f1273ebd17c49ee86678417c62">More...</a><br /></td></tr>
<tr class="separator:a7cfc98f1273ebd17c49ee86678417c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0670b30c92544cf30bf2855d88d670ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a0670b30c92544cf30bf2855d88d670ff">REG_XDMAC_CNDA11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078328U)</td></tr>
<tr class="memdesc:a0670b30c92544cf30bf2855d88d670ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 11)  <a href="#a0670b30c92544cf30bf2855d88d670ff">More...</a><br /></td></tr>
<tr class="separator:a0670b30c92544cf30bf2855d88d670ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c239db47ecc20513c4874fb56362fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a27c239db47ecc20513c4874fb56362fc">REG_XDMAC_CNDC11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007832CU)</td></tr>
<tr class="memdesc:a27c239db47ecc20513c4874fb56362fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 11)  <a href="#a27c239db47ecc20513c4874fb56362fc">More...</a><br /></td></tr>
<tr class="separator:a27c239db47ecc20513c4874fb56362fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c346895a3032bc7f15af0611a5be5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab1c346895a3032bc7f15af0611a5be5b">REG_XDMAC_CUBC11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078330U)</td></tr>
<tr class="memdesc:ab1c346895a3032bc7f15af0611a5be5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 11)  <a href="#ab1c346895a3032bc7f15af0611a5be5b">More...</a><br /></td></tr>
<tr class="separator:ab1c346895a3032bc7f15af0611a5be5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468054c0580d2afe472f8b277667a330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a468054c0580d2afe472f8b277667a330">REG_XDMAC_CBC11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078334U)</td></tr>
<tr class="memdesc:a468054c0580d2afe472f8b277667a330"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 11)  <a href="#a468054c0580d2afe472f8b277667a330">More...</a><br /></td></tr>
<tr class="separator:a468054c0580d2afe472f8b277667a330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0de8ee88ce487525b42c0f321d096e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6d0de8ee88ce487525b42c0f321d096e">REG_XDMAC_CC11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078338U)</td></tr>
<tr class="memdesc:a6d0de8ee88ce487525b42c0f321d096e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 11)  <a href="#a6d0de8ee88ce487525b42c0f321d096e">More...</a><br /></td></tr>
<tr class="separator:a6d0de8ee88ce487525b42c0f321d096e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a914ae52040fe340538b736a69af5aa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a914ae52040fe340538b736a69af5aa43">REG_XDMAC_CDS_MSP11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007833CU)</td></tr>
<tr class="memdesc:a914ae52040fe340538b736a69af5aa43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 11)  <a href="#a914ae52040fe340538b736a69af5aa43">More...</a><br /></td></tr>
<tr class="separator:a914ae52040fe340538b736a69af5aa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62547d7006b064d38c8d1b5296fac337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a62547d7006b064d38c8d1b5296fac337">REG_XDMAC_CSUS11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078340U)</td></tr>
<tr class="memdesc:a62547d7006b064d38c8d1b5296fac337"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 11)  <a href="#a62547d7006b064d38c8d1b5296fac337">More...</a><br /></td></tr>
<tr class="separator:a62547d7006b064d38c8d1b5296fac337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9e7b053501407480fd2c2e78347ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3f9e7b053501407480fd2c2e78347ffe">REG_XDMAC_CDUS11</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078344U)</td></tr>
<tr class="memdesc:a3f9e7b053501407480fd2c2e78347ffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 11)  <a href="#a3f9e7b053501407480fd2c2e78347ffe">More...</a><br /></td></tr>
<tr class="separator:a3f9e7b053501407480fd2c2e78347ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc8e81c66c21dba054328bf4d28ec0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a1cc8e81c66c21dba054328bf4d28ec0f">REG_XDMAC_CIE12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078350U)</td></tr>
<tr class="memdesc:a1cc8e81c66c21dba054328bf4d28ec0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 12)  <a href="#a1cc8e81c66c21dba054328bf4d28ec0f">More...</a><br /></td></tr>
<tr class="separator:a1cc8e81c66c21dba054328bf4d28ec0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b3e92244770eb27b46e7e74aac0e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ae6b3e92244770eb27b46e7e74aac0e62">REG_XDMAC_CID12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078354U)</td></tr>
<tr class="memdesc:ae6b3e92244770eb27b46e7e74aac0e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 12)  <a href="#ae6b3e92244770eb27b46e7e74aac0e62">More...</a><br /></td></tr>
<tr class="separator:ae6b3e92244770eb27b46e7e74aac0e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128cdbd629876ddcdd9de94adedb6775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a128cdbd629876ddcdd9de94adedb6775">REG_XDMAC_CIM12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078358U)</td></tr>
<tr class="memdesc:a128cdbd629876ddcdd9de94adedb6775"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 12)  <a href="#a128cdbd629876ddcdd9de94adedb6775">More...</a><br /></td></tr>
<tr class="separator:a128cdbd629876ddcdd9de94adedb6775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc42e2843468912c921f27449a23c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a8cc42e2843468912c921f27449a23c0c">REG_XDMAC_CIS12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007835CU)</td></tr>
<tr class="memdesc:a8cc42e2843468912c921f27449a23c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 12)  <a href="#a8cc42e2843468912c921f27449a23c0c">More...</a><br /></td></tr>
<tr class="separator:a8cc42e2843468912c921f27449a23c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab80ff45d7ee6ec377d8bf8b26e2f57d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab80ff45d7ee6ec377d8bf8b26e2f57d4">REG_XDMAC_CSA12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078360U)</td></tr>
<tr class="memdesc:ab80ff45d7ee6ec377d8bf8b26e2f57d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 12)  <a href="#ab80ff45d7ee6ec377d8bf8b26e2f57d4">More...</a><br /></td></tr>
<tr class="separator:ab80ff45d7ee6ec377d8bf8b26e2f57d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f8c816afe7e7b6b98759a7431ea636b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a9f8c816afe7e7b6b98759a7431ea636b">REG_XDMAC_CDA12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078364U)</td></tr>
<tr class="memdesc:a9f8c816afe7e7b6b98759a7431ea636b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 12)  <a href="#a9f8c816afe7e7b6b98759a7431ea636b">More...</a><br /></td></tr>
<tr class="separator:a9f8c816afe7e7b6b98759a7431ea636b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c91f8867d4c529f1327669743f5aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad9c91f8867d4c529f1327669743f5aba">REG_XDMAC_CNDA12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078368U)</td></tr>
<tr class="memdesc:ad9c91f8867d4c529f1327669743f5aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 12)  <a href="#ad9c91f8867d4c529f1327669743f5aba">More...</a><br /></td></tr>
<tr class="separator:ad9c91f8867d4c529f1327669743f5aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0466d20cbc1931572e43666a8318fae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a0466d20cbc1931572e43666a8318fae0">REG_XDMAC_CNDC12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007836CU)</td></tr>
<tr class="memdesc:a0466d20cbc1931572e43666a8318fae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 12)  <a href="#a0466d20cbc1931572e43666a8318fae0">More...</a><br /></td></tr>
<tr class="separator:a0466d20cbc1931572e43666a8318fae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02af023e6a68a4cd67cb01a337056ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af02af023e6a68a4cd67cb01a337056ec">REG_XDMAC_CUBC12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078370U)</td></tr>
<tr class="memdesc:af02af023e6a68a4cd67cb01a337056ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 12)  <a href="#af02af023e6a68a4cd67cb01a337056ec">More...</a><br /></td></tr>
<tr class="separator:af02af023e6a68a4cd67cb01a337056ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f557c7e1b1fc19c5fad2086d3f0904f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a8f557c7e1b1fc19c5fad2086d3f0904f">REG_XDMAC_CBC12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078374U)</td></tr>
<tr class="memdesc:a8f557c7e1b1fc19c5fad2086d3f0904f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 12)  <a href="#a8f557c7e1b1fc19c5fad2086d3f0904f">More...</a><br /></td></tr>
<tr class="separator:a8f557c7e1b1fc19c5fad2086d3f0904f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22343ef96493eaf1b3989091bb60f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab22343ef96493eaf1b3989091bb60f74">REG_XDMAC_CC12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078378U)</td></tr>
<tr class="memdesc:ab22343ef96493eaf1b3989091bb60f74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 12)  <a href="#ab22343ef96493eaf1b3989091bb60f74">More...</a><br /></td></tr>
<tr class="separator:ab22343ef96493eaf1b3989091bb60f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e33a226ee6e5ac54151710168bc4cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a9e33a226ee6e5ac54151710168bc4cab">REG_XDMAC_CDS_MSP12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007837CU)</td></tr>
<tr class="memdesc:a9e33a226ee6e5ac54151710168bc4cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 12)  <a href="#a9e33a226ee6e5ac54151710168bc4cab">More...</a><br /></td></tr>
<tr class="separator:a9e33a226ee6e5ac54151710168bc4cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22dc6099781218371c18f1824865b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af22dc6099781218371c18f1824865b30">REG_XDMAC_CSUS12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078380U)</td></tr>
<tr class="memdesc:af22dc6099781218371c18f1824865b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 12)  <a href="#af22dc6099781218371c18f1824865b30">More...</a><br /></td></tr>
<tr class="separator:af22dc6099781218371c18f1824865b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6dd69891fb5b066ddfb01274162f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a0c6dd69891fb5b066ddfb01274162f94">REG_XDMAC_CDUS12</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078384U)</td></tr>
<tr class="memdesc:a0c6dd69891fb5b066ddfb01274162f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 12)  <a href="#a0c6dd69891fb5b066ddfb01274162f94">More...</a><br /></td></tr>
<tr class="separator:a0c6dd69891fb5b066ddfb01274162f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa61fc839748963107700588bc265fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aaaa61fc839748963107700588bc265fb">REG_XDMAC_CIE13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078390U)</td></tr>
<tr class="memdesc:aaaa61fc839748963107700588bc265fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 13)  <a href="#aaaa61fc839748963107700588bc265fb">More...</a><br /></td></tr>
<tr class="separator:aaaa61fc839748963107700588bc265fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa1570c173f56785d876c4f0819abfa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#afa1570c173f56785d876c4f0819abfa1">REG_XDMAC_CID13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078394U)</td></tr>
<tr class="memdesc:afa1570c173f56785d876c4f0819abfa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 13)  <a href="#afa1570c173f56785d876c4f0819abfa1">More...</a><br /></td></tr>
<tr class="separator:afa1570c173f56785d876c4f0819abfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac66c35a09ac9bc727b79e0defa6a7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aac66c35a09ac9bc727b79e0defa6a7e9">REG_XDMAC_CIM13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078398U)</td></tr>
<tr class="memdesc:aac66c35a09ac9bc727b79e0defa6a7e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 13)  <a href="#aac66c35a09ac9bc727b79e0defa6a7e9">More...</a><br /></td></tr>
<tr class="separator:aac66c35a09ac9bc727b79e0defa6a7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30762e82340f7d9b62f7f13ae28df66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aa30762e82340f7d9b62f7f13ae28df66">REG_XDMAC_CIS13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007839CU)</td></tr>
<tr class="memdesc:aa30762e82340f7d9b62f7f13ae28df66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 13)  <a href="#aa30762e82340f7d9b62f7f13ae28df66">More...</a><br /></td></tr>
<tr class="separator:aa30762e82340f7d9b62f7f13ae28df66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d20a0cc40b7517b68954bce401f127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a45d20a0cc40b7517b68954bce401f127">REG_XDMAC_CSA13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783A0U)</td></tr>
<tr class="memdesc:a45d20a0cc40b7517b68954bce401f127"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 13)  <a href="#a45d20a0cc40b7517b68954bce401f127">More...</a><br /></td></tr>
<tr class="separator:a45d20a0cc40b7517b68954bce401f127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fff35ec5c0d80f2ab947d9716f77a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a9fff35ec5c0d80f2ab947d9716f77a50">REG_XDMAC_CDA13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783A4U)</td></tr>
<tr class="memdesc:a9fff35ec5c0d80f2ab947d9716f77a50"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 13)  <a href="#a9fff35ec5c0d80f2ab947d9716f77a50">More...</a><br /></td></tr>
<tr class="separator:a9fff35ec5c0d80f2ab947d9716f77a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c59efe8ee4330f6b34f7cf6ab9230f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac7c59efe8ee4330f6b34f7cf6ab9230f">REG_XDMAC_CNDA13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783A8U)</td></tr>
<tr class="memdesc:ac7c59efe8ee4330f6b34f7cf6ab9230f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 13)  <a href="#ac7c59efe8ee4330f6b34f7cf6ab9230f">More...</a><br /></td></tr>
<tr class="separator:ac7c59efe8ee4330f6b34f7cf6ab9230f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bda7b07466f495ef4a823ee85363b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a5bda7b07466f495ef4a823ee85363b1a">REG_XDMAC_CNDC13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783ACU)</td></tr>
<tr class="memdesc:a5bda7b07466f495ef4a823ee85363b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 13)  <a href="#a5bda7b07466f495ef4a823ee85363b1a">More...</a><br /></td></tr>
<tr class="separator:a5bda7b07466f495ef4a823ee85363b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d2aa5480561e3fe75304f7d8e31eeaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6d2aa5480561e3fe75304f7d8e31eeaf">REG_XDMAC_CUBC13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783B0U)</td></tr>
<tr class="memdesc:a6d2aa5480561e3fe75304f7d8e31eeaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 13)  <a href="#a6d2aa5480561e3fe75304f7d8e31eeaf">More...</a><br /></td></tr>
<tr class="separator:a6d2aa5480561e3fe75304f7d8e31eeaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafa2049729fa42b4fa60170c0c6e002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aeafa2049729fa42b4fa60170c0c6e002">REG_XDMAC_CBC13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783B4U)</td></tr>
<tr class="memdesc:aeafa2049729fa42b4fa60170c0c6e002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 13)  <a href="#aeafa2049729fa42b4fa60170c0c6e002">More...</a><br /></td></tr>
<tr class="separator:aeafa2049729fa42b4fa60170c0c6e002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d912d6f09cb8ebd029728efc13d794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a12d912d6f09cb8ebd029728efc13d794">REG_XDMAC_CC13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783B8U)</td></tr>
<tr class="memdesc:a12d912d6f09cb8ebd029728efc13d794"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 13)  <a href="#a12d912d6f09cb8ebd029728efc13d794">More...</a><br /></td></tr>
<tr class="separator:a12d912d6f09cb8ebd029728efc13d794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b24dae5c55aba17c98f89e35d83931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a72b24dae5c55aba17c98f89e35d83931">REG_XDMAC_CDS_MSP13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783BCU)</td></tr>
<tr class="memdesc:a72b24dae5c55aba17c98f89e35d83931"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 13)  <a href="#a72b24dae5c55aba17c98f89e35d83931">More...</a><br /></td></tr>
<tr class="separator:a72b24dae5c55aba17c98f89e35d83931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1e45599c6a1b7ff901d7f83a879274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a0d1e45599c6a1b7ff901d7f83a879274">REG_XDMAC_CSUS13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783C0U)</td></tr>
<tr class="memdesc:a0d1e45599c6a1b7ff901d7f83a879274"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 13)  <a href="#a0d1e45599c6a1b7ff901d7f83a879274">More...</a><br /></td></tr>
<tr class="separator:a0d1e45599c6a1b7ff901d7f83a879274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3783bfeae46332a3818df7216e76c6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3783bfeae46332a3818df7216e76c6ba">REG_XDMAC_CDUS13</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783C4U)</td></tr>
<tr class="memdesc:a3783bfeae46332a3818df7216e76c6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 13)  <a href="#a3783bfeae46332a3818df7216e76c6ba">More...</a><br /></td></tr>
<tr class="separator:a3783bfeae46332a3818df7216e76c6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ee139f081aedf2c60e9065f6498705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a51ee139f081aedf2c60e9065f6498705">REG_XDMAC_CIE14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400783D0U)</td></tr>
<tr class="memdesc:a51ee139f081aedf2c60e9065f6498705"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 14)  <a href="#a51ee139f081aedf2c60e9065f6498705">More...</a><br /></td></tr>
<tr class="separator:a51ee139f081aedf2c60e9065f6498705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4c99af88b2efb246cc7fee6213979b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aab4c99af88b2efb246cc7fee6213979b">REG_XDMAC_CID14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400783D4U)</td></tr>
<tr class="memdesc:aab4c99af88b2efb246cc7fee6213979b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 14)  <a href="#aab4c99af88b2efb246cc7fee6213979b">More...</a><br /></td></tr>
<tr class="separator:aab4c99af88b2efb246cc7fee6213979b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae352bad61b02ab6b9bd15924fa68cc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ae352bad61b02ab6b9bd15924fa68cc2b">REG_XDMAC_CIM14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400783D8U)</td></tr>
<tr class="memdesc:ae352bad61b02ab6b9bd15924fa68cc2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 14)  <a href="#ae352bad61b02ab6b9bd15924fa68cc2b">More...</a><br /></td></tr>
<tr class="separator:ae352bad61b02ab6b9bd15924fa68cc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e27cf538040296d9a5e7a1d9313e8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a34e27cf538040296d9a5e7a1d9313e8d">REG_XDMAC_CIS14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400783DCU)</td></tr>
<tr class="memdesc:a34e27cf538040296d9a5e7a1d9313e8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 14)  <a href="#a34e27cf538040296d9a5e7a1d9313e8d">More...</a><br /></td></tr>
<tr class="separator:a34e27cf538040296d9a5e7a1d9313e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e181d70c1767d583ccaf90f115d4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac2e181d70c1767d583ccaf90f115d4c0">REG_XDMAC_CSA14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783E0U)</td></tr>
<tr class="memdesc:ac2e181d70c1767d583ccaf90f115d4c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 14)  <a href="#ac2e181d70c1767d583ccaf90f115d4c0">More...</a><br /></td></tr>
<tr class="separator:ac2e181d70c1767d583ccaf90f115d4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f982b758360b18a377a7fcc6d60410b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a8f982b758360b18a377a7fcc6d60410b">REG_XDMAC_CDA14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783E4U)</td></tr>
<tr class="memdesc:a8f982b758360b18a377a7fcc6d60410b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 14)  <a href="#a8f982b758360b18a377a7fcc6d60410b">More...</a><br /></td></tr>
<tr class="separator:a8f982b758360b18a377a7fcc6d60410b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c99edbcbbe916908f9974d94a56be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a15c99edbcbbe916908f9974d94a56be5">REG_XDMAC_CNDA14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783E8U)</td></tr>
<tr class="memdesc:a15c99edbcbbe916908f9974d94a56be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 14)  <a href="#a15c99edbcbbe916908f9974d94a56be5">More...</a><br /></td></tr>
<tr class="separator:a15c99edbcbbe916908f9974d94a56be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5915eb0169f6ada57e249805443f9398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a5915eb0169f6ada57e249805443f9398">REG_XDMAC_CNDC14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783ECU)</td></tr>
<tr class="memdesc:a5915eb0169f6ada57e249805443f9398"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 14)  <a href="#a5915eb0169f6ada57e249805443f9398">More...</a><br /></td></tr>
<tr class="separator:a5915eb0169f6ada57e249805443f9398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe096d29e5b52c7f998ead1afdc6dc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#afe096d29e5b52c7f998ead1afdc6dc90">REG_XDMAC_CUBC14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783F0U)</td></tr>
<tr class="memdesc:afe096d29e5b52c7f998ead1afdc6dc90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 14)  <a href="#afe096d29e5b52c7f998ead1afdc6dc90">More...</a><br /></td></tr>
<tr class="separator:afe096d29e5b52c7f998ead1afdc6dc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c190f6159569e5c2f1820887284d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ae2c190f6159569e5c2f1820887284d8d">REG_XDMAC_CBC14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783F4U)</td></tr>
<tr class="memdesc:ae2c190f6159569e5c2f1820887284d8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 14)  <a href="#ae2c190f6159569e5c2f1820887284d8d">More...</a><br /></td></tr>
<tr class="separator:ae2c190f6159569e5c2f1820887284d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b055147bc3440b70cd7cf2c348bb55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7b055147bc3440b70cd7cf2c348bb55d">REG_XDMAC_CC14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783F8U)</td></tr>
<tr class="memdesc:a7b055147bc3440b70cd7cf2c348bb55d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 14)  <a href="#a7b055147bc3440b70cd7cf2c348bb55d">More...</a><br /></td></tr>
<tr class="separator:a7b055147bc3440b70cd7cf2c348bb55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6517774cdf0b26a6a187b03f9efb2e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6517774cdf0b26a6a187b03f9efb2e56">REG_XDMAC_CDS_MSP14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783FCU)</td></tr>
<tr class="memdesc:a6517774cdf0b26a6a187b03f9efb2e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 14)  <a href="#a6517774cdf0b26a6a187b03f9efb2e56">More...</a><br /></td></tr>
<tr class="separator:a6517774cdf0b26a6a187b03f9efb2e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76de871ed663202394d56c415d580aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a76de871ed663202394d56c415d580aa5">REG_XDMAC_CSUS14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078400U)</td></tr>
<tr class="memdesc:a76de871ed663202394d56c415d580aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 14)  <a href="#a76de871ed663202394d56c415d580aa5">More...</a><br /></td></tr>
<tr class="separator:a76de871ed663202394d56c415d580aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cc4fb5138ef1ff0883a4ae6c9a6ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a32cc4fb5138ef1ff0883a4ae6c9a6ba9">REG_XDMAC_CDUS14</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078404U)</td></tr>
<tr class="memdesc:a32cc4fb5138ef1ff0883a4ae6c9a6ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 14)  <a href="#a32cc4fb5138ef1ff0883a4ae6c9a6ba9">More...</a><br /></td></tr>
<tr class="separator:a32cc4fb5138ef1ff0883a4ae6c9a6ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57cb53773abf5abf4bacf3204a360ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a57cb53773abf5abf4bacf3204a360ede">REG_XDMAC_CIE15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078410U)</td></tr>
<tr class="memdesc:a57cb53773abf5abf4bacf3204a360ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 15)  <a href="#a57cb53773abf5abf4bacf3204a360ede">More...</a><br /></td></tr>
<tr class="separator:a57cb53773abf5abf4bacf3204a360ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b555a178a03ac2719f75f6f9767b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a27b555a178a03ac2719f75f6f9767b79">REG_XDMAC_CID15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078414U)</td></tr>
<tr class="memdesc:a27b555a178a03ac2719f75f6f9767b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 15)  <a href="#a27b555a178a03ac2719f75f6f9767b79">More...</a><br /></td></tr>
<tr class="separator:a27b555a178a03ac2719f75f6f9767b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e80031dd1383b76a22d29800b61ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a10e80031dd1383b76a22d29800b61ec5">REG_XDMAC_CIM15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078418U)</td></tr>
<tr class="memdesc:a10e80031dd1383b76a22d29800b61ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 15)  <a href="#a10e80031dd1383b76a22d29800b61ec5">More...</a><br /></td></tr>
<tr class="separator:a10e80031dd1383b76a22d29800b61ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003c050e912ac4e4e5d027fbef15b888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a003c050e912ac4e4e5d027fbef15b888">REG_XDMAC_CIS15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007841CU)</td></tr>
<tr class="memdesc:a003c050e912ac4e4e5d027fbef15b888"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 15)  <a href="#a003c050e912ac4e4e5d027fbef15b888">More...</a><br /></td></tr>
<tr class="separator:a003c050e912ac4e4e5d027fbef15b888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dee3fbda31231668506f1a50fad8994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4dee3fbda31231668506f1a50fad8994">REG_XDMAC_CSA15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078420U)</td></tr>
<tr class="memdesc:a4dee3fbda31231668506f1a50fad8994"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 15)  <a href="#a4dee3fbda31231668506f1a50fad8994">More...</a><br /></td></tr>
<tr class="separator:a4dee3fbda31231668506f1a50fad8994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23165373bdd675da01f3eb44efd8fd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a23165373bdd675da01f3eb44efd8fd2a">REG_XDMAC_CDA15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078424U)</td></tr>
<tr class="memdesc:a23165373bdd675da01f3eb44efd8fd2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 15)  <a href="#a23165373bdd675da01f3eb44efd8fd2a">More...</a><br /></td></tr>
<tr class="separator:a23165373bdd675da01f3eb44efd8fd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c2f43db6518d3aebbd60b849ba4692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a62c2f43db6518d3aebbd60b849ba4692">REG_XDMAC_CNDA15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078428U)</td></tr>
<tr class="memdesc:a62c2f43db6518d3aebbd60b849ba4692"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 15)  <a href="#a62c2f43db6518d3aebbd60b849ba4692">More...</a><br /></td></tr>
<tr class="separator:a62c2f43db6518d3aebbd60b849ba4692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37547d9b8c862bf34173462b0e587fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a37547d9b8c862bf34173462b0e587fd5">REG_XDMAC_CNDC15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007842CU)</td></tr>
<tr class="memdesc:a37547d9b8c862bf34173462b0e587fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 15)  <a href="#a37547d9b8c862bf34173462b0e587fd5">More...</a><br /></td></tr>
<tr class="separator:a37547d9b8c862bf34173462b0e587fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3718f9e42814ea1ff35bdaf2230f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a1d3718f9e42814ea1ff35bdaf2230f2e">REG_XDMAC_CUBC15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078430U)</td></tr>
<tr class="memdesc:a1d3718f9e42814ea1ff35bdaf2230f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 15)  <a href="#a1d3718f9e42814ea1ff35bdaf2230f2e">More...</a><br /></td></tr>
<tr class="separator:a1d3718f9e42814ea1ff35bdaf2230f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f4693b90939eab4f07f5425b675534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af3f4693b90939eab4f07f5425b675534">REG_XDMAC_CBC15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078434U)</td></tr>
<tr class="memdesc:af3f4693b90939eab4f07f5425b675534"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 15)  <a href="#af3f4693b90939eab4f07f5425b675534">More...</a><br /></td></tr>
<tr class="separator:af3f4693b90939eab4f07f5425b675534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84d0db480850e9de2ff7d5c7bb8bd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ae84d0db480850e9de2ff7d5c7bb8bd35">REG_XDMAC_CC15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078438U)</td></tr>
<tr class="memdesc:ae84d0db480850e9de2ff7d5c7bb8bd35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 15)  <a href="#ae84d0db480850e9de2ff7d5c7bb8bd35">More...</a><br /></td></tr>
<tr class="separator:ae84d0db480850e9de2ff7d5c7bb8bd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7546ae19a7d42b940eb4902e77b11dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7546ae19a7d42b940eb4902e77b11dec">REG_XDMAC_CDS_MSP15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007843CU)</td></tr>
<tr class="memdesc:a7546ae19a7d42b940eb4902e77b11dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 15)  <a href="#a7546ae19a7d42b940eb4902e77b11dec">More...</a><br /></td></tr>
<tr class="separator:a7546ae19a7d42b940eb4902e77b11dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12dc658555c5b528c6c3a714f4480142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a12dc658555c5b528c6c3a714f4480142">REG_XDMAC_CSUS15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078440U)</td></tr>
<tr class="memdesc:a12dc658555c5b528c6c3a714f4480142"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 15)  <a href="#a12dc658555c5b528c6c3a714f4480142">More...</a><br /></td></tr>
<tr class="separator:a12dc658555c5b528c6c3a714f4480142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1fe8309013b4991e48f5e06b989fb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac1fe8309013b4991e48f5e06b989fb9d">REG_XDMAC_CDUS15</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078444U)</td></tr>
<tr class="memdesc:ac1fe8309013b4991e48f5e06b989fb9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 15)  <a href="#ac1fe8309013b4991e48f5e06b989fb9d">More...</a><br /></td></tr>
<tr class="separator:ac1fe8309013b4991e48f5e06b989fb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7bf4cf7d7a46d6800f5e6790e55661a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab7bf4cf7d7a46d6800f5e6790e55661a">REG_XDMAC_CIE16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078450U)</td></tr>
<tr class="memdesc:ab7bf4cf7d7a46d6800f5e6790e55661a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 16)  <a href="#ab7bf4cf7d7a46d6800f5e6790e55661a">More...</a><br /></td></tr>
<tr class="separator:ab7bf4cf7d7a46d6800f5e6790e55661a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4c556ec3fd4e9426ed241da53fbffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a2c4c556ec3fd4e9426ed241da53fbffc">REG_XDMAC_CID16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078454U)</td></tr>
<tr class="memdesc:a2c4c556ec3fd4e9426ed241da53fbffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 16)  <a href="#a2c4c556ec3fd4e9426ed241da53fbffc">More...</a><br /></td></tr>
<tr class="separator:a2c4c556ec3fd4e9426ed241da53fbffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad625fb5d5dae2c214bdb1b2893a8c863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad625fb5d5dae2c214bdb1b2893a8c863">REG_XDMAC_CIM16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078458U)</td></tr>
<tr class="memdesc:ad625fb5d5dae2c214bdb1b2893a8c863"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 16)  <a href="#ad625fb5d5dae2c214bdb1b2893a8c863">More...</a><br /></td></tr>
<tr class="separator:ad625fb5d5dae2c214bdb1b2893a8c863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5a1512ed1d27974312c412d4f28767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a0f5a1512ed1d27974312c412d4f28767">REG_XDMAC_CIS16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007845CU)</td></tr>
<tr class="memdesc:a0f5a1512ed1d27974312c412d4f28767"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 16)  <a href="#a0f5a1512ed1d27974312c412d4f28767">More...</a><br /></td></tr>
<tr class="separator:a0f5a1512ed1d27974312c412d4f28767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee19a07a94b47e4240c7a01f5a30372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#adee19a07a94b47e4240c7a01f5a30372">REG_XDMAC_CSA16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078460U)</td></tr>
<tr class="memdesc:adee19a07a94b47e4240c7a01f5a30372"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 16)  <a href="#adee19a07a94b47e4240c7a01f5a30372">More...</a><br /></td></tr>
<tr class="separator:adee19a07a94b47e4240c7a01f5a30372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597868093a184d6ed8a13361149ce729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a597868093a184d6ed8a13361149ce729">REG_XDMAC_CDA16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078464U)</td></tr>
<tr class="memdesc:a597868093a184d6ed8a13361149ce729"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 16)  <a href="#a597868093a184d6ed8a13361149ce729">More...</a><br /></td></tr>
<tr class="separator:a597868093a184d6ed8a13361149ce729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2550163cdbdfe618979e9fe96603dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab2550163cdbdfe618979e9fe96603dca">REG_XDMAC_CNDA16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078468U)</td></tr>
<tr class="memdesc:ab2550163cdbdfe618979e9fe96603dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 16)  <a href="#ab2550163cdbdfe618979e9fe96603dca">More...</a><br /></td></tr>
<tr class="separator:ab2550163cdbdfe618979e9fe96603dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c847af524a3505075d95f17ad1adeef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a1c847af524a3505075d95f17ad1adeef">REG_XDMAC_CNDC16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007846CU)</td></tr>
<tr class="memdesc:a1c847af524a3505075d95f17ad1adeef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 16)  <a href="#a1c847af524a3505075d95f17ad1adeef">More...</a><br /></td></tr>
<tr class="separator:a1c847af524a3505075d95f17ad1adeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e6d0975b6d70e57913f6f7df19c5e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a17e6d0975b6d70e57913f6f7df19c5e3">REG_XDMAC_CUBC16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078470U)</td></tr>
<tr class="memdesc:a17e6d0975b6d70e57913f6f7df19c5e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 16)  <a href="#a17e6d0975b6d70e57913f6f7df19c5e3">More...</a><br /></td></tr>
<tr class="separator:a17e6d0975b6d70e57913f6f7df19c5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d4697289b4d9237ad7c0324e865602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad0d4697289b4d9237ad7c0324e865602">REG_XDMAC_CBC16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078474U)</td></tr>
<tr class="memdesc:ad0d4697289b4d9237ad7c0324e865602"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 16)  <a href="#ad0d4697289b4d9237ad7c0324e865602">More...</a><br /></td></tr>
<tr class="separator:ad0d4697289b4d9237ad7c0324e865602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59491aae25bedda09cc8da434a5aed0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a59491aae25bedda09cc8da434a5aed0f">REG_XDMAC_CC16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078478U)</td></tr>
<tr class="memdesc:a59491aae25bedda09cc8da434a5aed0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 16)  <a href="#a59491aae25bedda09cc8da434a5aed0f">More...</a><br /></td></tr>
<tr class="separator:a59491aae25bedda09cc8da434a5aed0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e761a8c920f3eee350c182c51ec985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aa6e761a8c920f3eee350c182c51ec985">REG_XDMAC_CDS_MSP16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007847CU)</td></tr>
<tr class="memdesc:aa6e761a8c920f3eee350c182c51ec985"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 16)  <a href="#aa6e761a8c920f3eee350c182c51ec985">More...</a><br /></td></tr>
<tr class="separator:aa6e761a8c920f3eee350c182c51ec985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c5e385688b6207b5a5ff6fede9fbc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a45c5e385688b6207b5a5ff6fede9fbc3">REG_XDMAC_CSUS16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078480U)</td></tr>
<tr class="memdesc:a45c5e385688b6207b5a5ff6fede9fbc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 16)  <a href="#a45c5e385688b6207b5a5ff6fede9fbc3">More...</a><br /></td></tr>
<tr class="separator:a45c5e385688b6207b5a5ff6fede9fbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4677aabf6949d24a9b1a103c36c8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aec4677aabf6949d24a9b1a103c36c8fb">REG_XDMAC_CDUS16</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078484U)</td></tr>
<tr class="memdesc:aec4677aabf6949d24a9b1a103c36c8fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 16)  <a href="#aec4677aabf6949d24a9b1a103c36c8fb">More...</a><br /></td></tr>
<tr class="separator:aec4677aabf6949d24a9b1a103c36c8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e868d8474841c5ba62f80010509761a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a5e868d8474841c5ba62f80010509761a">REG_XDMAC_CIE17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078490U)</td></tr>
<tr class="memdesc:a5e868d8474841c5ba62f80010509761a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 17)  <a href="#a5e868d8474841c5ba62f80010509761a">More...</a><br /></td></tr>
<tr class="separator:a5e868d8474841c5ba62f80010509761a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee56dc66a663db43371365a336ea92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6eee56dc66a663db43371365a336ea92">REG_XDMAC_CID17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078494U)</td></tr>
<tr class="memdesc:a6eee56dc66a663db43371365a336ea92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 17)  <a href="#a6eee56dc66a663db43371365a336ea92">More...</a><br /></td></tr>
<tr class="separator:a6eee56dc66a663db43371365a336ea92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524b6f35ebf804ea7273dcb812b3cb47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a524b6f35ebf804ea7273dcb812b3cb47">REG_XDMAC_CIM17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078498U)</td></tr>
<tr class="memdesc:a524b6f35ebf804ea7273dcb812b3cb47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 17)  <a href="#a524b6f35ebf804ea7273dcb812b3cb47">More...</a><br /></td></tr>
<tr class="separator:a524b6f35ebf804ea7273dcb812b3cb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67ca7fcfd1055c4dbbcc2b91be014a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af67ca7fcfd1055c4dbbcc2b91be014a5">REG_XDMAC_CIS17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007849CU)</td></tr>
<tr class="memdesc:af67ca7fcfd1055c4dbbcc2b91be014a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 17)  <a href="#af67ca7fcfd1055c4dbbcc2b91be014a5">More...</a><br /></td></tr>
<tr class="separator:af67ca7fcfd1055c4dbbcc2b91be014a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7dd5ba485fb8669c540063e0d1ed8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a0a7dd5ba485fb8669c540063e0d1ed8d">REG_XDMAC_CSA17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784A0U)</td></tr>
<tr class="memdesc:a0a7dd5ba485fb8669c540063e0d1ed8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 17)  <a href="#a0a7dd5ba485fb8669c540063e0d1ed8d">More...</a><br /></td></tr>
<tr class="separator:a0a7dd5ba485fb8669c540063e0d1ed8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876741d84a457247b2ae1473de5cc913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a876741d84a457247b2ae1473de5cc913">REG_XDMAC_CDA17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784A4U)</td></tr>
<tr class="memdesc:a876741d84a457247b2ae1473de5cc913"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 17)  <a href="#a876741d84a457247b2ae1473de5cc913">More...</a><br /></td></tr>
<tr class="separator:a876741d84a457247b2ae1473de5cc913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad401f0ae7010e3f4a23983a16cb0584e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad401f0ae7010e3f4a23983a16cb0584e">REG_XDMAC_CNDA17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784A8U)</td></tr>
<tr class="memdesc:ad401f0ae7010e3f4a23983a16cb0584e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 17)  <a href="#ad401f0ae7010e3f4a23983a16cb0584e">More...</a><br /></td></tr>
<tr class="separator:ad401f0ae7010e3f4a23983a16cb0584e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52d984eab0f8ec64219afc6951c29cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad52d984eab0f8ec64219afc6951c29cf">REG_XDMAC_CNDC17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784ACU)</td></tr>
<tr class="memdesc:ad52d984eab0f8ec64219afc6951c29cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 17)  <a href="#ad52d984eab0f8ec64219afc6951c29cf">More...</a><br /></td></tr>
<tr class="separator:ad52d984eab0f8ec64219afc6951c29cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99d6c53eb3ee43965b6217800a87403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aa99d6c53eb3ee43965b6217800a87403">REG_XDMAC_CUBC17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784B0U)</td></tr>
<tr class="memdesc:aa99d6c53eb3ee43965b6217800a87403"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 17)  <a href="#aa99d6c53eb3ee43965b6217800a87403">More...</a><br /></td></tr>
<tr class="separator:aa99d6c53eb3ee43965b6217800a87403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27222dd8c21196e91e13edafee13d21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a27222dd8c21196e91e13edafee13d21f">REG_XDMAC_CBC17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784B4U)</td></tr>
<tr class="memdesc:a27222dd8c21196e91e13edafee13d21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 17)  <a href="#a27222dd8c21196e91e13edafee13d21f">More...</a><br /></td></tr>
<tr class="separator:a27222dd8c21196e91e13edafee13d21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4a11ab35a5a9effa2e00c57a19130b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#afa4a11ab35a5a9effa2e00c57a19130b">REG_XDMAC_CC17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784B8U)</td></tr>
<tr class="memdesc:afa4a11ab35a5a9effa2e00c57a19130b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 17)  <a href="#afa4a11ab35a5a9effa2e00c57a19130b">More...</a><br /></td></tr>
<tr class="separator:afa4a11ab35a5a9effa2e00c57a19130b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe7a63dfbbaec2b59f5db708522fb7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#affe7a63dfbbaec2b59f5db708522fb7a">REG_XDMAC_CDS_MSP17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784BCU)</td></tr>
<tr class="memdesc:affe7a63dfbbaec2b59f5db708522fb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 17)  <a href="#affe7a63dfbbaec2b59f5db708522fb7a">More...</a><br /></td></tr>
<tr class="separator:affe7a63dfbbaec2b59f5db708522fb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e4f139b18e360a008b31eb8e252037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a47e4f139b18e360a008b31eb8e252037">REG_XDMAC_CSUS17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784C0U)</td></tr>
<tr class="memdesc:a47e4f139b18e360a008b31eb8e252037"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 17)  <a href="#a47e4f139b18e360a008b31eb8e252037">More...</a><br /></td></tr>
<tr class="separator:a47e4f139b18e360a008b31eb8e252037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7184fefef0a6c77399230fdbd893cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af7184fefef0a6c77399230fdbd893cde">REG_XDMAC_CDUS17</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784C4U)</td></tr>
<tr class="memdesc:af7184fefef0a6c77399230fdbd893cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 17)  <a href="#af7184fefef0a6c77399230fdbd893cde">More...</a><br /></td></tr>
<tr class="separator:af7184fefef0a6c77399230fdbd893cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eec2b562bbd4bbf069e8ebe4a392a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6eec2b562bbd4bbf069e8ebe4a392a3f">REG_XDMAC_CIE18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400784D0U)</td></tr>
<tr class="memdesc:a6eec2b562bbd4bbf069e8ebe4a392a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 18)  <a href="#a6eec2b562bbd4bbf069e8ebe4a392a3f">More...</a><br /></td></tr>
<tr class="separator:a6eec2b562bbd4bbf069e8ebe4a392a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7361249347acfc28f7eb0634c27c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3e7361249347acfc28f7eb0634c27c94">REG_XDMAC_CID18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400784D4U)</td></tr>
<tr class="memdesc:a3e7361249347acfc28f7eb0634c27c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 18)  <a href="#a3e7361249347acfc28f7eb0634c27c94">More...</a><br /></td></tr>
<tr class="separator:a3e7361249347acfc28f7eb0634c27c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c00f9900e7c1d5868b40f645bfbb4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a2c00f9900e7c1d5868b40f645bfbb4ef">REG_XDMAC_CIM18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400784D8U)</td></tr>
<tr class="memdesc:a2c00f9900e7c1d5868b40f645bfbb4ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 18)  <a href="#a2c00f9900e7c1d5868b40f645bfbb4ef">More...</a><br /></td></tr>
<tr class="separator:a2c00f9900e7c1d5868b40f645bfbb4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771326668a2e354fa32e4dc4c5354860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a771326668a2e354fa32e4dc4c5354860">REG_XDMAC_CIS18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400784DCU)</td></tr>
<tr class="memdesc:a771326668a2e354fa32e4dc4c5354860"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 18)  <a href="#a771326668a2e354fa32e4dc4c5354860">More...</a><br /></td></tr>
<tr class="separator:a771326668a2e354fa32e4dc4c5354860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a1f513053802054f335cd711cdb35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a81a1f513053802054f335cd711cdb35a">REG_XDMAC_CSA18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784E0U)</td></tr>
<tr class="memdesc:a81a1f513053802054f335cd711cdb35a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 18)  <a href="#a81a1f513053802054f335cd711cdb35a">More...</a><br /></td></tr>
<tr class="separator:a81a1f513053802054f335cd711cdb35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a7839fbf96345ffe24fa1b4ecef0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a52a7839fbf96345ffe24fa1b4ecef0e8">REG_XDMAC_CDA18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784E4U)</td></tr>
<tr class="memdesc:a52a7839fbf96345ffe24fa1b4ecef0e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 18)  <a href="#a52a7839fbf96345ffe24fa1b4ecef0e8">More...</a><br /></td></tr>
<tr class="separator:a52a7839fbf96345ffe24fa1b4ecef0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a8dac75788de6d31ebccea2f98eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a83a8dac75788de6d31ebccea2f98eb91">REG_XDMAC_CNDA18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784E8U)</td></tr>
<tr class="memdesc:a83a8dac75788de6d31ebccea2f98eb91"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 18)  <a href="#a83a8dac75788de6d31ebccea2f98eb91">More...</a><br /></td></tr>
<tr class="separator:a83a8dac75788de6d31ebccea2f98eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5156d1b9be51d33874ab6f0d95d7d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac5156d1b9be51d33874ab6f0d95d7d19">REG_XDMAC_CNDC18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784ECU)</td></tr>
<tr class="memdesc:ac5156d1b9be51d33874ab6f0d95d7d19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 18)  <a href="#ac5156d1b9be51d33874ab6f0d95d7d19">More...</a><br /></td></tr>
<tr class="separator:ac5156d1b9be51d33874ab6f0d95d7d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00f7a3fc2808f8e7e4ce91398b963b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad00f7a3fc2808f8e7e4ce91398b963b9">REG_XDMAC_CUBC18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784F0U)</td></tr>
<tr class="memdesc:ad00f7a3fc2808f8e7e4ce91398b963b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 18)  <a href="#ad00f7a3fc2808f8e7e4ce91398b963b9">More...</a><br /></td></tr>
<tr class="separator:ad00f7a3fc2808f8e7e4ce91398b963b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6302fe5cb5e1a72fc74fbb015eb901b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6302fe5cb5e1a72fc74fbb015eb901b1">REG_XDMAC_CBC18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784F4U)</td></tr>
<tr class="memdesc:a6302fe5cb5e1a72fc74fbb015eb901b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 18)  <a href="#a6302fe5cb5e1a72fc74fbb015eb901b1">More...</a><br /></td></tr>
<tr class="separator:a6302fe5cb5e1a72fc74fbb015eb901b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b6186343e45dd117c23facd0d6e799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a83b6186343e45dd117c23facd0d6e799">REG_XDMAC_CC18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784F8U)</td></tr>
<tr class="memdesc:a83b6186343e45dd117c23facd0d6e799"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 18)  <a href="#a83b6186343e45dd117c23facd0d6e799">More...</a><br /></td></tr>
<tr class="separator:a83b6186343e45dd117c23facd0d6e799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a925faf2a6eee08f4646ab02d178ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a62a925faf2a6eee08f4646ab02d178ee">REG_XDMAC_CDS_MSP18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784FCU)</td></tr>
<tr class="memdesc:a62a925faf2a6eee08f4646ab02d178ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 18)  <a href="#a62a925faf2a6eee08f4646ab02d178ee">More...</a><br /></td></tr>
<tr class="separator:a62a925faf2a6eee08f4646ab02d178ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce971e22e9edf3d4103a8ec99769590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3ce971e22e9edf3d4103a8ec99769590">REG_XDMAC_CSUS18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078500U)</td></tr>
<tr class="memdesc:a3ce971e22e9edf3d4103a8ec99769590"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 18)  <a href="#a3ce971e22e9edf3d4103a8ec99769590">More...</a><br /></td></tr>
<tr class="separator:a3ce971e22e9edf3d4103a8ec99769590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee76d391f9e23634a6e7f721221a7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#adee76d391f9e23634a6e7f721221a7a6">REG_XDMAC_CDUS18</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078504U)</td></tr>
<tr class="memdesc:adee76d391f9e23634a6e7f721221a7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 18)  <a href="#adee76d391f9e23634a6e7f721221a7a6">More...</a><br /></td></tr>
<tr class="separator:adee76d391f9e23634a6e7f721221a7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7f749ba167468b1a1f7db8cf7c1f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4c7f749ba167468b1a1f7db8cf7c1f2b">REG_XDMAC_CIE19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078510U)</td></tr>
<tr class="memdesc:a4c7f749ba167468b1a1f7db8cf7c1f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 19)  <a href="#a4c7f749ba167468b1a1f7db8cf7c1f2b">More...</a><br /></td></tr>
<tr class="separator:a4c7f749ba167468b1a1f7db8cf7c1f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7270204d3f2f9435d25dffac8e7416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a5f7270204d3f2f9435d25dffac8e7416">REG_XDMAC_CID19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078514U)</td></tr>
<tr class="memdesc:a5f7270204d3f2f9435d25dffac8e7416"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 19)  <a href="#a5f7270204d3f2f9435d25dffac8e7416">More...</a><br /></td></tr>
<tr class="separator:a5f7270204d3f2f9435d25dffac8e7416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3f596db7dc6ee3ef113cde48262e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6f3f596db7dc6ee3ef113cde48262e1a">REG_XDMAC_CIM19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078518U)</td></tr>
<tr class="memdesc:a6f3f596db7dc6ee3ef113cde48262e1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 19)  <a href="#a6f3f596db7dc6ee3ef113cde48262e1a">More...</a><br /></td></tr>
<tr class="separator:a6f3f596db7dc6ee3ef113cde48262e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6edcd78741fb59bd95ba55ee0c848a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7c6edcd78741fb59bd95ba55ee0c848a">REG_XDMAC_CIS19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007851CU)</td></tr>
<tr class="memdesc:a7c6edcd78741fb59bd95ba55ee0c848a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 19)  <a href="#a7c6edcd78741fb59bd95ba55ee0c848a">More...</a><br /></td></tr>
<tr class="separator:a7c6edcd78741fb59bd95ba55ee0c848a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55ae90550fd3028cd81c71af46afd72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aa55ae90550fd3028cd81c71af46afd72">REG_XDMAC_CSA19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078520U)</td></tr>
<tr class="memdesc:aa55ae90550fd3028cd81c71af46afd72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 19)  <a href="#aa55ae90550fd3028cd81c71af46afd72">More...</a><br /></td></tr>
<tr class="separator:aa55ae90550fd3028cd81c71af46afd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360b47bc0cae04994ce00ac51d219791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a360b47bc0cae04994ce00ac51d219791">REG_XDMAC_CDA19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078524U)</td></tr>
<tr class="memdesc:a360b47bc0cae04994ce00ac51d219791"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 19)  <a href="#a360b47bc0cae04994ce00ac51d219791">More...</a><br /></td></tr>
<tr class="separator:a360b47bc0cae04994ce00ac51d219791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7909820258269b52362903dd4b617b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7909820258269b52362903dd4b617b76">REG_XDMAC_CNDA19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078528U)</td></tr>
<tr class="memdesc:a7909820258269b52362903dd4b617b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 19)  <a href="#a7909820258269b52362903dd4b617b76">More...</a><br /></td></tr>
<tr class="separator:a7909820258269b52362903dd4b617b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83977486b1365394155ea40174f878d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a83977486b1365394155ea40174f878d5">REG_XDMAC_CNDC19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007852CU)</td></tr>
<tr class="memdesc:a83977486b1365394155ea40174f878d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 19)  <a href="#a83977486b1365394155ea40174f878d5">More...</a><br /></td></tr>
<tr class="separator:a83977486b1365394155ea40174f878d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c8f099e95239108879a1cbe05c097f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a85c8f099e95239108879a1cbe05c097f">REG_XDMAC_CUBC19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078530U)</td></tr>
<tr class="memdesc:a85c8f099e95239108879a1cbe05c097f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 19)  <a href="#a85c8f099e95239108879a1cbe05c097f">More...</a><br /></td></tr>
<tr class="separator:a85c8f099e95239108879a1cbe05c097f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b1f37c45121dba190ab9063151bd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a16b1f37c45121dba190ab9063151bd73">REG_XDMAC_CBC19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078534U)</td></tr>
<tr class="memdesc:a16b1f37c45121dba190ab9063151bd73"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 19)  <a href="#a16b1f37c45121dba190ab9063151bd73">More...</a><br /></td></tr>
<tr class="separator:a16b1f37c45121dba190ab9063151bd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ae9f8451e25f351ff26b5cef9f32a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a20ae9f8451e25f351ff26b5cef9f32a4">REG_XDMAC_CC19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078538U)</td></tr>
<tr class="memdesc:a20ae9f8451e25f351ff26b5cef9f32a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 19)  <a href="#a20ae9f8451e25f351ff26b5cef9f32a4">More...</a><br /></td></tr>
<tr class="separator:a20ae9f8451e25f351ff26b5cef9f32a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4430c9f00ef339bab7660dc0cdf633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#acb4430c9f00ef339bab7660dc0cdf633">REG_XDMAC_CDS_MSP19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007853CU)</td></tr>
<tr class="memdesc:acb4430c9f00ef339bab7660dc0cdf633"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 19)  <a href="#acb4430c9f00ef339bab7660dc0cdf633">More...</a><br /></td></tr>
<tr class="separator:acb4430c9f00ef339bab7660dc0cdf633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536b6ca544788e9b6a5f3b46d11ff5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a536b6ca544788e9b6a5f3b46d11ff5a2">REG_XDMAC_CSUS19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078540U)</td></tr>
<tr class="memdesc:a536b6ca544788e9b6a5f3b46d11ff5a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 19)  <a href="#a536b6ca544788e9b6a5f3b46d11ff5a2">More...</a><br /></td></tr>
<tr class="separator:a536b6ca544788e9b6a5f3b46d11ff5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f9ba5994237e560d3f2079032bc2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a96f9ba5994237e560d3f2079032bc2b5">REG_XDMAC_CDUS19</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078544U)</td></tr>
<tr class="memdesc:a96f9ba5994237e560d3f2079032bc2b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 19)  <a href="#a96f9ba5994237e560d3f2079032bc2b5">More...</a><br /></td></tr>
<tr class="separator:a96f9ba5994237e560d3f2079032bc2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38540a5c64c840f0a2d4cb8d4ce6a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af38540a5c64c840f0a2d4cb8d4ce6a77">REG_XDMAC_CIE20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078550U)</td></tr>
<tr class="memdesc:af38540a5c64c840f0a2d4cb8d4ce6a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 20)  <a href="#af38540a5c64c840f0a2d4cb8d4ce6a77">More...</a><br /></td></tr>
<tr class="separator:af38540a5c64c840f0a2d4cb8d4ce6a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ad8a51ba53216d34161c77d22c9746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a95ad8a51ba53216d34161c77d22c9746">REG_XDMAC_CID20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078554U)</td></tr>
<tr class="memdesc:a95ad8a51ba53216d34161c77d22c9746"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 20)  <a href="#a95ad8a51ba53216d34161c77d22c9746">More...</a><br /></td></tr>
<tr class="separator:a95ad8a51ba53216d34161c77d22c9746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372c94bb95614359e68b685f78045e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a372c94bb95614359e68b685f78045e71">REG_XDMAC_CIM20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078558U)</td></tr>
<tr class="memdesc:a372c94bb95614359e68b685f78045e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 20)  <a href="#a372c94bb95614359e68b685f78045e71">More...</a><br /></td></tr>
<tr class="separator:a372c94bb95614359e68b685f78045e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c76acb0517a9236a8623f414554a4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a2c76acb0517a9236a8623f414554a4da">REG_XDMAC_CIS20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007855CU)</td></tr>
<tr class="memdesc:a2c76acb0517a9236a8623f414554a4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 20)  <a href="#a2c76acb0517a9236a8623f414554a4da">More...</a><br /></td></tr>
<tr class="separator:a2c76acb0517a9236a8623f414554a4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68694d5ba931dbf037e02184720a8cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a68694d5ba931dbf037e02184720a8cc4">REG_XDMAC_CSA20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078560U)</td></tr>
<tr class="memdesc:a68694d5ba931dbf037e02184720a8cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 20)  <a href="#a68694d5ba931dbf037e02184720a8cc4">More...</a><br /></td></tr>
<tr class="separator:a68694d5ba931dbf037e02184720a8cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218f66517c29a403b55d044f2b2fb255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a218f66517c29a403b55d044f2b2fb255">REG_XDMAC_CDA20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078564U)</td></tr>
<tr class="memdesc:a218f66517c29a403b55d044f2b2fb255"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 20)  <a href="#a218f66517c29a403b55d044f2b2fb255">More...</a><br /></td></tr>
<tr class="separator:a218f66517c29a403b55d044f2b2fb255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c189ed611dfafdcf94ee2442f5f0266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4c189ed611dfafdcf94ee2442f5f0266">REG_XDMAC_CNDA20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078568U)</td></tr>
<tr class="memdesc:a4c189ed611dfafdcf94ee2442f5f0266"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 20)  <a href="#a4c189ed611dfafdcf94ee2442f5f0266">More...</a><br /></td></tr>
<tr class="separator:a4c189ed611dfafdcf94ee2442f5f0266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518ef9cbec4197d83eb843dd3d632528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a518ef9cbec4197d83eb843dd3d632528">REG_XDMAC_CNDC20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007856CU)</td></tr>
<tr class="memdesc:a518ef9cbec4197d83eb843dd3d632528"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 20)  <a href="#a518ef9cbec4197d83eb843dd3d632528">More...</a><br /></td></tr>
<tr class="separator:a518ef9cbec4197d83eb843dd3d632528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8412fd754b1ba772d672e0f970eaeb82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a8412fd754b1ba772d672e0f970eaeb82">REG_XDMAC_CUBC20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078570U)</td></tr>
<tr class="memdesc:a8412fd754b1ba772d672e0f970eaeb82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 20)  <a href="#a8412fd754b1ba772d672e0f970eaeb82">More...</a><br /></td></tr>
<tr class="separator:a8412fd754b1ba772d672e0f970eaeb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bb4b9a0bc5cc5aecd2d49b16cb3352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab1bb4b9a0bc5cc5aecd2d49b16cb3352">REG_XDMAC_CBC20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078574U)</td></tr>
<tr class="memdesc:ab1bb4b9a0bc5cc5aecd2d49b16cb3352"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 20)  <a href="#ab1bb4b9a0bc5cc5aecd2d49b16cb3352">More...</a><br /></td></tr>
<tr class="separator:ab1bb4b9a0bc5cc5aecd2d49b16cb3352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ccd4535ba106fc93ef05fb9bcaad5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3ccd4535ba106fc93ef05fb9bcaad5a1">REG_XDMAC_CC20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078578U)</td></tr>
<tr class="memdesc:a3ccd4535ba106fc93ef05fb9bcaad5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 20)  <a href="#a3ccd4535ba106fc93ef05fb9bcaad5a1">More...</a><br /></td></tr>
<tr class="separator:a3ccd4535ba106fc93ef05fb9bcaad5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103fbe3fcc5cc85757ab7c9f3728a079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a103fbe3fcc5cc85757ab7c9f3728a079">REG_XDMAC_CDS_MSP20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007857CU)</td></tr>
<tr class="memdesc:a103fbe3fcc5cc85757ab7c9f3728a079"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 20)  <a href="#a103fbe3fcc5cc85757ab7c9f3728a079">More...</a><br /></td></tr>
<tr class="separator:a103fbe3fcc5cc85757ab7c9f3728a079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5de340b7a1f03e3991562b19433edd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab5de340b7a1f03e3991562b19433edd2">REG_XDMAC_CSUS20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078580U)</td></tr>
<tr class="memdesc:ab5de340b7a1f03e3991562b19433edd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 20)  <a href="#ab5de340b7a1f03e3991562b19433edd2">More...</a><br /></td></tr>
<tr class="separator:ab5de340b7a1f03e3991562b19433edd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568c49235922c823a307ad16d8cbc90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a568c49235922c823a307ad16d8cbc90b">REG_XDMAC_CDUS20</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078584U)</td></tr>
<tr class="memdesc:a568c49235922c823a307ad16d8cbc90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 20)  <a href="#a568c49235922c823a307ad16d8cbc90b">More...</a><br /></td></tr>
<tr class="separator:a568c49235922c823a307ad16d8cbc90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934009032d0d278434b1a82a75391dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a934009032d0d278434b1a82a75391dc1">REG_XDMAC_CIE21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078590U)</td></tr>
<tr class="memdesc:a934009032d0d278434b1a82a75391dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 21)  <a href="#a934009032d0d278434b1a82a75391dc1">More...</a><br /></td></tr>
<tr class="separator:a934009032d0d278434b1a82a75391dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ef23484fd46831e303098c17779f35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6ef23484fd46831e303098c17779f35c">REG_XDMAC_CID21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078594U)</td></tr>
<tr class="memdesc:a6ef23484fd46831e303098c17779f35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 21)  <a href="#a6ef23484fd46831e303098c17779f35c">More...</a><br /></td></tr>
<tr class="separator:a6ef23484fd46831e303098c17779f35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a8bae3ca390237b8bf700951ffd590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aa3a8bae3ca390237b8bf700951ffd590">REG_XDMAC_CIM21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078598U)</td></tr>
<tr class="memdesc:aa3a8bae3ca390237b8bf700951ffd590"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 21)  <a href="#aa3a8bae3ca390237b8bf700951ffd590">More...</a><br /></td></tr>
<tr class="separator:aa3a8bae3ca390237b8bf700951ffd590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24f94c71736ceb9bba73f3ea610faca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af24f94c71736ceb9bba73f3ea610faca">REG_XDMAC_CIS21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007859CU)</td></tr>
<tr class="memdesc:af24f94c71736ceb9bba73f3ea610faca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 21)  <a href="#af24f94c71736ceb9bba73f3ea610faca">More...</a><br /></td></tr>
<tr class="separator:af24f94c71736ceb9bba73f3ea610faca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9c4a84b50e42952d232f1591321246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a1a9c4a84b50e42952d232f1591321246">REG_XDMAC_CSA21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785A0U)</td></tr>
<tr class="memdesc:a1a9c4a84b50e42952d232f1591321246"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 21)  <a href="#a1a9c4a84b50e42952d232f1591321246">More...</a><br /></td></tr>
<tr class="separator:a1a9c4a84b50e42952d232f1591321246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf445c5dbf6f7f0c9ebc9d37336c4934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aaf445c5dbf6f7f0c9ebc9d37336c4934">REG_XDMAC_CDA21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785A4U)</td></tr>
<tr class="memdesc:aaf445c5dbf6f7f0c9ebc9d37336c4934"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 21)  <a href="#aaf445c5dbf6f7f0c9ebc9d37336c4934">More...</a><br /></td></tr>
<tr class="separator:aaf445c5dbf6f7f0c9ebc9d37336c4934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b13656f5b32c7e22a78cef5966b6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a57b13656f5b32c7e22a78cef5966b6f8">REG_XDMAC_CNDA21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785A8U)</td></tr>
<tr class="memdesc:a57b13656f5b32c7e22a78cef5966b6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 21)  <a href="#a57b13656f5b32c7e22a78cef5966b6f8">More...</a><br /></td></tr>
<tr class="separator:a57b13656f5b32c7e22a78cef5966b6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f860506be8325ab5024aef6c848fd0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3f860506be8325ab5024aef6c848fd0a">REG_XDMAC_CNDC21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785ACU)</td></tr>
<tr class="memdesc:a3f860506be8325ab5024aef6c848fd0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 21)  <a href="#a3f860506be8325ab5024aef6c848fd0a">More...</a><br /></td></tr>
<tr class="separator:a3f860506be8325ab5024aef6c848fd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56388588718326e033e19d31f277b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac56388588718326e033e19d31f277b1b">REG_XDMAC_CUBC21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785B0U)</td></tr>
<tr class="memdesc:ac56388588718326e033e19d31f277b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 21)  <a href="#ac56388588718326e033e19d31f277b1b">More...</a><br /></td></tr>
<tr class="separator:ac56388588718326e033e19d31f277b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa328eea35e49eeadf7679826f64dc1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aa328eea35e49eeadf7679826f64dc1e1">REG_XDMAC_CBC21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785B4U)</td></tr>
<tr class="memdesc:aa328eea35e49eeadf7679826f64dc1e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 21)  <a href="#aa328eea35e49eeadf7679826f64dc1e1">More...</a><br /></td></tr>
<tr class="separator:aa328eea35e49eeadf7679826f64dc1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b8c5cd461015bba76f415cebfe158f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a04b8c5cd461015bba76f415cebfe158f">REG_XDMAC_CC21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785B8U)</td></tr>
<tr class="memdesc:a04b8c5cd461015bba76f415cebfe158f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 21)  <a href="#a04b8c5cd461015bba76f415cebfe158f">More...</a><br /></td></tr>
<tr class="separator:a04b8c5cd461015bba76f415cebfe158f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac351043f9e84f3f1a09074bb7f7ad065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac351043f9e84f3f1a09074bb7f7ad065">REG_XDMAC_CDS_MSP21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785BCU)</td></tr>
<tr class="memdesc:ac351043f9e84f3f1a09074bb7f7ad065"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 21)  <a href="#ac351043f9e84f3f1a09074bb7f7ad065">More...</a><br /></td></tr>
<tr class="separator:ac351043f9e84f3f1a09074bb7f7ad065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba0bf6068e89bf7b27a030ae38ffcc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a3ba0bf6068e89bf7b27a030ae38ffcc2">REG_XDMAC_CSUS21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785C0U)</td></tr>
<tr class="memdesc:a3ba0bf6068e89bf7b27a030ae38ffcc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 21)  <a href="#a3ba0bf6068e89bf7b27a030ae38ffcc2">More...</a><br /></td></tr>
<tr class="separator:a3ba0bf6068e89bf7b27a030ae38ffcc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1c5f8ed82f11e0af90d57af9c61a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aeb1c5f8ed82f11e0af90d57af9c61a54">REG_XDMAC_CDUS21</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785C4U)</td></tr>
<tr class="memdesc:aeb1c5f8ed82f11e0af90d57af9c61a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 21)  <a href="#aeb1c5f8ed82f11e0af90d57af9c61a54">More...</a><br /></td></tr>
<tr class="separator:aeb1c5f8ed82f11e0af90d57af9c61a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa49b857896c3ba5fef27575b206587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a2aa49b857896c3ba5fef27575b206587">REG_XDMAC_CIE22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400785D0U)</td></tr>
<tr class="memdesc:a2aa49b857896c3ba5fef27575b206587"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 22)  <a href="#a2aa49b857896c3ba5fef27575b206587">More...</a><br /></td></tr>
<tr class="separator:a2aa49b857896c3ba5fef27575b206587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4659868b76685054b66f4209824686d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4659868b76685054b66f4209824686d6">REG_XDMAC_CID22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400785D4U)</td></tr>
<tr class="memdesc:a4659868b76685054b66f4209824686d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 22)  <a href="#a4659868b76685054b66f4209824686d6">More...</a><br /></td></tr>
<tr class="separator:a4659868b76685054b66f4209824686d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7787642cb85ee9b28e0a8d197965c285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a7787642cb85ee9b28e0a8d197965c285">REG_XDMAC_CIM22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400785D8U)</td></tr>
<tr class="memdesc:a7787642cb85ee9b28e0a8d197965c285"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 22)  <a href="#a7787642cb85ee9b28e0a8d197965c285">More...</a><br /></td></tr>
<tr class="separator:a7787642cb85ee9b28e0a8d197965c285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10b9c84417b8abbcc8305252ad2d8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af10b9c84417b8abbcc8305252ad2d8e4">REG_XDMAC_CIS22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400785DCU)</td></tr>
<tr class="memdesc:af10b9c84417b8abbcc8305252ad2d8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 22)  <a href="#af10b9c84417b8abbcc8305252ad2d8e4">More...</a><br /></td></tr>
<tr class="separator:af10b9c84417b8abbcc8305252ad2d8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1b47baeb389af2b15c802c8e236624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aeb1b47baeb389af2b15c802c8e236624">REG_XDMAC_CSA22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785E0U)</td></tr>
<tr class="memdesc:aeb1b47baeb389af2b15c802c8e236624"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 22)  <a href="#aeb1b47baeb389af2b15c802c8e236624">More...</a><br /></td></tr>
<tr class="separator:aeb1b47baeb389af2b15c802c8e236624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39aa2022a0bb549af192bfcda0348d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a39aa2022a0bb549af192bfcda0348d8c">REG_XDMAC_CDA22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785E4U)</td></tr>
<tr class="memdesc:a39aa2022a0bb549af192bfcda0348d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 22)  <a href="#a39aa2022a0bb549af192bfcda0348d8c">More...</a><br /></td></tr>
<tr class="separator:a39aa2022a0bb549af192bfcda0348d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95364c7e992545258b50deacea67029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab95364c7e992545258b50deacea67029">REG_XDMAC_CNDA22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785E8U)</td></tr>
<tr class="memdesc:ab95364c7e992545258b50deacea67029"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 22)  <a href="#ab95364c7e992545258b50deacea67029">More...</a><br /></td></tr>
<tr class="separator:ab95364c7e992545258b50deacea67029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fe26c5ace29c41c55c2c6e3fe17617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a17fe26c5ace29c41c55c2c6e3fe17617">REG_XDMAC_CNDC22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785ECU)</td></tr>
<tr class="memdesc:a17fe26c5ace29c41c55c2c6e3fe17617"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 22)  <a href="#a17fe26c5ace29c41c55c2c6e3fe17617">More...</a><br /></td></tr>
<tr class="separator:a17fe26c5ace29c41c55c2c6e3fe17617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ef8258a18de82f66fd53c8005b2a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a24ef8258a18de82f66fd53c8005b2a27">REG_XDMAC_CUBC22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785F0U)</td></tr>
<tr class="memdesc:a24ef8258a18de82f66fd53c8005b2a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 22)  <a href="#a24ef8258a18de82f66fd53c8005b2a27">More...</a><br /></td></tr>
<tr class="separator:a24ef8258a18de82f66fd53c8005b2a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7bcc67cd619e2e6e240ccef4ae8802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a4c7bcc67cd619e2e6e240ccef4ae8802">REG_XDMAC_CBC22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785F4U)</td></tr>
<tr class="memdesc:a4c7bcc67cd619e2e6e240ccef4ae8802"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 22)  <a href="#a4c7bcc67cd619e2e6e240ccef4ae8802">More...</a><br /></td></tr>
<tr class="separator:a4c7bcc67cd619e2e6e240ccef4ae8802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a054bc186e3a1d397a189094d32f39aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a054bc186e3a1d397a189094d32f39aea">REG_XDMAC_CC22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785F8U)</td></tr>
<tr class="memdesc:a054bc186e3a1d397a189094d32f39aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 22)  <a href="#a054bc186e3a1d397a189094d32f39aea">More...</a><br /></td></tr>
<tr class="separator:a054bc186e3a1d397a189094d32f39aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac934b22fe47e030b576dd80b89dcaa90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac934b22fe47e030b576dd80b89dcaa90">REG_XDMAC_CDS_MSP22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785FCU)</td></tr>
<tr class="memdesc:ac934b22fe47e030b576dd80b89dcaa90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 22)  <a href="#ac934b22fe47e030b576dd80b89dcaa90">More...</a><br /></td></tr>
<tr class="separator:ac934b22fe47e030b576dd80b89dcaa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e850b914e8c98c452caf04c0dd1a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a97e850b914e8c98c452caf04c0dd1a0f">REG_XDMAC_CSUS22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078600U)</td></tr>
<tr class="memdesc:a97e850b914e8c98c452caf04c0dd1a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 22)  <a href="#a97e850b914e8c98c452caf04c0dd1a0f">More...</a><br /></td></tr>
<tr class="separator:a97e850b914e8c98c452caf04c0dd1a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afa9a7dde947627d1122dff1b13fc03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a0afa9a7dde947627d1122dff1b13fc03">REG_XDMAC_CDUS22</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078604U)</td></tr>
<tr class="memdesc:a0afa9a7dde947627d1122dff1b13fc03"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 22)  <a href="#a0afa9a7dde947627d1122dff1b13fc03">More...</a><br /></td></tr>
<tr class="separator:a0afa9a7dde947627d1122dff1b13fc03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25dd668efde4deaacad4350ba1e4f549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a25dd668efde4deaacad4350ba1e4f549">REG_XDMAC_CIE23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078610U)</td></tr>
<tr class="memdesc:a25dd668efde4deaacad4350ba1e4f549"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Enable Register (chid = 23)  <a href="#a25dd668efde4deaacad4350ba1e4f549">More...</a><br /></td></tr>
<tr class="separator:a25dd668efde4deaacad4350ba1e4f549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa175354f9a787157fe4cd308af076121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aa175354f9a787157fe4cd308af076121">REG_XDMAC_CID23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078614U)</td></tr>
<tr class="memdesc:aa175354f9a787157fe4cd308af076121"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Disable Register (chid = 23)  <a href="#aa175354f9a787157fe4cd308af076121">More...</a><br /></td></tr>
<tr class="separator:aa175354f9a787157fe4cd308af076121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeda62eda90de57d6c540210772732e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#afeda62eda90de57d6c540210772732e2">REG_XDMAC_CIM23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078618U)</td></tr>
<tr class="memdesc:afeda62eda90de57d6c540210772732e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Mask Register (chid = 23)  <a href="#afeda62eda90de57d6c540210772732e2">More...</a><br /></td></tr>
<tr class="separator:afeda62eda90de57d6c540210772732e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d48a78aca98c946852e18b5acc012de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a6d48a78aca98c946852e18b5acc012de">REG_XDMAC_CIS23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007861CU)</td></tr>
<tr class="memdesc:a6d48a78aca98c946852e18b5acc012de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Interrupt Status Register (chid = 23)  <a href="#a6d48a78aca98c946852e18b5acc012de">More...</a><br /></td></tr>
<tr class="separator:a6d48a78aca98c946852e18b5acc012de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e74f704b22c91eccbd9ea50dec732d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a12e74f704b22c91eccbd9ea50dec732d">REG_XDMAC_CSA23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078620U)</td></tr>
<tr class="memdesc:a12e74f704b22c91eccbd9ea50dec732d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Address Register (chid = 23)  <a href="#a12e74f704b22c91eccbd9ea50dec732d">More...</a><br /></td></tr>
<tr class="separator:a12e74f704b22c91eccbd9ea50dec732d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d9ea24bf577dc81c39b1dd76caa04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ad0d9ea24bf577dc81c39b1dd76caa04f">REG_XDMAC_CDA23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078624U)</td></tr>
<tr class="memdesc:ad0d9ea24bf577dc81c39b1dd76caa04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Address Register (chid = 23)  <a href="#ad0d9ea24bf577dc81c39b1dd76caa04f">More...</a><br /></td></tr>
<tr class="separator:ad0d9ea24bf577dc81c39b1dd76caa04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32985116914fcc46924ff434530b2816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a32985116914fcc46924ff434530b2816">REG_XDMAC_CNDA23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078628U)</td></tr>
<tr class="memdesc:a32985116914fcc46924ff434530b2816"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Address Register (chid = 23)  <a href="#a32985116914fcc46924ff434530b2816">More...</a><br /></td></tr>
<tr class="separator:a32985116914fcc46924ff434530b2816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6dcc97d06df6a8af4a123b2cde66266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af6dcc97d06df6a8af4a123b2cde66266">REG_XDMAC_CNDC23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007862CU)</td></tr>
<tr class="memdesc:af6dcc97d06df6a8af4a123b2cde66266"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Next Descriptor Control Register (chid = 23)  <a href="#af6dcc97d06df6a8af4a123b2cde66266">More...</a><br /></td></tr>
<tr class="separator:af6dcc97d06df6a8af4a123b2cde66266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426264d00745570d44f70a78f3095665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#a426264d00745570d44f70a78f3095665">REG_XDMAC_CUBC23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078630U)</td></tr>
<tr class="memdesc:a426264d00745570d44f70a78f3095665"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Microblock Control Register (chid = 23)  <a href="#a426264d00745570d44f70a78f3095665">More...</a><br /></td></tr>
<tr class="separator:a426264d00745570d44f70a78f3095665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04f4aa45608cd70ea8e2354ad9c02e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#af04f4aa45608cd70ea8e2354ad9c02e7">REG_XDMAC_CBC23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078634U)</td></tr>
<tr class="memdesc:af04f4aa45608cd70ea8e2354ad9c02e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Block Control Register (chid = 23)  <a href="#af04f4aa45608cd70ea8e2354ad9c02e7">More...</a><br /></td></tr>
<tr class="separator:af04f4aa45608cd70ea8e2354ad9c02e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2baf7906d0fc132b8e18fdca9e4d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#abe2baf7906d0fc132b8e18fdca9e4d1d">REG_XDMAC_CC23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078638U)</td></tr>
<tr class="memdesc:abe2baf7906d0fc132b8e18fdca9e4d1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Configuration Register (chid = 23)  <a href="#abe2baf7906d0fc132b8e18fdca9e4d1d">More...</a><br /></td></tr>
<tr class="separator:abe2baf7906d0fc132b8e18fdca9e4d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2359fe2bf7a4342e86c35f590418f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ac2359fe2bf7a4342e86c35f590418f6d">REG_XDMAC_CDS_MSP23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007863CU)</td></tr>
<tr class="memdesc:ac2359fe2bf7a4342e86c35f590418f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Data Stride Memory Set Pattern (chid = 23)  <a href="#ac2359fe2bf7a4342e86c35f590418f6d">More...</a><br /></td></tr>
<tr class="separator:ac2359fe2bf7a4342e86c35f590418f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27b505a60eba33e548d73fbf2913dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#ab27b505a60eba33e548d73fbf2913dd0">REG_XDMAC_CSUS23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078640U)</td></tr>
<tr class="memdesc:ab27b505a60eba33e548d73fbf2913dd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Source Microblock Stride (chid = 23)  <a href="#ab27b505a60eba33e548d73fbf2913dd0">More...</a><br /></td></tr>
<tr class="separator:ab27b505a60eba33e548d73fbf2913dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8a15b73a76cbedc0fcc54c6db1a63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__xdmac_8h.xhtml#aeb8a15b73a76cbedc0fcc54c6db1a63d">REG_XDMAC_CDUS23</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078644U)</td></tr>
<tr class="memdesc:aeb8a15b73a76cbedc0fcc54c6db1a63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(XDMAC) Channel Destination Microblock Stride (chid = 23)  <a href="#aeb8a15b73a76cbedc0fcc54c6db1a63d">More...</a><br /></td></tr>
<tr class="separator:aeb8a15b73a76cbedc0fcc54c6db1a63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a210dc078969cfb0f8a215362fae03e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210dc078969cfb0f8a215362fae03e47">&sect;&nbsp;</a></span>REG_XDMAC_CBC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078074U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 0) </p>

</div>
</div>
<a id="a504a11598fd771e376743f43ea80c893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a504a11598fd771e376743f43ea80c893">&sect;&nbsp;</a></span>REG_XDMAC_CBC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 1) </p>

</div>
</div>
<a id="a813e37191036e6d9ff57537bbddd715e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813e37191036e6d9ff57537bbddd715e">&sect;&nbsp;</a></span>REG_XDMAC_CBC10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 10) </p>

</div>
</div>
<a id="a468054c0580d2afe472f8b277667a330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468054c0580d2afe472f8b277667a330">&sect;&nbsp;</a></span>REG_XDMAC_CBC11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078334U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 11) </p>

</div>
</div>
<a id="a8f557c7e1b1fc19c5fad2086d3f0904f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f557c7e1b1fc19c5fad2086d3f0904f">&sect;&nbsp;</a></span>REG_XDMAC_CBC12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078374U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 12) </p>

</div>
</div>
<a id="aeafa2049729fa42b4fa60170c0c6e002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeafa2049729fa42b4fa60170c0c6e002">&sect;&nbsp;</a></span>REG_XDMAC_CBC13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 13) </p>

</div>
</div>
<a id="ae2c190f6159569e5c2f1820887284d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c190f6159569e5c2f1820887284d8d">&sect;&nbsp;</a></span>REG_XDMAC_CBC14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 14) </p>

</div>
</div>
<a id="af3f4693b90939eab4f07f5425b675534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f4693b90939eab4f07f5425b675534">&sect;&nbsp;</a></span>REG_XDMAC_CBC15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078434U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 15) </p>

</div>
</div>
<a id="ad0d4697289b4d9237ad7c0324e865602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d4697289b4d9237ad7c0324e865602">&sect;&nbsp;</a></span>REG_XDMAC_CBC16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078474U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 16) </p>

</div>
</div>
<a id="a27222dd8c21196e91e13edafee13d21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27222dd8c21196e91e13edafee13d21f">&sect;&nbsp;</a></span>REG_XDMAC_CBC17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 17) </p>

</div>
</div>
<a id="a6302fe5cb5e1a72fc74fbb015eb901b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6302fe5cb5e1a72fc74fbb015eb901b1">&sect;&nbsp;</a></span>REG_XDMAC_CBC18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 18) </p>

</div>
</div>
<a id="a16b1f37c45121dba190ab9063151bd73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16b1f37c45121dba190ab9063151bd73">&sect;&nbsp;</a></span>REG_XDMAC_CBC19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078534U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 19) </p>

</div>
</div>
<a id="a20311127d258f3acee9babfd7b6c3ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20311127d258f3acee9babfd7b6c3ef2">&sect;&nbsp;</a></span>REG_XDMAC_CBC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 2) </p>

</div>
</div>
<a id="ab1bb4b9a0bc5cc5aecd2d49b16cb3352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bb4b9a0bc5cc5aecd2d49b16cb3352">&sect;&nbsp;</a></span>REG_XDMAC_CBC20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078574U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 20) </p>

</div>
</div>
<a id="aa328eea35e49eeadf7679826f64dc1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa328eea35e49eeadf7679826f64dc1e1">&sect;&nbsp;</a></span>REG_XDMAC_CBC21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 21) </p>

</div>
</div>
<a id="a4c7bcc67cd619e2e6e240ccef4ae8802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7bcc67cd619e2e6e240ccef4ae8802">&sect;&nbsp;</a></span>REG_XDMAC_CBC22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 22) </p>

</div>
</div>
<a id="af04f4aa45608cd70ea8e2354ad9c02e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04f4aa45608cd70ea8e2354ad9c02e7">&sect;&nbsp;</a></span>REG_XDMAC_CBC23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078634U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 23) </p>

</div>
</div>
<a id="a509bb6faf551f654926bd1591b9d3612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a509bb6faf551f654926bd1591b9d3612">&sect;&nbsp;</a></span>REG_XDMAC_CBC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078134U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 3) </p>

</div>
</div>
<a id="a72d263cde1b673e8dab40cb6ed276b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d263cde1b673e8dab40cb6ed276b40">&sect;&nbsp;</a></span>REG_XDMAC_CBC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078174U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 4) </p>

</div>
</div>
<a id="a470c9f775e63efe4670746e0fd46e96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a470c9f775e63efe4670746e0fd46e96c">&sect;&nbsp;</a></span>REG_XDMAC_CBC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 5) </p>

</div>
</div>
<a id="a48fbea364e21631193c61f12bd4ec969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48fbea364e21631193c61f12bd4ec969">&sect;&nbsp;</a></span>REG_XDMAC_CBC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 6) </p>

</div>
</div>
<a id="ae726cff6e0bc56eaec09f598cfa6a090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae726cff6e0bc56eaec09f598cfa6a090">&sect;&nbsp;</a></span>REG_XDMAC_CBC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078234U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 7) </p>

</div>
</div>
<a id="af2b51a20340319cc2de24963726d160a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b51a20340319cc2de24963726d160a">&sect;&nbsp;</a></span>REG_XDMAC_CBC8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078274U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 8) </p>

</div>
</div>
<a id="ac4eea9bbddedbb1afc76c4eb116d68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4eea9bbddedbb1afc76c4eb116d68b1">&sect;&nbsp;</a></span>REG_XDMAC_CBC9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CBC9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Block Control Register (chid = 9) </p>

</div>
</div>
<a id="a2875735d7310038e2594b6d15174b04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2875735d7310038e2594b6d15174b04f">&sect;&nbsp;</a></span>REG_XDMAC_CC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078078U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 0) </p>

</div>
</div>
<a id="a9e7b5c5dc04d502776286fdacba0fe30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7b5c5dc04d502776286fdacba0fe30">&sect;&nbsp;</a></span>REG_XDMAC_CC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 1) </p>

</div>
</div>
<a id="a7e9d29cfa897ec86e8f9e7a4f20381e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9d29cfa897ec86e8f9e7a4f20381e0">&sect;&nbsp;</a></span>REG_XDMAC_CC10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782F8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 10) </p>

</div>
</div>
<a id="a6d0de8ee88ce487525b42c0f321d096e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0de8ee88ce487525b42c0f321d096e">&sect;&nbsp;</a></span>REG_XDMAC_CC11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078338U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 11) </p>

</div>
</div>
<a id="ab22343ef96493eaf1b3989091bb60f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22343ef96493eaf1b3989091bb60f74">&sect;&nbsp;</a></span>REG_XDMAC_CC12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078378U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 12) </p>

</div>
</div>
<a id="a12d912d6f09cb8ebd029728efc13d794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d912d6f09cb8ebd029728efc13d794">&sect;&nbsp;</a></span>REG_XDMAC_CC13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 13) </p>

</div>
</div>
<a id="a7b055147bc3440b70cd7cf2c348bb55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b055147bc3440b70cd7cf2c348bb55d">&sect;&nbsp;</a></span>REG_XDMAC_CC14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783F8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 14) </p>

</div>
</div>
<a id="ae84d0db480850e9de2ff7d5c7bb8bd35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84d0db480850e9de2ff7d5c7bb8bd35">&sect;&nbsp;</a></span>REG_XDMAC_CC15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078438U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 15) </p>

</div>
</div>
<a id="a59491aae25bedda09cc8da434a5aed0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59491aae25bedda09cc8da434a5aed0f">&sect;&nbsp;</a></span>REG_XDMAC_CC16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078478U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 16) </p>

</div>
</div>
<a id="afa4a11ab35a5a9effa2e00c57a19130b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4a11ab35a5a9effa2e00c57a19130b">&sect;&nbsp;</a></span>REG_XDMAC_CC17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 17) </p>

</div>
</div>
<a id="a83b6186343e45dd117c23facd0d6e799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b6186343e45dd117c23facd0d6e799">&sect;&nbsp;</a></span>REG_XDMAC_CC18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784F8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 18) </p>

</div>
</div>
<a id="a20ae9f8451e25f351ff26b5cef9f32a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ae9f8451e25f351ff26b5cef9f32a4">&sect;&nbsp;</a></span>REG_XDMAC_CC19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078538U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 19) </p>

</div>
</div>
<a id="a524883c60fd623984540421ef8f74f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524883c60fd623984540421ef8f74f9e">&sect;&nbsp;</a></span>REG_XDMAC_CC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780F8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 2) </p>

</div>
</div>
<a id="a3ccd4535ba106fc93ef05fb9bcaad5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ccd4535ba106fc93ef05fb9bcaad5a1">&sect;&nbsp;</a></span>REG_XDMAC_CC20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078578U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 20) </p>

</div>
</div>
<a id="a04b8c5cd461015bba76f415cebfe158f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b8c5cd461015bba76f415cebfe158f">&sect;&nbsp;</a></span>REG_XDMAC_CC21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 21) </p>

</div>
</div>
<a id="a054bc186e3a1d397a189094d32f39aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a054bc186e3a1d397a189094d32f39aea">&sect;&nbsp;</a></span>REG_XDMAC_CC22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785F8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 22) </p>

</div>
</div>
<a id="abe2baf7906d0fc132b8e18fdca9e4d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2baf7906d0fc132b8e18fdca9e4d1d">&sect;&nbsp;</a></span>REG_XDMAC_CC23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 23) </p>

</div>
</div>
<a id="ae431d2ccb98d51cf130935ac49058d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae431d2ccb98d51cf130935ac49058d8c">&sect;&nbsp;</a></span>REG_XDMAC_CC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078138U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 3) </p>

</div>
</div>
<a id="acf8f1c9d537b716fa1a11ccc1e1f4d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8f1c9d537b716fa1a11ccc1e1f4d51">&sect;&nbsp;</a></span>REG_XDMAC_CC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078178U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 4) </p>

</div>
</div>
<a id="ace9b44563492a34f60a141f9c9611ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9b44563492a34f60a141f9c9611ee7">&sect;&nbsp;</a></span>REG_XDMAC_CC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 5) </p>

</div>
</div>
<a id="a60a7e41c2a66b8ed8bbf20735529d398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a7e41c2a66b8ed8bbf20735529d398">&sect;&nbsp;</a></span>REG_XDMAC_CC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781F8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 6) </p>

</div>
</div>
<a id="aac55ea2956a9a17b98eb47d1314f5a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac55ea2956a9a17b98eb47d1314f5a27">&sect;&nbsp;</a></span>REG_XDMAC_CC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078238U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 7) </p>

</div>
</div>
<a id="a651d13c22a2808648d31d2db98e79cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651d13c22a2808648d31d2db98e79cdb">&sect;&nbsp;</a></span>REG_XDMAC_CC8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078278U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 8) </p>

</div>
</div>
<a id="a7508f6b35b714c7f20c9c55c5e677a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7508f6b35b714c7f20c9c55c5e677a17">&sect;&nbsp;</a></span>REG_XDMAC_CC9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CC9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Configuration Register (chid = 9) </p>

</div>
</div>
<a id="a64ae65daa1b8dafeca36e6570260ee51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64ae65daa1b8dafeca36e6570260ee51">&sect;&nbsp;</a></span>REG_XDMAC_CDA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 0) </p>

</div>
</div>
<a id="ad5be9c06785287b81d3957ecdcce73c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5be9c06785287b81d3957ecdcce73c2">&sect;&nbsp;</a></span>REG_XDMAC_CDA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 1) </p>

</div>
</div>
<a id="adaa414cff463d593450824b27d3b011a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaa414cff463d593450824b27d3b011a">&sect;&nbsp;</a></span>REG_XDMAC_CDA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 10) </p>

</div>
</div>
<a id="a7cfc98f1273ebd17c49ee86678417c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cfc98f1273ebd17c49ee86678417c62">&sect;&nbsp;</a></span>REG_XDMAC_CDA11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 11) </p>

</div>
</div>
<a id="a9f8c816afe7e7b6b98759a7431ea636b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f8c816afe7e7b6b98759a7431ea636b">&sect;&nbsp;</a></span>REG_XDMAC_CDA12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078364U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 12) </p>

</div>
</div>
<a id="a9fff35ec5c0d80f2ab947d9716f77a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fff35ec5c0d80f2ab947d9716f77a50">&sect;&nbsp;</a></span>REG_XDMAC_CDA13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 13) </p>

</div>
</div>
<a id="a8f982b758360b18a377a7fcc6d60410b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f982b758360b18a377a7fcc6d60410b">&sect;&nbsp;</a></span>REG_XDMAC_CDA14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 14) </p>

</div>
</div>
<a id="a23165373bdd675da01f3eb44efd8fd2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23165373bdd675da01f3eb44efd8fd2a">&sect;&nbsp;</a></span>REG_XDMAC_CDA15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078424U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 15) </p>

</div>
</div>
<a id="a597868093a184d6ed8a13361149ce729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597868093a184d6ed8a13361149ce729">&sect;&nbsp;</a></span>REG_XDMAC_CDA16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078464U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 16) </p>

</div>
</div>
<a id="a876741d84a457247b2ae1473de5cc913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876741d84a457247b2ae1473de5cc913">&sect;&nbsp;</a></span>REG_XDMAC_CDA17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 17) </p>

</div>
</div>
<a id="a52a7839fbf96345ffe24fa1b4ecef0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a7839fbf96345ffe24fa1b4ecef0e8">&sect;&nbsp;</a></span>REG_XDMAC_CDA18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 18) </p>

</div>
</div>
<a id="a360b47bc0cae04994ce00ac51d219791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360b47bc0cae04994ce00ac51d219791">&sect;&nbsp;</a></span>REG_XDMAC_CDA19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078524U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 19) </p>

</div>
</div>
<a id="a4914c00b489e72ad55d0660d083bf094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4914c00b489e72ad55d0660d083bf094">&sect;&nbsp;</a></span>REG_XDMAC_CDA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 2) </p>

</div>
</div>
<a id="a218f66517c29a403b55d044f2b2fb255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218f66517c29a403b55d044f2b2fb255">&sect;&nbsp;</a></span>REG_XDMAC_CDA20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078564U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 20) </p>

</div>
</div>
<a id="aaf445c5dbf6f7f0c9ebc9d37336c4934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf445c5dbf6f7f0c9ebc9d37336c4934">&sect;&nbsp;</a></span>REG_XDMAC_CDA21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 21) </p>

</div>
</div>
<a id="a39aa2022a0bb549af192bfcda0348d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39aa2022a0bb549af192bfcda0348d8c">&sect;&nbsp;</a></span>REG_XDMAC_CDA22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 22) </p>

</div>
</div>
<a id="ad0d9ea24bf577dc81c39b1dd76caa04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d9ea24bf577dc81c39b1dd76caa04f">&sect;&nbsp;</a></span>REG_XDMAC_CDA23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 23) </p>

</div>
</div>
<a id="a5879f4b86f79b9bd909485ee96884bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5879f4b86f79b9bd909485ee96884bc4">&sect;&nbsp;</a></span>REG_XDMAC_CDA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 3) </p>

</div>
</div>
<a id="aba16a969885c77263354e06f97befdcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba16a969885c77263354e06f97befdcb">&sect;&nbsp;</a></span>REG_XDMAC_CDA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078164U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 4) </p>

</div>
</div>
<a id="a49da8260f0af86cf8bd167a5b371feca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49da8260f0af86cf8bd167a5b371feca">&sect;&nbsp;</a></span>REG_XDMAC_CDA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 5) </p>

</div>
</div>
<a id="a6d6e9c5f6f55081d8586911e15724efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6e9c5f6f55081d8586911e15724efc">&sect;&nbsp;</a></span>REG_XDMAC_CDA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 6) </p>

</div>
</div>
<a id="acadbe6ac8fdc592bdf259b33148fc19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acadbe6ac8fdc592bdf259b33148fc19f">&sect;&nbsp;</a></span>REG_XDMAC_CDA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 7) </p>

</div>
</div>
<a id="abc2cc226ea51e4ffec4fb96f8d104c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2cc226ea51e4ffec4fb96f8d104c20">&sect;&nbsp;</a></span>REG_XDMAC_CDA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078264U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 8) </p>

</div>
</div>
<a id="aff8dea2db68238342f07edcddf480af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8dea2db68238342f07edcddf480af8">&sect;&nbsp;</a></span>REG_XDMAC_CDA9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDA9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Address Register (chid = 9) </p>

</div>
</div>
<a id="ad2b78a57a63329ce4781c15a7950a845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b78a57a63329ce4781c15a7950a845">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007807CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 0) </p>

</div>
</div>
<a id="a03eb8a72f54440b07afb4d748115217d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03eb8a72f54440b07afb4d748115217d">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 1) </p>

</div>
</div>
<a id="a07864931774783ec3df71a626a423047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07864931774783ec3df71a626a423047">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 10) </p>

</div>
</div>
<a id="a914ae52040fe340538b736a69af5aa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a914ae52040fe340538b736a69af5aa43">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007833CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 11) </p>

</div>
</div>
<a id="a9e33a226ee6e5ac54151710168bc4cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e33a226ee6e5ac54151710168bc4cab">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007837CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 12) </p>

</div>
</div>
<a id="a72b24dae5c55aba17c98f89e35d83931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b24dae5c55aba17c98f89e35d83931">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 13) </p>

</div>
</div>
<a id="a6517774cdf0b26a6a187b03f9efb2e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6517774cdf0b26a6a187b03f9efb2e56">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 14) </p>

</div>
</div>
<a id="a7546ae19a7d42b940eb4902e77b11dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7546ae19a7d42b940eb4902e77b11dec">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007843CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 15) </p>

</div>
</div>
<a id="aa6e761a8c920f3eee350c182c51ec985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e761a8c920f3eee350c182c51ec985">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007847CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 16) </p>

</div>
</div>
<a id="affe7a63dfbbaec2b59f5db708522fb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe7a63dfbbaec2b59f5db708522fb7a">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 17) </p>

</div>
</div>
<a id="a62a925faf2a6eee08f4646ab02d178ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62a925faf2a6eee08f4646ab02d178ee">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 18) </p>

</div>
</div>
<a id="acb4430c9f00ef339bab7660dc0cdf633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4430c9f00ef339bab7660dc0cdf633">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007853CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 19) </p>

</div>
</div>
<a id="ad9db0905dd2979e9de8ed1f66180deb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9db0905dd2979e9de8ed1f66180deb8">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 2) </p>

</div>
</div>
<a id="a103fbe3fcc5cc85757ab7c9f3728a079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a103fbe3fcc5cc85757ab7c9f3728a079">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007857CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 20) </p>

</div>
</div>
<a id="ac351043f9e84f3f1a09074bb7f7ad065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac351043f9e84f3f1a09074bb7f7ad065">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 21) </p>

</div>
</div>
<a id="ac934b22fe47e030b576dd80b89dcaa90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac934b22fe47e030b576dd80b89dcaa90">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 22) </p>

</div>
</div>
<a id="ac2359fe2bf7a4342e86c35f590418f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2359fe2bf7a4342e86c35f590418f6d">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007863CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 23) </p>

</div>
</div>
<a id="a69565148ab42692e74f47248051f7a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69565148ab42692e74f47248051f7a56">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007813CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 3) </p>

</div>
</div>
<a id="a201cc3ed84c9c5aefd315e490dab9a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201cc3ed84c9c5aefd315e490dab9a6a">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007817CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 4) </p>

</div>
</div>
<a id="a91c5625cfff9e6286b7065ecacf60dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91c5625cfff9e6286b7065ecacf60dbf">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 5) </p>

</div>
</div>
<a id="a93b53db20c31bdf0a9455db0b6147e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b53db20c31bdf0a9455db0b6147e1f">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 6) </p>

</div>
</div>
<a id="a25ad1a75724e5806e789e583a54f9819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ad1a75724e5806e789e583a54f9819">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007823CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 7) </p>

</div>
</div>
<a id="a9037d5058db1c864c811423c28817373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9037d5058db1c864c811423c28817373">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007827CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 8) </p>

</div>
</div>
<a id="aca6724babace797e545ff54bb688fc74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca6724babace797e545ff54bb688fc74">&sect;&nbsp;</a></span>REG_XDMAC_CDS_MSP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDS_MSP9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Data Stride Memory Set Pattern (chid = 9) </p>

</div>
</div>
<a id="a3232cce3b1259597ab81381a59539e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3232cce3b1259597ab81381a59539e08">&sect;&nbsp;</a></span>REG_XDMAC_CDUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 0) </p>

</div>
</div>
<a id="a82059a63add148d9f7031a3d434d5c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82059a63add148d9f7031a3d434d5c71">&sect;&nbsp;</a></span>REG_XDMAC_CDUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 1) </p>

</div>
</div>
<a id="aaeb955d5c3d8541433d7bc5caa45a655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb955d5c3d8541433d7bc5caa45a655">&sect;&nbsp;</a></span>REG_XDMAC_CDUS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078304U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 10) </p>

</div>
</div>
<a id="a3f9e7b053501407480fd2c2e78347ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f9e7b053501407480fd2c2e78347ffe">&sect;&nbsp;</a></span>REG_XDMAC_CDUS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078344U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 11) </p>

</div>
</div>
<a id="a0c6dd69891fb5b066ddfb01274162f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6dd69891fb5b066ddfb01274162f94">&sect;&nbsp;</a></span>REG_XDMAC_CDUS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078384U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 12) </p>

</div>
</div>
<a id="a3783bfeae46332a3818df7216e76c6ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3783bfeae46332a3818df7216e76c6ba">&sect;&nbsp;</a></span>REG_XDMAC_CDUS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 13) </p>

</div>
</div>
<a id="a32cc4fb5138ef1ff0883a4ae6c9a6ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32cc4fb5138ef1ff0883a4ae6c9a6ba9">&sect;&nbsp;</a></span>REG_XDMAC_CDUS14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 14) </p>

</div>
</div>
<a id="ac1fe8309013b4991e48f5e06b989fb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1fe8309013b4991e48f5e06b989fb9d">&sect;&nbsp;</a></span>REG_XDMAC_CDUS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078444U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 15) </p>

</div>
</div>
<a id="aec4677aabf6949d24a9b1a103c36c8fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4677aabf6949d24a9b1a103c36c8fb">&sect;&nbsp;</a></span>REG_XDMAC_CDUS16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078484U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 16) </p>

</div>
</div>
<a id="af7184fefef0a6c77399230fdbd893cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7184fefef0a6c77399230fdbd893cde">&sect;&nbsp;</a></span>REG_XDMAC_CDUS17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 17) </p>

</div>
</div>
<a id="adee76d391f9e23634a6e7f721221a7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee76d391f9e23634a6e7f721221a7a6">&sect;&nbsp;</a></span>REG_XDMAC_CDUS18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078504U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 18) </p>

</div>
</div>
<a id="a96f9ba5994237e560d3f2079032bc2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f9ba5994237e560d3f2079032bc2b5">&sect;&nbsp;</a></span>REG_XDMAC_CDUS19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078544U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 19) </p>

</div>
</div>
<a id="a929686d30d2fd681d67622e520e71762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a929686d30d2fd681d67622e520e71762">&sect;&nbsp;</a></span>REG_XDMAC_CDUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 2) </p>

</div>
</div>
<a id="a568c49235922c823a307ad16d8cbc90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a568c49235922c823a307ad16d8cbc90b">&sect;&nbsp;</a></span>REG_XDMAC_CDUS20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078584U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 20) </p>

</div>
</div>
<a id="aeb1c5f8ed82f11e0af90d57af9c61a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1c5f8ed82f11e0af90d57af9c61a54">&sect;&nbsp;</a></span>REG_XDMAC_CDUS21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 21) </p>

</div>
</div>
<a id="a0afa9a7dde947627d1122dff1b13fc03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0afa9a7dde947627d1122dff1b13fc03">&sect;&nbsp;</a></span>REG_XDMAC_CDUS22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 22) </p>

</div>
</div>
<a id="aeb8a15b73a76cbedc0fcc54c6db1a63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8a15b73a76cbedc0fcc54c6db1a63d">&sect;&nbsp;</a></span>REG_XDMAC_CDUS23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078644U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 23) </p>

</div>
</div>
<a id="ae7e989df1b7b0521f478ef1f0b552104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e989df1b7b0521f478ef1f0b552104">&sect;&nbsp;</a></span>REG_XDMAC_CDUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078144U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 3) </p>

</div>
</div>
<a id="a7e4550d2350373fd093438bb73e36dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e4550d2350373fd093438bb73e36dcd">&sect;&nbsp;</a></span>REG_XDMAC_CDUS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078184U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 4) </p>

</div>
</div>
<a id="a04326ff71bc7b8cb29101f9d5eefdafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04326ff71bc7b8cb29101f9d5eefdafa">&sect;&nbsp;</a></span>REG_XDMAC_CDUS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 5) </p>

</div>
</div>
<a id="a1032311b5c7c1e8035555f4408177e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1032311b5c7c1e8035555f4408177e10">&sect;&nbsp;</a></span>REG_XDMAC_CDUS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 6) </p>

</div>
</div>
<a id="adabdadb4d285d0bc383e237d7a274fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabdadb4d285d0bc383e237d7a274fd5">&sect;&nbsp;</a></span>REG_XDMAC_CDUS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 7) </p>

</div>
</div>
<a id="a564537e22836b3a2a45a9d72eba46dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564537e22836b3a2a45a9d72eba46dfc">&sect;&nbsp;</a></span>REG_XDMAC_CDUS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078284U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 8) </p>

</div>
</div>
<a id="a785aeeff8e7460cc627434910b8ea355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a785aeeff8e7460cc627434910b8ea355">&sect;&nbsp;</a></span>REG_XDMAC_CDUS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CDUS9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Destination Microblock Stride (chid = 9) </p>

</div>
</div>
<a id="a206a80b151574fdafd17f24eda75d709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206a80b151574fdafd17f24eda75d709">&sect;&nbsp;</a></span>REG_XDMAC_CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 0) </p>

</div>
</div>
<a id="ad150c3f39d8fe94d5ca0cac0763a4520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad150c3f39d8fe94d5ca0cac0763a4520">&sect;&nbsp;</a></span>REG_XDMAC_CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 1) </p>

</div>
</div>
<a id="a863760556613fba1e73073526dcd20ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863760556613fba1e73073526dcd20ba">&sect;&nbsp;</a></span>REG_XDMAC_CID10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400782D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 10) </p>

</div>
</div>
<a id="a699637806dde8bcf5677551cce84d55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699637806dde8bcf5677551cce84d55c">&sect;&nbsp;</a></span>REG_XDMAC_CID11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 11) </p>

</div>
</div>
<a id="ae6b3e92244770eb27b46e7e74aac0e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b3e92244770eb27b46e7e74aac0e62">&sect;&nbsp;</a></span>REG_XDMAC_CID12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078354U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 12) </p>

</div>
</div>
<a id="afa1570c173f56785d876c4f0819abfa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa1570c173f56785d876c4f0819abfa1">&sect;&nbsp;</a></span>REG_XDMAC_CID13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078394U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 13) </p>

</div>
</div>
<a id="aab4c99af88b2efb246cc7fee6213979b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4c99af88b2efb246cc7fee6213979b">&sect;&nbsp;</a></span>REG_XDMAC_CID14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400783D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 14) </p>

</div>
</div>
<a id="a27b555a178a03ac2719f75f6f9767b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b555a178a03ac2719f75f6f9767b79">&sect;&nbsp;</a></span>REG_XDMAC_CID15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 15) </p>

</div>
</div>
<a id="a2c4c556ec3fd4e9426ed241da53fbffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4c556ec3fd4e9426ed241da53fbffc">&sect;&nbsp;</a></span>REG_XDMAC_CID16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078454U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 16) </p>

</div>
</div>
<a id="a6eee56dc66a663db43371365a336ea92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee56dc66a663db43371365a336ea92">&sect;&nbsp;</a></span>REG_XDMAC_CID17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078494U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 17) </p>

</div>
</div>
<a id="a3e7361249347acfc28f7eb0634c27c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e7361249347acfc28f7eb0634c27c94">&sect;&nbsp;</a></span>REG_XDMAC_CID18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400784D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 18) </p>

</div>
</div>
<a id="a5f7270204d3f2f9435d25dffac8e7416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7270204d3f2f9435d25dffac8e7416">&sect;&nbsp;</a></span>REG_XDMAC_CID19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078514U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 19) </p>

</div>
</div>
<a id="a6c63655b80eb626a67072b3af41d7f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c63655b80eb626a67072b3af41d7f7d">&sect;&nbsp;</a></span>REG_XDMAC_CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400780D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 2) </p>

</div>
</div>
<a id="a95ad8a51ba53216d34161c77d22c9746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ad8a51ba53216d34161c77d22c9746">&sect;&nbsp;</a></span>REG_XDMAC_CID20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078554U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 20) </p>

</div>
</div>
<a id="a6ef23484fd46831e303098c17779f35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef23484fd46831e303098c17779f35c">&sect;&nbsp;</a></span>REG_XDMAC_CID21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078594U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 21) </p>

</div>
</div>
<a id="a4659868b76685054b66f4209824686d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4659868b76685054b66f4209824686d6">&sect;&nbsp;</a></span>REG_XDMAC_CID22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400785D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 22) </p>

</div>
</div>
<a id="aa175354f9a787157fe4cd308af076121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa175354f9a787157fe4cd308af076121">&sect;&nbsp;</a></span>REG_XDMAC_CID23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078614U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 23) </p>

</div>
</div>
<a id="a2371fd332c58a02be3e4963aceb3b5ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2371fd332c58a02be3e4963aceb3b5ce">&sect;&nbsp;</a></span>REG_XDMAC_CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 3) </p>

</div>
</div>
<a id="a72a4c6f67c3fc8423482bb8dda7a2e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72a4c6f67c3fc8423482bb8dda7a2e46">&sect;&nbsp;</a></span>REG_XDMAC_CID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078154U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 4) </p>

</div>
</div>
<a id="a7129e275727fc4aa8cd1ec39f8de3a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7129e275727fc4aa8cd1ec39f8de3a15">&sect;&nbsp;</a></span>REG_XDMAC_CID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078194U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 5) </p>

</div>
</div>
<a id="af3835a4d9fd533868b2376c19e45adc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3835a4d9fd533868b2376c19e45adc8">&sect;&nbsp;</a></span>REG_XDMAC_CID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400781D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 6) </p>

</div>
</div>
<a id="aeff9b98832a23e3dba06ce5243cda3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff9b98832a23e3dba06ce5243cda3e9">&sect;&nbsp;</a></span>REG_XDMAC_CID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 7) </p>

</div>
</div>
<a id="a3d7ecac3877894036310c58aff636f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d7ecac3877894036310c58aff636f78">&sect;&nbsp;</a></span>REG_XDMAC_CID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 8) </p>

</div>
</div>
<a id="a405b371481e015daad6acbbea7400eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405b371481e015daad6acbbea7400eb3">&sect;&nbsp;</a></span>REG_XDMAC_CID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CID9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078294U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Disable Register (chid = 9) </p>

</div>
</div>
<a id="a1153b0b47b33db682ea0ce6438f2b841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1153b0b47b33db682ea0ce6438f2b841">&sect;&nbsp;</a></span>REG_XDMAC_CIE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 0) </p>

</div>
</div>
<a id="a4599da4ca6e4c2af0b62d92e829df8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4599da4ca6e4c2af0b62d92e829df8b8">&sect;&nbsp;</a></span>REG_XDMAC_CIE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078090U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 1) </p>

</div>
</div>
<a id="a1810b68ce417a94db774ca13ac70731b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1810b68ce417a94db774ca13ac70731b">&sect;&nbsp;</a></span>REG_XDMAC_CIE10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400782D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 10) </p>

</div>
</div>
<a id="aa83bc61d1515eade142632afc4fae92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83bc61d1515eade142632afc4fae92b">&sect;&nbsp;</a></span>REG_XDMAC_CIE11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 11) </p>

</div>
</div>
<a id="a1cc8e81c66c21dba054328bf4d28ec0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc8e81c66c21dba054328bf4d28ec0f">&sect;&nbsp;</a></span>REG_XDMAC_CIE12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078350U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 12) </p>

</div>
</div>
<a id="aaaa61fc839748963107700588bc265fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa61fc839748963107700588bc265fb">&sect;&nbsp;</a></span>REG_XDMAC_CIE13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078390U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 13) </p>

</div>
</div>
<a id="a51ee139f081aedf2c60e9065f6498705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ee139f081aedf2c60e9065f6498705">&sect;&nbsp;</a></span>REG_XDMAC_CIE14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400783D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 14) </p>

</div>
</div>
<a id="a57cb53773abf5abf4bacf3204a360ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57cb53773abf5abf4bacf3204a360ede">&sect;&nbsp;</a></span>REG_XDMAC_CIE15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 15) </p>

</div>
</div>
<a id="ab7bf4cf7d7a46d6800f5e6790e55661a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7bf4cf7d7a46d6800f5e6790e55661a">&sect;&nbsp;</a></span>REG_XDMAC_CIE16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078450U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 16) </p>

</div>
</div>
<a id="a5e868d8474841c5ba62f80010509761a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e868d8474841c5ba62f80010509761a">&sect;&nbsp;</a></span>REG_XDMAC_CIE17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078490U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 17) </p>

</div>
</div>
<a id="a6eec2b562bbd4bbf069e8ebe4a392a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eec2b562bbd4bbf069e8ebe4a392a3f">&sect;&nbsp;</a></span>REG_XDMAC_CIE18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400784D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 18) </p>

</div>
</div>
<a id="a4c7f749ba167468b1a1f7db8cf7c1f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7f749ba167468b1a1f7db8cf7c1f2b">&sect;&nbsp;</a></span>REG_XDMAC_CIE19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078510U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 19) </p>

</div>
</div>
<a id="a94db8faaf7d6c8838e7397544d55ce07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94db8faaf7d6c8838e7397544d55ce07">&sect;&nbsp;</a></span>REG_XDMAC_CIE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400780D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 2) </p>

</div>
</div>
<a id="af38540a5c64c840f0a2d4cb8d4ce6a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af38540a5c64c840f0a2d4cb8d4ce6a77">&sect;&nbsp;</a></span>REG_XDMAC_CIE20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078550U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 20) </p>

</div>
</div>
<a id="a934009032d0d278434b1a82a75391dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a934009032d0d278434b1a82a75391dc1">&sect;&nbsp;</a></span>REG_XDMAC_CIE21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078590U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 21) </p>

</div>
</div>
<a id="a2aa49b857896c3ba5fef27575b206587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa49b857896c3ba5fef27575b206587">&sect;&nbsp;</a></span>REG_XDMAC_CIE22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400785D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 22) </p>

</div>
</div>
<a id="a25dd668efde4deaacad4350ba1e4f549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25dd668efde4deaacad4350ba1e4f549">&sect;&nbsp;</a></span>REG_XDMAC_CIE23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 23) </p>

</div>
</div>
<a id="a1ab1c81ca898b0eadd0934f5d631256b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab1c81ca898b0eadd0934f5d631256b">&sect;&nbsp;</a></span>REG_XDMAC_CIE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 3) </p>

</div>
</div>
<a id="a90ebd4cb6336035c76a4923c3089f279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ebd4cb6336035c76a4923c3089f279">&sect;&nbsp;</a></span>REG_XDMAC_CIE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078150U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 4) </p>

</div>
</div>
<a id="a54cd46c62a542a44c823cf572568eb55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54cd46c62a542a44c823cf572568eb55">&sect;&nbsp;</a></span>REG_XDMAC_CIE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078190U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 5) </p>

</div>
</div>
<a id="af1978e0d14c5b9316d7fa2eebc49d460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1978e0d14c5b9316d7fa2eebc49d460">&sect;&nbsp;</a></span>REG_XDMAC_CIE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400781D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 6) </p>

</div>
</div>
<a id="a9e83c34ab8c6da944d4613523854b349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e83c34ab8c6da944d4613523854b349">&sect;&nbsp;</a></span>REG_XDMAC_CIE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 7) </p>

</div>
</div>
<a id="ad101ae300eebefaeecec7d645ec2a30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad101ae300eebefaeecec7d645ec2a30a">&sect;&nbsp;</a></span>REG_XDMAC_CIE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078250U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 8) </p>

</div>
</div>
<a id="af7a9e5d9b6cc38969084339df2fe94f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a9e5d9b6cc38969084339df2fe94f8">&sect;&nbsp;</a></span>REG_XDMAC_CIE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIE9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Enable Register (chid = 9) </p>

</div>
</div>
<a id="a7aa9cae63f5c59b75830cb0f7d4a538d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa9cae63f5c59b75830cb0f7d4a538d">&sect;&nbsp;</a></span>REG_XDMAC_CIM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 0) </p>

</div>
</div>
<a id="a2e4d800fca1cb0f840070d493279b9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4d800fca1cb0f840070d493279b9be">&sect;&nbsp;</a></span>REG_XDMAC_CIM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078098U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 1) </p>

</div>
</div>
<a id="ad3655321296d7a9ada808b97ac46127e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3655321296d7a9ada808b97ac46127e">&sect;&nbsp;</a></span>REG_XDMAC_CIM10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400782D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 10) </p>

</div>
</div>
<a id="ad2de25a9ed2826b74648ff74eb3fce4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2de25a9ed2826b74648ff74eb3fce4f">&sect;&nbsp;</a></span>REG_XDMAC_CIM11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 11) </p>

</div>
</div>
<a id="a128cdbd629876ddcdd9de94adedb6775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128cdbd629876ddcdd9de94adedb6775">&sect;&nbsp;</a></span>REG_XDMAC_CIM12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078358U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 12) </p>

</div>
</div>
<a id="aac66c35a09ac9bc727b79e0defa6a7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac66c35a09ac9bc727b79e0defa6a7e9">&sect;&nbsp;</a></span>REG_XDMAC_CIM13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078398U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 13) </p>

</div>
</div>
<a id="ae352bad61b02ab6b9bd15924fa68cc2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae352bad61b02ab6b9bd15924fa68cc2b">&sect;&nbsp;</a></span>REG_XDMAC_CIM14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400783D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 14) </p>

</div>
</div>
<a id="a10e80031dd1383b76a22d29800b61ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e80031dd1383b76a22d29800b61ec5">&sect;&nbsp;</a></span>REG_XDMAC_CIM15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 15) </p>

</div>
</div>
<a id="ad625fb5d5dae2c214bdb1b2893a8c863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad625fb5d5dae2c214bdb1b2893a8c863">&sect;&nbsp;</a></span>REG_XDMAC_CIM16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078458U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 16) </p>

</div>
</div>
<a id="a524b6f35ebf804ea7273dcb812b3cb47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524b6f35ebf804ea7273dcb812b3cb47">&sect;&nbsp;</a></span>REG_XDMAC_CIM17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078498U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 17) </p>

</div>
</div>
<a id="a2c00f9900e7c1d5868b40f645bfbb4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c00f9900e7c1d5868b40f645bfbb4ef">&sect;&nbsp;</a></span>REG_XDMAC_CIM18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400784D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 18) </p>

</div>
</div>
<a id="a6f3f596db7dc6ee3ef113cde48262e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3f596db7dc6ee3ef113cde48262e1a">&sect;&nbsp;</a></span>REG_XDMAC_CIM19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078518U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 19) </p>

</div>
</div>
<a id="aba085b7b61360fd173c4ac7d485a72d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba085b7b61360fd173c4ac7d485a72d3">&sect;&nbsp;</a></span>REG_XDMAC_CIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400780D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 2) </p>

</div>
</div>
<a id="a372c94bb95614359e68b685f78045e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372c94bb95614359e68b685f78045e71">&sect;&nbsp;</a></span>REG_XDMAC_CIM20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078558U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 20) </p>

</div>
</div>
<a id="aa3a8bae3ca390237b8bf700951ffd590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a8bae3ca390237b8bf700951ffd590">&sect;&nbsp;</a></span>REG_XDMAC_CIM21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078598U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 21) </p>

</div>
</div>
<a id="a7787642cb85ee9b28e0a8d197965c285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7787642cb85ee9b28e0a8d197965c285">&sect;&nbsp;</a></span>REG_XDMAC_CIM22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400785D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 22) </p>

</div>
</div>
<a id="afeda62eda90de57d6c540210772732e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeda62eda90de57d6c540210772732e2">&sect;&nbsp;</a></span>REG_XDMAC_CIM23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078618U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 23) </p>

</div>
</div>
<a id="aaada950dd059f22a8d2d5e277c4b780b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaada950dd059f22a8d2d5e277c4b780b">&sect;&nbsp;</a></span>REG_XDMAC_CIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 3) </p>

</div>
</div>
<a id="abd0a27964b233a8fdbbeda83652a40d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd0a27964b233a8fdbbeda83652a40d0">&sect;&nbsp;</a></span>REG_XDMAC_CIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078158U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 4) </p>

</div>
</div>
<a id="aaa1795880cbd75fcdae8057911633746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa1795880cbd75fcdae8057911633746">&sect;&nbsp;</a></span>REG_XDMAC_CIM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078198U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 5) </p>

</div>
</div>
<a id="a949691356b4c11031a59592c028017f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949691356b4c11031a59592c028017f0">&sect;&nbsp;</a></span>REG_XDMAC_CIM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400781D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 6) </p>

</div>
</div>
<a id="a7e0c2a9742148b09e638498bc12c436f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e0c2a9742148b09e638498bc12c436f">&sect;&nbsp;</a></span>REG_XDMAC_CIM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 7) </p>

</div>
</div>
<a id="a394832b9cf86f88474a8d3b1e2b15cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a394832b9cf86f88474a8d3b1e2b15cb4">&sect;&nbsp;</a></span>REG_XDMAC_CIM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 8) </p>

</div>
</div>
<a id="a09df355c701230b27043c7113d1c9d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09df355c701230b27043c7113d1c9d77">&sect;&nbsp;</a></span>REG_XDMAC_CIM9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIM9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078298U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Mask Register (chid = 9) </p>

</div>
</div>
<a id="a1fa3021b577bec8b9b8ad1d2a83f29b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa3021b577bec8b9b8ad1d2a83f29b0">&sect;&nbsp;</a></span>REG_XDMAC_CIS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007805CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 0) </p>

</div>
</div>
<a id="a15cf59fc18f1a69023b09e97741c2a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15cf59fc18f1a69023b09e97741c2a63">&sect;&nbsp;</a></span>REG_XDMAC_CIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007809CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 1) </p>

</div>
</div>
<a id="a5e0d67fd073a0f7a2ee521457245c9dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e0d67fd073a0f7a2ee521457245c9dc">&sect;&nbsp;</a></span>REG_XDMAC_CIS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400782DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 10) </p>

</div>
</div>
<a id="a0d1ae84afcd192d5861350f6688712b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1ae84afcd192d5861350f6688712b8">&sect;&nbsp;</a></span>REG_XDMAC_CIS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007831CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 11) </p>

</div>
</div>
<a id="a8cc42e2843468912c921f27449a23c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc42e2843468912c921f27449a23c0c">&sect;&nbsp;</a></span>REG_XDMAC_CIS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007835CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 12) </p>

</div>
</div>
<a id="aa30762e82340f7d9b62f7f13ae28df66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30762e82340f7d9b62f7f13ae28df66">&sect;&nbsp;</a></span>REG_XDMAC_CIS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007839CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 13) </p>

</div>
</div>
<a id="a34e27cf538040296d9a5e7a1d9313e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e27cf538040296d9a5e7a1d9313e8d">&sect;&nbsp;</a></span>REG_XDMAC_CIS14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400783DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 14) </p>

</div>
</div>
<a id="a003c050e912ac4e4e5d027fbef15b888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003c050e912ac4e4e5d027fbef15b888">&sect;&nbsp;</a></span>REG_XDMAC_CIS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007841CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 15) </p>

</div>
</div>
<a id="a0f5a1512ed1d27974312c412d4f28767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f5a1512ed1d27974312c412d4f28767">&sect;&nbsp;</a></span>REG_XDMAC_CIS16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007845CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 16) </p>

</div>
</div>
<a id="af67ca7fcfd1055c4dbbcc2b91be014a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af67ca7fcfd1055c4dbbcc2b91be014a5">&sect;&nbsp;</a></span>REG_XDMAC_CIS17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007849CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 17) </p>

</div>
</div>
<a id="a771326668a2e354fa32e4dc4c5354860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771326668a2e354fa32e4dc4c5354860">&sect;&nbsp;</a></span>REG_XDMAC_CIS18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400784DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 18) </p>

</div>
</div>
<a id="a7c6edcd78741fb59bd95ba55ee0c848a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c6edcd78741fb59bd95ba55ee0c848a">&sect;&nbsp;</a></span>REG_XDMAC_CIS19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007851CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 19) </p>

</div>
</div>
<a id="ab111ca1dc9013883f20b63f8a15491bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab111ca1dc9013883f20b63f8a15491bc">&sect;&nbsp;</a></span>REG_XDMAC_CIS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400780DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 2) </p>

</div>
</div>
<a id="a2c76acb0517a9236a8623f414554a4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c76acb0517a9236a8623f414554a4da">&sect;&nbsp;</a></span>REG_XDMAC_CIS20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007855CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 20) </p>

</div>
</div>
<a id="af24f94c71736ceb9bba73f3ea610faca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24f94c71736ceb9bba73f3ea610faca">&sect;&nbsp;</a></span>REG_XDMAC_CIS21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007859CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 21) </p>

</div>
</div>
<a id="af10b9c84417b8abbcc8305252ad2d8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10b9c84417b8abbcc8305252ad2d8e4">&sect;&nbsp;</a></span>REG_XDMAC_CIS22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400785DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 22) </p>

</div>
</div>
<a id="a6d48a78aca98c946852e18b5acc012de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d48a78aca98c946852e18b5acc012de">&sect;&nbsp;</a></span>REG_XDMAC_CIS23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007861CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 23) </p>

</div>
</div>
<a id="ace05f2e47ad887275305145ace98c028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace05f2e47ad887275305145ace98c028">&sect;&nbsp;</a></span>REG_XDMAC_CIS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007811CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 3) </p>

</div>
</div>
<a id="afcf3349509b5bd0a71284e917012a0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcf3349509b5bd0a71284e917012a0be">&sect;&nbsp;</a></span>REG_XDMAC_CIS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007815CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 4) </p>

</div>
</div>
<a id="ada3b94cedaa9dcef5b30aa57566f0014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada3b94cedaa9dcef5b30aa57566f0014">&sect;&nbsp;</a></span>REG_XDMAC_CIS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007819CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 5) </p>

</div>
</div>
<a id="a8fa38b1f542c2915ce65560b54b221ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa38b1f542c2915ce65560b54b221ea">&sect;&nbsp;</a></span>REG_XDMAC_CIS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400781DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 6) </p>

</div>
</div>
<a id="a9bf1abd384e2574a059978cb85e89c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bf1abd384e2574a059978cb85e89c80">&sect;&nbsp;</a></span>REG_XDMAC_CIS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007821CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 7) </p>

</div>
</div>
<a id="a2282bc16dce28adb584dd4b24a39f2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2282bc16dce28adb584dd4b24a39f2aa">&sect;&nbsp;</a></span>REG_XDMAC_CIS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007825CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 8) </p>

</div>
</div>
<a id="ab975819f0728d7e0736a28ed56415256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab975819f0728d7e0736a28ed56415256">&sect;&nbsp;</a></span>REG_XDMAC_CIS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CIS9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007829CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Interrupt Status Register (chid = 9) </p>

</div>
</div>
<a id="ae60d0fda1f26e03c120fa362e40c1ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60d0fda1f26e03c120fa362e40c1ae8">&sect;&nbsp;</a></span>REG_XDMAC_CNDA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 0) </p>

</div>
</div>
<a id="aede03fd0e43b8bf30cc03773f1c3128a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede03fd0e43b8bf30cc03773f1c3128a">&sect;&nbsp;</a></span>REG_XDMAC_CNDA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 1) </p>

</div>
</div>
<a id="ac73aed3ea42d6c5274acf3ee27ca1ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac73aed3ea42d6c5274acf3ee27ca1ad1">&sect;&nbsp;</a></span>REG_XDMAC_CNDA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 10) </p>

</div>
</div>
<a id="a0670b30c92544cf30bf2855d88d670ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0670b30c92544cf30bf2855d88d670ff">&sect;&nbsp;</a></span>REG_XDMAC_CNDA11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078328U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 11) </p>

</div>
</div>
<a id="ad9c91f8867d4c529f1327669743f5aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c91f8867d4c529f1327669743f5aba">&sect;&nbsp;</a></span>REG_XDMAC_CNDA12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078368U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 12) </p>

</div>
</div>
<a id="ac7c59efe8ee4330f6b34f7cf6ab9230f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c59efe8ee4330f6b34f7cf6ab9230f">&sect;&nbsp;</a></span>REG_XDMAC_CNDA13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 13) </p>

</div>
</div>
<a id="a15c99edbcbbe916908f9974d94a56be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c99edbcbbe916908f9974d94a56be5">&sect;&nbsp;</a></span>REG_XDMAC_CNDA14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 14) </p>

</div>
</div>
<a id="a62c2f43db6518d3aebbd60b849ba4692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c2f43db6518d3aebbd60b849ba4692">&sect;&nbsp;</a></span>REG_XDMAC_CNDA15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078428U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 15) </p>

</div>
</div>
<a id="ab2550163cdbdfe618979e9fe96603dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2550163cdbdfe618979e9fe96603dca">&sect;&nbsp;</a></span>REG_XDMAC_CNDA16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078468U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 16) </p>

</div>
</div>
<a id="ad401f0ae7010e3f4a23983a16cb0584e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad401f0ae7010e3f4a23983a16cb0584e">&sect;&nbsp;</a></span>REG_XDMAC_CNDA17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 17) </p>

</div>
</div>
<a id="a83a8dac75788de6d31ebccea2f98eb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a8dac75788de6d31ebccea2f98eb91">&sect;&nbsp;</a></span>REG_XDMAC_CNDA18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 18) </p>

</div>
</div>
<a id="a7909820258269b52362903dd4b617b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7909820258269b52362903dd4b617b76">&sect;&nbsp;</a></span>REG_XDMAC_CNDA19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078528U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 19) </p>

</div>
</div>
<a id="abe641eabc12da811586be81b7560ec89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe641eabc12da811586be81b7560ec89">&sect;&nbsp;</a></span>REG_XDMAC_CNDA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 2) </p>

</div>
</div>
<a id="a4c189ed611dfafdcf94ee2442f5f0266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c189ed611dfafdcf94ee2442f5f0266">&sect;&nbsp;</a></span>REG_XDMAC_CNDA20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078568U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 20) </p>

</div>
</div>
<a id="a57b13656f5b32c7e22a78cef5966b6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b13656f5b32c7e22a78cef5966b6f8">&sect;&nbsp;</a></span>REG_XDMAC_CNDA21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 21) </p>

</div>
</div>
<a id="ab95364c7e992545258b50deacea67029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95364c7e992545258b50deacea67029">&sect;&nbsp;</a></span>REG_XDMAC_CNDA22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 22) </p>

</div>
</div>
<a id="a32985116914fcc46924ff434530b2816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32985116914fcc46924ff434530b2816">&sect;&nbsp;</a></span>REG_XDMAC_CNDA23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 23) </p>

</div>
</div>
<a id="ab52e1dc2e6735693b97f6bce81dadae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab52e1dc2e6735693b97f6bce81dadae7">&sect;&nbsp;</a></span>REG_XDMAC_CNDA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078128U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 3) </p>

</div>
</div>
<a id="aa09c553763ef85b0997bd6679f2e4960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa09c553763ef85b0997bd6679f2e4960">&sect;&nbsp;</a></span>REG_XDMAC_CNDA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078168U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 4) </p>

</div>
</div>
<a id="abd33717bd2a614e8a1d4646b663091e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd33717bd2a614e8a1d4646b663091e8">&sect;&nbsp;</a></span>REG_XDMAC_CNDA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 5) </p>

</div>
</div>
<a id="a14e5c7595384a6603b491c2feea45a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e5c7595384a6603b491c2feea45a95">&sect;&nbsp;</a></span>REG_XDMAC_CNDA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 6) </p>

</div>
</div>
<a id="a4a332773f8d7549d40292a95032c5a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a332773f8d7549d40292a95032c5a24">&sect;&nbsp;</a></span>REG_XDMAC_CNDA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 7) </p>

</div>
</div>
<a id="ad15a891672a5428343d71dfad8352d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15a891672a5428343d71dfad8352d67">&sect;&nbsp;</a></span>REG_XDMAC_CNDA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078268U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 8) </p>

</div>
</div>
<a id="a57c70c2fea3c9ef53832ebec9a412ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c70c2fea3c9ef53832ebec9a412ac0">&sect;&nbsp;</a></span>REG_XDMAC_CNDA9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDA9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Address Register (chid = 9) </p>

</div>
</div>
<a id="a720ea67755ce51984edd25b91a253a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a720ea67755ce51984edd25b91a253a57">&sect;&nbsp;</a></span>REG_XDMAC_CNDC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007806CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 0) </p>

</div>
</div>
<a id="a66c1912961cbdb02a4192e0e4ceb811a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66c1912961cbdb02a4192e0e4ceb811a">&sect;&nbsp;</a></span>REG_XDMAC_CNDC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 1) </p>

</div>
</div>
<a id="a0fe6aee030eee7d474943324436648e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe6aee030eee7d474943324436648e3">&sect;&nbsp;</a></span>REG_XDMAC_CNDC10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782ECU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 10) </p>

</div>
</div>
<a id="a27c239db47ecc20513c4874fb56362fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c239db47ecc20513c4874fb56362fc">&sect;&nbsp;</a></span>REG_XDMAC_CNDC11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007832CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 11) </p>

</div>
</div>
<a id="a0466d20cbc1931572e43666a8318fae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0466d20cbc1931572e43666a8318fae0">&sect;&nbsp;</a></span>REG_XDMAC_CNDC12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007836CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 12) </p>

</div>
</div>
<a id="a5bda7b07466f495ef4a823ee85363b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bda7b07466f495ef4a823ee85363b1a">&sect;&nbsp;</a></span>REG_XDMAC_CNDC13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 13) </p>

</div>
</div>
<a id="a5915eb0169f6ada57e249805443f9398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5915eb0169f6ada57e249805443f9398">&sect;&nbsp;</a></span>REG_XDMAC_CNDC14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783ECU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 14) </p>

</div>
</div>
<a id="a37547d9b8c862bf34173462b0e587fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37547d9b8c862bf34173462b0e587fd5">&sect;&nbsp;</a></span>REG_XDMAC_CNDC15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007842CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 15) </p>

</div>
</div>
<a id="a1c847af524a3505075d95f17ad1adeef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c847af524a3505075d95f17ad1adeef">&sect;&nbsp;</a></span>REG_XDMAC_CNDC16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007846CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 16) </p>

</div>
</div>
<a id="ad52d984eab0f8ec64219afc6951c29cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52d984eab0f8ec64219afc6951c29cf">&sect;&nbsp;</a></span>REG_XDMAC_CNDC17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 17) </p>

</div>
</div>
<a id="ac5156d1b9be51d33874ab6f0d95d7d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5156d1b9be51d33874ab6f0d95d7d19">&sect;&nbsp;</a></span>REG_XDMAC_CNDC18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784ECU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 18) </p>

</div>
</div>
<a id="a83977486b1365394155ea40174f878d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83977486b1365394155ea40174f878d5">&sect;&nbsp;</a></span>REG_XDMAC_CNDC19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007852CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 19) </p>

</div>
</div>
<a id="aadfafe065aa1024bf17e9cb5f7f6e64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfafe065aa1024bf17e9cb5f7f6e64e">&sect;&nbsp;</a></span>REG_XDMAC_CNDC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780ECU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 2) </p>

</div>
</div>
<a id="a518ef9cbec4197d83eb843dd3d632528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a518ef9cbec4197d83eb843dd3d632528">&sect;&nbsp;</a></span>REG_XDMAC_CNDC20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007856CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 20) </p>

</div>
</div>
<a id="a3f860506be8325ab5024aef6c848fd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f860506be8325ab5024aef6c848fd0a">&sect;&nbsp;</a></span>REG_XDMAC_CNDC21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 21) </p>

</div>
</div>
<a id="a17fe26c5ace29c41c55c2c6e3fe17617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17fe26c5ace29c41c55c2c6e3fe17617">&sect;&nbsp;</a></span>REG_XDMAC_CNDC22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785ECU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 22) </p>

</div>
</div>
<a id="af6dcc97d06df6a8af4a123b2cde66266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6dcc97d06df6a8af4a123b2cde66266">&sect;&nbsp;</a></span>REG_XDMAC_CNDC23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007862CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 23) </p>

</div>
</div>
<a id="a8bb6d9d0448c8ba84b34fffb7043bd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb6d9d0448c8ba84b34fffb7043bd02">&sect;&nbsp;</a></span>REG_XDMAC_CNDC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007812CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 3) </p>

</div>
</div>
<a id="abcad0583d1157f28a51ea0aa4f535c38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcad0583d1157f28a51ea0aa4f535c38">&sect;&nbsp;</a></span>REG_XDMAC_CNDC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007816CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 4) </p>

</div>
</div>
<a id="a3d4c5bbea9f0a214d5f2f400c6819a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4c5bbea9f0a214d5f2f400c6819a48">&sect;&nbsp;</a></span>REG_XDMAC_CNDC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 5) </p>

</div>
</div>
<a id="a22e1af1085edc9e0fbf7765790a1b16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e1af1085edc9e0fbf7765790a1b16b">&sect;&nbsp;</a></span>REG_XDMAC_CNDC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781ECU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 6) </p>

</div>
</div>
<a id="a6e1037b39bc450865cf658be4a3f9003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1037b39bc450865cf658be4a3f9003">&sect;&nbsp;</a></span>REG_XDMAC_CNDC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007822CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 7) </p>

</div>
</div>
<a id="a67876fa70d606f5e86b01d0e266222f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67876fa70d606f5e86b01d0e266222f7">&sect;&nbsp;</a></span>REG_XDMAC_CNDC8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007826CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 8) </p>

</div>
</div>
<a id="a3d0353482f6ee2322fa08ad174a18097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0353482f6ee2322fa08ad174a18097">&sect;&nbsp;</a></span>REG_XDMAC_CNDC9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CNDC9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Next Descriptor Control Register (chid = 9) </p>

</div>
</div>
<a id="a7a5f63bac643e0e7edc00a0402a89384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a5f63bac643e0e7edc00a0402a89384">&sect;&nbsp;</a></span>REG_XDMAC_CSA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 0) </p>

</div>
</div>
<a id="addde5a35faea098c4dcd1bf940156a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addde5a35faea098c4dcd1bf940156a4a">&sect;&nbsp;</a></span>REG_XDMAC_CSA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 1) </p>

</div>
</div>
<a id="aff96c24356ad6242b18cec3ba85d9af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff96c24356ad6242b18cec3ba85d9af4">&sect;&nbsp;</a></span>REG_XDMAC_CSA10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 10) </p>

</div>
</div>
<a id="ab864d7dd2fc0951bed6ea425621dc449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab864d7dd2fc0951bed6ea425621dc449">&sect;&nbsp;</a></span>REG_XDMAC_CSA11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 11) </p>

</div>
</div>
<a id="ab80ff45d7ee6ec377d8bf8b26e2f57d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab80ff45d7ee6ec377d8bf8b26e2f57d4">&sect;&nbsp;</a></span>REG_XDMAC_CSA12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078360U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 12) </p>

</div>
</div>
<a id="a45d20a0cc40b7517b68954bce401f127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d20a0cc40b7517b68954bce401f127">&sect;&nbsp;</a></span>REG_XDMAC_CSA13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 13) </p>

</div>
</div>
<a id="ac2e181d70c1767d583ccaf90f115d4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e181d70c1767d583ccaf90f115d4c0">&sect;&nbsp;</a></span>REG_XDMAC_CSA14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 14) </p>

</div>
</div>
<a id="a4dee3fbda31231668506f1a50fad8994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dee3fbda31231668506f1a50fad8994">&sect;&nbsp;</a></span>REG_XDMAC_CSA15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078420U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 15) </p>

</div>
</div>
<a id="adee19a07a94b47e4240c7a01f5a30372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee19a07a94b47e4240c7a01f5a30372">&sect;&nbsp;</a></span>REG_XDMAC_CSA16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078460U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 16) </p>

</div>
</div>
<a id="a0a7dd5ba485fb8669c540063e0d1ed8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7dd5ba485fb8669c540063e0d1ed8d">&sect;&nbsp;</a></span>REG_XDMAC_CSA17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 17) </p>

</div>
</div>
<a id="a81a1f513053802054f335cd711cdb35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a1f513053802054f335cd711cdb35a">&sect;&nbsp;</a></span>REG_XDMAC_CSA18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 18) </p>

</div>
</div>
<a id="aa55ae90550fd3028cd81c71af46afd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa55ae90550fd3028cd81c71af46afd72">&sect;&nbsp;</a></span>REG_XDMAC_CSA19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078520U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 19) </p>

</div>
</div>
<a id="ac1836b8384904a02ba30251d6d142215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1836b8384904a02ba30251d6d142215">&sect;&nbsp;</a></span>REG_XDMAC_CSA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 2) </p>

</div>
</div>
<a id="a68694d5ba931dbf037e02184720a8cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68694d5ba931dbf037e02184720a8cc4">&sect;&nbsp;</a></span>REG_XDMAC_CSA20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078560U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 20) </p>

</div>
</div>
<a id="a1a9c4a84b50e42952d232f1591321246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9c4a84b50e42952d232f1591321246">&sect;&nbsp;</a></span>REG_XDMAC_CSA21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 21) </p>

</div>
</div>
<a id="aeb1b47baeb389af2b15c802c8e236624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1b47baeb389af2b15c802c8e236624">&sect;&nbsp;</a></span>REG_XDMAC_CSA22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 22) </p>

</div>
</div>
<a id="a12e74f704b22c91eccbd9ea50dec732d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e74f704b22c91eccbd9ea50dec732d">&sect;&nbsp;</a></span>REG_XDMAC_CSA23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 23) </p>

</div>
</div>
<a id="ad7a2221fc9420b5789ccc3412617798b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7a2221fc9420b5789ccc3412617798b">&sect;&nbsp;</a></span>REG_XDMAC_CSA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 3) </p>

</div>
</div>
<a id="a7216fad9ac2091995fded4f28d6c7b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7216fad9ac2091995fded4f28d6c7b7a">&sect;&nbsp;</a></span>REG_XDMAC_CSA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078160U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 4) </p>

</div>
</div>
<a id="a6b6c338b3cfeb0ea26b35e4013ff7e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6c338b3cfeb0ea26b35e4013ff7e75">&sect;&nbsp;</a></span>REG_XDMAC_CSA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 5) </p>

</div>
</div>
<a id="ad82d66e642c8507b7f07bff4da56e11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad82d66e642c8507b7f07bff4da56e11e">&sect;&nbsp;</a></span>REG_XDMAC_CSA6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 6) </p>

</div>
</div>
<a id="a4afc22bae041f867db629a0c99913860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4afc22bae041f867db629a0c99913860">&sect;&nbsp;</a></span>REG_XDMAC_CSA7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 7) </p>

</div>
</div>
<a id="a96961465ce6e10a56269fd386ca4f750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96961465ce6e10a56269fd386ca4f750">&sect;&nbsp;</a></span>REG_XDMAC_CSA8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078260U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 8) </p>

</div>
</div>
<a id="ad5cff46f1ac93372264c293d36232e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5cff46f1ac93372264c293d36232e4d">&sect;&nbsp;</a></span>REG_XDMAC_CSA9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSA9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Address Register (chid = 9) </p>

</div>
</div>
<a id="a93cbde77da92fc4d61cca2643461621d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93cbde77da92fc4d61cca2643461621d">&sect;&nbsp;</a></span>REG_XDMAC_CSUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 0) </p>

</div>
</div>
<a id="a1e964e286c6fdfcfe7f9e045ca5b898c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e964e286c6fdfcfe7f9e045ca5b898c">&sect;&nbsp;</a></span>REG_XDMAC_CSUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 1) </p>

</div>
</div>
<a id="a61fd664a356cfcf47bb361a969e756b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61fd664a356cfcf47bb361a969e756b5">&sect;&nbsp;</a></span>REG_XDMAC_CSUS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078300U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 10) </p>

</div>
</div>
<a id="a62547d7006b064d38c8d1b5296fac337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62547d7006b064d38c8d1b5296fac337">&sect;&nbsp;</a></span>REG_XDMAC_CSUS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078340U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 11) </p>

</div>
</div>
<a id="af22dc6099781218371c18f1824865b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22dc6099781218371c18f1824865b30">&sect;&nbsp;</a></span>REG_XDMAC_CSUS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078380U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 12) </p>

</div>
</div>
<a id="a0d1e45599c6a1b7ff901d7f83a879274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1e45599c6a1b7ff901d7f83a879274">&sect;&nbsp;</a></span>REG_XDMAC_CSUS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 13) </p>

</div>
</div>
<a id="a76de871ed663202394d56c415d580aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76de871ed663202394d56c415d580aa5">&sect;&nbsp;</a></span>REG_XDMAC_CSUS14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 14) </p>

</div>
</div>
<a id="a12dc658555c5b528c6c3a714f4480142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12dc658555c5b528c6c3a714f4480142">&sect;&nbsp;</a></span>REG_XDMAC_CSUS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078440U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 15) </p>

</div>
</div>
<a id="a45c5e385688b6207b5a5ff6fede9fbc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c5e385688b6207b5a5ff6fede9fbc3">&sect;&nbsp;</a></span>REG_XDMAC_CSUS16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078480U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 16) </p>

</div>
</div>
<a id="a47e4f139b18e360a008b31eb8e252037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47e4f139b18e360a008b31eb8e252037">&sect;&nbsp;</a></span>REG_XDMAC_CSUS17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 17) </p>

</div>
</div>
<a id="a3ce971e22e9edf3d4103a8ec99769590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce971e22e9edf3d4103a8ec99769590">&sect;&nbsp;</a></span>REG_XDMAC_CSUS18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 18) </p>

</div>
</div>
<a id="a536b6ca544788e9b6a5f3b46d11ff5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a536b6ca544788e9b6a5f3b46d11ff5a2">&sect;&nbsp;</a></span>REG_XDMAC_CSUS19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078540U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 19) </p>

</div>
</div>
<a id="aa8023b149a98e1847bc725918c0de6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8023b149a98e1847bc725918c0de6a5">&sect;&nbsp;</a></span>REG_XDMAC_CSUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 2) </p>

</div>
</div>
<a id="ab5de340b7a1f03e3991562b19433edd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5de340b7a1f03e3991562b19433edd2">&sect;&nbsp;</a></span>REG_XDMAC_CSUS20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078580U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 20) </p>

</div>
</div>
<a id="a3ba0bf6068e89bf7b27a030ae38ffcc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba0bf6068e89bf7b27a030ae38ffcc2">&sect;&nbsp;</a></span>REG_XDMAC_CSUS21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 21) </p>

</div>
</div>
<a id="a97e850b914e8c98c452caf04c0dd1a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e850b914e8c98c452caf04c0dd1a0f">&sect;&nbsp;</a></span>REG_XDMAC_CSUS22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 22) </p>

</div>
</div>
<a id="ab27b505a60eba33e548d73fbf2913dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27b505a60eba33e548d73fbf2913dd0">&sect;&nbsp;</a></span>REG_XDMAC_CSUS23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 23) </p>

</div>
</div>
<a id="a5ff3c7e66394eafc0b6d5e8b993796f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff3c7e66394eafc0b6d5e8b993796f6">&sect;&nbsp;</a></span>REG_XDMAC_CSUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078140U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 3) </p>

</div>
</div>
<a id="a9362ca3f419f0ef21fc3c9a3322a2002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9362ca3f419f0ef21fc3c9a3322a2002">&sect;&nbsp;</a></span>REG_XDMAC_CSUS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078180U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 4) </p>

</div>
</div>
<a id="adb0ccb4b9800152b41704203980b3707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0ccb4b9800152b41704203980b3707">&sect;&nbsp;</a></span>REG_XDMAC_CSUS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 5) </p>

</div>
</div>
<a id="af373363f98c6eda17c5137ce1d2e8e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af373363f98c6eda17c5137ce1d2e8e48">&sect;&nbsp;</a></span>REG_XDMAC_CSUS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 6) </p>

</div>
</div>
<a id="a4aaabe3aaa9bb59cd706af5c45a621b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aaabe3aaa9bb59cd706af5c45a621b7">&sect;&nbsp;</a></span>REG_XDMAC_CSUS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 7) </p>

</div>
</div>
<a id="a4251f162bbeafc577f7f3019300c25f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4251f162bbeafc577f7f3019300c25f3">&sect;&nbsp;</a></span>REG_XDMAC_CSUS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078280U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 8) </p>

</div>
</div>
<a id="a29a705eadf0546db8f851237017672d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a705eadf0546db8f851237017672d3">&sect;&nbsp;</a></span>REG_XDMAC_CSUS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CSUS9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Source Microblock Stride (chid = 9) </p>

</div>
</div>
<a id="a016b5b147401504c6b962ef90e0af766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016b5b147401504c6b962ef90e0af766">&sect;&nbsp;</a></span>REG_XDMAC_CUBC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 0) </p>

</div>
</div>
<a id="a5f60bcb3d4db4be051203223774c0547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f60bcb3d4db4be051203223774c0547">&sect;&nbsp;</a></span>REG_XDMAC_CUBC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 1) </p>

</div>
</div>
<a id="a84d0035151f2a15f3acb655d587c8f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d0035151f2a15f3acb655d587c8f08">&sect;&nbsp;</a></span>REG_XDMAC_CUBC10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC10&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 10) </p>

</div>
</div>
<a id="ab1c346895a3032bc7f15af0611a5be5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c346895a3032bc7f15af0611a5be5b">&sect;&nbsp;</a></span>REG_XDMAC_CUBC11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC11&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078330U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 11) </p>

</div>
</div>
<a id="af02af023e6a68a4cd67cb01a337056ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af02af023e6a68a4cd67cb01a337056ec">&sect;&nbsp;</a></span>REG_XDMAC_CUBC12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC12&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078370U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 12) </p>

</div>
</div>
<a id="a6d2aa5480561e3fe75304f7d8e31eeaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d2aa5480561e3fe75304f7d8e31eeaf">&sect;&nbsp;</a></span>REG_XDMAC_CUBC13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC13&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 13) </p>

</div>
</div>
<a id="afe096d29e5b52c7f998ead1afdc6dc90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe096d29e5b52c7f998ead1afdc6dc90">&sect;&nbsp;</a></span>REG_XDMAC_CUBC14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC14&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400783F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 14) </p>

</div>
</div>
<a id="a1d3718f9e42814ea1ff35bdaf2230f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3718f9e42814ea1ff35bdaf2230f2e">&sect;&nbsp;</a></span>REG_XDMAC_CUBC15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC15&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 15) </p>

</div>
</div>
<a id="a17e6d0975b6d70e57913f6f7df19c5e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17e6d0975b6d70e57913f6f7df19c5e3">&sect;&nbsp;</a></span>REG_XDMAC_CUBC16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC16&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078470U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 16) </p>

</div>
</div>
<a id="aa99d6c53eb3ee43965b6217800a87403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99d6c53eb3ee43965b6217800a87403">&sect;&nbsp;</a></span>REG_XDMAC_CUBC17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC17&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 17) </p>

</div>
</div>
<a id="ad00f7a3fc2808f8e7e4ce91398b963b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad00f7a3fc2808f8e7e4ce91398b963b9">&sect;&nbsp;</a></span>REG_XDMAC_CUBC18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC18&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400784F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 18) </p>

</div>
</div>
<a id="a85c8f099e95239108879a1cbe05c097f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c8f099e95239108879a1cbe05c097f">&sect;&nbsp;</a></span>REG_XDMAC_CUBC19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC19&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078530U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 19) </p>

</div>
</div>
<a id="ad33ef434cdf2b061999da1f161b15412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33ef434cdf2b061999da1f161b15412">&sect;&nbsp;</a></span>REG_XDMAC_CUBC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400780F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 2) </p>

</div>
</div>
<a id="a8412fd754b1ba772d672e0f970eaeb82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8412fd754b1ba772d672e0f970eaeb82">&sect;&nbsp;</a></span>REG_XDMAC_CUBC20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC20&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078570U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 20) </p>

</div>
</div>
<a id="ac56388588718326e033e19d31f277b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56388588718326e033e19d31f277b1b">&sect;&nbsp;</a></span>REG_XDMAC_CUBC21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC21&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 21) </p>

</div>
</div>
<a id="a24ef8258a18de82f66fd53c8005b2a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ef8258a18de82f66fd53c8005b2a27">&sect;&nbsp;</a></span>REG_XDMAC_CUBC22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC22&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400785F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 22) </p>

</div>
</div>
<a id="a426264d00745570d44f70a78f3095665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426264d00745570d44f70a78f3095665">&sect;&nbsp;</a></span>REG_XDMAC_CUBC23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC23&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 23) </p>

</div>
</div>
<a id="ae6d08b87e35ccbca46521c7b597ad01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d08b87e35ccbca46521c7b597ad01e">&sect;&nbsp;</a></span>REG_XDMAC_CUBC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078130U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 3) </p>

</div>
</div>
<a id="a31e5217296a634a7930b2817db766c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31e5217296a634a7930b2817db766c1f">&sect;&nbsp;</a></span>REG_XDMAC_CUBC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078170U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 4) </p>

</div>
</div>
<a id="adc207c4a2ae76b316759af8951b1fe03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc207c4a2ae76b316759af8951b1fe03">&sect;&nbsp;</a></span>REG_XDMAC_CUBC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 5) </p>

</div>
</div>
<a id="a2f02ea297dd8164848be438dfcfe4d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f02ea297dd8164848be438dfcfe4d2a">&sect;&nbsp;</a></span>REG_XDMAC_CUBC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400781F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 6) </p>

</div>
</div>
<a id="a175ac58042a263f9e1e105044cb96278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a175ac58042a263f9e1e105044cb96278">&sect;&nbsp;</a></span>REG_XDMAC_CUBC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078230U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 7) </p>

</div>
</div>
<a id="a37ffd66ad4ca3774cd270a0f7f58b093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ffd66ad4ca3774cd270a0f7f58b093">&sect;&nbsp;</a></span>REG_XDMAC_CUBC8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC8&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078270U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 8) </p>

</div>
</div>
<a id="ad00c30bcb869e0fe1f44c24eec2ec247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad00c30bcb869e0fe1f44c24eec2ec247">&sect;&nbsp;</a></span>REG_XDMAC_CUBC9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_CUBC9&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400782B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Channel Microblock Control Register (chid = 9) </p>

</div>
</div>
<a id="a10e5cc8f4221e86d17ac541da27ba18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e5cc8f4221e86d17ac541da27ba18e">&sect;&nbsp;</a></span>REG_XDMAC_GCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GCFG&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40078004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Configuration Register </p>

</div>
</div>
<a id="a257d60c40137da3c4c5f869288ff4000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257d60c40137da3c4c5f869288ff4000">&sect;&nbsp;</a></span>REG_XDMAC_GD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GD&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Channel Disable Register </p>

</div>
</div>
<a id="abf2087762008299c0942a2546f7adc5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2087762008299c0942a2546f7adc5f">&sect;&nbsp;</a></span>REG_XDMAC_GE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007801CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Channel Enable Register </p>

</div>
</div>
<a id="a52cb94cfeae7492da6f4c7cabc4e4cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52cb94cfeae7492da6f4c7cabc4e4cda">&sect;&nbsp;</a></span>REG_XDMAC_GID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GID&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Interrupt Disable Register </p>

</div>
</div>
<a id="a11836a5aa7d97463f303838d14e27b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11836a5aa7d97463f303838d14e27b9d">&sect;&nbsp;</a></span>REG_XDMAC_GIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GIE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007800CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Interrupt Enable Register </p>

</div>
</div>
<a id="a7770b4c3a27d028fe5ea07ba9f557b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7770b4c3a27d028fe5ea07ba9f557b01">&sect;&nbsp;</a></span>REG_XDMAC_GIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GIM&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40078014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Interrupt Mask Register </p>

</div>
</div>
<a id="ad2a211e129fe0b4f82850c61d1c543d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2a211e129fe0b4f82850c61d1c543d9">&sect;&nbsp;</a></span>REG_XDMAC_GIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GIS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40078018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Interrupt Status Register </p>

</div>
</div>
<a id="a577c4c4f9f08c14c40e9d5e854b9c3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577c4c4f9f08c14c40e9d5e854b9c3b9">&sect;&nbsp;</a></span>REG_XDMAC_GRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GRS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Channel Read Suspend Register </p>

</div>
</div>
<a id="a5ee65cb10454b18410aed01352924363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee65cb10454b18410aed01352924363">&sect;&nbsp;</a></span>REG_XDMAC_GRWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GRWR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Channel Read Write Resume Register </p>

</div>
</div>
<a id="a8bd557b36b315c1833bf1e061e8a6d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd557b36b315c1833bf1e061e8a6d58">&sect;&nbsp;</a></span>REG_XDMAC_GRWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GRWS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Channel Read Write Suspend Register </p>

</div>
</div>
<a id="a4b7bc3d08063bf0f8862cfe909e61f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7bc3d08063bf0f8862cfe909e61f93">&sect;&nbsp;</a></span>REG_XDMAC_GS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40078024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Channel Status Register </p>

</div>
</div>
<a id="a4d7995ed57efa497a1a96e0bfca7cb97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7995ed57efa497a1a96e0bfca7cb97">&sect;&nbsp;</a></span>REG_XDMAC_GSWF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GSWF&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Channel Software Flush Request Register </p>

</div>
</div>
<a id="ab654387e20f0c9a87c067f00bca2306c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab654387e20f0c9a87c067f00bca2306c">&sect;&nbsp;</a></span>REG_XDMAC_GSWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GSWR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40078038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Channel Software Request Register </p>

</div>
</div>
<a id="ac5bf3192dc3263a316e9022e84fbf470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5bf3192dc3263a316e9022e84fbf470">&sect;&nbsp;</a></span>REG_XDMAC_GSWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GSWS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007803CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Channel Software Request Status Register </p>

</div>
</div>
<a id="af485b110aaf7f3e9b0d385128ca48c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af485b110aaf7f3e9b0d385128ca48c7b">&sect;&nbsp;</a></span>REG_XDMAC_GTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GTYPE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Type Register </p>

</div>
</div>
<a id="a70a31d2f324123fad5aef6211ea0fffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a31d2f324123fad5aef6211ea0fffc">&sect;&nbsp;</a></span>REG_XDMAC_GWAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GWAC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40078008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Weighted Arbiter Configuration Register </p>

</div>
</div>
<a id="a580d822b6874022d140bababa8a3860a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580d822b6874022d140bababa8a3860a">&sect;&nbsp;</a></span>REG_XDMAC_GWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_XDMAC_GWS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007802CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(XDMAC) Global Channel Write Suspend Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
