verilog xil_defaultlib --include "../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/ec67/hdl" --include "../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/6b56/hdl" --include "../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/1b7e/hdl/verilog" --include "../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/122e/hdl/verilog" --include "../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/b205/hdl/verilog" --include "../../../../ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/ipshared/c968/hdl/verilog" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_processing_system7_0_0/sim/Convolution_Controller_processing_system7_0_0.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_xbar_0/sim/Convolution_Controller_xbar_0.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_xbar_1/sim/Convolution_Controller_xbar_1.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_ila_0_3/sim/Convolution_Controller_ila_0_3.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_ila_1_0/sim/Convolution_Controller_ila_1_0.v" \
"../../../bd/Convolution_Controller/ipshared/126d/AXI_Convolution_Controller.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_1/sim/Convolution_Controller_Convolution_Controll_0_1.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_auto_pc_0/sim/Convolution_Controller_auto_pc_0.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_auto_us_0/sim/Convolution_Controller_auto_us_0.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_auto_us_1/sim/Convolution_Controller_auto_us_1.v" \
"../../../bd/Convolution_Controller/ip/Convolution_Controller_auto_pc_1/sim/Convolution_Controller_auto_pc_1.v" \
"../../../bd/Convolution_Controller/sim/Convolution_Controller.v" \

verilog xil_defaultlib "glbl.v"

nosort
