# ğŸ”€ 4-Bit Data Routing Modules (MUX, DEMUX, Encoder, Decoder)

This repository contains basic data routing logic modules implemented in VHDL, including:
- 4-bit Multiplexer (MUX)
- 4-bit Demultiplexer (DEMUX)
- 4-bit Encoder
- 4-bit Decoder

Each module is implemented using **three different modeling styles**:
- **Behavioral**
- **Dataflow**
- **Structural**

These are essential components in digital logic design, used for directing data paths and simplifying logic control.

## ğŸ“ Project Structure
<pre>
03_DEMUX_MUX_Decoder_Encoder/
â”œâ”€â”€ 1_to_4_DEMUX/
â”‚ â”œâ”€â”€ DEMUX_1_to_4_Behavioral/
â”‚ â”‚  â”œâ”€â”€ DEMUX_1 _to_4_Behavioral.PNG
â”‚ â”‚  â”œâ”€â”€ DEMUX_1 _to_4_Behavioral.vhd
â”‚ â”‚  â”œâ”€â”€ DEMUX_1 _to_4_Behavioral_tb.vhd
â”‚ â”‚  â””â”€â”€ README.md
â”‚ â”œâ”€â”€ DEMUX_1_to_4_Dataflow/
â”‚ â”‚  â”œâ”€â”€ DEMUX_1 _to_4_Dataflow.PNG
â”‚ â”‚  â”œâ”€â”€ DEMUX_1 _to_4_Dataflow.vhd
â”‚ â”‚  â”œâ”€â”€ DEMUX_1 _to_4_Dataflow_tb.vhd
â”‚ â”‚  â””â”€â”€ README.md
â”‚ â”œâ”€â”€ DEMUX_1_to_4_Structural/
â”‚ â”‚  â”œâ”€â”€ DEMUX_1 _to_4_Structural.PNG
â”‚ â”‚  â”œâ”€â”€ DEMUX_1 _to_4_Structural.vhd
â”‚ â”‚  â”œâ”€â”€ DEMUX_1 _to_4_Structural_tb.vhd
â”‚ â”‚  â””â”€â”€ README.md
â”œâ”€â”€ encoder_4bit/
â”‚ â”œâ”€â”€ encoder_behavioral.vhd
â”‚ â”œâ”€â”€ encoder_dataflow.vhd
â”‚ â”œâ”€â”€ encoder_structural.vhd
â”‚ â”œâ”€â”€ encoder_4bit_tb.vhd
â”‚ â””â”€â”€ README.md
â”œâ”€â”€ decoder_4bit/
â”‚ â”œâ”€â”€ decoder_behavioral.vhd
â”‚ â”œâ”€â”€ decoder_dataflow.vhd
â”‚ â”œâ”€â”€ decoder_structural.vhd
â”‚ â”œâ”€â”€ decoder_4bit_tb.vhd
â”‚ â””â”€â”€ README.md
â””â”€â”€ README.md â† (this file)
</pre>
---

## ğŸ“¦ Included Modules

### â¤ 4-bit Multiplexer (MUX)
- Selects one of several input lines and forwards it to the output.
- Controlled using select lines.

### â¤ 4-bit Demultiplexer (DEMUX)
- Directs a single input to one of many outputs based on select signals.

### â¤ 4-bit Encoder
- Converts one-hot input lines into a binary code.

### â¤ 4-bit Decoder
- Converts binary input into a one-hot output.

## ğŸ§ª Testbenches
Each module includes a testbench file (`*_tb.vhd`) that provides input stimuli and verifies functional correctness via simulation.


## How to Simulate
Use Xilinx ISE, ModelSim, or Vivado:
1. Compile both `.vhd` files
2. Run simulation
3. Verify waveform


ğŸ™‹â€â™€ï¸ Author Developed by Sanjida Orin Tawhid

More modules will be added as I progress through the course.

This `README.md` provides an overview of the project, the individual gates, their truth tables, and instructions on how to simulate the VHDL code for each gate. It's suitable for a GitHub repository and can help users understand and use the logic gate implementations effectively.

Let me know if you'd like any additional information or improvements!
