============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Tue Mar  7 23:12:39 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[6] will be merged to another kept net fifo_list/wrusedw[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 394 instances
RUN-0007 : 163 luts, 157 seqs, 31 mslices, 20 lslices, 19 pads, 0 brams, 0 dsps
RUN-1001 : There are total 504 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 294 nets have 2 pins
RUN-1001 : 166 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     118     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     37      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   4   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 7
PHY-3001 : Initial placement ...
PHY-3001 : design contains 392 instances, 163 luts, 157 seqs, 51 slices, 8 macros(51 instances: 31 mslices 20 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 137601
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 392.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 72671.4, overlap = 0
PHY-3002 : Step(2): len = 42917.2, overlap = 0
PHY-3002 : Step(3): len = 28793, overlap = 0
PHY-3002 : Step(4): len = 20681.9, overlap = 0
PHY-3002 : Step(5): len = 16758.8, overlap = 0
PHY-3002 : Step(6): len = 14244.9, overlap = 0
PHY-3002 : Step(7): len = 13608.9, overlap = 0
PHY-3002 : Step(8): len = 12446.3, overlap = 0
PHY-3002 : Step(9): len = 11785.1, overlap = 0
PHY-3002 : Step(10): len = 11938.9, overlap = 0
PHY-3002 : Step(11): len = 11494.3, overlap = 0
PHY-3002 : Step(12): len = 11500.3, overlap = 0
PHY-3002 : Step(13): len = 10734.6, overlap = 0
PHY-3002 : Step(14): len = 11014.5, overlap = 0
PHY-3002 : Step(15): len = 11013.7, overlap = 0
PHY-3002 : Step(16): len = 10192, overlap = 0
PHY-3002 : Step(17): len = 9630.2, overlap = 0
PHY-3002 : Step(18): len = 9758.9, overlap = 0
PHY-3002 : Step(19): len = 9693.5, overlap = 0
PHY-3002 : Step(20): len = 8990.5, overlap = 0
PHY-3002 : Step(21): len = 9069.9, overlap = 0
PHY-3002 : Step(22): len = 8890.7, overlap = 0
PHY-3002 : Step(23): len = 9007.3, overlap = 0
PHY-3002 : Step(24): len = 8509, overlap = 0
PHY-3002 : Step(25): len = 8567.6, overlap = 0
PHY-3002 : Step(26): len = 8231.4, overlap = 0
PHY-3002 : Step(27): len = 8297.6, overlap = 0
PHY-3002 : Step(28): len = 8238.1, overlap = 0
PHY-3002 : Step(29): len = 8238.1, overlap = 0
PHY-3002 : Step(30): len = 7787, overlap = 0
PHY-3002 : Step(31): len = 7787, overlap = 0
PHY-3002 : Step(32): len = 7959.3, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(33): len = 7562.3, overlap = 4.6875
PHY-3002 : Step(34): len = 7627.5, overlap = 4.59375
PHY-3002 : Step(35): len = 7627.5, overlap = 4.59375
PHY-3002 : Step(36): len = 7584, overlap = 4.59375
PHY-3002 : Step(37): len = 7584, overlap = 4.59375
PHY-3002 : Step(38): len = 7550.2, overlap = 4.59375
PHY-3002 : Step(39): len = 7550.2, overlap = 4.59375
PHY-3002 : Step(40): len = 7549.8, overlap = 4.59375
PHY-3002 : Step(41): len = 7549.8, overlap = 4.59375
PHY-3002 : Step(42): len = 7452.4, overlap = 4.59375
PHY-3002 : Step(43): len = 7452.4, overlap = 4.59375
PHY-3002 : Step(44): len = 7576, overlap = 4.59375
PHY-3002 : Step(45): len = 7576, overlap = 4.59375
PHY-3002 : Step(46): len = 7387.5, overlap = 4.59375
PHY-3002 : Step(47): len = 7387.5, overlap = 4.59375
PHY-3002 : Step(48): len = 7492.7, overlap = 4.59375
PHY-3002 : Step(49): len = 7492.7, overlap = 4.59375
PHY-3002 : Step(50): len = 7332.6, overlap = 4.59375
PHY-3002 : Step(51): len = 7332.6, overlap = 4.59375
PHY-3002 : Step(52): len = 7433.3, overlap = 4.59375
PHY-3002 : Step(53): len = 7433.3, overlap = 4.59375
PHY-3002 : Step(54): len = 7304.2, overlap = 4.59375
PHY-3002 : Step(55): len = 7304.2, overlap = 4.59375
PHY-3002 : Step(56): len = 7329.3, overlap = 4.59375
PHY-3002 : Step(57): len = 7329.3, overlap = 4.59375
PHY-3002 : Step(58): len = 7268.1, overlap = 4.59375
PHY-3002 : Step(59): len = 7268.1, overlap = 4.59375
PHY-3002 : Step(60): len = 7358.7, overlap = 4.59375
PHY-3002 : Step(61): len = 7358.7, overlap = 4.59375
PHY-3002 : Step(62): len = 7247, overlap = 4.59375
PHY-3002 : Step(63): len = 7247, overlap = 4.59375
PHY-3002 : Step(64): len = 7282.1, overlap = 4.59375
PHY-3002 : Step(65): len = 7282.1, overlap = 4.59375
PHY-3002 : Step(66): len = 7209.9, overlap = 4.59375
PHY-3002 : Step(67): len = 7244.3, overlap = 4.59375
PHY-3002 : Step(68): len = 7244.3, overlap = 4.59375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000288913
PHY-3002 : Step(69): len = 7968, overlap = 10.8438
PHY-3002 : Step(70): len = 8001.6, overlap = 10.8438
PHY-3002 : Step(71): len = 8024.3, overlap = 10.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000577825
PHY-3002 : Step(72): len = 7679.9, overlap = 7.9375
PHY-3002 : Step(73): len = 7780.4, overlap = 7.6875
PHY-3002 : Step(74): len = 7972.9, overlap = 7.84375
PHY-3002 : Step(75): len = 7920.6, overlap = 7.71875
PHY-3002 : Step(76): len = 7849.9, overlap = 7.71875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00115565
PHY-3002 : Step(77): len = 7855.5, overlap = 7.96875
PHY-3002 : Step(78): len = 7866.8, overlap = 7.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 20.50 peak overflow 3.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/504.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8792, over cnt = 33(0%), over = 122, worst = 16
PHY-1001 : End global iterations;  0.029855s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 15.26, top5 = 5.28, top10 = 2.76, top15 = 1.84.
PHY-1001 : End incremental global routing;  0.090560s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1803, tnet num: 502, tinst num: 392, tnode num: 2348, tedge num: 2959.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.167281s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.263867s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (71.1%)

OPT-1001 : Current memory(MB): used = 204, reserve = 175, peak = 204.
OPT-1001 : End physical optimization;  0.269641s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (75.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 163 LUT to BLE ...
SYN-4008 : Packed 163 LUT and 105 SEQ to BLE.
SYN-4003 : Packing 52 remaining SEQ's ...
SYN-4005 : Packed 21 SEQ with LUT/SLICE
SYN-4006 : 47 single LUT's are left
SYN-4006 : 31 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 194/408 primitive instances ...
PHY-3001 : End packing;  0.015089s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 180 instances
RUN-1001 : 79 mslices, 78 lslices, 19 pads, 0 brams, 0 dsps
RUN-1001 : There are total 403 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 196 nets have 2 pins
RUN-1001 : 163 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 178 instances, 157 slices, 8 macros(51 instances: 31 mslices 20 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7800.4, Over = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.72195e-05
PHY-3002 : Step(79): len = 7746.3, overlap = 9.5
PHY-3002 : Step(80): len = 7794.7, overlap = 9.5
PHY-3002 : Step(81): len = 7815.5, overlap = 11
PHY-3002 : Step(82): len = 7869.1, overlap = 11.75
PHY-3002 : Step(83): len = 7889.2, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000114439
PHY-3002 : Step(84): len = 7744.7, overlap = 10.25
PHY-3002 : Step(85): len = 7744.7, overlap = 10.25
PHY-3002 : Step(86): len = 7749.9, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000228878
PHY-3002 : Step(87): len = 7938.7, overlap = 11
PHY-3002 : Step(88): len = 7963.3, overlap = 11.5
PHY-3002 : Step(89): len = 7982.9, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058307s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (53.6%)

PHY-3001 : Trial Legalized: Len = 11742.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(90): len = 9424.8, overlap = 2.25
PHY-3002 : Step(91): len = 8610.7, overlap = 5.75
PHY-3002 : Step(92): len = 8238.6, overlap = 5.75
PHY-3002 : Step(93): len = 8255.8, overlap = 6
PHY-3002 : Step(94): len = 8251.6, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000521538
PHY-3002 : Step(95): len = 8109.8, overlap = 5.25
PHY-3002 : Step(96): len = 8093.3, overlap = 5.5
PHY-3002 : Step(97): len = 8085.8, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00104308
PHY-3002 : Step(98): len = 7988, overlap = 6.25
PHY-3002 : Step(99): len = 7988, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004503s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9806.1, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 4, deltaY = 0, maxDist = 2.
PHY-3001 : Final: Len = 9892.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 28/403.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 11480, over cnt = 43(0%), over = 82, worst = 5
PHY-1002 : len = 12128, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 12248, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 12296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.068186s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (22.9%)

PHY-1001 : Congestion index: top1 = 18.86, top5 = 7.35, top10 = 3.94, top15 = 2.63.
PHY-1001 : End incremental global routing;  0.120475s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (38.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1465, tnet num: 401, tinst num: 178, tnode num: 1870, tedge num: 2562.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.139343s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (56.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.265350s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (47.1%)

OPT-1001 : Current memory(MB): used = 206, reserve = 176, peak = 206.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000415s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 316/403.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 18.86, top5 = 7.35, top10 = 3.94, top15 = 2.63.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000700s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 18.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.324005s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (57.9%)

RUN-1003 : finish command "place" in  3.760887s wall, 1.078125s user + 0.921875s system = 2.000000s CPU (53.2%)

RUN-1004 : used memory is 191 MB, reserved memory is 161 MB, peak memory is 207 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 180 instances
RUN-1001 : 79 mslices, 78 lslices, 19 pads, 0 brams, 0 dsps
RUN-1001 : There are total 403 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 196 nets have 2 pins
RUN-1001 : 163 nets have [3 - 5] pins
RUN-1001 : 23 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1465, tnet num: 401, tinst num: 178, tnode num: 1870, tedge num: 2562.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 79 mslices, 78 lslices, 19 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 401 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 212 clock pins, and constraint 405 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 11248, over cnt = 43(0%), over = 77, worst = 4
PHY-1002 : len = 11832, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 11960, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 12120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.069729s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (44.8%)

PHY-1001 : Congestion index: top1 = 18.58, top5 = 7.30, top10 = 3.87, top15 = 2.59.
PHY-1001 : End global routing;  0.120784s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 229, reserve = 200, peak = 279.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 497, reserve = 473, peak = 497.
PHY-1001 : End build detailed router design. 4.216911s wall, 3.437500s user + 0.140625s system = 3.578125s CPU (84.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 8520, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.708722s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (75.0%)

PHY-1001 : Current memory(MB): used = 529, reserve = 506, peak = 529.
PHY-1001 : End phase 1; 0.720369s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (75.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 38144, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 529, reserve = 506, peak = 530.
PHY-1001 : End initial routed; 0.987620s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (75.9%)

PHY-1001 : Current memory(MB): used = 529, reserve = 506, peak = 530.
PHY-1001 : End phase 2; 0.987679s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (75.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 38080, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.038171s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 38096, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.025884s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.046849s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (66.7%)

PHY-1001 : Current memory(MB): used = 538, reserve = 514, peak = 538.
PHY-1001 : End phase 3; 0.233366s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (60.3%)

PHY-1003 : Routed, final wirelength = 38096
PHY-1001 : Current memory(MB): used = 538, reserve = 514, peak = 538.
PHY-1001 : End export database. 0.011923s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  6.426564s wall, 5.062500s user + 0.171875s system = 5.234375s CPU (81.4%)

RUN-1003 : finish command "route" in  6.768278s wall, 5.265625s user + 0.187500s system = 5.453125s CPU (80.6%)

RUN-1004 : used memory is 480 MB, reserved memory is 457 MB, peak memory is 538 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      267   out of  19600    1.36%
#reg                      164   out of  19600    0.84%
#le                       298
  #lut only               134   out of    298   44.97%
  #reg only                31   out of    298   10.40%
  #lut&reg                133   out of    298   44.63%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     2
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet       Type               DriverType         Driver                      Fanout
#1        clk_dup_3      GCLK               io                 clk_syn_4.di                98
#2        adc/clk_adc    GCLK               mslice             adc/clk_adc_reg_syn_8.q1    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------+
|Instance      |Module      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------+
|top           |top         |298    |216     |51      |170     |0       |0       |
|  adc         |adc_ctrl    |12     |12      |0       |12      |0       |0       |
|  fifo_list   |fifo_ctrl   |117    |49      |37      |54      |0       |0       |
|    fifo_list |fifo        |93     |35      |28      |46      |0       |0       |
|  rx          |uart_rx     |54     |48      |6       |35      |0       |0       |
|  type        |type_choice |115    |107     |8       |63      |0       |0       |
+--------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       177   
    #2         2        69   
    #3         3        77   
    #4         4        17   
    #5        5-10      23   
    #6       11-50      4    
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 178
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 403, pip num: 3092
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 523 valid insts, and 9099 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.335319s wall, 3.921875s user + 0.031250s system = 3.953125s CPU (296.0%)

RUN-1004 : used memory is 497 MB, reserved memory is 474 MB, peak memory is 678 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230307_231239.log"
