JDF B
// Created by Version 2.0 
PROJECT gal
DESIGN gal Normal
DEVKIT GAL16V8D-15QP
ENTRY Pure VHDL
MODULE adress_decoder.vhd
MODSTYLE adress_decoder Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE adress_decoder
