{"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation%20source/verilog/README.md":{"language":"Markdown","code":1,"comment":0,"blank":1},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation%20source/spinalHDL/README.md":{"language":"Markdown","code":1,"comment":0,"blank":2},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_async_fifo.sv":{"language":"System Verilog","code":64,"comment":13,"blank":13},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_glb_pe_loop.sv":{"language":"System Verilog","code":70,"comment":21,"blank":11},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/glb_pe_driver.sv":{"language":"System Verilog","code":46,"comment":21,"blank":6},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/README.md":{"language":"Markdown","code":1,"comment":0,"blank":1},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/spinalHDL/README.md":{"language":"Markdown","code":1,"comment":0,"blank":2},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_pe.sv":{"language":"System Verilog","code":38,"comment":21,"blank":11},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/pe_driver.sv":{"language":"System Verilog","code":39,"comment":16,"blank":5},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/verilog/README.md":{"language":"Markdown","code":1,"comment":0,"blank":2},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/verilog/shifter.v":{"language":"Verilog","code":28,"comment":5,"blank":6},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_glb_pe.sv":{"language":"System Verilog","code":46,"comment":21,"blank":8},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/xbus_control.sv":{"language":"System Verilog","code":41,"comment":21,"blank":14},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/pe.sv":{"language":"System Verilog","code":102,"comment":40,"blank":20},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_dummpy_pe_array.sv":{"language":"System Verilog","code":71,"comment":31,"blank":16},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/global_buffer.sv":{"language":"System Verilog","code":29,"comment":21,"blank":8},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/pe_array.sv":{"language":"System Verilog","code":38,"comment":21,"blank":9},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/pe_ctrl.sv":{"language":"System Verilog","code":79,"comment":0,"blank":12},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/verilog/axi_example/sample_generator/sample_generator_v1_0.v":{"language":"Verilog","code":53,"comment":14,"blank":17},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/README.md":{"language":"Markdown","code":1,"comment":0,"blank":2},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/asyn_fifo.sv":{"language":"System Verilog","code":71,"comment":30,"blank":15},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/data_enc.sv":{"language":"System Verilog","code":20,"comment":21,"blank":10},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/verilog/axi_example/sample_generator/sample_generator_v1_0_S_AXIS.v":{"language":"Verilog","code":97,"comment":51,"blank":20},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/glb_pe.sv":{"language":"System Verilog","code":29,"comment":22,"blank":7},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/dummy_pe/dummy_pe_kl.sv":{"language":"System Verilog","code":39,"comment":23,"blank":12},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/interface.sv":{"language":"System Verilog","code":232,"comment":42,"blank":77},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/dummy_pe/dummy_pe_array_configurable.sv":{"language":"System Verilog","code":85,"comment":49,"blank":41},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/dummy_pe/dummy_pe_array.sv":{"language":"System Verilog","code":86,"comment":37,"blank":17},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/dummy_pe/dummy_array_control.sv":{"language":"System Verilog","code":3,"comment":20,"blank":1},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/verilog/axi_example/sample_generator/sample_generator_v1_0_M_AXIS.v":{"language":"Verilog","code":122,"comment":72,"blank":35},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/multicaster.sv":{"language":"System Verilog","code":69,"comment":46,"blank":32},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/bus_interconnect.sv":{"language":"System Verilog","code":0,"comment":0,"blank":3},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/hdl_source.code-workspace":{"language":"JSON with Comments","code":12,"comment":0,"blank":0},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/caster.sv":{"language":"System Verilog","code":35,"comment":21,"blank":6},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design%20source/system_verilog/dummy_pe/dummy_pe.sv":{"language":"System Verilog","code":60,"comment":34,"blank":23},"file:///Users/yucheng/Documents/FYP/convolution-accelerator-FYP/README.md":{"language":"Markdown","code":48,"comment":0,"blank":15}}