{"full_name": "Liu Weichen", "designation": "Associate Professor, School of Computer Science and Engineering", "email": "liu@ntu.edu.sg", "image_path": "./profile_img/liu_weichen.jpg", "biography": "Dr. Weichen Liu is an Associate Professor at the School of Computer Science and Engineering, Nanyang Technological University, Singapore. He was a Nanyang Assistant Professor (NAP) during 2018-2023. He received his PhD degree from the Hong Kong University of Science and Technology, and the MEng and BEng degrees from Harbin Institute of Technology, China. Dr. Liu serves as an Associate Editor of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), and a Subject Area Editor of Elsevier Journal of Systems Architecture (JSA). He served as a General Chair of the 25th IEEE International Symposium on Real-Time Computing (ISORC 2020), a Program Chair of ISORC 2019, a Track Chair of ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2021, 2022), The 16th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC 2023), and a chair, technical program committee member, organizing committee member and guest editor of over 20 premier international conferences, journals, workshops and student forums, including DAC, ICCAD, ASP-DAC, CODES+ISSS, RTSS, RTAS, ISLPED, GLSVLSI, MSC@ESWEEK, SRF@ASP-DAC, EAI@ICDCS, etc. Dr. Liu authored and co-authored more than 170 research papers in peer-reviewed journals, conferences and books, and received the best paper candidate awards from DATE 2023, GLSVLSI 2022, ASP-DAC 2020, 2019 and 2016, CASES 2015, CODES+ISSS 2009, and the best poster paper awards from SRF@ASP-DAC 2020 and 2017, RTCSA 2017, AMD-TFE 2010. His research was supported by leading industrial partners including Intel, AMD, Xilinx, MediaTek, Huawei and HP.", "google_scholar": "https://scholar.google.com/citations?user=UozjxW8AAAAJ&hl=en", "orcid": "https://orcid.org/0000-0001-9348-4662", "github": null, "scopus": "https://www.scopus.com/authid/detail.uri?authorId=21743260700", "web_of_science": null, "other_websites": ["https://personal.ntu.edu.sg/liu/"], "interests": ["Embedded Systems", "Multiprocessor Systems", "Network-on-Chip"], "all_time_h_index": 30, "all_time_i10_index": 65, "bachelor_degree": null, "masters": null, "phd": "Hong Kong University of Science and Technology", "published_by_year": {"2018": 17, "2010": 5, "2011": 4, "2013": 3, "2012": 6, "2019": 20, "2021": 17, "2014": 10, "2008": 1, "2020": 19, "2017": 11, "2016": 6, "2007": 2, "2009": 5, "2015": 8, "2022": 12, "2006": 1, "2023": 16, "unknown": 1}, "citations_by_year": {"Year": [2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023], "# of Citations": [0, 4, 6, 10, 18, 36, 71, 98, 132, 126, 196, 212, 207, 246, 284, 365, 376, 356]}, "h_index_by_publication_year": {"2018": 7, "2010": 5, "2011": 3, "2013": 2, "2012": 5, "2019": 11, "2021": 6, "2014": 7, "2008": 1, "2020": 9, "2017": 7, "2016": 5, "2007": 2, "2009": 4, "2015": 4, "2022": 3, "2006": 1, "2023": 1}, "h_index_by_year": {"2018": 18, "2019": 20, "2020": 21, "2021": 23, "2022": 26, "2023": 30, "2010": 4, "2011": 5, "2012": 7, "2013": 9, "2014": 11, "2015": 14, "2016": 14, "2017": 16, "2008": 2, "2009": 2, "2007": 1, "2006": 0}, "h_index_by_years_from_publication_year": {"Publication Year": [2018, 2010, 2011, 2013, 2012, 2019, 2021, 2014, 2008, 2020, 2017, 2016, 2007, 2009, 2015, 2022, 2006, 2023], "Year": [2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023], "h-index": [[null, null, null, null, null, null, null, null, null, null, null, null, 2, 4, 5, 7, 7, 7], [null, null, null, null, 1, 3, 4, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5], [null, null, null, null, null, 1, 2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3], [null, null, null, null, null, null, null, 1, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2], [null, null, null, null, null, null, 2, 3, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5], [null, null, null, null, null, null, null, null, null, null, null, null, null, 2, 5, 8, 10, 11], [null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, 3, 5, 6], [null, null, null, null, null, null, null, null, 1, 3, 5, 5, 6, 6, 6, 7, 7, 7], [null, null, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1], [null, null, null, null, null, null, null, null, null, null, null, null, null, null, 2, 5, 7, 9], [null, null, null, null, null, null, null, null, null, null, null, 3, 4, 5, 6, 6, 6, 7], [null, null, null, null, null, null, null, null, null, null, 1, 4, 4, 4, 5, 5, 5, 5], [null, 1, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2], [null, null, null, 1, 1, 2, 2, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4], [null, null, null, null, null, null, null, null, null, 0, 2, 3, 4, 4, 4, 4, 4, 4], [null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, 2, 3], [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1], [null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, null, 1]]}}