
OLEDTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af68  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000192c  0800b078  0800b078  0001b078  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c9a4  0800c9a4  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c9a4  0800c9a4  0001c9a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c9ac  0800c9ac  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9ac  0800c9ac  0001c9ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c9b0  0800c9b0  0001c9b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800c9b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d0  200001f0  0800cba4  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008c0  0800cba4  000208c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018517  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034b4  00000000  00000000  00038730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c8  00000000  00000000  0003bbe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001298  00000000  00000000  0003cfb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000176e0  00000000  00000000  0003e248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000151cc  00000000  00000000  00055928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079030  00000000  00000000  0006aaf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e3b24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006598  00000000  00000000  000e3b78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b060 	.word	0x0800b060

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800b060 	.word	0x0800b060

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_ldivmod>:
 8000fe4:	b97b      	cbnz	r3, 8001006 <__aeabi_ldivmod+0x22>
 8000fe6:	b972      	cbnz	r2, 8001006 <__aeabi_ldivmod+0x22>
 8000fe8:	2900      	cmp	r1, #0
 8000fea:	bfbe      	ittt	lt
 8000fec:	2000      	movlt	r0, #0
 8000fee:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ff2:	e006      	blt.n	8001002 <__aeabi_ldivmod+0x1e>
 8000ff4:	bf08      	it	eq
 8000ff6:	2800      	cmpeq	r0, #0
 8000ff8:	bf1c      	itt	ne
 8000ffa:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ffe:	f04f 30ff 	movne.w	r0, #4294967295
 8001002:	f000 b9a1 	b.w	8001348 <__aeabi_idiv0>
 8001006:	f1ad 0c08 	sub.w	ip, sp, #8
 800100a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800100e:	2900      	cmp	r1, #0
 8001010:	db09      	blt.n	8001026 <__aeabi_ldivmod+0x42>
 8001012:	2b00      	cmp	r3, #0
 8001014:	db1a      	blt.n	800104c <__aeabi_ldivmod+0x68>
 8001016:	f000 f835 	bl	8001084 <__udivmoddi4>
 800101a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800101e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001022:	b004      	add	sp, #16
 8001024:	4770      	bx	lr
 8001026:	4240      	negs	r0, r0
 8001028:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800102c:	2b00      	cmp	r3, #0
 800102e:	db1b      	blt.n	8001068 <__aeabi_ldivmod+0x84>
 8001030:	f000 f828 	bl	8001084 <__udivmoddi4>
 8001034:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001038:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800103c:	b004      	add	sp, #16
 800103e:	4240      	negs	r0, r0
 8001040:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001044:	4252      	negs	r2, r2
 8001046:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800104a:	4770      	bx	lr
 800104c:	4252      	negs	r2, r2
 800104e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001052:	f000 f817 	bl	8001084 <__udivmoddi4>
 8001056:	f8dd e004 	ldr.w	lr, [sp, #4]
 800105a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800105e:	b004      	add	sp, #16
 8001060:	4240      	negs	r0, r0
 8001062:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001066:	4770      	bx	lr
 8001068:	4252      	negs	r2, r2
 800106a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800106e:	f000 f809 	bl	8001084 <__udivmoddi4>
 8001072:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001076:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800107a:	b004      	add	sp, #16
 800107c:	4252      	negs	r2, r2
 800107e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001082:	4770      	bx	lr

08001084 <__udivmoddi4>:
 8001084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001088:	9e08      	ldr	r6, [sp, #32]
 800108a:	460d      	mov	r5, r1
 800108c:	4604      	mov	r4, r0
 800108e:	468e      	mov	lr, r1
 8001090:	2b00      	cmp	r3, #0
 8001092:	f040 8083 	bne.w	800119c <__udivmoddi4+0x118>
 8001096:	428a      	cmp	r2, r1
 8001098:	4617      	mov	r7, r2
 800109a:	d947      	bls.n	800112c <__udivmoddi4+0xa8>
 800109c:	fab2 f382 	clz	r3, r2
 80010a0:	b14b      	cbz	r3, 80010b6 <__udivmoddi4+0x32>
 80010a2:	f1c3 0120 	rsb	r1, r3, #32
 80010a6:	fa05 fe03 	lsl.w	lr, r5, r3
 80010aa:	fa20 f101 	lsr.w	r1, r0, r1
 80010ae:	409f      	lsls	r7, r3
 80010b0:	ea41 0e0e 	orr.w	lr, r1, lr
 80010b4:	409c      	lsls	r4, r3
 80010b6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80010ba:	fbbe fcf8 	udiv	ip, lr, r8
 80010be:	fa1f f987 	uxth.w	r9, r7
 80010c2:	fb08 e21c 	mls	r2, r8, ip, lr
 80010c6:	fb0c f009 	mul.w	r0, ip, r9
 80010ca:	0c21      	lsrs	r1, r4, #16
 80010cc:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80010d0:	4290      	cmp	r0, r2
 80010d2:	d90a      	bls.n	80010ea <__udivmoddi4+0x66>
 80010d4:	18ba      	adds	r2, r7, r2
 80010d6:	f10c 31ff 	add.w	r1, ip, #4294967295
 80010da:	f080 8118 	bcs.w	800130e <__udivmoddi4+0x28a>
 80010de:	4290      	cmp	r0, r2
 80010e0:	f240 8115 	bls.w	800130e <__udivmoddi4+0x28a>
 80010e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80010e8:	443a      	add	r2, r7
 80010ea:	1a12      	subs	r2, r2, r0
 80010ec:	fbb2 f0f8 	udiv	r0, r2, r8
 80010f0:	fb08 2210 	mls	r2, r8, r0, r2
 80010f4:	fb00 f109 	mul.w	r1, r0, r9
 80010f8:	b2a4      	uxth	r4, r4
 80010fa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80010fe:	42a1      	cmp	r1, r4
 8001100:	d909      	bls.n	8001116 <__udivmoddi4+0x92>
 8001102:	193c      	adds	r4, r7, r4
 8001104:	f100 32ff 	add.w	r2, r0, #4294967295
 8001108:	f080 8103 	bcs.w	8001312 <__udivmoddi4+0x28e>
 800110c:	42a1      	cmp	r1, r4
 800110e:	f240 8100 	bls.w	8001312 <__udivmoddi4+0x28e>
 8001112:	3802      	subs	r0, #2
 8001114:	443c      	add	r4, r7
 8001116:	1a64      	subs	r4, r4, r1
 8001118:	2100      	movs	r1, #0
 800111a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800111e:	b11e      	cbz	r6, 8001128 <__udivmoddi4+0xa4>
 8001120:	2200      	movs	r2, #0
 8001122:	40dc      	lsrs	r4, r3
 8001124:	e9c6 4200 	strd	r4, r2, [r6]
 8001128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800112c:	b902      	cbnz	r2, 8001130 <__udivmoddi4+0xac>
 800112e:	deff      	udf	#255	; 0xff
 8001130:	fab2 f382 	clz	r3, r2
 8001134:	2b00      	cmp	r3, #0
 8001136:	d14f      	bne.n	80011d8 <__udivmoddi4+0x154>
 8001138:	1a8d      	subs	r5, r1, r2
 800113a:	2101      	movs	r1, #1
 800113c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8001140:	fa1f f882 	uxth.w	r8, r2
 8001144:	fbb5 fcfe 	udiv	ip, r5, lr
 8001148:	fb0e 551c 	mls	r5, lr, ip, r5
 800114c:	fb08 f00c 	mul.w	r0, r8, ip
 8001150:	0c22      	lsrs	r2, r4, #16
 8001152:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8001156:	42a8      	cmp	r0, r5
 8001158:	d907      	bls.n	800116a <__udivmoddi4+0xe6>
 800115a:	197d      	adds	r5, r7, r5
 800115c:	f10c 32ff 	add.w	r2, ip, #4294967295
 8001160:	d202      	bcs.n	8001168 <__udivmoddi4+0xe4>
 8001162:	42a8      	cmp	r0, r5
 8001164:	f200 80e9 	bhi.w	800133a <__udivmoddi4+0x2b6>
 8001168:	4694      	mov	ip, r2
 800116a:	1a2d      	subs	r5, r5, r0
 800116c:	fbb5 f0fe 	udiv	r0, r5, lr
 8001170:	fb0e 5510 	mls	r5, lr, r0, r5
 8001174:	fb08 f800 	mul.w	r8, r8, r0
 8001178:	b2a4      	uxth	r4, r4
 800117a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800117e:	45a0      	cmp	r8, r4
 8001180:	d907      	bls.n	8001192 <__udivmoddi4+0x10e>
 8001182:	193c      	adds	r4, r7, r4
 8001184:	f100 32ff 	add.w	r2, r0, #4294967295
 8001188:	d202      	bcs.n	8001190 <__udivmoddi4+0x10c>
 800118a:	45a0      	cmp	r8, r4
 800118c:	f200 80d9 	bhi.w	8001342 <__udivmoddi4+0x2be>
 8001190:	4610      	mov	r0, r2
 8001192:	eba4 0408 	sub.w	r4, r4, r8
 8001196:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800119a:	e7c0      	b.n	800111e <__udivmoddi4+0x9a>
 800119c:	428b      	cmp	r3, r1
 800119e:	d908      	bls.n	80011b2 <__udivmoddi4+0x12e>
 80011a0:	2e00      	cmp	r6, #0
 80011a2:	f000 80b1 	beq.w	8001308 <__udivmoddi4+0x284>
 80011a6:	2100      	movs	r1, #0
 80011a8:	e9c6 0500 	strd	r0, r5, [r6]
 80011ac:	4608      	mov	r0, r1
 80011ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011b2:	fab3 f183 	clz	r1, r3
 80011b6:	2900      	cmp	r1, #0
 80011b8:	d14b      	bne.n	8001252 <__udivmoddi4+0x1ce>
 80011ba:	42ab      	cmp	r3, r5
 80011bc:	d302      	bcc.n	80011c4 <__udivmoddi4+0x140>
 80011be:	4282      	cmp	r2, r0
 80011c0:	f200 80b9 	bhi.w	8001336 <__udivmoddi4+0x2b2>
 80011c4:	1a84      	subs	r4, r0, r2
 80011c6:	eb65 0303 	sbc.w	r3, r5, r3
 80011ca:	2001      	movs	r0, #1
 80011cc:	469e      	mov	lr, r3
 80011ce:	2e00      	cmp	r6, #0
 80011d0:	d0aa      	beq.n	8001128 <__udivmoddi4+0xa4>
 80011d2:	e9c6 4e00 	strd	r4, lr, [r6]
 80011d6:	e7a7      	b.n	8001128 <__udivmoddi4+0xa4>
 80011d8:	409f      	lsls	r7, r3
 80011da:	f1c3 0220 	rsb	r2, r3, #32
 80011de:	40d1      	lsrs	r1, r2
 80011e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011e4:	fbb1 f0fe 	udiv	r0, r1, lr
 80011e8:	fa1f f887 	uxth.w	r8, r7
 80011ec:	fb0e 1110 	mls	r1, lr, r0, r1
 80011f0:	fa24 f202 	lsr.w	r2, r4, r2
 80011f4:	409d      	lsls	r5, r3
 80011f6:	fb00 fc08 	mul.w	ip, r0, r8
 80011fa:	432a      	orrs	r2, r5
 80011fc:	0c15      	lsrs	r5, r2, #16
 80011fe:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8001202:	45ac      	cmp	ip, r5
 8001204:	fa04 f403 	lsl.w	r4, r4, r3
 8001208:	d909      	bls.n	800121e <__udivmoddi4+0x19a>
 800120a:	197d      	adds	r5, r7, r5
 800120c:	f100 31ff 	add.w	r1, r0, #4294967295
 8001210:	f080 808f 	bcs.w	8001332 <__udivmoddi4+0x2ae>
 8001214:	45ac      	cmp	ip, r5
 8001216:	f240 808c 	bls.w	8001332 <__udivmoddi4+0x2ae>
 800121a:	3802      	subs	r0, #2
 800121c:	443d      	add	r5, r7
 800121e:	eba5 050c 	sub.w	r5, r5, ip
 8001222:	fbb5 f1fe 	udiv	r1, r5, lr
 8001226:	fb0e 5c11 	mls	ip, lr, r1, r5
 800122a:	fb01 f908 	mul.w	r9, r1, r8
 800122e:	b295      	uxth	r5, r2
 8001230:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001234:	45a9      	cmp	r9, r5
 8001236:	d907      	bls.n	8001248 <__udivmoddi4+0x1c4>
 8001238:	197d      	adds	r5, r7, r5
 800123a:	f101 32ff 	add.w	r2, r1, #4294967295
 800123e:	d274      	bcs.n	800132a <__udivmoddi4+0x2a6>
 8001240:	45a9      	cmp	r9, r5
 8001242:	d972      	bls.n	800132a <__udivmoddi4+0x2a6>
 8001244:	3902      	subs	r1, #2
 8001246:	443d      	add	r5, r7
 8001248:	eba5 0509 	sub.w	r5, r5, r9
 800124c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001250:	e778      	b.n	8001144 <__udivmoddi4+0xc0>
 8001252:	f1c1 0720 	rsb	r7, r1, #32
 8001256:	408b      	lsls	r3, r1
 8001258:	fa22 fc07 	lsr.w	ip, r2, r7
 800125c:	ea4c 0c03 	orr.w	ip, ip, r3
 8001260:	fa25 f407 	lsr.w	r4, r5, r7
 8001264:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001268:	fbb4 f9fe 	udiv	r9, r4, lr
 800126c:	fa1f f88c 	uxth.w	r8, ip
 8001270:	fb0e 4419 	mls	r4, lr, r9, r4
 8001274:	fa20 f307 	lsr.w	r3, r0, r7
 8001278:	fb09 fa08 	mul.w	sl, r9, r8
 800127c:	408d      	lsls	r5, r1
 800127e:	431d      	orrs	r5, r3
 8001280:	0c2b      	lsrs	r3, r5, #16
 8001282:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001286:	45a2      	cmp	sl, r4
 8001288:	fa02 f201 	lsl.w	r2, r2, r1
 800128c:	fa00 f301 	lsl.w	r3, r0, r1
 8001290:	d909      	bls.n	80012a6 <__udivmoddi4+0x222>
 8001292:	eb1c 0404 	adds.w	r4, ip, r4
 8001296:	f109 30ff 	add.w	r0, r9, #4294967295
 800129a:	d248      	bcs.n	800132e <__udivmoddi4+0x2aa>
 800129c:	45a2      	cmp	sl, r4
 800129e:	d946      	bls.n	800132e <__udivmoddi4+0x2aa>
 80012a0:	f1a9 0902 	sub.w	r9, r9, #2
 80012a4:	4464      	add	r4, ip
 80012a6:	eba4 040a 	sub.w	r4, r4, sl
 80012aa:	fbb4 f0fe 	udiv	r0, r4, lr
 80012ae:	fb0e 4410 	mls	r4, lr, r0, r4
 80012b2:	fb00 fa08 	mul.w	sl, r0, r8
 80012b6:	b2ad      	uxth	r5, r5
 80012b8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80012bc:	45a2      	cmp	sl, r4
 80012be:	d908      	bls.n	80012d2 <__udivmoddi4+0x24e>
 80012c0:	eb1c 0404 	adds.w	r4, ip, r4
 80012c4:	f100 35ff 	add.w	r5, r0, #4294967295
 80012c8:	d22d      	bcs.n	8001326 <__udivmoddi4+0x2a2>
 80012ca:	45a2      	cmp	sl, r4
 80012cc:	d92b      	bls.n	8001326 <__udivmoddi4+0x2a2>
 80012ce:	3802      	subs	r0, #2
 80012d0:	4464      	add	r4, ip
 80012d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80012d6:	fba0 8902 	umull	r8, r9, r0, r2
 80012da:	eba4 040a 	sub.w	r4, r4, sl
 80012de:	454c      	cmp	r4, r9
 80012e0:	46c6      	mov	lr, r8
 80012e2:	464d      	mov	r5, r9
 80012e4:	d319      	bcc.n	800131a <__udivmoddi4+0x296>
 80012e6:	d016      	beq.n	8001316 <__udivmoddi4+0x292>
 80012e8:	b15e      	cbz	r6, 8001302 <__udivmoddi4+0x27e>
 80012ea:	ebb3 020e 	subs.w	r2, r3, lr
 80012ee:	eb64 0405 	sbc.w	r4, r4, r5
 80012f2:	fa04 f707 	lsl.w	r7, r4, r7
 80012f6:	fa22 f301 	lsr.w	r3, r2, r1
 80012fa:	431f      	orrs	r7, r3
 80012fc:	40cc      	lsrs	r4, r1
 80012fe:	e9c6 7400 	strd	r7, r4, [r6]
 8001302:	2100      	movs	r1, #0
 8001304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001308:	4631      	mov	r1, r6
 800130a:	4630      	mov	r0, r6
 800130c:	e70c      	b.n	8001128 <__udivmoddi4+0xa4>
 800130e:	468c      	mov	ip, r1
 8001310:	e6eb      	b.n	80010ea <__udivmoddi4+0x66>
 8001312:	4610      	mov	r0, r2
 8001314:	e6ff      	b.n	8001116 <__udivmoddi4+0x92>
 8001316:	4543      	cmp	r3, r8
 8001318:	d2e6      	bcs.n	80012e8 <__udivmoddi4+0x264>
 800131a:	ebb8 0e02 	subs.w	lr, r8, r2
 800131e:	eb69 050c 	sbc.w	r5, r9, ip
 8001322:	3801      	subs	r0, #1
 8001324:	e7e0      	b.n	80012e8 <__udivmoddi4+0x264>
 8001326:	4628      	mov	r0, r5
 8001328:	e7d3      	b.n	80012d2 <__udivmoddi4+0x24e>
 800132a:	4611      	mov	r1, r2
 800132c:	e78c      	b.n	8001248 <__udivmoddi4+0x1c4>
 800132e:	4681      	mov	r9, r0
 8001330:	e7b9      	b.n	80012a6 <__udivmoddi4+0x222>
 8001332:	4608      	mov	r0, r1
 8001334:	e773      	b.n	800121e <__udivmoddi4+0x19a>
 8001336:	4608      	mov	r0, r1
 8001338:	e749      	b.n	80011ce <__udivmoddi4+0x14a>
 800133a:	f1ac 0c02 	sub.w	ip, ip, #2
 800133e:	443d      	add	r5, r7
 8001340:	e713      	b.n	800116a <__udivmoddi4+0xe6>
 8001342:	3802      	subs	r0, #2
 8001344:	443c      	add	r4, r7
 8001346:	e724      	b.n	8001192 <__udivmoddi4+0x10e>

08001348 <__aeabi_idiv0>:
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop

0800134c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001350:	4b08      	ldr	r3, [pc, #32]	; (8001374 <HAL_Init+0x28>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a07      	ldr	r2, [pc, #28]	; (8001374 <HAL_Init+0x28>)
 8001356:	f043 0310 	orr.w	r3, r3, #16
 800135a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800135c:	2003      	movs	r0, #3
 800135e:	f000 f947 	bl	80015f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001362:	2000      	movs	r0, #0
 8001364:	f000 f808 	bl	8001378 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001368:	f006 fc8c 	bl	8007c84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40022000 	.word	0x40022000

08001378 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <HAL_InitTick+0x54>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <HAL_InitTick+0x58>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4619      	mov	r1, r3
 800138a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800138e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001392:	fbb2 f3f3 	udiv	r3, r2, r3
 8001396:	4618      	mov	r0, r3
 8001398:	f000 f95f 	bl	800165a <HAL_SYSTICK_Config>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e00e      	b.n	80013c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b0f      	cmp	r3, #15
 80013aa:	d80a      	bhi.n	80013c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ac:	2200      	movs	r2, #0
 80013ae:	6879      	ldr	r1, [r7, #4]
 80013b0:	f04f 30ff 	mov.w	r0, #4294967295
 80013b4:	f000 f927 	bl	8001606 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013b8:	4a06      	ldr	r2, [pc, #24]	; (80013d4 <HAL_InitTick+0x5c>)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013be:	2300      	movs	r3, #0
 80013c0:	e000      	b.n	80013c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	2000001c 	.word	0x2000001c
 80013d0:	20000004 	.word	0x20000004
 80013d4:	20000000 	.word	0x20000000

080013d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013dc:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <HAL_IncTick+0x1c>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	461a      	mov	r2, r3
 80013e2:	4b05      	ldr	r3, [pc, #20]	; (80013f8 <HAL_IncTick+0x20>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4413      	add	r3, r2
 80013e8:	4a03      	ldr	r2, [pc, #12]	; (80013f8 <HAL_IncTick+0x20>)
 80013ea:	6013      	str	r3, [r2, #0]
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr
 80013f4:	20000004 	.word	0x20000004
 80013f8:	20000628 	.word	0x20000628

080013fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001400:	4b02      	ldr	r3, [pc, #8]	; (800140c <HAL_GetTick+0x10>)
 8001402:	681b      	ldr	r3, [r3, #0]
}
 8001404:	4618      	mov	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr
 800140c:	20000628 	.word	0x20000628

08001410 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001418:	f7ff fff0 	bl	80013fc <HAL_GetTick>
 800141c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001428:	d005      	beq.n	8001436 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800142a:	4b0a      	ldr	r3, [pc, #40]	; (8001454 <HAL_Delay+0x44>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	461a      	mov	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	4413      	add	r3, r2
 8001434:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001436:	bf00      	nop
 8001438:	f7ff ffe0 	bl	80013fc <HAL_GetTick>
 800143c:	4602      	mov	r2, r0
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	68fa      	ldr	r2, [r7, #12]
 8001444:	429a      	cmp	r2, r3
 8001446:	d8f7      	bhi.n	8001438 <HAL_Delay+0x28>
  {
  }
}
 8001448:	bf00      	nop
 800144a:	bf00      	nop
 800144c:	3710      	adds	r7, #16
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000004 	.word	0x20000004

08001458 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <__NVIC_SetPriorityGrouping+0x44>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800146e:	68ba      	ldr	r2, [r7, #8]
 8001470:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001474:	4013      	ands	r3, r2
 8001476:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001480:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800148a:	4a04      	ldr	r2, [pc, #16]	; (800149c <__NVIC_SetPriorityGrouping+0x44>)
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	60d3      	str	r3, [r2, #12]
}
 8001490:	bf00      	nop
 8001492:	3714      	adds	r7, #20
 8001494:	46bd      	mov	sp, r7
 8001496:	bc80      	pop	{r7}
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014a4:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <__NVIC_GetPriorityGrouping+0x18>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	0a1b      	lsrs	r3, r3, #8
 80014aa:	f003 0307 	and.w	r3, r3, #7
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bc80      	pop	{r7}
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	db0b      	blt.n	80014e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	f003 021f 	and.w	r2, r3, #31
 80014d4:	4906      	ldr	r1, [pc, #24]	; (80014f0 <__NVIC_EnableIRQ+0x34>)
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	2001      	movs	r0, #1
 80014de:	fa00 f202 	lsl.w	r2, r0, r2
 80014e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr
 80014f0:	e000e100 	.word	0xe000e100

080014f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	6039      	str	r1, [r7, #0]
 80014fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001504:	2b00      	cmp	r3, #0
 8001506:	db0a      	blt.n	800151e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	b2da      	uxtb	r2, r3
 800150c:	490c      	ldr	r1, [pc, #48]	; (8001540 <__NVIC_SetPriority+0x4c>)
 800150e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001512:	0112      	lsls	r2, r2, #4
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	440b      	add	r3, r1
 8001518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800151c:	e00a      	b.n	8001534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	b2da      	uxtb	r2, r3
 8001522:	4908      	ldr	r1, [pc, #32]	; (8001544 <__NVIC_SetPriority+0x50>)
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	f003 030f 	and.w	r3, r3, #15
 800152a:	3b04      	subs	r3, #4
 800152c:	0112      	lsls	r2, r2, #4
 800152e:	b2d2      	uxtb	r2, r2
 8001530:	440b      	add	r3, r1
 8001532:	761a      	strb	r2, [r3, #24]
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	e000e100 	.word	0xe000e100
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001548:	b480      	push	{r7}
 800154a:	b089      	sub	sp, #36	; 0x24
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	f1c3 0307 	rsb	r3, r3, #7
 8001562:	2b04      	cmp	r3, #4
 8001564:	bf28      	it	cs
 8001566:	2304      	movcs	r3, #4
 8001568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	3304      	adds	r3, #4
 800156e:	2b06      	cmp	r3, #6
 8001570:	d902      	bls.n	8001578 <NVIC_EncodePriority+0x30>
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	3b03      	subs	r3, #3
 8001576:	e000      	b.n	800157a <NVIC_EncodePriority+0x32>
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800157c:	f04f 32ff 	mov.w	r2, #4294967295
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	43da      	mvns	r2, r3
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	401a      	ands	r2, r3
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001590:	f04f 31ff 	mov.w	r1, #4294967295
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	fa01 f303 	lsl.w	r3, r1, r3
 800159a:	43d9      	mvns	r1, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a0:	4313      	orrs	r3, r2
         );
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3724      	adds	r7, #36	; 0x24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3b01      	subs	r3, #1
 80015b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015bc:	d301      	bcc.n	80015c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015be:	2301      	movs	r3, #1
 80015c0:	e00f      	b.n	80015e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015c2:	4a0a      	ldr	r2, [pc, #40]	; (80015ec <SysTick_Config+0x40>)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3b01      	subs	r3, #1
 80015c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ca:	210f      	movs	r1, #15
 80015cc:	f04f 30ff 	mov.w	r0, #4294967295
 80015d0:	f7ff ff90 	bl	80014f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015d4:	4b05      	ldr	r3, [pc, #20]	; (80015ec <SysTick_Config+0x40>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015da:	4b04      	ldr	r3, [pc, #16]	; (80015ec <SysTick_Config+0x40>)
 80015dc:	2207      	movs	r2, #7
 80015de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	e000e010 	.word	0xe000e010

080015f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff ff2d 	bl	8001458 <__NVIC_SetPriorityGrouping>
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001606:	b580      	push	{r7, lr}
 8001608:	b086      	sub	sp, #24
 800160a:	af00      	add	r7, sp, #0
 800160c:	4603      	mov	r3, r0
 800160e:	60b9      	str	r1, [r7, #8]
 8001610:	607a      	str	r2, [r7, #4]
 8001612:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001618:	f7ff ff42 	bl	80014a0 <__NVIC_GetPriorityGrouping>
 800161c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	68b9      	ldr	r1, [r7, #8]
 8001622:	6978      	ldr	r0, [r7, #20]
 8001624:	f7ff ff90 	bl	8001548 <NVIC_EncodePriority>
 8001628:	4602      	mov	r2, r0
 800162a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800162e:	4611      	mov	r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff ff5f 	bl	80014f4 <__NVIC_SetPriority>
}
 8001636:	bf00      	nop
 8001638:	3718      	adds	r7, #24
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b082      	sub	sp, #8
 8001642:	af00      	add	r7, sp, #0
 8001644:	4603      	mov	r3, r0
 8001646:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff ff35 	bl	80014bc <__NVIC_EnableIRQ>
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b082      	sub	sp, #8
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ffa2 	bl	80015ac <SysTick_Config>
 8001668:	4603      	mov	r3, r0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800167c:	2300      	movs	r3, #0
 800167e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d101      	bne.n	800168a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e043      	b.n	8001712 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	461a      	mov	r2, r3
 8001690:	4b22      	ldr	r3, [pc, #136]	; (800171c <HAL_DMA_Init+0xa8>)
 8001692:	4413      	add	r3, r2
 8001694:	4a22      	ldr	r2, [pc, #136]	; (8001720 <HAL_DMA_Init+0xac>)
 8001696:	fba2 2303 	umull	r2, r3, r2, r3
 800169a:	091b      	lsrs	r3, r3, #4
 800169c:	009a      	lsls	r2, r3, #2
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a1f      	ldr	r2, [pc, #124]	; (8001724 <HAL_DMA_Init+0xb0>)
 80016a6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2202      	movs	r2, #2
 80016ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80016be:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80016c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80016cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	695b      	ldr	r3, [r3, #20]
 80016de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80016ec:	68fa      	ldr	r2, [r7, #12]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	68fa      	ldr	r2, [r7, #12]
 80016f8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2200      	movs	r2, #0
 80016fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2201      	movs	r2, #1
 8001704:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3714      	adds	r7, #20
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr
 800171c:	bffdfff8 	.word	0xbffdfff8
 8001720:	cccccccd 	.word	0xcccccccd
 8001724:	40020000 	.word	0x40020000

08001728 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
 8001734:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001736:	2300      	movs	r3, #0
 8001738:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001740:	2b01      	cmp	r3, #1
 8001742:	d101      	bne.n	8001748 <HAL_DMA_Start_IT+0x20>
 8001744:	2302      	movs	r3, #2
 8001746:	e04a      	b.n	80017de <HAL_DMA_Start_IT+0xb6>
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	2201      	movs	r2, #1
 800174c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001756:	2b01      	cmp	r3, #1
 8001758:	d13a      	bne.n	80017d0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2202      	movs	r2, #2
 800175e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2200      	movs	r2, #0
 8001766:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f022 0201 	bic.w	r2, r2, #1
 8001776:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	68b9      	ldr	r1, [r7, #8]
 800177e:	68f8      	ldr	r0, [r7, #12]
 8001780:	f000 f938 	bl	80019f4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001788:	2b00      	cmp	r3, #0
 800178a:	d008      	beq.n	800179e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f042 020e 	orr.w	r2, r2, #14
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	e00f      	b.n	80017be <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f022 0204 	bic.w	r2, r2, #4
 80017ac:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f042 020a 	orr.w	r2, r2, #10
 80017bc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f042 0201 	orr.w	r2, r2, #1
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	e005      	b.n	80017dc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2200      	movs	r2, #0
 80017d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80017d8:	2302      	movs	r3, #2
 80017da:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80017dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3718      	adds	r7, #24
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
	...

080017e8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001804:	2204      	movs	r2, #4
 8001806:	409a      	lsls	r2, r3
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4013      	ands	r3, r2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d04f      	beq.n	80018b0 <HAL_DMA_IRQHandler+0xc8>
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	f003 0304 	and.w	r3, r3, #4
 8001816:	2b00      	cmp	r3, #0
 8001818:	d04a      	beq.n	80018b0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0320 	and.w	r3, r3, #32
 8001824:	2b00      	cmp	r3, #0
 8001826:	d107      	bne.n	8001838 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f022 0204 	bic.w	r2, r2, #4
 8001836:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a66      	ldr	r2, [pc, #408]	; (80019d8 <HAL_DMA_IRQHandler+0x1f0>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d029      	beq.n	8001896 <HAL_DMA_IRQHandler+0xae>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a65      	ldr	r2, [pc, #404]	; (80019dc <HAL_DMA_IRQHandler+0x1f4>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d022      	beq.n	8001892 <HAL_DMA_IRQHandler+0xaa>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a63      	ldr	r2, [pc, #396]	; (80019e0 <HAL_DMA_IRQHandler+0x1f8>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d01a      	beq.n	800188c <HAL_DMA_IRQHandler+0xa4>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a62      	ldr	r2, [pc, #392]	; (80019e4 <HAL_DMA_IRQHandler+0x1fc>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d012      	beq.n	8001886 <HAL_DMA_IRQHandler+0x9e>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a60      	ldr	r2, [pc, #384]	; (80019e8 <HAL_DMA_IRQHandler+0x200>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d00a      	beq.n	8001880 <HAL_DMA_IRQHandler+0x98>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a5f      	ldr	r2, [pc, #380]	; (80019ec <HAL_DMA_IRQHandler+0x204>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d102      	bne.n	800187a <HAL_DMA_IRQHandler+0x92>
 8001874:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001878:	e00e      	b.n	8001898 <HAL_DMA_IRQHandler+0xb0>
 800187a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800187e:	e00b      	b.n	8001898 <HAL_DMA_IRQHandler+0xb0>
 8001880:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001884:	e008      	b.n	8001898 <HAL_DMA_IRQHandler+0xb0>
 8001886:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800188a:	e005      	b.n	8001898 <HAL_DMA_IRQHandler+0xb0>
 800188c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001890:	e002      	b.n	8001898 <HAL_DMA_IRQHandler+0xb0>
 8001892:	2340      	movs	r3, #64	; 0x40
 8001894:	e000      	b.n	8001898 <HAL_DMA_IRQHandler+0xb0>
 8001896:	2304      	movs	r3, #4
 8001898:	4a55      	ldr	r2, [pc, #340]	; (80019f0 <HAL_DMA_IRQHandler+0x208>)
 800189a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	f000 8094 	beq.w	80019ce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80018ae:	e08e      	b.n	80019ce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b4:	2202      	movs	r2, #2
 80018b6:	409a      	lsls	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4013      	ands	r3, r2
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d056      	beq.n	800196e <HAL_DMA_IRQHandler+0x186>
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d051      	beq.n	800196e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0320 	and.w	r3, r3, #32
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d10b      	bne.n	80018f0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f022 020a 	bic.w	r2, r2, #10
 80018e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a38      	ldr	r2, [pc, #224]	; (80019d8 <HAL_DMA_IRQHandler+0x1f0>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d029      	beq.n	800194e <HAL_DMA_IRQHandler+0x166>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a37      	ldr	r2, [pc, #220]	; (80019dc <HAL_DMA_IRQHandler+0x1f4>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d022      	beq.n	800194a <HAL_DMA_IRQHandler+0x162>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a35      	ldr	r2, [pc, #212]	; (80019e0 <HAL_DMA_IRQHandler+0x1f8>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d01a      	beq.n	8001944 <HAL_DMA_IRQHandler+0x15c>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a34      	ldr	r2, [pc, #208]	; (80019e4 <HAL_DMA_IRQHandler+0x1fc>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d012      	beq.n	800193e <HAL_DMA_IRQHandler+0x156>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a32      	ldr	r2, [pc, #200]	; (80019e8 <HAL_DMA_IRQHandler+0x200>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d00a      	beq.n	8001938 <HAL_DMA_IRQHandler+0x150>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a31      	ldr	r2, [pc, #196]	; (80019ec <HAL_DMA_IRQHandler+0x204>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d102      	bne.n	8001932 <HAL_DMA_IRQHandler+0x14a>
 800192c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001930:	e00e      	b.n	8001950 <HAL_DMA_IRQHandler+0x168>
 8001932:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001936:	e00b      	b.n	8001950 <HAL_DMA_IRQHandler+0x168>
 8001938:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800193c:	e008      	b.n	8001950 <HAL_DMA_IRQHandler+0x168>
 800193e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001942:	e005      	b.n	8001950 <HAL_DMA_IRQHandler+0x168>
 8001944:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001948:	e002      	b.n	8001950 <HAL_DMA_IRQHandler+0x168>
 800194a:	2320      	movs	r3, #32
 800194c:	e000      	b.n	8001950 <HAL_DMA_IRQHandler+0x168>
 800194e:	2302      	movs	r3, #2
 8001950:	4a27      	ldr	r2, [pc, #156]	; (80019f0 <HAL_DMA_IRQHandler+0x208>)
 8001952:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2200      	movs	r2, #0
 8001958:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001960:	2b00      	cmp	r3, #0
 8001962:	d034      	beq.n	80019ce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800196c:	e02f      	b.n	80019ce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001972:	2208      	movs	r2, #8
 8001974:	409a      	lsls	r2, r3
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	4013      	ands	r3, r2
 800197a:	2b00      	cmp	r3, #0
 800197c:	d028      	beq.n	80019d0 <HAL_DMA_IRQHandler+0x1e8>
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	f003 0308 	and.w	r3, r3, #8
 8001984:	2b00      	cmp	r3, #0
 8001986:	d023      	beq.n	80019d0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f022 020e 	bic.w	r2, r2, #14
 8001996:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019a0:	2101      	movs	r1, #1
 80019a2:	fa01 f202 	lsl.w	r2, r1, r2
 80019a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2201      	movs	r2, #1
 80019b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d004      	beq.n	80019d0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	4798      	blx	r3
    }
  }
  return;
 80019ce:	bf00      	nop
 80019d0:	bf00      	nop
}
 80019d2:	3710      	adds	r7, #16
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40020008 	.word	0x40020008
 80019dc:	4002001c 	.word	0x4002001c
 80019e0:	40020030 	.word	0x40020030
 80019e4:	40020044 	.word	0x40020044
 80019e8:	40020058 	.word	0x40020058
 80019ec:	4002006c 	.word	0x4002006c
 80019f0:	40020000 	.word	0x40020000

080019f4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
 8001a00:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	683a      	ldr	r2, [r7, #0]
 8001a18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	2b10      	cmp	r3, #16
 8001a20:	d108      	bne.n	8001a34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a32:	e007      	b.n	8001a44 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	68ba      	ldr	r2, [r7, #8]
 8001a3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	60da      	str	r2, [r3, #12]
}
 8001a44:	bf00      	nop
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bc80      	pop	{r7}
 8001a4c:	4770      	bx	lr
	...

08001a50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b08b      	sub	sp, #44	; 0x2c
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a62:	e169      	b.n	8001d38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a64:	2201      	movs	r2, #1
 8001a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	69fa      	ldr	r2, [r7, #28]
 8001a74:	4013      	ands	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	f040 8158 	bne.w	8001d32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	4a9a      	ldr	r2, [pc, #616]	; (8001cf0 <HAL_GPIO_Init+0x2a0>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d05e      	beq.n	8001b4a <HAL_GPIO_Init+0xfa>
 8001a8c:	4a98      	ldr	r2, [pc, #608]	; (8001cf0 <HAL_GPIO_Init+0x2a0>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d875      	bhi.n	8001b7e <HAL_GPIO_Init+0x12e>
 8001a92:	4a98      	ldr	r2, [pc, #608]	; (8001cf4 <HAL_GPIO_Init+0x2a4>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d058      	beq.n	8001b4a <HAL_GPIO_Init+0xfa>
 8001a98:	4a96      	ldr	r2, [pc, #600]	; (8001cf4 <HAL_GPIO_Init+0x2a4>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d86f      	bhi.n	8001b7e <HAL_GPIO_Init+0x12e>
 8001a9e:	4a96      	ldr	r2, [pc, #600]	; (8001cf8 <HAL_GPIO_Init+0x2a8>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d052      	beq.n	8001b4a <HAL_GPIO_Init+0xfa>
 8001aa4:	4a94      	ldr	r2, [pc, #592]	; (8001cf8 <HAL_GPIO_Init+0x2a8>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d869      	bhi.n	8001b7e <HAL_GPIO_Init+0x12e>
 8001aaa:	4a94      	ldr	r2, [pc, #592]	; (8001cfc <HAL_GPIO_Init+0x2ac>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d04c      	beq.n	8001b4a <HAL_GPIO_Init+0xfa>
 8001ab0:	4a92      	ldr	r2, [pc, #584]	; (8001cfc <HAL_GPIO_Init+0x2ac>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d863      	bhi.n	8001b7e <HAL_GPIO_Init+0x12e>
 8001ab6:	4a92      	ldr	r2, [pc, #584]	; (8001d00 <HAL_GPIO_Init+0x2b0>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d046      	beq.n	8001b4a <HAL_GPIO_Init+0xfa>
 8001abc:	4a90      	ldr	r2, [pc, #576]	; (8001d00 <HAL_GPIO_Init+0x2b0>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d85d      	bhi.n	8001b7e <HAL_GPIO_Init+0x12e>
 8001ac2:	2b12      	cmp	r3, #18
 8001ac4:	d82a      	bhi.n	8001b1c <HAL_GPIO_Init+0xcc>
 8001ac6:	2b12      	cmp	r3, #18
 8001ac8:	d859      	bhi.n	8001b7e <HAL_GPIO_Init+0x12e>
 8001aca:	a201      	add	r2, pc, #4	; (adr r2, 8001ad0 <HAL_GPIO_Init+0x80>)
 8001acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad0:	08001b4b 	.word	0x08001b4b
 8001ad4:	08001b25 	.word	0x08001b25
 8001ad8:	08001b37 	.word	0x08001b37
 8001adc:	08001b79 	.word	0x08001b79
 8001ae0:	08001b7f 	.word	0x08001b7f
 8001ae4:	08001b7f 	.word	0x08001b7f
 8001ae8:	08001b7f 	.word	0x08001b7f
 8001aec:	08001b7f 	.word	0x08001b7f
 8001af0:	08001b7f 	.word	0x08001b7f
 8001af4:	08001b7f 	.word	0x08001b7f
 8001af8:	08001b7f 	.word	0x08001b7f
 8001afc:	08001b7f 	.word	0x08001b7f
 8001b00:	08001b7f 	.word	0x08001b7f
 8001b04:	08001b7f 	.word	0x08001b7f
 8001b08:	08001b7f 	.word	0x08001b7f
 8001b0c:	08001b7f 	.word	0x08001b7f
 8001b10:	08001b7f 	.word	0x08001b7f
 8001b14:	08001b2d 	.word	0x08001b2d
 8001b18:	08001b41 	.word	0x08001b41
 8001b1c:	4a79      	ldr	r2, [pc, #484]	; (8001d04 <HAL_GPIO_Init+0x2b4>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d013      	beq.n	8001b4a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b22:	e02c      	b.n	8001b7e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	623b      	str	r3, [r7, #32]
          break;
 8001b2a:	e029      	b.n	8001b80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	3304      	adds	r3, #4
 8001b32:	623b      	str	r3, [r7, #32]
          break;
 8001b34:	e024      	b.n	8001b80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	3308      	adds	r3, #8
 8001b3c:	623b      	str	r3, [r7, #32]
          break;
 8001b3e:	e01f      	b.n	8001b80 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	330c      	adds	r3, #12
 8001b46:	623b      	str	r3, [r7, #32]
          break;
 8001b48:	e01a      	b.n	8001b80 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d102      	bne.n	8001b58 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b52:	2304      	movs	r3, #4
 8001b54:	623b      	str	r3, [r7, #32]
          break;
 8001b56:	e013      	b.n	8001b80 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d105      	bne.n	8001b6c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b60:	2308      	movs	r3, #8
 8001b62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	69fa      	ldr	r2, [r7, #28]
 8001b68:	611a      	str	r2, [r3, #16]
          break;
 8001b6a:	e009      	b.n	8001b80 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b6c:	2308      	movs	r3, #8
 8001b6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69fa      	ldr	r2, [r7, #28]
 8001b74:	615a      	str	r2, [r3, #20]
          break;
 8001b76:	e003      	b.n	8001b80 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	623b      	str	r3, [r7, #32]
          break;
 8001b7c:	e000      	b.n	8001b80 <HAL_GPIO_Init+0x130>
          break;
 8001b7e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	2bff      	cmp	r3, #255	; 0xff
 8001b84:	d801      	bhi.n	8001b8a <HAL_GPIO_Init+0x13a>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	e001      	b.n	8001b8e <HAL_GPIO_Init+0x13e>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	2bff      	cmp	r3, #255	; 0xff
 8001b94:	d802      	bhi.n	8001b9c <HAL_GPIO_Init+0x14c>
 8001b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	e002      	b.n	8001ba2 <HAL_GPIO_Init+0x152>
 8001b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9e:	3b08      	subs	r3, #8
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	210f      	movs	r1, #15
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	401a      	ands	r2, r3
 8001bb4:	6a39      	ldr	r1, [r7, #32]
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bbc:	431a      	orrs	r2, r3
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f000 80b1 	beq.w	8001d32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bd0:	4b4d      	ldr	r3, [pc, #308]	; (8001d08 <HAL_GPIO_Init+0x2b8>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	4a4c      	ldr	r2, [pc, #304]	; (8001d08 <HAL_GPIO_Init+0x2b8>)
 8001bd6:	f043 0301 	orr.w	r3, r3, #1
 8001bda:	6193      	str	r3, [r2, #24]
 8001bdc:	4b4a      	ldr	r3, [pc, #296]	; (8001d08 <HAL_GPIO_Init+0x2b8>)
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	60bb      	str	r3, [r7, #8]
 8001be6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001be8:	4a48      	ldr	r2, [pc, #288]	; (8001d0c <HAL_GPIO_Init+0x2bc>)
 8001bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bec:	089b      	lsrs	r3, r3, #2
 8001bee:	3302      	adds	r3, #2
 8001bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf8:	f003 0303 	and.w	r3, r3, #3
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	220f      	movs	r2, #15
 8001c00:	fa02 f303 	lsl.w	r3, r2, r3
 8001c04:	43db      	mvns	r3, r3
 8001c06:	68fa      	ldr	r2, [r7, #12]
 8001c08:	4013      	ands	r3, r2
 8001c0a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a40      	ldr	r2, [pc, #256]	; (8001d10 <HAL_GPIO_Init+0x2c0>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d013      	beq.n	8001c3c <HAL_GPIO_Init+0x1ec>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a3f      	ldr	r2, [pc, #252]	; (8001d14 <HAL_GPIO_Init+0x2c4>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d00d      	beq.n	8001c38 <HAL_GPIO_Init+0x1e8>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a3e      	ldr	r2, [pc, #248]	; (8001d18 <HAL_GPIO_Init+0x2c8>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d007      	beq.n	8001c34 <HAL_GPIO_Init+0x1e4>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a3d      	ldr	r2, [pc, #244]	; (8001d1c <HAL_GPIO_Init+0x2cc>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d101      	bne.n	8001c30 <HAL_GPIO_Init+0x1e0>
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e006      	b.n	8001c3e <HAL_GPIO_Init+0x1ee>
 8001c30:	2304      	movs	r3, #4
 8001c32:	e004      	b.n	8001c3e <HAL_GPIO_Init+0x1ee>
 8001c34:	2302      	movs	r3, #2
 8001c36:	e002      	b.n	8001c3e <HAL_GPIO_Init+0x1ee>
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e000      	b.n	8001c3e <HAL_GPIO_Init+0x1ee>
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c40:	f002 0203 	and.w	r2, r2, #3
 8001c44:	0092      	lsls	r2, r2, #2
 8001c46:	4093      	lsls	r3, r2
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c4e:	492f      	ldr	r1, [pc, #188]	; (8001d0c <HAL_GPIO_Init+0x2bc>)
 8001c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c52:	089b      	lsrs	r3, r3, #2
 8001c54:	3302      	adds	r3, #2
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d006      	beq.n	8001c76 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c68:	4b2d      	ldr	r3, [pc, #180]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	492c      	ldr	r1, [pc, #176]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	600b      	str	r3, [r1, #0]
 8001c74:	e006      	b.n	8001c84 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c76:	4b2a      	ldr	r3, [pc, #168]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	4928      	ldr	r1, [pc, #160]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001c80:	4013      	ands	r3, r2
 8001c82:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d006      	beq.n	8001c9e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c90:	4b23      	ldr	r3, [pc, #140]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001c92:	685a      	ldr	r2, [r3, #4]
 8001c94:	4922      	ldr	r1, [pc, #136]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	604b      	str	r3, [r1, #4]
 8001c9c:	e006      	b.n	8001cac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c9e:	4b20      	ldr	r3, [pc, #128]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	491e      	ldr	r1, [pc, #120]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001ca8:	4013      	ands	r3, r2
 8001caa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d006      	beq.n	8001cc6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cb8:	4b19      	ldr	r3, [pc, #100]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001cba:	689a      	ldr	r2, [r3, #8]
 8001cbc:	4918      	ldr	r1, [pc, #96]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	608b      	str	r3, [r1, #8]
 8001cc4:	e006      	b.n	8001cd4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cc6:	4b16      	ldr	r3, [pc, #88]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001cc8:	689a      	ldr	r2, [r3, #8]
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	4914      	ldr	r1, [pc, #80]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d021      	beq.n	8001d24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ce0:	4b0f      	ldr	r3, [pc, #60]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001ce2:	68da      	ldr	r2, [r3, #12]
 8001ce4:	490e      	ldr	r1, [pc, #56]	; (8001d20 <HAL_GPIO_Init+0x2d0>)
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	60cb      	str	r3, [r1, #12]
 8001cec:	e021      	b.n	8001d32 <HAL_GPIO_Init+0x2e2>
 8001cee:	bf00      	nop
 8001cf0:	10320000 	.word	0x10320000
 8001cf4:	10310000 	.word	0x10310000
 8001cf8:	10220000 	.word	0x10220000
 8001cfc:	10210000 	.word	0x10210000
 8001d00:	10120000 	.word	0x10120000
 8001d04:	10110000 	.word	0x10110000
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	40010000 	.word	0x40010000
 8001d10:	40010800 	.word	0x40010800
 8001d14:	40010c00 	.word	0x40010c00
 8001d18:	40011000 	.word	0x40011000
 8001d1c:	40011400 	.word	0x40011400
 8001d20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d24:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <HAL_GPIO_Init+0x304>)
 8001d26:	68da      	ldr	r2, [r3, #12]
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	4909      	ldr	r1, [pc, #36]	; (8001d54 <HAL_GPIO_Init+0x304>)
 8001d2e:	4013      	ands	r3, r2
 8001d30:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d34:	3301      	adds	r3, #1
 8001d36:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f47f ae8e 	bne.w	8001a64 <HAL_GPIO_Init+0x14>
  }
}
 8001d48:	bf00      	nop
 8001d4a:	bf00      	nop
 8001d4c:	372c      	adds	r7, #44	; 0x2c
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr
 8001d54:	40010400 	.word	0x40010400

08001d58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	460b      	mov	r3, r1
 8001d62:	807b      	strh	r3, [r7, #2]
 8001d64:	4613      	mov	r3, r2
 8001d66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d68:	787b      	ldrb	r3, [r7, #1]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d6e:	887a      	ldrh	r2, [r7, #2]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d74:	e003      	b.n	8001d7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d76:	887b      	ldrh	r3, [r7, #2]
 8001d78:	041a      	lsls	r2, r3, #16
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	611a      	str	r2, [r3, #16]
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bc80      	pop	{r7}
 8001d86:	4770      	bx	lr

08001d88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d101      	bne.n	8001d9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e11b      	b.n	8001fd2 <HAL_I2C_Init+0x24a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d106      	bne.n	8001db4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f005 ff9a 	bl	8007ce8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2224      	movs	r2, #36	; 0x24
 8001db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f022 0201 	bic.w	r2, r2, #1
 8001dca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001dcc:	f001 fde6 	bl	800399c <HAL_RCC_GetPCLK1Freq>
 8001dd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	4a81      	ldr	r2, [pc, #516]	; (8001fdc <HAL_I2C_Init+0x254>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d807      	bhi.n	8001dec <HAL_I2C_Init+0x64>
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4a80      	ldr	r2, [pc, #512]	; (8001fe0 <HAL_I2C_Init+0x258>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	bf94      	ite	ls
 8001de4:	2301      	movls	r3, #1
 8001de6:	2300      	movhi	r3, #0
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	e006      	b.n	8001dfa <HAL_I2C_Init+0x72>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4a7d      	ldr	r2, [pc, #500]	; (8001fe4 <HAL_I2C_Init+0x25c>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	bf94      	ite	ls
 8001df4:	2301      	movls	r3, #1
 8001df6:	2300      	movhi	r3, #0
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e0e7      	b.n	8001fd2 <HAL_I2C_Init+0x24a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	4a78      	ldr	r2, [pc, #480]	; (8001fe8 <HAL_I2C_Init+0x260>)
 8001e06:	fba2 2303 	umull	r2, r3, r2, r3
 8001e0a:	0c9b      	lsrs	r3, r3, #18
 8001e0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	68ba      	ldr	r2, [r7, #8]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6a1b      	ldr	r3, [r3, #32]
 8001e28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	4a6a      	ldr	r2, [pc, #424]	; (8001fdc <HAL_I2C_Init+0x254>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d802      	bhi.n	8001e3c <HAL_I2C_Init+0xb4>
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	e009      	b.n	8001e50 <HAL_I2C_Init+0xc8>
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001e42:	fb02 f303 	mul.w	r3, r2, r3
 8001e46:	4a69      	ldr	r2, [pc, #420]	; (8001fec <HAL_I2C_Init+0x264>)
 8001e48:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4c:	099b      	lsrs	r3, r3, #6
 8001e4e:	3301      	adds	r3, #1
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	6812      	ldr	r2, [r2, #0]
 8001e54:	430b      	orrs	r3, r1
 8001e56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001e62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	495c      	ldr	r1, [pc, #368]	; (8001fdc <HAL_I2C_Init+0x254>)
 8001e6c:	428b      	cmp	r3, r1
 8001e6e:	d819      	bhi.n	8001ea4 <HAL_I2C_Init+0x11c>
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	1e59      	subs	r1, r3, #1
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e7e:	1c59      	adds	r1, r3, #1
 8001e80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001e84:	400b      	ands	r3, r1
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d00a      	beq.n	8001ea0 <HAL_I2C_Init+0x118>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	1e59      	subs	r1, r3, #1
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e98:	3301      	adds	r3, #1
 8001e9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e9e:	e051      	b.n	8001f44 <HAL_I2C_Init+0x1bc>
 8001ea0:	2304      	movs	r3, #4
 8001ea2:	e04f      	b.n	8001f44 <HAL_I2C_Init+0x1bc>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d111      	bne.n	8001ed0 <HAL_I2C_Init+0x148>
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	1e58      	subs	r0, r3, #1
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6859      	ldr	r1, [r3, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	440b      	add	r3, r1
 8001eba:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	bf0c      	ite	eq
 8001ec8:	2301      	moveq	r3, #1
 8001eca:	2300      	movne	r3, #0
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	e012      	b.n	8001ef6 <HAL_I2C_Init+0x16e>
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	1e58      	subs	r0, r3, #1
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6859      	ldr	r1, [r3, #4]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	440b      	add	r3, r1
 8001ede:	0099      	lsls	r1, r3, #2
 8001ee0:	440b      	add	r3, r1
 8001ee2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	bf0c      	ite	eq
 8001ef0:	2301      	moveq	r3, #1
 8001ef2:	2300      	movne	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_I2C_Init+0x176>
 8001efa:	2301      	movs	r3, #1
 8001efc:	e022      	b.n	8001f44 <HAL_I2C_Init+0x1bc>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d10e      	bne.n	8001f24 <HAL_I2C_Init+0x19c>
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	1e58      	subs	r0, r3, #1
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6859      	ldr	r1, [r3, #4]
 8001f0e:	460b      	mov	r3, r1
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	440b      	add	r3, r1
 8001f14:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f18:	3301      	adds	r3, #1
 8001f1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f22:	e00f      	b.n	8001f44 <HAL_I2C_Init+0x1bc>
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	1e58      	subs	r0, r3, #1
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6859      	ldr	r1, [r3, #4]
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	440b      	add	r3, r1
 8001f32:	0099      	lsls	r1, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f44:	6879      	ldr	r1, [r7, #4]
 8001f46:	6809      	ldr	r1, [r1, #0]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69da      	ldr	r2, [r3, #28]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6a1b      	ldr	r3, [r3, #32]
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001f72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	6911      	ldr	r1, [r2, #16]
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	68d2      	ldr	r2, [r2, #12]
 8001f7e:	4311      	orrs	r1, r2
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	430b      	orrs	r3, r1
 8001f86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	695a      	ldr	r2, [r3, #20]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	699b      	ldr	r3, [r3, #24]
 8001f9a:	431a      	orrs	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f042 0201 	orr.w	r2, r2, #1
 8001fb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3710      	adds	r7, #16
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	000186a0 	.word	0x000186a0
 8001fe0:	001e847f 	.word	0x001e847f
 8001fe4:	003d08ff 	.word	0x003d08ff
 8001fe8:	431bde83 	.word	0x431bde83
 8001fec:	10624dd3 	.word	0x10624dd3

08001ff0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af02      	add	r7, sp, #8
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	817b      	strh	r3, [r7, #10]
 8002000:	4613      	mov	r3, r2
 8002002:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002004:	f7ff f9fa 	bl	80013fc <HAL_GetTick>
 8002008:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b20      	cmp	r3, #32
 8002014:	f040 80e0 	bne.w	80021d8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	2319      	movs	r3, #25
 800201e:	2201      	movs	r2, #1
 8002020:	4970      	ldr	r1, [pc, #448]	; (80021e4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002022:	68f8      	ldr	r0, [r7, #12]
 8002024:	f000 ff0a 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800202e:	2302      	movs	r3, #2
 8002030:	e0d3      	b.n	80021da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002038:	2b01      	cmp	r3, #1
 800203a:	d101      	bne.n	8002040 <HAL_I2C_Master_Transmit+0x50>
 800203c:	2302      	movs	r3, #2
 800203e:	e0cc      	b.n	80021da <HAL_I2C_Master_Transmit+0x1ea>
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	2b01      	cmp	r3, #1
 8002054:	d007      	beq.n	8002066 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f042 0201 	orr.w	r2, r2, #1
 8002064:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002074:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2221      	movs	r2, #33	; 0x21
 800207a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2210      	movs	r2, #16
 8002082:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	893a      	ldrh	r2, [r7, #8]
 8002096:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800209c:	b29a      	uxth	r2, r3
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	4a50      	ldr	r2, [pc, #320]	; (80021e8 <HAL_I2C_Master_Transmit+0x1f8>)
 80020a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80020a8:	8979      	ldrh	r1, [r7, #10]
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	6a3a      	ldr	r2, [r7, #32]
 80020ae:	68f8      	ldr	r0, [r7, #12]
 80020b0:	f000 fcf4 	bl	8002a9c <I2C_MasterRequestWrite>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e08d      	b.n	80021da <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020be:	2300      	movs	r3, #0
 80020c0:	613b      	str	r3, [r7, #16]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	695b      	ldr	r3, [r3, #20]
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	613b      	str	r3, [r7, #16]
 80020d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80020d4:	e066      	b.n	80021a4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020d6:	697a      	ldr	r2, [r7, #20]
 80020d8:	6a39      	ldr	r1, [r7, #32]
 80020da:	68f8      	ldr	r0, [r7, #12]
 80020dc:	f000 ff84 	bl	8002fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d00d      	beq.n	8002102 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	2b04      	cmp	r3, #4
 80020ec:	d107      	bne.n	80020fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e06b      	b.n	80021da <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002106:	781a      	ldrb	r2, [r3, #0]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800211c:	b29b      	uxth	r3, r3
 800211e:	3b01      	subs	r3, #1
 8002120:	b29a      	uxth	r2, r3
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800212a:	3b01      	subs	r3, #1
 800212c:	b29a      	uxth	r2, r3
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	695b      	ldr	r3, [r3, #20]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b04      	cmp	r3, #4
 800213e:	d11b      	bne.n	8002178 <HAL_I2C_Master_Transmit+0x188>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002144:	2b00      	cmp	r3, #0
 8002146:	d017      	beq.n	8002178 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214c:	781a      	ldrb	r2, [r3, #0]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002158:	1c5a      	adds	r2, r3, #1
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002162:	b29b      	uxth	r3, r3
 8002164:	3b01      	subs	r3, #1
 8002166:	b29a      	uxth	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002170:	3b01      	subs	r3, #1
 8002172:	b29a      	uxth	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002178:	697a      	ldr	r2, [r7, #20]
 800217a:	6a39      	ldr	r1, [r7, #32]
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f000 ff74 	bl	800306a <I2C_WaitOnBTFFlagUntilTimeout>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00d      	beq.n	80021a4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218c:	2b04      	cmp	r3, #4
 800218e:	d107      	bne.n	80021a0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800219e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e01a      	b.n	80021da <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d194      	bne.n	80020d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2220      	movs	r2, #32
 80021c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80021d4:	2300      	movs	r3, #0
 80021d6:	e000      	b.n	80021da <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80021d8:	2302      	movs	r3, #2
  }
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3718      	adds	r7, #24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	00100002 	.word	0x00100002
 80021e8:	ffff0000 	.word	0xffff0000

080021ec <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b088      	sub	sp, #32
 80021f0:	af02      	add	r7, sp, #8
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	4608      	mov	r0, r1
 80021f6:	4611      	mov	r1, r2
 80021f8:	461a      	mov	r2, r3
 80021fa:	4603      	mov	r3, r0
 80021fc:	817b      	strh	r3, [r7, #10]
 80021fe:	460b      	mov	r3, r1
 8002200:	813b      	strh	r3, [r7, #8]
 8002202:	4613      	mov	r3, r2
 8002204:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002206:	f7ff f8f9 	bl	80013fc <HAL_GetTick>
 800220a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002212:	b2db      	uxtb	r3, r3
 8002214:	2b20      	cmp	r3, #32
 8002216:	f040 80d9 	bne.w	80023cc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	2319      	movs	r3, #25
 8002220:	2201      	movs	r2, #1
 8002222:	496d      	ldr	r1, [pc, #436]	; (80023d8 <HAL_I2C_Mem_Write+0x1ec>)
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 fe09 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002230:	2302      	movs	r3, #2
 8002232:	e0cc      	b.n	80023ce <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800223a:	2b01      	cmp	r3, #1
 800223c:	d101      	bne.n	8002242 <HAL_I2C_Mem_Write+0x56>
 800223e:	2302      	movs	r3, #2
 8002240:	e0c5      	b.n	80023ce <HAL_I2C_Mem_Write+0x1e2>
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2201      	movs	r2, #1
 8002246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	2b01      	cmp	r3, #1
 8002256:	d007      	beq.n	8002268 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f042 0201 	orr.w	r2, r2, #1
 8002266:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002276:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2221      	movs	r2, #33	; 0x21
 800227c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2240      	movs	r2, #64	; 0x40
 8002284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6a3a      	ldr	r2, [r7, #32]
 8002292:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002298:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800229e:	b29a      	uxth	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	4a4d      	ldr	r2, [pc, #308]	; (80023dc <HAL_I2C_Mem_Write+0x1f0>)
 80022a8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022aa:	88f8      	ldrh	r0, [r7, #6]
 80022ac:	893a      	ldrh	r2, [r7, #8]
 80022ae:	8979      	ldrh	r1, [r7, #10]
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	9301      	str	r3, [sp, #4]
 80022b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	4603      	mov	r3, r0
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f000 fc64 	bl	8002b88 <I2C_RequestMemoryWrite>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d052      	beq.n	800236c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e081      	b.n	80023ce <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022ce:	68f8      	ldr	r0, [r7, #12]
 80022d0:	f000 fe8a 	bl	8002fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00d      	beq.n	80022f6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022de:	2b04      	cmp	r3, #4
 80022e0:	d107      	bne.n	80022f2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e06b      	b.n	80023ce <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fa:	781a      	ldrb	r2, [r3, #0]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002310:	3b01      	subs	r3, #1
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800231c:	b29b      	uxth	r3, r3
 800231e:	3b01      	subs	r3, #1
 8002320:	b29a      	uxth	r2, r3
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	695b      	ldr	r3, [r3, #20]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b04      	cmp	r3, #4
 8002332:	d11b      	bne.n	800236c <HAL_I2C_Mem_Write+0x180>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002338:	2b00      	cmp	r3, #0
 800233a:	d017      	beq.n	800236c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002340:	781a      	ldrb	r2, [r3, #0]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234c:	1c5a      	adds	r2, r3, #1
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002356:	3b01      	subs	r3, #1
 8002358:	b29a      	uxth	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002362:	b29b      	uxth	r3, r3
 8002364:	3b01      	subs	r3, #1
 8002366:	b29a      	uxth	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1aa      	bne.n	80022ca <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002374:	697a      	ldr	r2, [r7, #20]
 8002376:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f000 fe76 	bl	800306a <I2C_WaitOnBTFFlagUntilTimeout>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00d      	beq.n	80023a0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002388:	2b04      	cmp	r3, #4
 800238a:	d107      	bne.n	800239c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800239a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e016      	b.n	80023ce <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2220      	movs	r2, #32
 80023b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80023c8:	2300      	movs	r3, #0
 80023ca:	e000      	b.n	80023ce <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80023cc:	2302      	movs	r3, #2
  }
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3718      	adds	r7, #24
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	00100002 	.word	0x00100002
 80023dc:	ffff0000 	.word	0xffff0000

080023e0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b08c      	sub	sp, #48	; 0x30
 80023e4:	af02      	add	r7, sp, #8
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	4608      	mov	r0, r1
 80023ea:	4611      	mov	r1, r2
 80023ec:	461a      	mov	r2, r3
 80023ee:	4603      	mov	r3, r0
 80023f0:	817b      	strh	r3, [r7, #10]
 80023f2:	460b      	mov	r3, r1
 80023f4:	813b      	strh	r3, [r7, #8]
 80023f6:	4613      	mov	r3, r2
 80023f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80023fa:	f7fe ffff 	bl	80013fc <HAL_GetTick>
 80023fe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002406:	b2db      	uxtb	r3, r3
 8002408:	2b20      	cmp	r3, #32
 800240a:	f040 821e 	bne.w	800284a <HAL_I2C_Mem_Read+0x46a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800240e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002410:	9300      	str	r3, [sp, #0]
 8002412:	2319      	movs	r3, #25
 8002414:	2201      	movs	r2, #1
 8002416:	4982      	ldr	r1, [pc, #520]	; (8002620 <HAL_I2C_Mem_Read+0x240>)
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f000 fd0f 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002424:	2302      	movs	r3, #2
 8002426:	e211      	b.n	800284c <HAL_I2C_Mem_Read+0x46c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800242e:	2b01      	cmp	r3, #1
 8002430:	d101      	bne.n	8002436 <HAL_I2C_Mem_Read+0x56>
 8002432:	2302      	movs	r3, #2
 8002434:	e20a      	b.n	800284c <HAL_I2C_Mem_Read+0x46c>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0301 	and.w	r3, r3, #1
 8002448:	2b01      	cmp	r3, #1
 800244a:	d007      	beq.n	800245c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f042 0201 	orr.w	r2, r2, #1
 800245a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800246a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2222      	movs	r2, #34	; 0x22
 8002470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2240      	movs	r2, #64	; 0x40
 8002478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002486:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800248c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002492:	b29a      	uxth	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4a62      	ldr	r2, [pc, #392]	; (8002624 <HAL_I2C_Mem_Read+0x244>)
 800249c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800249e:	88f8      	ldrh	r0, [r7, #6]
 80024a0:	893a      	ldrh	r2, [r7, #8]
 80024a2:	8979      	ldrh	r1, [r7, #10]
 80024a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a6:	9301      	str	r3, [sp, #4]
 80024a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	4603      	mov	r3, r0
 80024ae:	68f8      	ldr	r0, [r7, #12]
 80024b0:	f000 fbf4 	bl	8002c9c <I2C_RequestMemoryRead>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e1c6      	b.n	800284c <HAL_I2C_Mem_Read+0x46c>
    }

    if (hi2c->XferSize == 0U)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d113      	bne.n	80024ee <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024c6:	2300      	movs	r3, #0
 80024c8:	623b      	str	r3, [r7, #32]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	623b      	str	r3, [r7, #32]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	623b      	str	r3, [r7, #32]
 80024da:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	e19a      	b.n	8002824 <HAL_I2C_Mem_Read+0x444>
    }
    else if (hi2c->XferSize == 1U)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d11e      	bne.n	8002534 <HAL_I2C_Mem_Read+0x154>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002504:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002506:	b672      	cpsid	i
}
 8002508:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	61fb      	str	r3, [r7, #28]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	61fb      	str	r3, [r7, #28]
 800251e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800252e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002530:	b662      	cpsie	i
}
 8002532:	e035      	b.n	80025a0 <HAL_I2C_Mem_Read+0x1c0>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002538:	2b02      	cmp	r3, #2
 800253a:	d11e      	bne.n	800257a <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800254a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800254c:	b672      	cpsid	i
}
 800254e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002550:	2300      	movs	r3, #0
 8002552:	61bb      	str	r3, [r7, #24]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	61bb      	str	r3, [r7, #24]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	61bb      	str	r3, [r7, #24]
 8002564:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002574:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002576:	b662      	cpsie	i
}
 8002578:	e012      	b.n	80025a0 <HAL_I2C_Mem_Read+0x1c0>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002588:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	695b      	ldr	r3, [r3, #20]
 8002594:	617b      	str	r3, [r7, #20]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	617b      	str	r3, [r7, #20]
 800259e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80025a0:	e140      	b.n	8002824 <HAL_I2C_Mem_Read+0x444>
    {
      if (hi2c->XferSize <= 3U)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a6:	2b03      	cmp	r3, #3
 80025a8:	f200 80f9 	bhi.w	800279e <HAL_I2C_Mem_Read+0x3be>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d123      	bne.n	80025fc <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80025b8:	68f8      	ldr	r0, [r7, #12]
 80025ba:	f000 fd97 	bl	80030ec <I2C_WaitOnRXNEFlagUntilTimeout>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e141      	b.n	800284c <HAL_I2C_Mem_Read+0x46c>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	691a      	ldr	r2, [r3, #16]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d2:	b2d2      	uxtb	r2, r2
 80025d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025da:	1c5a      	adds	r2, r3, #1
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e4:	3b01      	subs	r3, #1
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	3b01      	subs	r3, #1
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80025fa:	e113      	b.n	8002824 <HAL_I2C_Mem_Read+0x444>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002600:	2b02      	cmp	r3, #2
 8002602:	d152      	bne.n	80026aa <HAL_I2C_Mem_Read+0x2ca>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002606:	9300      	str	r3, [sp, #0]
 8002608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800260a:	2200      	movs	r2, #0
 800260c:	4906      	ldr	r1, [pc, #24]	; (8002628 <HAL_I2C_Mem_Read+0x248>)
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 fc14 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d008      	beq.n	800262c <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e116      	b.n	800284c <HAL_I2C_Mem_Read+0x46c>
 800261e:	bf00      	nop
 8002620:	00100002 	.word	0x00100002
 8002624:	ffff0000 	.word	0xffff0000
 8002628:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800262c:	b672      	cpsid	i
}
 800262e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800263e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	691a      	ldr	r2, [r3, #16]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002652:	1c5a      	adds	r2, r3, #1
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800265c:	3b01      	subs	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002668:	b29b      	uxth	r3, r3
 800266a:	3b01      	subs	r3, #1
 800266c:	b29a      	uxth	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002672:	b662      	cpsie	i
}
 8002674:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	691a      	ldr	r2, [r3, #16]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002680:	b2d2      	uxtb	r2, r2
 8002682:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002688:	1c5a      	adds	r2, r3, #1
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002692:	3b01      	subs	r3, #1
 8002694:	b29a      	uxth	r2, r3
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800269e:	b29b      	uxth	r3, r3
 80026a0:	3b01      	subs	r3, #1
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80026a8:	e0bc      	b.n	8002824 <HAL_I2C_Mem_Read+0x444>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ac:	9300      	str	r3, [sp, #0]
 80026ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026b0:	2200      	movs	r2, #0
 80026b2:	4968      	ldr	r1, [pc, #416]	; (8002854 <HAL_I2C_Mem_Read+0x474>)
 80026b4:	68f8      	ldr	r0, [r7, #12]
 80026b6:	f000 fbc1 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <HAL_I2C_Mem_Read+0x2e4>
          {
            return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e0c3      	b.n	800284c <HAL_I2C_Mem_Read+0x46c>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026d2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80026d4:	b672      	cpsid	i
}
 80026d6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	691a      	ldr	r2, [r3, #16]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e2:	b2d2      	uxtb	r2, r2
 80026e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ea:	1c5a      	adds	r2, r3, #1
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f4:	3b01      	subs	r3, #1
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002700:	b29b      	uxth	r3, r3
 8002702:	3b01      	subs	r3, #1
 8002704:	b29a      	uxth	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800270a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002710:	2200      	movs	r2, #0
 8002712:	4950      	ldr	r1, [pc, #320]	; (8002854 <HAL_I2C_Mem_Read+0x474>)
 8002714:	68f8      	ldr	r0, [r7, #12]
 8002716:	f000 fb91 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <HAL_I2C_Mem_Read+0x344>
          {
            return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e093      	b.n	800284c <HAL_I2C_Mem_Read+0x46c>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002732:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	691a      	ldr	r2, [r3, #16]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002746:	1c5a      	adds	r2, r3, #1
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002750:	3b01      	subs	r3, #1
 8002752:	b29a      	uxth	r2, r3
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275c:	b29b      	uxth	r3, r3
 800275e:	3b01      	subs	r3, #1
 8002760:	b29a      	uxth	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002766:	b662      	cpsie	i
}
 8002768:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	691a      	ldr	r2, [r3, #16]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002774:	b2d2      	uxtb	r2, r2
 8002776:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002786:	3b01      	subs	r3, #1
 8002788:	b29a      	uxth	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002792:	b29b      	uxth	r3, r3
 8002794:	3b01      	subs	r3, #1
 8002796:	b29a      	uxth	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800279c:	e042      	b.n	8002824 <HAL_I2C_Mem_Read+0x444>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800279e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027a0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 fca2 	bl	80030ec <I2C_WaitOnRXNEFlagUntilTimeout>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_I2C_Mem_Read+0x3d2>
        {
          return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e04c      	b.n	800284c <HAL_I2C_Mem_Read+0x46c>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	691a      	ldr	r2, [r3, #16]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027bc:	b2d2      	uxtb	r2, r2
 80027be:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ce:	3b01      	subs	r3, #1
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027da:	b29b      	uxth	r3, r3
 80027dc:	3b01      	subs	r3, #1
 80027de:	b29a      	uxth	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	f003 0304 	and.w	r3, r3, #4
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d118      	bne.n	8002824 <HAL_I2C_Mem_Read+0x444>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	691a      	ldr	r2, [r3, #16]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fc:	b2d2      	uxtb	r2, r2
 80027fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002804:	1c5a      	adds	r2, r3, #1
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800280e:	3b01      	subs	r3, #1
 8002810:	b29a      	uxth	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800281a:	b29b      	uxth	r3, r3
 800281c:	3b01      	subs	r3, #1
 800281e:	b29a      	uxth	r2, r3
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002828:	2b00      	cmp	r3, #0
 800282a:	f47f aeba 	bne.w	80025a2 <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2220      	movs	r2, #32
 8002832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2200      	movs	r2, #0
 8002842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002846:	2300      	movs	r3, #0
 8002848:	e000      	b.n	800284c <HAL_I2C_Mem_Read+0x46c>
  }
  else
  {
    return HAL_BUSY;
 800284a:	2302      	movs	r3, #2
  }
}
 800284c:	4618      	mov	r0, r3
 800284e:	3728      	adds	r7, #40	; 0x28
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	00010004 	.word	0x00010004

08002858 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b08a      	sub	sp, #40	; 0x28
 800285c:	af02      	add	r7, sp, #8
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	607a      	str	r2, [r7, #4]
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	460b      	mov	r3, r1
 8002866:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002868:	f7fe fdc8 	bl	80013fc <HAL_GetTick>
 800286c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800286e:	2301      	movs	r3, #1
 8002870:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b20      	cmp	r3, #32
 800287c:	f040 8105 	bne.w	8002a8a <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	2319      	movs	r3, #25
 8002886:	2201      	movs	r2, #1
 8002888:	4982      	ldr	r1, [pc, #520]	; (8002a94 <HAL_I2C_IsDeviceReady+0x23c>)
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f000 fad6 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002896:	2302      	movs	r3, #2
 8002898:	e0f8      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d101      	bne.n	80028a8 <HAL_I2C_IsDeviceReady+0x50>
 80028a4:	2302      	movs	r3, #2
 80028a6:	e0f1      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x234>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d007      	beq.n	80028ce <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f042 0201 	orr.w	r2, r2, #1
 80028cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2224      	movs	r2, #36	; 0x24
 80028e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4a6a      	ldr	r2, [pc, #424]	; (8002a98 <HAL_I2C_IsDeviceReady+0x240>)
 80028f0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002900:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	2200      	movs	r2, #0
 800290a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 fa94 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e0b6      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800291e:	897b      	ldrh	r3, [r7, #10]
 8002920:	b2db      	uxtb	r3, r3
 8002922:	461a      	mov	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800292c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800292e:	f7fe fd65 	bl	80013fc <HAL_GetTick>
 8002932:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	695b      	ldr	r3, [r3, #20]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b02      	cmp	r3, #2
 8002940:	bf0c      	ite	eq
 8002942:	2301      	moveq	r3, #1
 8002944:	2300      	movne	r3, #0
 8002946:	b2db      	uxtb	r3, r3
 8002948:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002954:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002958:	bf0c      	ite	eq
 800295a:	2301      	moveq	r3, #1
 800295c:	2300      	movne	r3, #0
 800295e:	b2db      	uxtb	r3, r3
 8002960:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002962:	e025      	b.n	80029b0 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002964:	f7fe fd4a 	bl	80013fc <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	683a      	ldr	r2, [r7, #0]
 8002970:	429a      	cmp	r2, r3
 8002972:	d302      	bcc.n	800297a <HAL_I2C_IsDeviceReady+0x122>
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d103      	bne.n	8002982 <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	22a0      	movs	r2, #160	; 0xa0
 800297e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b02      	cmp	r3, #2
 800298e:	bf0c      	ite	eq
 8002990:	2301      	moveq	r3, #1
 8002992:	2300      	movne	r3, #0
 8002994:	b2db      	uxtb	r3, r3
 8002996:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029a6:	bf0c      	ite	eq
 80029a8:	2301      	moveq	r3, #1
 80029aa:	2300      	movne	r3, #0
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2ba0      	cmp	r3, #160	; 0xa0
 80029ba:	d005      	beq.n	80029c8 <HAL_I2C_IsDeviceReady+0x170>
 80029bc:	7dfb      	ldrb	r3, [r7, #23]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d102      	bne.n	80029c8 <HAL_I2C_IsDeviceReady+0x170>
 80029c2:	7dbb      	ldrb	r3, [r7, #22]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0cd      	beq.n	8002964 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2220      	movs	r2, #32
 80029cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d129      	bne.n	8002a32 <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029ec:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ee:	2300      	movs	r3, #0
 80029f0:	613b      	str	r3, [r7, #16]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	613b      	str	r3, [r7, #16]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	9300      	str	r3, [sp, #0]
 8002a08:	2319      	movs	r3, #25
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	4921      	ldr	r1, [pc, #132]	; (8002a94 <HAL_I2C_IsDeviceReady+0x23c>)
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f000 fa14 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e036      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2220      	movs	r2, #32
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	e02c      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a40:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a4a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	2319      	movs	r3, #25
 8002a52:	2201      	movs	r2, #1
 8002a54:	490f      	ldr	r1, [pc, #60]	; (8002a94 <HAL_I2C_IsDeviceReady+0x23c>)
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 f9f0 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e012      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	f4ff af3e 	bcc.w	80028f2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e000      	b.n	8002a8c <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8002a8a:	2302      	movs	r3, #2
  }
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3720      	adds	r7, #32
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	00100002 	.word	0x00100002
 8002a98:	ffff0000 	.word	0xffff0000

08002a9c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b088      	sub	sp, #32
 8002aa0:	af02      	add	r7, sp, #8
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	607a      	str	r2, [r7, #4]
 8002aa6:	603b      	str	r3, [r7, #0]
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d006      	beq.n	8002ac6 <I2C_MasterRequestWrite+0x2a>
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d003      	beq.n	8002ac6 <I2C_MasterRequestWrite+0x2a>
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ac4:	d108      	bne.n	8002ad8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	e00b      	b.n	8002af0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002adc:	2b12      	cmp	r3, #18
 8002ade:	d107      	bne.n	8002af0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002aee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	9300      	str	r3, [sp, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f000 f99d 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e035      	b.n	8002b78 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b14:	d108      	bne.n	8002b28 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b16:	897b      	ldrh	r3, [r7, #10]
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002b24:	611a      	str	r2, [r3, #16]
 8002b26:	e01b      	b.n	8002b60 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b28:	897b      	ldrh	r3, [r7, #10]
 8002b2a:	11db      	asrs	r3, r3, #7
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	f003 0306 	and.w	r3, r3, #6
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	f063 030f 	orn	r3, r3, #15
 8002b38:	b2da      	uxtb	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	490e      	ldr	r1, [pc, #56]	; (8002b80 <I2C_MasterRequestWrite+0xe4>)
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 f9cf 	bl	8002eea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e010      	b.n	8002b78 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b56:	897b      	ldrh	r3, [r7, #10]
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	4907      	ldr	r1, [pc, #28]	; (8002b84 <I2C_MasterRequestWrite+0xe8>)
 8002b66:	68f8      	ldr	r0, [r7, #12]
 8002b68:	f000 f9bf 	bl	8002eea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e000      	b.n	8002b78 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	00010008 	.word	0x00010008
 8002b84:	00010002 	.word	0x00010002

08002b88 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b088      	sub	sp, #32
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	4608      	mov	r0, r1
 8002b92:	4611      	mov	r1, r2
 8002b94:	461a      	mov	r2, r3
 8002b96:	4603      	mov	r3, r0
 8002b98:	817b      	strh	r3, [r7, #10]
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	813b      	strh	r3, [r7, #8]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bb0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	6a3b      	ldr	r3, [r7, #32]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f000 f93c 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e05f      	b.n	8002c8e <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bce:	897b      	ldrh	r3, [r7, #10]
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002bdc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be0:	6a3a      	ldr	r2, [r7, #32]
 8002be2:	492d      	ldr	r1, [pc, #180]	; (8002c98 <I2C_RequestMemoryWrite+0x110>)
 8002be4:	68f8      	ldr	r0, [r7, #12]
 8002be6:	f000 f980 	bl	8002eea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e04c      	b.n	8002c8e <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	617b      	str	r3, [r7, #20]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	617b      	str	r3, [r7, #20]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	617b      	str	r3, [r7, #20]
 8002c08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c0c:	6a39      	ldr	r1, [r7, #32]
 8002c0e:	68f8      	ldr	r0, [r7, #12]
 8002c10:	f000 f9ea 	bl	8002fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d00d      	beq.n	8002c36 <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	d107      	bne.n	8002c32 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e02b      	b.n	8002c8e <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c36:	88fb      	ldrh	r3, [r7, #6]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d105      	bne.n	8002c48 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c3c:	893b      	ldrh	r3, [r7, #8]
 8002c3e:	b2da      	uxtb	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	611a      	str	r2, [r3, #16]
 8002c46:	e021      	b.n	8002c8c <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002c48:	893b      	ldrh	r3, [r7, #8]
 8002c4a:	0a1b      	lsrs	r3, r3, #8
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	b2da      	uxtb	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c58:	6a39      	ldr	r1, [r7, #32]
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f000 f9c4 	bl	8002fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d00d      	beq.n	8002c82 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6a:	2b04      	cmp	r3, #4
 8002c6c:	d107      	bne.n	8002c7e <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e005      	b.n	8002c8e <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c82:	893b      	ldrh	r3, [r7, #8]
 8002c84:	b2da      	uxtb	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3718      	adds	r7, #24
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	00010002 	.word	0x00010002

08002c9c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	af02      	add	r7, sp, #8
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	4608      	mov	r0, r1
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4603      	mov	r3, r0
 8002cac:	817b      	strh	r3, [r7, #10]
 8002cae:	460b      	mov	r3, r1
 8002cb0:	813b      	strh	r3, [r7, #8]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002cc4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cd4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd8:	9300      	str	r3, [sp, #0]
 8002cda:	6a3b      	ldr	r3, [r7, #32]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 f8aa 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e09e      	b.n	8002e30 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002cf2:	897b      	ldrh	r3, [r7, #10]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002d00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d04:	6a3a      	ldr	r2, [r7, #32]
 8002d06:	494c      	ldr	r1, [pc, #304]	; (8002e38 <I2C_RequestMemoryRead+0x19c>)
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f000 f8ee 	bl	8002eea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e08b      	b.n	8002e30 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d30:	6a39      	ldr	r1, [r7, #32]
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f000 f958 	bl	8002fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00d      	beq.n	8002d5a <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d107      	bne.n	8002d56 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e06a      	b.n	8002e30 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d5a:	88fb      	ldrh	r3, [r7, #6]
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d105      	bne.n	8002d6c <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d60:	893b      	ldrh	r3, [r7, #8]
 8002d62:	b2da      	uxtb	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	611a      	str	r2, [r3, #16]
 8002d6a:	e021      	b.n	8002db0 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002d6c:	893b      	ldrh	r3, [r7, #8]
 8002d6e:	0a1b      	lsrs	r3, r3, #8
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d7c:	6a39      	ldr	r1, [r7, #32]
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 f932 	bl	8002fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00d      	beq.n	8002da6 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8e:	2b04      	cmp	r3, #4
 8002d90:	d107      	bne.n	8002da2 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002da0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e044      	b.n	8002e30 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002da6:	893b      	ldrh	r3, [r7, #8]
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002db2:	6a39      	ldr	r1, [r7, #32]
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 f917 	bl	8002fe8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d00d      	beq.n	8002ddc <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc4:	2b04      	cmp	r3, #4
 8002dc6:	d107      	bne.n	8002dd8 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dd6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e029      	b.n	8002e30 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002dea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	6a3b      	ldr	r3, [r7, #32]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 f81f 	bl	8002e3c <I2C_WaitOnFlagUntilTimeout>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d001      	beq.n	8002e08 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e013      	b.n	8002e30 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002e08:	897b      	ldrh	r3, [r7, #10]
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	f043 0301 	orr.w	r3, r3, #1
 8002e10:	b2da      	uxtb	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1a:	6a3a      	ldr	r2, [r7, #32]
 8002e1c:	4906      	ldr	r1, [pc, #24]	; (8002e38 <I2C_RequestMemoryRead+0x19c>)
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f000 f863 	bl	8002eea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e000      	b.n	8002e30 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3718      	adds	r7, #24
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	00010002 	.word	0x00010002

08002e3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	603b      	str	r3, [r7, #0]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e4c:	e025      	b.n	8002e9a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e54:	d021      	beq.n	8002e9a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e56:	f7fe fad1 	bl	80013fc <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	683a      	ldr	r2, [r7, #0]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d302      	bcc.n	8002e6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d116      	bne.n	8002e9a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e86:	f043 0220 	orr.w	r2, r3, #32
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e023      	b.n	8002ee2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	0c1b      	lsrs	r3, r3, #16
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d10d      	bne.n	8002ec0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	695b      	ldr	r3, [r3, #20]
 8002eaa:	43da      	mvns	r2, r3
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	bf0c      	ite	eq
 8002eb6:	2301      	moveq	r3, #1
 8002eb8:	2300      	movne	r3, #0
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	e00c      	b.n	8002eda <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	43da      	mvns	r2, r3
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	bf0c      	ite	eq
 8002ed2:	2301      	moveq	r3, #1
 8002ed4:	2300      	movne	r3, #0
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	461a      	mov	r2, r3
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d0b6      	beq.n	8002e4e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b084      	sub	sp, #16
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	60f8      	str	r0, [r7, #12]
 8002ef2:	60b9      	str	r1, [r7, #8]
 8002ef4:	607a      	str	r2, [r7, #4]
 8002ef6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ef8:	e051      	b.n	8002f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	695b      	ldr	r3, [r3, #20]
 8002f00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f08:	d123      	bne.n	8002f52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f18:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f22:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2220      	movs	r2, #32
 8002f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f043 0204 	orr.w	r2, r3, #4
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e046      	b.n	8002fe0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f58:	d021      	beq.n	8002f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f5a:	f7fe fa4f 	bl	80013fc <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d302      	bcc.n	8002f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d116      	bne.n	8002f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	f043 0220 	orr.w	r2, r3, #32
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e020      	b.n	8002fe0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	0c1b      	lsrs	r3, r3, #16
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d10c      	bne.n	8002fc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	43da      	mvns	r2, r3
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	bf14      	ite	ne
 8002fba:	2301      	movne	r3, #1
 8002fbc:	2300      	moveq	r3, #0
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	e00b      	b.n	8002fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	43da      	mvns	r2, r3
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	bf14      	ite	ne
 8002fd4:	2301      	movne	r3, #1
 8002fd6:	2300      	moveq	r3, #0
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d18d      	bne.n	8002efa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002fde:	2300      	movs	r3, #0
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ff4:	e02d      	b.n	8003052 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 f8ce 	bl	8003198 <I2C_IsAcknowledgeFailed>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e02d      	b.n	8003062 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300c:	d021      	beq.n	8003052 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800300e:	f7fe f9f5 	bl	80013fc <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	68ba      	ldr	r2, [r7, #8]
 800301a:	429a      	cmp	r2, r3
 800301c:	d302      	bcc.n	8003024 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d116      	bne.n	8003052 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2220      	movs	r2, #32
 800302e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303e:	f043 0220 	orr.w	r2, r3, #32
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e007      	b.n	8003062 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	695b      	ldr	r3, [r3, #20]
 8003058:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800305c:	2b80      	cmp	r3, #128	; 0x80
 800305e:	d1ca      	bne.n	8002ff6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b084      	sub	sp, #16
 800306e:	af00      	add	r7, sp, #0
 8003070:	60f8      	str	r0, [r7, #12]
 8003072:	60b9      	str	r1, [r7, #8]
 8003074:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003076:	e02d      	b.n	80030d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f000 f88d 	bl	8003198 <I2C_IsAcknowledgeFailed>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e02d      	b.n	80030e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800308e:	d021      	beq.n	80030d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003090:	f7fe f9b4 	bl	80013fc <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	429a      	cmp	r2, r3
 800309e:	d302      	bcc.n	80030a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d116      	bne.n	80030d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2220      	movs	r2, #32
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c0:	f043 0220 	orr.w	r2, r3, #32
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e007      	b.n	80030e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	f003 0304 	and.w	r3, r3, #4
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d1ca      	bne.n	8003078 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030f8:	e042      	b.n	8003180 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	f003 0310 	and.w	r3, r3, #16
 8003104:	2b10      	cmp	r3, #16
 8003106:	d119      	bne.n	800313c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f06f 0210 	mvn.w	r2, #16
 8003110:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2220      	movs	r2, #32
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e029      	b.n	8003190 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800313c:	f7fe f95e 	bl	80013fc <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	429a      	cmp	r2, r3
 800314a:	d302      	bcc.n	8003152 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d116      	bne.n	8003180 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2200      	movs	r2, #0
 8003156:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2220      	movs	r2, #32
 800315c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316c:	f043 0220 	orr.w	r2, r3, #32
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2200      	movs	r2, #0
 8003178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e007      	b.n	8003190 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800318a:	2b40      	cmp	r3, #64	; 0x40
 800318c:	d1b5      	bne.n	80030fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800318e:	2300      	movs	r3, #0
}
 8003190:	4618      	mov	r0, r3
 8003192:	3710      	adds	r7, #16
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031ae:	d11b      	bne.n	80031e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80031b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2220      	movs	r2, #32
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d4:	f043 0204 	orr.w	r2, r3, #4
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e000      	b.n	80031ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr

080031f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b086      	sub	sp, #24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e26c      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 8087 	beq.w	8003322 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003214:	4b92      	ldr	r3, [pc, #584]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f003 030c 	and.w	r3, r3, #12
 800321c:	2b04      	cmp	r3, #4
 800321e:	d00c      	beq.n	800323a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003220:	4b8f      	ldr	r3, [pc, #572]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f003 030c 	and.w	r3, r3, #12
 8003228:	2b08      	cmp	r3, #8
 800322a:	d112      	bne.n	8003252 <HAL_RCC_OscConfig+0x5e>
 800322c:	4b8c      	ldr	r3, [pc, #560]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003238:	d10b      	bne.n	8003252 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800323a:	4b89      	ldr	r3, [pc, #548]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d06c      	beq.n	8003320 <HAL_RCC_OscConfig+0x12c>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d168      	bne.n	8003320 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e246      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800325a:	d106      	bne.n	800326a <HAL_RCC_OscConfig+0x76>
 800325c:	4b80      	ldr	r3, [pc, #512]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a7f      	ldr	r2, [pc, #508]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003262:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003266:	6013      	str	r3, [r2, #0]
 8003268:	e02e      	b.n	80032c8 <HAL_RCC_OscConfig+0xd4>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10c      	bne.n	800328c <HAL_RCC_OscConfig+0x98>
 8003272:	4b7b      	ldr	r3, [pc, #492]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a7a      	ldr	r2, [pc, #488]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003278:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800327c:	6013      	str	r3, [r2, #0]
 800327e:	4b78      	ldr	r3, [pc, #480]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a77      	ldr	r2, [pc, #476]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003284:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003288:	6013      	str	r3, [r2, #0]
 800328a:	e01d      	b.n	80032c8 <HAL_RCC_OscConfig+0xd4>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003294:	d10c      	bne.n	80032b0 <HAL_RCC_OscConfig+0xbc>
 8003296:	4b72      	ldr	r3, [pc, #456]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a71      	ldr	r2, [pc, #452]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800329c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032a0:	6013      	str	r3, [r2, #0]
 80032a2:	4b6f      	ldr	r3, [pc, #444]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a6e      	ldr	r2, [pc, #440]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032ac:	6013      	str	r3, [r2, #0]
 80032ae:	e00b      	b.n	80032c8 <HAL_RCC_OscConfig+0xd4>
 80032b0:	4b6b      	ldr	r3, [pc, #428]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a6a      	ldr	r2, [pc, #424]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032ba:	6013      	str	r3, [r2, #0]
 80032bc:	4b68      	ldr	r3, [pc, #416]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a67      	ldr	r2, [pc, #412]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d013      	beq.n	80032f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d0:	f7fe f894 	bl	80013fc <HAL_GetTick>
 80032d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032d6:	e008      	b.n	80032ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032d8:	f7fe f890 	bl	80013fc <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b64      	cmp	r3, #100	; 0x64
 80032e4:	d901      	bls.n	80032ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e1fa      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032ea:	4b5d      	ldr	r3, [pc, #372]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d0f0      	beq.n	80032d8 <HAL_RCC_OscConfig+0xe4>
 80032f6:	e014      	b.n	8003322 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f8:	f7fe f880 	bl	80013fc <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032fe:	e008      	b.n	8003312 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003300:	f7fe f87c 	bl	80013fc <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b64      	cmp	r3, #100	; 0x64
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e1e6      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003312:	4b53      	ldr	r3, [pc, #332]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1f0      	bne.n	8003300 <HAL_RCC_OscConfig+0x10c>
 800331e:	e000      	b.n	8003322 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003320:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d063      	beq.n	80033f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800332e:	4b4c      	ldr	r3, [pc, #304]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f003 030c 	and.w	r3, r3, #12
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00b      	beq.n	8003352 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800333a:	4b49      	ldr	r3, [pc, #292]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f003 030c 	and.w	r3, r3, #12
 8003342:	2b08      	cmp	r3, #8
 8003344:	d11c      	bne.n	8003380 <HAL_RCC_OscConfig+0x18c>
 8003346:	4b46      	ldr	r3, [pc, #280]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d116      	bne.n	8003380 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003352:	4b43      	ldr	r3, [pc, #268]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d005      	beq.n	800336a <HAL_RCC_OscConfig+0x176>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d001      	beq.n	800336a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e1ba      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800336a:	4b3d      	ldr	r3, [pc, #244]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	00db      	lsls	r3, r3, #3
 8003378:	4939      	ldr	r1, [pc, #228]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800337a:	4313      	orrs	r3, r2
 800337c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800337e:	e03a      	b.n	80033f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d020      	beq.n	80033ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003388:	4b36      	ldr	r3, [pc, #216]	; (8003464 <HAL_RCC_OscConfig+0x270>)
 800338a:	2201      	movs	r2, #1
 800338c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338e:	f7fe f835 	bl	80013fc <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003394:	e008      	b.n	80033a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003396:	f7fe f831 	bl	80013fc <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e19b      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033a8:	4b2d      	ldr	r3, [pc, #180]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0f0      	beq.n	8003396 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b4:	4b2a      	ldr	r3, [pc, #168]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	4927      	ldr	r1, [pc, #156]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80033c4:	4313      	orrs	r3, r2
 80033c6:	600b      	str	r3, [r1, #0]
 80033c8:	e015      	b.n	80033f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ca:	4b26      	ldr	r3, [pc, #152]	; (8003464 <HAL_RCC_OscConfig+0x270>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d0:	f7fe f814 	bl	80013fc <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033d8:	f7fe f810 	bl	80013fc <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e17a      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033ea:	4b1d      	ldr	r3, [pc, #116]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1f0      	bne.n	80033d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0308 	and.w	r3, r3, #8
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d03a      	beq.n	8003478 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d019      	beq.n	800343e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800340a:	4b17      	ldr	r3, [pc, #92]	; (8003468 <HAL_RCC_OscConfig+0x274>)
 800340c:	2201      	movs	r2, #1
 800340e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003410:	f7fd fff4 	bl	80013fc <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003416:	e008      	b.n	800342a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003418:	f7fd fff0 	bl	80013fc <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b02      	cmp	r3, #2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e15a      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800342a:	4b0d      	ldr	r3, [pc, #52]	; (8003460 <HAL_RCC_OscConfig+0x26c>)
 800342c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d0f0      	beq.n	8003418 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003436:	2001      	movs	r0, #1
 8003438:	f000 fad8 	bl	80039ec <RCC_Delay>
 800343c:	e01c      	b.n	8003478 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800343e:	4b0a      	ldr	r3, [pc, #40]	; (8003468 <HAL_RCC_OscConfig+0x274>)
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003444:	f7fd ffda 	bl	80013fc <HAL_GetTick>
 8003448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800344a:	e00f      	b.n	800346c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800344c:	f7fd ffd6 	bl	80013fc <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d908      	bls.n	800346c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e140      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000
 8003464:	42420000 	.word	0x42420000
 8003468:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800346c:	4b9e      	ldr	r3, [pc, #632]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d1e9      	bne.n	800344c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0304 	and.w	r3, r3, #4
 8003480:	2b00      	cmp	r3, #0
 8003482:	f000 80a6 	beq.w	80035d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003486:	2300      	movs	r3, #0
 8003488:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800348a:	4b97      	ldr	r3, [pc, #604]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10d      	bne.n	80034b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003496:	4b94      	ldr	r3, [pc, #592]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	4a93      	ldr	r2, [pc, #588]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800349c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034a0:	61d3      	str	r3, [r2, #28]
 80034a2:	4b91      	ldr	r3, [pc, #580]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80034a4:	69db      	ldr	r3, [r3, #28]
 80034a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034aa:	60bb      	str	r3, [r7, #8]
 80034ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034ae:	2301      	movs	r3, #1
 80034b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034b2:	4b8e      	ldr	r3, [pc, #568]	; (80036ec <HAL_RCC_OscConfig+0x4f8>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d118      	bne.n	80034f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034be:	4b8b      	ldr	r3, [pc, #556]	; (80036ec <HAL_RCC_OscConfig+0x4f8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a8a      	ldr	r2, [pc, #552]	; (80036ec <HAL_RCC_OscConfig+0x4f8>)
 80034c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034ca:	f7fd ff97 	bl	80013fc <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034d0:	e008      	b.n	80034e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d2:	f7fd ff93 	bl	80013fc <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b64      	cmp	r3, #100	; 0x64
 80034de:	d901      	bls.n	80034e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e0fd      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034e4:	4b81      	ldr	r3, [pc, #516]	; (80036ec <HAL_RCC_OscConfig+0x4f8>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0f0      	beq.n	80034d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d106      	bne.n	8003506 <HAL_RCC_OscConfig+0x312>
 80034f8:	4b7b      	ldr	r3, [pc, #492]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	4a7a      	ldr	r2, [pc, #488]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80034fe:	f043 0301 	orr.w	r3, r3, #1
 8003502:	6213      	str	r3, [r2, #32]
 8003504:	e02d      	b.n	8003562 <HAL_RCC_OscConfig+0x36e>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10c      	bne.n	8003528 <HAL_RCC_OscConfig+0x334>
 800350e:	4b76      	ldr	r3, [pc, #472]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	4a75      	ldr	r2, [pc, #468]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003514:	f023 0301 	bic.w	r3, r3, #1
 8003518:	6213      	str	r3, [r2, #32]
 800351a:	4b73      	ldr	r3, [pc, #460]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	4a72      	ldr	r2, [pc, #456]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003520:	f023 0304 	bic.w	r3, r3, #4
 8003524:	6213      	str	r3, [r2, #32]
 8003526:	e01c      	b.n	8003562 <HAL_RCC_OscConfig+0x36e>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	2b05      	cmp	r3, #5
 800352e:	d10c      	bne.n	800354a <HAL_RCC_OscConfig+0x356>
 8003530:	4b6d      	ldr	r3, [pc, #436]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	4a6c      	ldr	r2, [pc, #432]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003536:	f043 0304 	orr.w	r3, r3, #4
 800353a:	6213      	str	r3, [r2, #32]
 800353c:	4b6a      	ldr	r3, [pc, #424]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800353e:	6a1b      	ldr	r3, [r3, #32]
 8003540:	4a69      	ldr	r2, [pc, #420]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003542:	f043 0301 	orr.w	r3, r3, #1
 8003546:	6213      	str	r3, [r2, #32]
 8003548:	e00b      	b.n	8003562 <HAL_RCC_OscConfig+0x36e>
 800354a:	4b67      	ldr	r3, [pc, #412]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	4a66      	ldr	r2, [pc, #408]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003550:	f023 0301 	bic.w	r3, r3, #1
 8003554:	6213      	str	r3, [r2, #32]
 8003556:	4b64      	ldr	r3, [pc, #400]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	4a63      	ldr	r2, [pc, #396]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800355c:	f023 0304 	bic.w	r3, r3, #4
 8003560:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d015      	beq.n	8003596 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800356a:	f7fd ff47 	bl	80013fc <HAL_GetTick>
 800356e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003570:	e00a      	b.n	8003588 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003572:	f7fd ff43 	bl	80013fc <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003580:	4293      	cmp	r3, r2
 8003582:	d901      	bls.n	8003588 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e0ab      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003588:	4b57      	ldr	r3, [pc, #348]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d0ee      	beq.n	8003572 <HAL_RCC_OscConfig+0x37e>
 8003594:	e014      	b.n	80035c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003596:	f7fd ff31 	bl	80013fc <HAL_GetTick>
 800359a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800359c:	e00a      	b.n	80035b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800359e:	f7fd ff2d 	bl	80013fc <HAL_GetTick>
 80035a2:	4602      	mov	r2, r0
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d901      	bls.n	80035b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e095      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035b4:	4b4c      	ldr	r3, [pc, #304]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	f003 0302 	and.w	r3, r3, #2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1ee      	bne.n	800359e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035c0:	7dfb      	ldrb	r3, [r7, #23]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d105      	bne.n	80035d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035c6:	4b48      	ldr	r3, [pc, #288]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	4a47      	ldr	r2, [pc, #284]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80035cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	f000 8081 	beq.w	80036de <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035dc:	4b42      	ldr	r3, [pc, #264]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f003 030c 	and.w	r3, r3, #12
 80035e4:	2b08      	cmp	r3, #8
 80035e6:	d061      	beq.n	80036ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	69db      	ldr	r3, [r3, #28]
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d146      	bne.n	800367e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035f0:	4b3f      	ldr	r3, [pc, #252]	; (80036f0 <HAL_RCC_OscConfig+0x4fc>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f6:	f7fd ff01 	bl	80013fc <HAL_GetTick>
 80035fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035fc:	e008      	b.n	8003610 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035fe:	f7fd fefd 	bl	80013fc <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d901      	bls.n	8003610 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800360c:	2303      	movs	r3, #3
 800360e:	e067      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003610:	4b35      	ldr	r3, [pc, #212]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1f0      	bne.n	80035fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003624:	d108      	bne.n	8003638 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003626:	4b30      	ldr	r3, [pc, #192]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	492d      	ldr	r1, [pc, #180]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003634:	4313      	orrs	r3, r2
 8003636:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003638:	4b2b      	ldr	r3, [pc, #172]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a19      	ldr	r1, [r3, #32]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	430b      	orrs	r3, r1
 800364a:	4927      	ldr	r1, [pc, #156]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 800364c:	4313      	orrs	r3, r2
 800364e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003650:	4b27      	ldr	r3, [pc, #156]	; (80036f0 <HAL_RCC_OscConfig+0x4fc>)
 8003652:	2201      	movs	r2, #1
 8003654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003656:	f7fd fed1 	bl	80013fc <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800365e:	f7fd fecd 	bl	80013fc <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e037      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003670:	4b1d      	ldr	r3, [pc, #116]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0f0      	beq.n	800365e <HAL_RCC_OscConfig+0x46a>
 800367c:	e02f      	b.n	80036de <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800367e:	4b1c      	ldr	r3, [pc, #112]	; (80036f0 <HAL_RCC_OscConfig+0x4fc>)
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003684:	f7fd feba 	bl	80013fc <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800368c:	f7fd feb6 	bl	80013fc <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e020      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800369e:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1f0      	bne.n	800368c <HAL_RCC_OscConfig+0x498>
 80036aa:	e018      	b.n	80036de <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	69db      	ldr	r3, [r3, #28]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d101      	bne.n	80036b8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e013      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <HAL_RCC_OscConfig+0x4f4>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a1b      	ldr	r3, [r3, #32]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d106      	bne.n	80036da <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d001      	beq.n	80036de <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3718      	adds	r7, #24
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40021000 	.word	0x40021000
 80036ec:	40007000 	.word	0x40007000
 80036f0:	42420060 	.word	0x42420060

080036f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e0d0      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003708:	4b6a      	ldr	r3, [pc, #424]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	429a      	cmp	r2, r3
 8003714:	d910      	bls.n	8003738 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003716:	4b67      	ldr	r3, [pc, #412]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 0207 	bic.w	r2, r3, #7
 800371e:	4965      	ldr	r1, [pc, #404]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	4313      	orrs	r3, r2
 8003724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003726:	4b63      	ldr	r3, [pc, #396]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0307 	and.w	r3, r3, #7
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d001      	beq.n	8003738 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e0b8      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d020      	beq.n	8003786 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d005      	beq.n	800375c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003750:	4b59      	ldr	r3, [pc, #356]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	4a58      	ldr	r2, [pc, #352]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003756:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800375a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0308 	and.w	r3, r3, #8
 8003764:	2b00      	cmp	r3, #0
 8003766:	d005      	beq.n	8003774 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003768:	4b53      	ldr	r3, [pc, #332]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	4a52      	ldr	r2, [pc, #328]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800376e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003772:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003774:	4b50      	ldr	r3, [pc, #320]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	494d      	ldr	r1, [pc, #308]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003782:	4313      	orrs	r3, r2
 8003784:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b00      	cmp	r3, #0
 8003790:	d040      	beq.n	8003814 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d107      	bne.n	80037aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379a:	4b47      	ldr	r3, [pc, #284]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d115      	bne.n	80037d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e07f      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d107      	bne.n	80037c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037b2:	4b41      	ldr	r3, [pc, #260]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d109      	bne.n	80037d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e073      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c2:	4b3d      	ldr	r3, [pc, #244]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d101      	bne.n	80037d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e06b      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037d2:	4b39      	ldr	r3, [pc, #228]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f023 0203 	bic.w	r2, r3, #3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	4936      	ldr	r1, [pc, #216]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037e4:	f7fd fe0a 	bl	80013fc <HAL_GetTick>
 80037e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ea:	e00a      	b.n	8003802 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037ec:	f7fd fe06 	bl	80013fc <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e053      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003802:	4b2d      	ldr	r3, [pc, #180]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f003 020c 	and.w	r2, r3, #12
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	429a      	cmp	r2, r3
 8003812:	d1eb      	bne.n	80037ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003814:	4b27      	ldr	r3, [pc, #156]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	683a      	ldr	r2, [r7, #0]
 800381e:	429a      	cmp	r2, r3
 8003820:	d210      	bcs.n	8003844 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003822:	4b24      	ldr	r3, [pc, #144]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f023 0207 	bic.w	r2, r3, #7
 800382a:	4922      	ldr	r1, [pc, #136]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	4313      	orrs	r3, r2
 8003830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003832:	4b20      	ldr	r3, [pc, #128]	; (80038b4 <HAL_RCC_ClockConfig+0x1c0>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0307 	and.w	r3, r3, #7
 800383a:	683a      	ldr	r2, [r7, #0]
 800383c:	429a      	cmp	r2, r3
 800383e:	d001      	beq.n	8003844 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e032      	b.n	80038aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0304 	and.w	r3, r3, #4
 800384c:	2b00      	cmp	r3, #0
 800384e:	d008      	beq.n	8003862 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003850:	4b19      	ldr	r3, [pc, #100]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	4916      	ldr	r1, [pc, #88]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800385e:	4313      	orrs	r3, r2
 8003860:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0308 	and.w	r3, r3, #8
 800386a:	2b00      	cmp	r3, #0
 800386c:	d009      	beq.n	8003882 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800386e:	4b12      	ldr	r3, [pc, #72]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	00db      	lsls	r3, r3, #3
 800387c:	490e      	ldr	r1, [pc, #56]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800387e:	4313      	orrs	r3, r2
 8003880:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003882:	f000 f821 	bl	80038c8 <HAL_RCC_GetSysClockFreq>
 8003886:	4602      	mov	r2, r0
 8003888:	4b0b      	ldr	r3, [pc, #44]	; (80038b8 <HAL_RCC_ClockConfig+0x1c4>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	091b      	lsrs	r3, r3, #4
 800388e:	f003 030f 	and.w	r3, r3, #15
 8003892:	490a      	ldr	r1, [pc, #40]	; (80038bc <HAL_RCC_ClockConfig+0x1c8>)
 8003894:	5ccb      	ldrb	r3, [r1, r3]
 8003896:	fa22 f303 	lsr.w	r3, r2, r3
 800389a:	4a09      	ldr	r2, [pc, #36]	; (80038c0 <HAL_RCC_ClockConfig+0x1cc>)
 800389c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800389e:	4b09      	ldr	r3, [pc, #36]	; (80038c4 <HAL_RCC_ClockConfig+0x1d0>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7fd fd68 	bl	8001378 <HAL_InitTick>

  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	40022000 	.word	0x40022000
 80038b8:	40021000 	.word	0x40021000
 80038bc:	0800c5a8 	.word	0x0800c5a8
 80038c0:	2000001c 	.word	0x2000001c
 80038c4:	20000000 	.word	0x20000000

080038c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038c8:	b490      	push	{r4, r7}
 80038ca:	b08a      	sub	sp, #40	; 0x28
 80038cc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80038ce:	4b2a      	ldr	r3, [pc, #168]	; (8003978 <HAL_RCC_GetSysClockFreq+0xb0>)
 80038d0:	1d3c      	adds	r4, r7, #4
 80038d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80038d8:	f240 2301 	movw	r3, #513	; 0x201
 80038dc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038de:	2300      	movs	r3, #0
 80038e0:	61fb      	str	r3, [r7, #28]
 80038e2:	2300      	movs	r3, #0
 80038e4:	61bb      	str	r3, [r7, #24]
 80038e6:	2300      	movs	r3, #0
 80038e8:	627b      	str	r3, [r7, #36]	; 0x24
 80038ea:	2300      	movs	r3, #0
 80038ec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80038f2:	4b22      	ldr	r3, [pc, #136]	; (800397c <HAL_RCC_GetSysClockFreq+0xb4>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	f003 030c 	and.w	r3, r3, #12
 80038fe:	2b04      	cmp	r3, #4
 8003900:	d002      	beq.n	8003908 <HAL_RCC_GetSysClockFreq+0x40>
 8003902:	2b08      	cmp	r3, #8
 8003904:	d003      	beq.n	800390e <HAL_RCC_GetSysClockFreq+0x46>
 8003906:	e02d      	b.n	8003964 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003908:	4b1d      	ldr	r3, [pc, #116]	; (8003980 <HAL_RCC_GetSysClockFreq+0xb8>)
 800390a:	623b      	str	r3, [r7, #32]
      break;
 800390c:	e02d      	b.n	800396a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	0c9b      	lsrs	r3, r3, #18
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800391a:	4413      	add	r3, r2
 800391c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003920:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d013      	beq.n	8003954 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800392c:	4b13      	ldr	r3, [pc, #76]	; (800397c <HAL_RCC_GetSysClockFreq+0xb4>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	0c5b      	lsrs	r3, r3, #17
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800393a:	4413      	add	r3, r2
 800393c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003940:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	4a0e      	ldr	r2, [pc, #56]	; (8003980 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003946:	fb02 f203 	mul.w	r2, r2, r3
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003950:	627b      	str	r3, [r7, #36]	; 0x24
 8003952:	e004      	b.n	800395e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	4a0b      	ldr	r2, [pc, #44]	; (8003984 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003958:	fb02 f303 	mul.w	r3, r2, r3
 800395c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800395e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003960:	623b      	str	r3, [r7, #32]
      break;
 8003962:	e002      	b.n	800396a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003964:	4b06      	ldr	r3, [pc, #24]	; (8003980 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003966:	623b      	str	r3, [r7, #32]
      break;
 8003968:	bf00      	nop
    }
  }
  return sysclockfreq;
 800396a:	6a3b      	ldr	r3, [r7, #32]
}
 800396c:	4618      	mov	r0, r3
 800396e:	3728      	adds	r7, #40	; 0x28
 8003970:	46bd      	mov	sp, r7
 8003972:	bc90      	pop	{r4, r7}
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	0800b078 	.word	0x0800b078
 800397c:	40021000 	.word	0x40021000
 8003980:	007a1200 	.word	0x007a1200
 8003984:	003d0900 	.word	0x003d0900

08003988 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003988:	b480      	push	{r7}
 800398a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800398c:	4b02      	ldr	r3, [pc, #8]	; (8003998 <HAL_RCC_GetHCLKFreq+0x10>)
 800398e:	681b      	ldr	r3, [r3, #0]
}
 8003990:	4618      	mov	r0, r3
 8003992:	46bd      	mov	sp, r7
 8003994:	bc80      	pop	{r7}
 8003996:	4770      	bx	lr
 8003998:	2000001c 	.word	0x2000001c

0800399c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039a0:	f7ff fff2 	bl	8003988 <HAL_RCC_GetHCLKFreq>
 80039a4:	4602      	mov	r2, r0
 80039a6:	4b05      	ldr	r3, [pc, #20]	; (80039bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	0a1b      	lsrs	r3, r3, #8
 80039ac:	f003 0307 	and.w	r3, r3, #7
 80039b0:	4903      	ldr	r1, [pc, #12]	; (80039c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039b2:	5ccb      	ldrb	r3, [r1, r3]
 80039b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40021000 	.word	0x40021000
 80039c0:	0800c5b8 	.word	0x0800c5b8

080039c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039c8:	f7ff ffde 	bl	8003988 <HAL_RCC_GetHCLKFreq>
 80039cc:	4602      	mov	r2, r0
 80039ce:	4b05      	ldr	r3, [pc, #20]	; (80039e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	0adb      	lsrs	r3, r3, #11
 80039d4:	f003 0307 	and.w	r3, r3, #7
 80039d8:	4903      	ldr	r1, [pc, #12]	; (80039e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039da:	5ccb      	ldrb	r3, [r1, r3]
 80039dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	40021000 	.word	0x40021000
 80039e8:	0800c5b8 	.word	0x0800c5b8

080039ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80039f4:	4b0a      	ldr	r3, [pc, #40]	; (8003a20 <RCC_Delay+0x34>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a0a      	ldr	r2, [pc, #40]	; (8003a24 <RCC_Delay+0x38>)
 80039fa:	fba2 2303 	umull	r2, r3, r2, r3
 80039fe:	0a5b      	lsrs	r3, r3, #9
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	fb02 f303 	mul.w	r3, r2, r3
 8003a06:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a08:	bf00      	nop
  }
  while (Delay --);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	1e5a      	subs	r2, r3, #1
 8003a0e:	60fa      	str	r2, [r7, #12]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d1f9      	bne.n	8003a08 <RCC_Delay+0x1c>
}
 8003a14:	bf00      	nop
 8003a16:	bf00      	nop
 8003a18:	3714      	adds	r7, #20
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bc80      	pop	{r7}
 8003a1e:	4770      	bx	lr
 8003a20:	2000001c 	.word	0x2000001c
 8003a24:	10624dd3 	.word	0x10624dd3

08003a28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b082      	sub	sp, #8
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e053      	b.n	8003ae2 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d106      	bne.n	8003a5a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f004 f985 	bl	8007d64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a70:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	431a      	orrs	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	431a      	orrs	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	431a      	orrs	r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a96:	431a      	orrs	r2, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	ea42 0103 	orr.w	r1, r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	0c1a      	lsrs	r2, r3, #16
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f002 0204 	and.w	r2, r2, #4
 8003ac0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	69da      	ldr	r2, [r3, #28]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ad0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b088      	sub	sp, #32
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	60f8      	str	r0, [r7, #12]
 8003af2:	60b9      	str	r1, [r7, #8]
 8003af4:	603b      	str	r3, [r7, #0]
 8003af6:	4613      	mov	r3, r2
 8003af8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003afa:	2300      	movs	r3, #0
 8003afc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d101      	bne.n	8003b0c <HAL_SPI_Transmit+0x22>
 8003b08:	2302      	movs	r3, #2
 8003b0a:	e11e      	b.n	8003d4a <HAL_SPI_Transmit+0x260>
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b14:	f7fd fc72 	bl	80013fc <HAL_GetTick>
 8003b18:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003b1a:	88fb      	ldrh	r3, [r7, #6]
 8003b1c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d002      	beq.n	8003b30 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b2e:	e103      	b.n	8003d38 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d002      	beq.n	8003b3c <HAL_SPI_Transmit+0x52>
 8003b36:	88fb      	ldrh	r3, [r7, #6]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d102      	bne.n	8003b42 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b40:	e0fa      	b.n	8003d38 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2203      	movs	r2, #3
 8003b46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	88fa      	ldrh	r2, [r7, #6]
 8003b5a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	88fa      	ldrh	r2, [r7, #6]
 8003b60:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b88:	d107      	bne.n	8003b9a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b98:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba4:	2b40      	cmp	r3, #64	; 0x40
 8003ba6:	d007      	beq.n	8003bb8 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bb6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bc0:	d14b      	bne.n	8003c5a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d002      	beq.n	8003bd0 <HAL_SPI_Transmit+0xe6>
 8003bca:	8afb      	ldrh	r3, [r7, #22]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d13e      	bne.n	8003c4e <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd4:	881a      	ldrh	r2, [r3, #0]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be0:	1c9a      	adds	r2, r3, #2
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	3b01      	subs	r3, #1
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003bf4:	e02b      	b.n	8003c4e <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d112      	bne.n	8003c2a <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c08:	881a      	ldrh	r2, [r3, #0]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c14:	1c9a      	adds	r2, r3, #2
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	3b01      	subs	r3, #1
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	86da      	strh	r2, [r3, #54]	; 0x36
 8003c28:	e011      	b.n	8003c4e <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c2a:	f7fd fbe7 	bl	80013fc <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	683a      	ldr	r2, [r7, #0]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d803      	bhi.n	8003c42 <HAL_SPI_Transmit+0x158>
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c40:	d102      	bne.n	8003c48 <HAL_SPI_Transmit+0x15e>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d102      	bne.n	8003c4e <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003c4c:	e074      	b.n	8003d38 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1ce      	bne.n	8003bf6 <HAL_SPI_Transmit+0x10c>
 8003c58:	e04c      	b.n	8003cf4 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d002      	beq.n	8003c68 <HAL_SPI_Transmit+0x17e>
 8003c62:	8afb      	ldrh	r3, [r7, #22]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d140      	bne.n	8003cea <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	330c      	adds	r3, #12
 8003c72:	7812      	ldrb	r2, [r2, #0]
 8003c74:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c7a:	1c5a      	adds	r2, r3, #1
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	3b01      	subs	r3, #1
 8003c88:	b29a      	uxth	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003c8e:	e02c      	b.n	8003cea <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d113      	bne.n	8003cc6 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	330c      	adds	r3, #12
 8003ca8:	7812      	ldrb	r2, [r2, #0]
 8003caa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb0:	1c5a      	adds	r2, r3, #1
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	86da      	strh	r2, [r3, #54]	; 0x36
 8003cc4:	e011      	b.n	8003cea <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cc6:	f7fd fb99 	bl	80013fc <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	683a      	ldr	r2, [r7, #0]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d803      	bhi.n	8003cde <HAL_SPI_Transmit+0x1f4>
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cdc:	d102      	bne.n	8003ce4 <HAL_SPI_Transmit+0x1fa>
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d102      	bne.n	8003cea <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003ce8:	e026      	b.n	8003d38 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d1cd      	bne.n	8003c90 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	6839      	ldr	r1, [r7, #0]
 8003cf8:	68f8      	ldr	r0, [r7, #12]
 8003cfa:	f000 fb91 	bl	8004420 <SPI_EndRxTxTransaction>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d002      	beq.n	8003d0a <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2220      	movs	r2, #32
 8003d08:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d10a      	bne.n	8003d28 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d12:	2300      	movs	r3, #0
 8003d14:	613b      	str	r3, [r7, #16]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	613b      	str	r3, [r7, #16]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	613b      	str	r3, [r7, #16]
 8003d26:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d002      	beq.n	8003d36 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	77fb      	strb	r3, [r7, #31]
 8003d34:	e000      	b.n	8003d38 <HAL_SPI_Transmit+0x24e>
  }

error:
 8003d36:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003d48:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3720      	adds	r7, #32
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b088      	sub	sp, #32
 8003d56:	af02      	add	r7, sp, #8
 8003d58:	60f8      	str	r0, [r7, #12]
 8003d5a:	60b9      	str	r1, [r7, #8]
 8003d5c:	603b      	str	r3, [r7, #0]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d62:	2300      	movs	r3, #0
 8003d64:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d6e:	d112      	bne.n	8003d96 <HAL_SPI_Receive+0x44>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10e      	bne.n	8003d96 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2204      	movs	r2, #4
 8003d7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003d80:	88fa      	ldrh	r2, [r7, #6]
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	4613      	mov	r3, r2
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	68b9      	ldr	r1, [r7, #8]
 8003d8c:	68f8      	ldr	r0, [r7, #12]
 8003d8e:	f000 f8e9 	bl	8003f64 <HAL_SPI_TransmitReceive>
 8003d92:	4603      	mov	r3, r0
 8003d94:	e0e2      	b.n	8003f5c <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d101      	bne.n	8003da4 <HAL_SPI_Receive+0x52>
 8003da0:	2302      	movs	r3, #2
 8003da2:	e0db      	b.n	8003f5c <HAL_SPI_Receive+0x20a>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dac:	f7fd fb26 	bl	80013fc <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d002      	beq.n	8003dc4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003dbe:	2302      	movs	r3, #2
 8003dc0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003dc2:	e0c2      	b.n	8003f4a <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <HAL_SPI_Receive+0x7e>
 8003dca:	88fb      	ldrh	r3, [r7, #6]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d102      	bne.n	8003dd6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003dd4:	e0b9      	b.n	8003f4a <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2204      	movs	r2, #4
 8003dda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	68ba      	ldr	r2, [r7, #8]
 8003de8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	88fa      	ldrh	r2, [r7, #6]
 8003dee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	88fa      	ldrh	r2, [r7, #6]
 8003df4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e1c:	d107      	bne.n	8003e2e <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003e2c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e38:	2b40      	cmp	r3, #64	; 0x40
 8003e3a:	d007      	beq.n	8003e4c <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e4a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d162      	bne.n	8003f1a <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003e54:	e02e      	b.n	8003eb4 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d115      	bne.n	8003e90 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f103 020c 	add.w	r2, r3, #12
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e70:	7812      	ldrb	r2, [r2, #0]
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	3b01      	subs	r3, #1
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003e8e:	e011      	b.n	8003eb4 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e90:	f7fd fab4 	bl	80013fc <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d803      	bhi.n	8003ea8 <HAL_SPI_Receive+0x156>
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea6:	d102      	bne.n	8003eae <HAL_SPI_Receive+0x15c>
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d102      	bne.n	8003eb4 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003eb2:	e04a      	b.n	8003f4a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1cb      	bne.n	8003e56 <HAL_SPI_Receive+0x104>
 8003ebe:	e031      	b.n	8003f24 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d113      	bne.n	8003ef6 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68da      	ldr	r2, [r3, #12]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed8:	b292      	uxth	r2, r2
 8003eda:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ee0:	1c9a      	adds	r2, r3, #2
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	3b01      	subs	r3, #1
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ef4:	e011      	b.n	8003f1a <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ef6:	f7fd fa81 	bl	80013fc <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d803      	bhi.n	8003f0e <HAL_SPI_Receive+0x1bc>
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f0c:	d102      	bne.n	8003f14 <HAL_SPI_Receive+0x1c2>
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d102      	bne.n	8003f1a <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003f18:	e017      	b.n	8003f4a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d1cd      	bne.n	8003ec0 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	6839      	ldr	r1, [r7, #0]
 8003f28:	68f8      	ldr	r0, [r7, #12]
 8003f2a:	f000 fa27 	bl	800437c <SPI_EndRxTransaction>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2220      	movs	r2, #32
 8003f38:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d002      	beq.n	8003f48 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	75fb      	strb	r3, [r7, #23]
 8003f46:	e000      	b.n	8003f4a <HAL_SPI_Receive+0x1f8>
  }

error :
 8003f48:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3718      	adds	r7, #24
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b08c      	sub	sp, #48	; 0x30
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
 8003f70:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003f72:	2301      	movs	r3, #1
 8003f74:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003f76:	2300      	movs	r3, #0
 8003f78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d101      	bne.n	8003f8a <HAL_SPI_TransmitReceive+0x26>
 8003f86:	2302      	movs	r3, #2
 8003f88:	e18a      	b.n	80042a0 <HAL_SPI_TransmitReceive+0x33c>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f92:	f7fd fa33 	bl	80013fc <HAL_GetTick>
 8003f96:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003fa8:	887b      	ldrh	r3, [r7, #2]
 8003faa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003fac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d00f      	beq.n	8003fd4 <HAL_SPI_TransmitReceive+0x70>
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fba:	d107      	bne.n	8003fcc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d103      	bne.n	8003fcc <HAL_SPI_TransmitReceive+0x68>
 8003fc4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fc8:	2b04      	cmp	r3, #4
 8003fca:	d003      	beq.n	8003fd4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003fcc:	2302      	movs	r3, #2
 8003fce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003fd2:	e15b      	b.n	800428c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d005      	beq.n	8003fe6 <HAL_SPI_TransmitReceive+0x82>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d002      	beq.n	8003fe6 <HAL_SPI_TransmitReceive+0x82>
 8003fe0:	887b      	ldrh	r3, [r7, #2]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d103      	bne.n	8003fee <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003fec:	e14e      	b.n	800428c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b04      	cmp	r3, #4
 8003ff8:	d003      	beq.n	8004002 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2205      	movs	r2, #5
 8003ffe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	887a      	ldrh	r2, [r7, #2]
 8004012:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	887a      	ldrh	r2, [r7, #2]
 8004018:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	68ba      	ldr	r2, [r7, #8]
 800401e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	887a      	ldrh	r2, [r7, #2]
 8004024:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	887a      	ldrh	r2, [r7, #2]
 800402a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004042:	2b40      	cmp	r3, #64	; 0x40
 8004044:	d007      	beq.n	8004056 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004054:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800405e:	d178      	bne.n	8004152 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <HAL_SPI_TransmitReceive+0x10a>
 8004068:	8b7b      	ldrh	r3, [r7, #26]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d166      	bne.n	800413c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004072:	881a      	ldrh	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407e:	1c9a      	adds	r2, r3, #2
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004088:	b29b      	uxth	r3, r3
 800408a:	3b01      	subs	r3, #1
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004092:	e053      	b.n	800413c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d11b      	bne.n	80040da <HAL_SPI_TransmitReceive+0x176>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d016      	beq.n	80040da <HAL_SPI_TransmitReceive+0x176>
 80040ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d113      	bne.n	80040da <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b6:	881a      	ldrh	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c2:	1c9a      	adds	r2, r3, #2
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	3b01      	subs	r3, #1
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80040d6:	2300      	movs	r3, #0
 80040d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d119      	bne.n	800411c <HAL_SPI_TransmitReceive+0x1b8>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d014      	beq.n	800411c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68da      	ldr	r2, [r3, #12]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040fc:	b292      	uxth	r2, r2
 80040fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004104:	1c9a      	adds	r2, r3, #2
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800410e:	b29b      	uxth	r3, r3
 8004110:	3b01      	subs	r3, #1
 8004112:	b29a      	uxth	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004118:	2301      	movs	r3, #1
 800411a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800411c:	f7fd f96e 	bl	80013fc <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004128:	429a      	cmp	r2, r3
 800412a:	d807      	bhi.n	800413c <HAL_SPI_TransmitReceive+0x1d8>
 800412c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800412e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004132:	d003      	beq.n	800413c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800413a:	e0a7      	b.n	800428c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004140:	b29b      	uxth	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1a6      	bne.n	8004094 <HAL_SPI_TransmitReceive+0x130>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800414a:	b29b      	uxth	r3, r3
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1a1      	bne.n	8004094 <HAL_SPI_TransmitReceive+0x130>
 8004150:	e07c      	b.n	800424c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d002      	beq.n	8004160 <HAL_SPI_TransmitReceive+0x1fc>
 800415a:	8b7b      	ldrh	r3, [r7, #26]
 800415c:	2b01      	cmp	r3, #1
 800415e:	d16b      	bne.n	8004238 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	330c      	adds	r3, #12
 800416a:	7812      	ldrb	r2, [r2, #0]
 800416c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004172:	1c5a      	adds	r2, r3, #1
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800417c:	b29b      	uxth	r3, r3
 800417e:	3b01      	subs	r3, #1
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004186:	e057      	b.n	8004238 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b02      	cmp	r3, #2
 8004194:	d11c      	bne.n	80041d0 <HAL_SPI_TransmitReceive+0x26c>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800419a:	b29b      	uxth	r3, r3
 800419c:	2b00      	cmp	r3, #0
 800419e:	d017      	beq.n	80041d0 <HAL_SPI_TransmitReceive+0x26c>
 80041a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d114      	bne.n	80041d0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	330c      	adds	r3, #12
 80041b0:	7812      	ldrb	r2, [r2, #0]
 80041b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041cc:	2300      	movs	r3, #0
 80041ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d119      	bne.n	8004212 <HAL_SPI_TransmitReceive+0x2ae>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d014      	beq.n	8004212 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f2:	b2d2      	uxtb	r2, r2
 80041f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004204:	b29b      	uxth	r3, r3
 8004206:	3b01      	subs	r3, #1
 8004208:	b29a      	uxth	r2, r3
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800420e:	2301      	movs	r3, #1
 8004210:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004212:	f7fd f8f3 	bl	80013fc <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800421e:	429a      	cmp	r2, r3
 8004220:	d803      	bhi.n	800422a <HAL_SPI_TransmitReceive+0x2c6>
 8004222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004228:	d102      	bne.n	8004230 <HAL_SPI_TransmitReceive+0x2cc>
 800422a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800422c:	2b00      	cmp	r3, #0
 800422e:	d103      	bne.n	8004238 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004236:	e029      	b.n	800428c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800423c:	b29b      	uxth	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1a2      	bne.n	8004188 <HAL_SPI_TransmitReceive+0x224>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004246:	b29b      	uxth	r3, r3
 8004248:	2b00      	cmp	r3, #0
 800424a:	d19d      	bne.n	8004188 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800424c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800424e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f000 f8e5 	bl	8004420 <SPI_EndRxTxTransaction>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d006      	beq.n	800426a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2220      	movs	r2, #32
 8004266:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004268:	e010      	b.n	800428c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10b      	bne.n	800428a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004272:	2300      	movs	r3, #0
 8004274:	617b      	str	r3, [r7, #20]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	617b      	str	r3, [r7, #20]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	617b      	str	r3, [r7, #20]
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	e000      	b.n	800428c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800428a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800429c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3730      	adds	r7, #48	; 0x30
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	603b      	str	r3, [r7, #0]
 80042b4:	4613      	mov	r3, r2
 80042b6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042b8:	e04c      	b.n	8004354 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c0:	d048      	beq.n	8004354 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80042c2:	f7fd f89b 	bl	80013fc <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	683a      	ldr	r2, [r7, #0]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d902      	bls.n	80042d8 <SPI_WaitFlagStateUntilTimeout+0x30>
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d13d      	bne.n	8004354 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	685a      	ldr	r2, [r3, #4]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80042e6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042f0:	d111      	bne.n	8004316 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042fa:	d004      	beq.n	8004306 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004304:	d107      	bne.n	8004316 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004314:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800431a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800431e:	d10f      	bne.n	8004340 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800433e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e00f      	b.n	8004374 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689a      	ldr	r2, [r3, #8]
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	4013      	ands	r3, r2
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	429a      	cmp	r2, r3
 8004362:	bf0c      	ite	eq
 8004364:	2301      	moveq	r3, #1
 8004366:	2300      	movne	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	461a      	mov	r2, r3
 800436c:	79fb      	ldrb	r3, [r7, #7]
 800436e:	429a      	cmp	r2, r3
 8004370:	d1a3      	bne.n	80042ba <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3710      	adds	r7, #16
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}

0800437c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af02      	add	r7, sp, #8
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004390:	d111      	bne.n	80043b6 <SPI_EndRxTransaction+0x3a>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800439a:	d004      	beq.n	80043a6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043a4:	d107      	bne.n	80043b6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043b4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043be:	d117      	bne.n	80043f0 <SPI_EndRxTransaction+0x74>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043c8:	d112      	bne.n	80043f0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	9300      	str	r3, [sp, #0]
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	2200      	movs	r2, #0
 80043d2:	2101      	movs	r1, #1
 80043d4:	68f8      	ldr	r0, [r7, #12]
 80043d6:	f7ff ff67 	bl	80042a8 <SPI_WaitFlagStateUntilTimeout>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d01a      	beq.n	8004416 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043e4:	f043 0220 	orr.w	r2, r3, #32
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e013      	b.n	8004418 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	9300      	str	r3, [sp, #0]
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	2200      	movs	r2, #0
 80043f8:	2180      	movs	r1, #128	; 0x80
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	f7ff ff54 	bl	80042a8 <SPI_WaitFlagStateUntilTimeout>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d007      	beq.n	8004416 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800440a:	f043 0220 	orr.w	r2, r3, #32
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e000      	b.n	8004418 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	3710      	adds	r7, #16
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b086      	sub	sp, #24
 8004424:	af02      	add	r7, sp, #8
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	2200      	movs	r2, #0
 8004434:	2180      	movs	r1, #128	; 0x80
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f7ff ff36 	bl	80042a8 <SPI_WaitFlagStateUntilTimeout>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d007      	beq.n	8004452 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004446:	f043 0220 	orr.w	r2, r3, #32
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e000      	b.n	8004454 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3710      	adds	r7, #16
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d101      	bne.n	800446e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e01d      	b.n	80044aa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d106      	bne.n	8004488 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f003 fcae 	bl	8007de4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2202      	movs	r2, #2
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	3304      	adds	r3, #4
 8004498:	4619      	mov	r1, r3
 800449a:	4610      	mov	r0, r2
 800449c:	f000 fb6e 	bl	8004b7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044b2:	b480      	push	{r7}
 80044b4:	b085      	sub	sp, #20
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f042 0201 	orr.w	r2, r2, #1
 80044c8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 0307 	and.w	r3, r3, #7
 80044d4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2b06      	cmp	r3, #6
 80044da:	d007      	beq.n	80044ec <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f042 0201 	orr.w	r2, r2, #1
 80044ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bc80      	pop	{r7}
 80044f6:	4770      	bx	lr

080044f8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e01d      	b.n	8004546 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d106      	bne.n	8004524 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f815 	bl	800454e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3304      	adds	r3, #4
 8004534:	4619      	mov	r1, r3
 8004536:	4610      	mov	r0, r2
 8004538:	f000 fb20 	bl	8004b7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3708      	adds	r7, #8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}

0800454e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2b0c      	cmp	r3, #12
 800456e:	d841      	bhi.n	80045f4 <HAL_TIM_OC_Start_IT+0x94>
 8004570:	a201      	add	r2, pc, #4	; (adr r2, 8004578 <HAL_TIM_OC_Start_IT+0x18>)
 8004572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004576:	bf00      	nop
 8004578:	080045ad 	.word	0x080045ad
 800457c:	080045f5 	.word	0x080045f5
 8004580:	080045f5 	.word	0x080045f5
 8004584:	080045f5 	.word	0x080045f5
 8004588:	080045bf 	.word	0x080045bf
 800458c:	080045f5 	.word	0x080045f5
 8004590:	080045f5 	.word	0x080045f5
 8004594:	080045f5 	.word	0x080045f5
 8004598:	080045d1 	.word	0x080045d1
 800459c:	080045f5 	.word	0x080045f5
 80045a0:	080045f5 	.word	0x080045f5
 80045a4:	080045f5 	.word	0x080045f5
 80045a8:	080045e3 	.word	0x080045e3
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0202 	orr.w	r2, r2, #2
 80045ba:	60da      	str	r2, [r3, #12]
      break;
 80045bc:	e01b      	b.n	80045f6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68da      	ldr	r2, [r3, #12]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f042 0204 	orr.w	r2, r2, #4
 80045cc:	60da      	str	r2, [r3, #12]
      break;
 80045ce:	e012      	b.n	80045f6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68da      	ldr	r2, [r3, #12]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f042 0208 	orr.w	r2, r2, #8
 80045de:	60da      	str	r2, [r3, #12]
      break;
 80045e0:	e009      	b.n	80045f6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68da      	ldr	r2, [r3, #12]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f042 0210 	orr.w	r2, r2, #16
 80045f0:	60da      	str	r2, [r3, #12]
      break;
 80045f2:	e000      	b.n	80045f6 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 80045f4:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2201      	movs	r2, #1
 80045fc:	6839      	ldr	r1, [r7, #0]
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 fd3c 	bl	800507c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a10      	ldr	r2, [pc, #64]	; (800464c <HAL_TIM_OC_Start_IT+0xec>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d107      	bne.n	800461e <HAL_TIM_OC_Start_IT+0xbe>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800461c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f003 0307 	and.w	r3, r3, #7
 8004628:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2b06      	cmp	r3, #6
 800462e:	d007      	beq.n	8004640 <HAL_TIM_OC_Start_IT+0xe0>
  {
    __HAL_TIM_ENABLE(htim);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0201 	orr.w	r2, r2, #1
 800463e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	40012c00 	.word	0x40012c00

08004650 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e02d      	b.n	80046c0 <HAL_TIM_OnePulse_Init+0x70>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b00      	cmp	r3, #0
 800466e:	d106      	bne.n	800467e <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f000 f825 	bl	80046c8 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2202      	movs	r2, #2
 8004682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	3304      	adds	r3, #4
 800468e:	4619      	mov	r1, r3
 8004690:	4610      	mov	r0, r2
 8004692:	f000 fa73 	bl	8004b7c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f022 0208 	bic.w	r2, r2, #8
 80046a4:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	6819      	ldr	r1, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046be:	2300      	movs	r3, #0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80046d0:	bf00      	nop
 80046d2:	370c      	adds	r7, #12
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bc80      	pop	{r7}
 80046d8:	4770      	bx	lr

080046da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b082      	sub	sp, #8
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d122      	bne.n	8004736 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d11b      	bne.n	8004736 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f06f 0202 	mvn.w	r2, #2
 8004706:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	f003 0303 	and.w	r3, r3, #3
 8004718:	2b00      	cmp	r3, #0
 800471a:	d003      	beq.n	8004724 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f000 fa12 	bl	8004b46 <HAL_TIM_IC_CaptureCallback>
 8004722:	e005      	b.n	8004730 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 fa05 	bl	8004b34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 fa14 	bl	8004b58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	f003 0304 	and.w	r3, r3, #4
 8004740:	2b04      	cmp	r3, #4
 8004742:	d122      	bne.n	800478a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	f003 0304 	and.w	r3, r3, #4
 800474e:	2b04      	cmp	r3, #4
 8004750:	d11b      	bne.n	800478a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f06f 0204 	mvn.w	r2, #4
 800475a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2202      	movs	r2, #2
 8004760:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800476c:	2b00      	cmp	r3, #0
 800476e:	d003      	beq.n	8004778 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 f9e8 	bl	8004b46 <HAL_TIM_IC_CaptureCallback>
 8004776:	e005      	b.n	8004784 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f9db 	bl	8004b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 f9ea 	bl	8004b58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	f003 0308 	and.w	r3, r3, #8
 8004794:	2b08      	cmp	r3, #8
 8004796:	d122      	bne.n	80047de <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	f003 0308 	and.w	r3, r3, #8
 80047a2:	2b08      	cmp	r3, #8
 80047a4:	d11b      	bne.n	80047de <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f06f 0208 	mvn.w	r2, #8
 80047ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2204      	movs	r2, #4
 80047b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	69db      	ldr	r3, [r3, #28]
 80047bc:	f003 0303 	and.w	r3, r3, #3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d003      	beq.n	80047cc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 f9be 	bl	8004b46 <HAL_TIM_IC_CaptureCallback>
 80047ca:	e005      	b.n	80047d8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f9b1 	bl	8004b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 f9c0 	bl	8004b58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	f003 0310 	and.w	r3, r3, #16
 80047e8:	2b10      	cmp	r3, #16
 80047ea:	d122      	bne.n	8004832 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	f003 0310 	and.w	r3, r3, #16
 80047f6:	2b10      	cmp	r3, #16
 80047f8:	d11b      	bne.n	8004832 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f06f 0210 	mvn.w	r2, #16
 8004802:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2208      	movs	r2, #8
 8004808:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	69db      	ldr	r3, [r3, #28]
 8004810:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004814:	2b00      	cmp	r3, #0
 8004816:	d003      	beq.n	8004820 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 f994 	bl	8004b46 <HAL_TIM_IC_CaptureCallback>
 800481e:	e005      	b.n	800482c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 f987 	bl	8004b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f000 f996 	bl	8004b58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	f003 0301 	and.w	r3, r3, #1
 800483c:	2b01      	cmp	r3, #1
 800483e:	d10e      	bne.n	800485e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	2b01      	cmp	r3, #1
 800484c:	d107      	bne.n	800485e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f06f 0201 	mvn.w	r2, #1
 8004856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f002 f985 	bl	8006b68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004868:	2b80      	cmp	r3, #128	; 0x80
 800486a:	d10e      	bne.n	800488a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004876:	2b80      	cmp	r3, #128	; 0x80
 8004878:	d107      	bne.n	800488a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 fcbb 	bl	8005200 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004894:	2b40      	cmp	r3, #64	; 0x40
 8004896:	d10e      	bne.n	80048b6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a2:	2b40      	cmp	r3, #64	; 0x40
 80048a4:	d107      	bne.n	80048b6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80048ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 f95a 	bl	8004b6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	f003 0320 	and.w	r3, r3, #32
 80048c0:	2b20      	cmp	r3, #32
 80048c2:	d10e      	bne.n	80048e2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	f003 0320 	and.w	r3, r3, #32
 80048ce:	2b20      	cmp	r3, #32
 80048d0:	d107      	bne.n	80048e2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f06f 0220 	mvn.w	r2, #32
 80048da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f000 fc86 	bl	80051ee <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048e2:	bf00      	nop
 80048e4:	3708      	adds	r7, #8
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
	...

080048ec <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d101      	bne.n	8004906 <HAL_TIM_OC_ConfigChannel+0x1a>
 8004902:	2302      	movs	r3, #2
 8004904:	e04e      	b.n	80049a4 <HAL_TIM_OC_ConfigChannel+0xb8>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2201      	movs	r2, #1
 800490a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2202      	movs	r2, #2
 8004912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2b0c      	cmp	r3, #12
 800491a:	d839      	bhi.n	8004990 <HAL_TIM_OC_ConfigChannel+0xa4>
 800491c:	a201      	add	r2, pc, #4	; (adr r2, 8004924 <HAL_TIM_OC_ConfigChannel+0x38>)
 800491e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004922:	bf00      	nop
 8004924:	08004959 	.word	0x08004959
 8004928:	08004991 	.word	0x08004991
 800492c:	08004991 	.word	0x08004991
 8004930:	08004991 	.word	0x08004991
 8004934:	08004967 	.word	0x08004967
 8004938:	08004991 	.word	0x08004991
 800493c:	08004991 	.word	0x08004991
 8004940:	08004991 	.word	0x08004991
 8004944:	08004975 	.word	0x08004975
 8004948:	08004991 	.word	0x08004991
 800494c:	08004991 	.word	0x08004991
 8004950:	08004991 	.word	0x08004991
 8004954:	08004983 	.word	0x08004983
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68b9      	ldr	r1, [r7, #8]
 800495e:	4618      	mov	r0, r3
 8004960:	f000 f96e 	bl	8004c40 <TIM_OC1_SetConfig>
      break;
 8004964:	e015      	b.n	8004992 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68b9      	ldr	r1, [r7, #8]
 800496c:	4618      	mov	r0, r3
 800496e:	f000 f9cd 	bl	8004d0c <TIM_OC2_SetConfig>
      break;
 8004972:	e00e      	b.n	8004992 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68b9      	ldr	r1, [r7, #8]
 800497a:	4618      	mov	r0, r3
 800497c:	f000 fa30 	bl	8004de0 <TIM_OC3_SetConfig>
      break;
 8004980:	e007      	b.n	8004992 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68b9      	ldr	r1, [r7, #8]
 8004988:	4618      	mov	r0, r3
 800498a:	f000 fa93 	bl	8004eb4 <TIM_OC4_SetConfig>
      break;
 800498e:	e000      	b.n	8004992 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8004990:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d101      	bne.n	80049c4 <HAL_TIM_ConfigClockSource+0x18>
 80049c0:	2302      	movs	r3, #2
 80049c2:	e0b3      	b.n	8004b2c <HAL_TIM_ConfigClockSource+0x180>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2202      	movs	r2, #2
 80049d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80049e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049fc:	d03e      	beq.n	8004a7c <HAL_TIM_ConfigClockSource+0xd0>
 80049fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a02:	f200 8087 	bhi.w	8004b14 <HAL_TIM_ConfigClockSource+0x168>
 8004a06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a0a:	f000 8085 	beq.w	8004b18 <HAL_TIM_ConfigClockSource+0x16c>
 8004a0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a12:	d87f      	bhi.n	8004b14 <HAL_TIM_ConfigClockSource+0x168>
 8004a14:	2b70      	cmp	r3, #112	; 0x70
 8004a16:	d01a      	beq.n	8004a4e <HAL_TIM_ConfigClockSource+0xa2>
 8004a18:	2b70      	cmp	r3, #112	; 0x70
 8004a1a:	d87b      	bhi.n	8004b14 <HAL_TIM_ConfigClockSource+0x168>
 8004a1c:	2b60      	cmp	r3, #96	; 0x60
 8004a1e:	d050      	beq.n	8004ac2 <HAL_TIM_ConfigClockSource+0x116>
 8004a20:	2b60      	cmp	r3, #96	; 0x60
 8004a22:	d877      	bhi.n	8004b14 <HAL_TIM_ConfigClockSource+0x168>
 8004a24:	2b50      	cmp	r3, #80	; 0x50
 8004a26:	d03c      	beq.n	8004aa2 <HAL_TIM_ConfigClockSource+0xf6>
 8004a28:	2b50      	cmp	r3, #80	; 0x50
 8004a2a:	d873      	bhi.n	8004b14 <HAL_TIM_ConfigClockSource+0x168>
 8004a2c:	2b40      	cmp	r3, #64	; 0x40
 8004a2e:	d058      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x136>
 8004a30:	2b40      	cmp	r3, #64	; 0x40
 8004a32:	d86f      	bhi.n	8004b14 <HAL_TIM_ConfigClockSource+0x168>
 8004a34:	2b30      	cmp	r3, #48	; 0x30
 8004a36:	d064      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x156>
 8004a38:	2b30      	cmp	r3, #48	; 0x30
 8004a3a:	d86b      	bhi.n	8004b14 <HAL_TIM_ConfigClockSource+0x168>
 8004a3c:	2b20      	cmp	r3, #32
 8004a3e:	d060      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x156>
 8004a40:	2b20      	cmp	r3, #32
 8004a42:	d867      	bhi.n	8004b14 <HAL_TIM_ConfigClockSource+0x168>
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d05c      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x156>
 8004a48:	2b10      	cmp	r3, #16
 8004a4a:	d05a      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004a4c:	e062      	b.n	8004b14 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6818      	ldr	r0, [r3, #0]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	6899      	ldr	r1, [r3, #8]
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	f000 faee 	bl	800503e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a70:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	609a      	str	r2, [r3, #8]
      break;
 8004a7a:	e04e      	b.n	8004b1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6818      	ldr	r0, [r3, #0]
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	6899      	ldr	r1, [r3, #8]
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f000 fad7 	bl	800503e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689a      	ldr	r2, [r3, #8]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a9e:	609a      	str	r2, [r3, #8]
      break;
 8004aa0:	e03b      	b.n	8004b1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6818      	ldr	r0, [r3, #0]
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	6859      	ldr	r1, [r3, #4]
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	f000 fa4e 	bl	8004f50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2150      	movs	r1, #80	; 0x50
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 faa5 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004ac0:	e02b      	b.n	8004b1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6818      	ldr	r0, [r3, #0]
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	6859      	ldr	r1, [r3, #4]
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f000 fa6c 	bl	8004fac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2160      	movs	r1, #96	; 0x60
 8004ada:	4618      	mov	r0, r3
 8004adc:	f000 fa95 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004ae0:	e01b      	b.n	8004b1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6818      	ldr	r0, [r3, #0]
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	6859      	ldr	r1, [r3, #4]
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	461a      	mov	r2, r3
 8004af0:	f000 fa2e 	bl	8004f50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2140      	movs	r1, #64	; 0x40
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 fa85 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004b00:	e00b      	b.n	8004b1a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	4610      	mov	r0, r2
 8004b0e:	f000 fa7c 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004b12:	e002      	b.n	8004b1a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004b14:	bf00      	nop
 8004b16:	e000      	b.n	8004b1a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004b18:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b3c:	bf00      	nop
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bc80      	pop	{r7}
 8004b44:	4770      	bx	lr

08004b46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b46:	b480      	push	{r7}
 8004b48:	b083      	sub	sp, #12
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b4e:	bf00      	nop
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bc80      	pop	{r7}
 8004b56:	4770      	bx	lr

08004b58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bc80      	pop	{r7}
 8004b68:	4770      	bx	lr

08004b6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b083      	sub	sp, #12
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b72:	bf00      	nop
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bc80      	pop	{r7}
 8004b7a:	4770      	bx	lr

08004b7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a29      	ldr	r2, [pc, #164]	; (8004c34 <TIM_Base_SetConfig+0xb8>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d00b      	beq.n	8004bac <TIM_Base_SetConfig+0x30>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b9a:	d007      	beq.n	8004bac <TIM_Base_SetConfig+0x30>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a26      	ldr	r2, [pc, #152]	; (8004c38 <TIM_Base_SetConfig+0xbc>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d003      	beq.n	8004bac <TIM_Base_SetConfig+0x30>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a25      	ldr	r2, [pc, #148]	; (8004c3c <TIM_Base_SetConfig+0xc0>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d108      	bne.n	8004bbe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a1c      	ldr	r2, [pc, #112]	; (8004c34 <TIM_Base_SetConfig+0xb8>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00b      	beq.n	8004bde <TIM_Base_SetConfig+0x62>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bcc:	d007      	beq.n	8004bde <TIM_Base_SetConfig+0x62>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a19      	ldr	r2, [pc, #100]	; (8004c38 <TIM_Base_SetConfig+0xbc>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d003      	beq.n	8004bde <TIM_Base_SetConfig+0x62>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a18      	ldr	r2, [pc, #96]	; (8004c3c <TIM_Base_SetConfig+0xc0>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d108      	bne.n	8004bf0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004be4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	68fa      	ldr	r2, [r7, #12]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a07      	ldr	r2, [pc, #28]	; (8004c34 <TIM_Base_SetConfig+0xb8>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d103      	bne.n	8004c24 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	691a      	ldr	r2, [r3, #16]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	615a      	str	r2, [r3, #20]
}
 8004c2a:	bf00      	nop
 8004c2c:	3714      	adds	r7, #20
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bc80      	pop	{r7}
 8004c32:	4770      	bx	lr
 8004c34:	40012c00 	.word	0x40012c00
 8004c38:	40000400 	.word	0x40000400
 8004c3c:	40000800 	.word	0x40000800

08004c40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b087      	sub	sp, #28
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	f023 0201 	bic.w	r2, r3, #1
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f023 0303 	bic.w	r3, r3, #3
 8004c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f023 0302 	bic.w	r3, r3, #2
 8004c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a1c      	ldr	r2, [pc, #112]	; (8004d08 <TIM_OC1_SetConfig+0xc8>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d10c      	bne.n	8004cb6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	f023 0308 	bic.w	r3, r3, #8
 8004ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f023 0304 	bic.w	r3, r3, #4
 8004cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a13      	ldr	r2, [pc, #76]	; (8004d08 <TIM_OC1_SetConfig+0xc8>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d111      	bne.n	8004ce2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	685a      	ldr	r2, [r3, #4]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	697a      	ldr	r2, [r7, #20]
 8004cfa:	621a      	str	r2, [r3, #32]
}
 8004cfc:	bf00      	nop
 8004cfe:	371c      	adds	r7, #28
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bc80      	pop	{r7}
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	40012c00 	.word	0x40012c00

08004d0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b087      	sub	sp, #28
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a1b      	ldr	r3, [r3, #32]
 8004d1a:	f023 0210 	bic.w	r2, r3, #16
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	021b      	lsls	r3, r3, #8
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	f023 0320 	bic.w	r3, r3, #32
 8004d56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	011b      	lsls	r3, r3, #4
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a1d      	ldr	r2, [pc, #116]	; (8004ddc <TIM_OC2_SetConfig+0xd0>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d10d      	bne.n	8004d88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	011b      	lsls	r3, r3, #4
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d86:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a14      	ldr	r2, [pc, #80]	; (8004ddc <TIM_OC2_SetConfig+0xd0>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d113      	bne.n	8004db8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	695b      	ldr	r3, [r3, #20]
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	693a      	ldr	r2, [r7, #16]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	685a      	ldr	r2, [r3, #4]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	621a      	str	r2, [r3, #32]
}
 8004dd2:	bf00      	nop
 8004dd4:	371c      	adds	r7, #28
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bc80      	pop	{r7}
 8004dda:	4770      	bx	lr
 8004ddc:	40012c00 	.word	0x40012c00

08004de0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a1b      	ldr	r3, [r3, #32]
 8004dfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f023 0303 	bic.w	r3, r3, #3
 8004e16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	021b      	lsls	r3, r3, #8
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a1d      	ldr	r2, [pc, #116]	; (8004eb0 <TIM_OC3_SetConfig+0xd0>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d10d      	bne.n	8004e5a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	021b      	lsls	r3, r3, #8
 8004e4c:	697a      	ldr	r2, [r7, #20]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a14      	ldr	r2, [pc, #80]	; (8004eb0 <TIM_OC3_SetConfig+0xd0>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d113      	bne.n	8004e8a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	011b      	lsls	r3, r3, #4
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	699b      	ldr	r3, [r3, #24]
 8004e82:	011b      	lsls	r3, r3, #4
 8004e84:	693a      	ldr	r2, [r7, #16]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	697a      	ldr	r2, [r7, #20]
 8004ea2:	621a      	str	r2, [r3, #32]
}
 8004ea4:	bf00      	nop
 8004ea6:	371c      	adds	r7, #28
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bc80      	pop	{r7}
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	40012c00 	.word	0x40012c00

08004eb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b087      	sub	sp, #28
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	021b      	lsls	r3, r3, #8
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004efe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	031b      	lsls	r3, r3, #12
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a0f      	ldr	r2, [pc, #60]	; (8004f4c <TIM_OC4_SetConfig+0x98>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d109      	bne.n	8004f28 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	695b      	ldr	r3, [r3, #20]
 8004f20:	019b      	lsls	r3, r3, #6
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	685a      	ldr	r2, [r3, #4]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	621a      	str	r2, [r3, #32]
}
 8004f42:	bf00      	nop
 8004f44:	371c      	adds	r7, #28
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bc80      	pop	{r7}
 8004f4a:	4770      	bx	lr
 8004f4c:	40012c00 	.word	0x40012c00

08004f50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b087      	sub	sp, #28
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	f023 0201 	bic.w	r2, r3, #1
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	011b      	lsls	r3, r3, #4
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f023 030a 	bic.w	r3, r3, #10
 8004f8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	621a      	str	r2, [r3, #32]
}
 8004fa2:	bf00      	nop
 8004fa4:	371c      	adds	r7, #28
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bc80      	pop	{r7}
 8004faa:	4770      	bx	lr

08004fac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b087      	sub	sp, #28
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	f023 0210 	bic.w	r2, r3, #16
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
 8004fce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fd6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	031b      	lsls	r3, r3, #12
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004fe8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	011b      	lsls	r3, r3, #4
 8004fee:	693a      	ldr	r2, [r7, #16]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	621a      	str	r2, [r3, #32]
}
 8005000:	bf00      	nop
 8005002:	371c      	adds	r7, #28
 8005004:	46bd      	mov	sp, r7
 8005006:	bc80      	pop	{r7}
 8005008:	4770      	bx	lr

0800500a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800500a:	b480      	push	{r7}
 800500c:	b085      	sub	sp, #20
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
 8005012:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005020:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005022:	683a      	ldr	r2, [r7, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	4313      	orrs	r3, r2
 8005028:	f043 0307 	orr.w	r3, r3, #7
 800502c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	609a      	str	r2, [r3, #8]
}
 8005034:	bf00      	nop
 8005036:	3714      	adds	r7, #20
 8005038:	46bd      	mov	sp, r7
 800503a:	bc80      	pop	{r7}
 800503c:	4770      	bx	lr

0800503e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800503e:	b480      	push	{r7}
 8005040:	b087      	sub	sp, #28
 8005042:	af00      	add	r7, sp, #0
 8005044:	60f8      	str	r0, [r7, #12]
 8005046:	60b9      	str	r1, [r7, #8]
 8005048:	607a      	str	r2, [r7, #4]
 800504a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005058:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	021a      	lsls	r2, r3, #8
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	431a      	orrs	r2, r3
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	4313      	orrs	r3, r2
 8005066:	697a      	ldr	r2, [r7, #20]
 8005068:	4313      	orrs	r3, r2
 800506a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	609a      	str	r2, [r3, #8]
}
 8005072:	bf00      	nop
 8005074:	371c      	adds	r7, #28
 8005076:	46bd      	mov	sp, r7
 8005078:	bc80      	pop	{r7}
 800507a:	4770      	bx	lr

0800507c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	f003 031f 	and.w	r3, r3, #31
 800508e:	2201      	movs	r2, #1
 8005090:	fa02 f303 	lsl.w	r3, r2, r3
 8005094:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6a1a      	ldr	r2, [r3, #32]
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	43db      	mvns	r3, r3
 800509e:	401a      	ands	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6a1a      	ldr	r2, [r3, #32]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f003 031f 	and.w	r3, r3, #31
 80050ae:	6879      	ldr	r1, [r7, #4]
 80050b0:	fa01 f303 	lsl.w	r3, r1, r3
 80050b4:	431a      	orrs	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	621a      	str	r2, [r3, #32]
}
 80050ba:	bf00      	nop
 80050bc:	371c      	adds	r7, #28
 80050be:	46bd      	mov	sp, r7
 80050c0:	bc80      	pop	{r7}
 80050c2:	4770      	bx	lr

080050c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d101      	bne.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050d8:	2302      	movs	r3, #2
 80050da:	e032      	b.n	8005142 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2202      	movs	r2, #2
 80050e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005102:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68fa      	ldr	r2, [r7, #12]
 800510a:	4313      	orrs	r3, r2
 800510c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005114:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	4313      	orrs	r3, r2
 800511e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68fa      	ldr	r2, [r7, #12]
 8005126:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	68ba      	ldr	r2, [r7, #8]
 800512e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3714      	adds	r7, #20
 8005146:	46bd      	mov	sp, r7
 8005148:	bc80      	pop	{r7}
 800514a:	4770      	bx	lr

0800514c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800514c:	b480      	push	{r7}
 800514e:	b085      	sub	sp, #20
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005156:	2300      	movs	r3, #0
 8005158:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005160:	2b01      	cmp	r3, #1
 8005162:	d101      	bne.n	8005168 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005164:	2302      	movs	r3, #2
 8005166:	e03d      	b.n	80051e4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	4313      	orrs	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	4313      	orrs	r3, r2
 800518a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	4313      	orrs	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	69db      	ldr	r3, [r3, #28]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3714      	adds	r7, #20
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bc80      	pop	{r7}
 80051ec:	4770      	bx	lr

080051ee <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b083      	sub	sp, #12
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051f6:	bf00      	nop
 80051f8:	370c      	adds	r7, #12
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bc80      	pop	{r7}
 80051fe:	4770      	bx	lr

08005200 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005200:	b480      	push	{r7}
 8005202:	b083      	sub	sp, #12
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005208:	bf00      	nop
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	bc80      	pop	{r7}
 8005210:	4770      	bx	lr

08005212 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8005212:	b580      	push	{r7, lr}
 8005214:	b082      	sub	sp, #8
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d101      	bne.n	8005224 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e047      	b.n	80052b4 <HAL_HalfDuplex_Init+0xa2>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800522a:	b2db      	uxtb	r3, r3
 800522c:	2b00      	cmp	r3, #0
 800522e:	d106      	bne.n	800523e <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f002 fe49 	bl	8007ed0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2224      	movs	r2, #36	; 0x24
 8005242:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68da      	ldr	r2, [r3, #12]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005254:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 fbc8 	bl	80059ec <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	691a      	ldr	r2, [r3, #16]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800526a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	695a      	ldr	r2, [r3, #20]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800527a:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	695a      	ldr	r2, [r3, #20]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0208 	orr.w	r2, r2, #8
 800528a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68da      	ldr	r2, [r3, #12]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800529a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2220      	movs	r2, #32
 80052a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2220      	movs	r2, #32
 80052ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3708      	adds	r7, #8
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}

080052bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b088      	sub	sp, #32
 80052c0:	af02      	add	r7, sp, #8
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	603b      	str	r3, [r7, #0]
 80052c8:	4613      	mov	r3, r2
 80052ca:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80052cc:	2300      	movs	r3, #0
 80052ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	2b20      	cmp	r3, #32
 80052da:	f040 8083 	bne.w	80053e4 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d002      	beq.n	80052ea <HAL_UART_Transmit+0x2e>
 80052e4:	88fb      	ldrh	r3, [r7, #6]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d101      	bne.n	80052ee <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e07b      	b.n	80053e6 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d101      	bne.n	80052fc <HAL_UART_Transmit+0x40>
 80052f8:	2302      	movs	r3, #2
 80052fa:	e074      	b.n	80053e6 <HAL_UART_Transmit+0x12a>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2200      	movs	r2, #0
 8005308:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2221      	movs	r2, #33	; 0x21
 800530e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005312:	f7fc f873 	bl	80013fc <HAL_GetTick>
 8005316:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	88fa      	ldrh	r2, [r7, #6]
 800531c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	88fa      	ldrh	r2, [r7, #6]
 8005322:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005324:	e042      	b.n	80053ac <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800532a:	b29b      	uxth	r3, r3
 800532c:	3b01      	subs	r3, #1
 800532e:	b29a      	uxth	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800533c:	d122      	bne.n	8005384 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	2200      	movs	r2, #0
 8005346:	2180      	movs	r1, #128	; 0x80
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	f000 fad3 	bl	80058f4 <UART_WaitOnFlagUntilTimeout>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e046      	b.n	80053e6 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	881b      	ldrh	r3, [r3, #0]
 8005360:	461a      	mov	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800536a:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d103      	bne.n	800537c <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	3302      	adds	r3, #2
 8005378:	60bb      	str	r3, [r7, #8]
 800537a:	e017      	b.n	80053ac <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	3301      	adds	r3, #1
 8005380:	60bb      	str	r3, [r7, #8]
 8005382:	e013      	b.n	80053ac <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	9300      	str	r3, [sp, #0]
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	2200      	movs	r2, #0
 800538c:	2180      	movs	r1, #128	; 0x80
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f000 fab0 	bl	80058f4 <UART_WaitOnFlagUntilTimeout>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d001      	beq.n	800539e <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e023      	b.n	80053e6 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	1c5a      	adds	r2, r3, #1
 80053a2:	60ba      	str	r2, [r7, #8]
 80053a4:	781a      	ldrb	r2, [r3, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1b7      	bne.n	8005326 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	2200      	movs	r2, #0
 80053be:	2140      	movs	r1, #64	; 0x40
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 fa97 	bl	80058f4 <UART_WaitOnFlagUntilTimeout>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e00a      	b.n	80053e6 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2220      	movs	r2, #32
 80053d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80053e0:	2300      	movs	r3, #0
 80053e2:	e000      	b.n	80053e6 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80053e4:	2302      	movs	r3, #2
  }
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3718      	adds	r7, #24
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b088      	sub	sp, #32
 80053f2:	af02      	add	r7, sp, #8
 80053f4:	60f8      	str	r0, [r7, #12]
 80053f6:	60b9      	str	r1, [r7, #8]
 80053f8:	603b      	str	r3, [r7, #0]
 80053fa:	4613      	mov	r3, r2
 80053fc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80053fe:	2300      	movs	r3, #0
 8005400:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b20      	cmp	r3, #32
 800540c:	f040 8090 	bne.w	8005530 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d002      	beq.n	800541c <HAL_UART_Receive+0x2e>
 8005416:	88fb      	ldrh	r3, [r7, #6]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d101      	bne.n	8005420 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e088      	b.n	8005532 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005426:	2b01      	cmp	r3, #1
 8005428:	d101      	bne.n	800542e <HAL_UART_Receive+0x40>
 800542a:	2302      	movs	r3, #2
 800542c:	e081      	b.n	8005532 <HAL_UART_Receive+0x144>
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2201      	movs	r2, #1
 8005432:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2200      	movs	r2, #0
 800543a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2222      	movs	r2, #34	; 0x22
 8005440:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005444:	f7fb ffda 	bl	80013fc <HAL_GetTick>
 8005448:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	88fa      	ldrh	r2, [r7, #6]
 800544e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	88fa      	ldrh	r2, [r7, #6]
 8005454:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005456:	e05c      	b.n	8005512 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800545c:	b29b      	uxth	r3, r3
 800545e:	3b01      	subs	r3, #1
 8005460:	b29a      	uxth	r2, r3
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800546e:	d12b      	bne.n	80054c8 <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	2200      	movs	r2, #0
 8005478:	2120      	movs	r1, #32
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f000 fa3a 	bl	80058f4 <UART_WaitOnFlagUntilTimeout>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8005486:	2303      	movs	r3, #3
 8005488:	e053      	b.n	8005532 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d10c      	bne.n	80054b0 <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	b29b      	uxth	r3, r3
 800549e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	3302      	adds	r3, #2
 80054ac:	60bb      	str	r3, [r7, #8]
 80054ae:	e030      	b.n	8005512 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	3301      	adds	r3, #1
 80054c4:	60bb      	str	r3, [r7, #8]
 80054c6:	e024      	b.n	8005512 <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	2200      	movs	r2, #0
 80054d0:	2120      	movs	r1, #32
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f000 fa0e 	bl	80058f4 <UART_WaitOnFlagUntilTimeout>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d001      	beq.n	80054e2 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	e027      	b.n	8005532 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d108      	bne.n	80054fc <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	6859      	ldr	r1, [r3, #4]
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	1c5a      	adds	r2, r3, #1
 80054f4:	60ba      	str	r2, [r7, #8]
 80054f6:	b2ca      	uxtb	r2, r1
 80054f8:	701a      	strb	r2, [r3, #0]
 80054fa:	e00a      	b.n	8005512 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	b2da      	uxtb	r2, r3
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	1c59      	adds	r1, r3, #1
 8005508:	60b9      	str	r1, [r7, #8]
 800550a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800550e:	b2d2      	uxtb	r2, r2
 8005510:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005516:	b29b      	uxth	r3, r3
 8005518:	2b00      	cmp	r3, #0
 800551a:	d19d      	bne.n	8005458 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800552c:	2300      	movs	r3, #0
 800552e:	e000      	b.n	8005532 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8005530:	2302      	movs	r3, #2
  }
}
 8005532:	4618      	mov	r0, r3
 8005534:	3718      	adds	r7, #24
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b086      	sub	sp, #24
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	4613      	mov	r3, r2
 8005548:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b20      	cmp	r3, #32
 8005554:	d153      	bne.n	80055fe <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d002      	beq.n	8005562 <HAL_UART_Transmit_DMA+0x26>
 800555c:	88fb      	ldrh	r3, [r7, #6]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d101      	bne.n	8005566 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e04c      	b.n	8005600 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800556c:	2b01      	cmp	r3, #1
 800556e:	d101      	bne.n	8005574 <HAL_UART_Transmit_DMA+0x38>
 8005570:	2302      	movs	r3, #2
 8005572:	e045      	b.n	8005600 <HAL_UART_Transmit_DMA+0xc4>
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	88fa      	ldrh	r2, [r7, #6]
 8005586:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	88fa      	ldrh	r2, [r7, #6]
 800558c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2221      	movs	r2, #33	; 0x21
 8005598:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a0:	4a19      	ldr	r2, [pc, #100]	; (8005608 <HAL_UART_Transmit_DMA+0xcc>)
 80055a2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a8:	4a18      	ldr	r2, [pc, #96]	; (800560c <HAL_UART_Transmit_DMA+0xd0>)
 80055aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b0:	4a17      	ldr	r2, [pc, #92]	; (8005610 <HAL_UART_Transmit_DMA+0xd4>)
 80055b2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b8:	2200      	movs	r2, #0
 80055ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 80055bc:	f107 0308 	add.w	r3, r7, #8
 80055c0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	6819      	ldr	r1, [r3, #0]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	3304      	adds	r3, #4
 80055d0:	461a      	mov	r2, r3
 80055d2:	88fb      	ldrh	r3, [r7, #6]
 80055d4:	f7fc f8a8 	bl	8001728 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055e0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	695a      	ldr	r2, [r3, #20]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80055f8:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80055fa:	2300      	movs	r3, #0
 80055fc:	e000      	b.n	8005600 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80055fe:	2302      	movs	r3, #2
  }
}
 8005600:	4618      	mov	r0, r3
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	0800576f 	.word	0x0800576f
 800560c:	080057c1 	.word	0x080057c1
 8005610:	08005861 	.word	0x08005861

08005614 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b086      	sub	sp, #24
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	4613      	mov	r3, r2
 8005620:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b20      	cmp	r3, #32
 800562c:	d166      	bne.n	80056fc <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d002      	beq.n	800563a <HAL_UART_Receive_DMA+0x26>
 8005634:	88fb      	ldrh	r3, [r7, #6]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e05f      	b.n	80056fe <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005644:	2b01      	cmp	r3, #1
 8005646:	d101      	bne.n	800564c <HAL_UART_Receive_DMA+0x38>
 8005648:	2302      	movs	r3, #2
 800564a:	e058      	b.n	80056fe <HAL_UART_Receive_DMA+0xea>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	88fa      	ldrh	r2, [r7, #6]
 800565e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2222      	movs	r2, #34	; 0x22
 800566a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005672:	4a25      	ldr	r2, [pc, #148]	; (8005708 <HAL_UART_Receive_DMA+0xf4>)
 8005674:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800567a:	4a24      	ldr	r2, [pc, #144]	; (800570c <HAL_UART_Receive_DMA+0xf8>)
 800567c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005682:	4a23      	ldr	r2, [pc, #140]	; (8005710 <HAL_UART_Receive_DMA+0xfc>)
 8005684:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800568a:	2200      	movs	r2, #0
 800568c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800568e:	f107 0308 	add.w	r3, r7, #8
 8005692:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	3304      	adds	r3, #4
 800569e:	4619      	mov	r1, r3
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	88fb      	ldrh	r3, [r7, #6]
 80056a6:	f7fc f83f 	bl	8001728 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80056aa:	2300      	movs	r3, #0
 80056ac:	613b      	str	r3, [r7, #16]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	613b      	str	r3, [r7, #16]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	613b      	str	r3, [r7, #16]
 80056be:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68da      	ldr	r2, [r3, #12]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056d6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	695a      	ldr	r2, [r3, #20]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f042 0201 	orr.w	r2, r2, #1
 80056e6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	695a      	ldr	r2, [r3, #20]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056f6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80056f8:	2300      	movs	r3, #0
 80056fa:	e000      	b.n	80056fe <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80056fc:	2302      	movs	r3, #2
  }
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	080057dd 	.word	0x080057dd
 800570c:	08005845 	.word	0x08005845
 8005710:	08005861 	.word	0x08005861

08005714 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800571c:	bf00      	nop
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	bc80      	pop	{r7}
 8005724:	4770      	bx	lr

08005726 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005726:	b480      	push	{r7}
 8005728:	b083      	sub	sp, #12
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800572e:	bf00      	nop
 8005730:	370c      	adds	r7, #12
 8005732:	46bd      	mov	sp, r7
 8005734:	bc80      	pop	{r7}
 8005736:	4770      	bx	lr

08005738 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	bc80      	pop	{r7}
 8005748:	4770      	bx	lr

0800574a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800574a:	b480      	push	{r7}
 800574c:	b083      	sub	sp, #12
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005752:	bf00      	nop
 8005754:	370c      	adds	r7, #12
 8005756:	46bd      	mov	sp, r7
 8005758:	bc80      	pop	{r7}
 800575a:	4770      	bx	lr

0800575c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	bc80      	pop	{r7}
 800576c:	4770      	bx	lr

0800576e <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b084      	sub	sp, #16
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0320 	and.w	r3, r3, #32
 8005786:	2b00      	cmp	r3, #0
 8005788:	d113      	bne.n	80057b2 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	695a      	ldr	r2, [r3, #20]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800579e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68da      	ldr	r2, [r3, #12]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057ae:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80057b0:	e002      	b.n	80057b8 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f7ff ffae 	bl	8005714 <HAL_UART_TxCpltCallback>
}
 80057b8:	bf00      	nop
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057cc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f7ff ffa9 	bl	8005726 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057d4:	bf00      	nop
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0320 	and.w	r3, r3, #32
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d11e      	bne.n	8005836 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68da      	ldr	r2, [r3, #12]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800580c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	695a      	ldr	r2, [r3, #20]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 0201 	bic.w	r2, r2, #1
 800581c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	695a      	ldr	r2, [r3, #20]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800582c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2220      	movs	r2, #32
 8005832:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7ff ff7e 	bl	8005738 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800583c:	bf00      	nop
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005850:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005852:	68f8      	ldr	r0, [r7, #12]
 8005854:	f7ff ff79 	bl	800574a <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005858:	bf00      	nop
 800585a:	3710      	adds	r7, #16
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b084      	sub	sp, #16
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005868:	2300      	movs	r3, #0
 800586a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005870:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800587c:	2b00      	cmp	r3, #0
 800587e:	bf14      	ite	ne
 8005880:	2301      	movne	r3, #1
 8005882:	2300      	moveq	r3, #0
 8005884:	b2db      	uxtb	r3, r3
 8005886:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800588e:	b2db      	uxtb	r3, r3
 8005890:	2b21      	cmp	r3, #33	; 0x21
 8005892:	d108      	bne.n	80058a6 <UART_DMAError+0x46>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d005      	beq.n	80058a6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2200      	movs	r2, #0
 800589e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80058a0:	68b8      	ldr	r0, [r7, #8]
 80058a2:	f000 f871 	bl	8005988 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	695b      	ldr	r3, [r3, #20]
 80058ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	bf14      	ite	ne
 80058b4:	2301      	movne	r3, #1
 80058b6:	2300      	moveq	r3, #0
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	2b22      	cmp	r3, #34	; 0x22
 80058c6:	d108      	bne.n	80058da <UART_DMAError+0x7a>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d005      	beq.n	80058da <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	2200      	movs	r2, #0
 80058d2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80058d4:	68b8      	ldr	r0, [r7, #8]
 80058d6:	f000 f86c 	bl	80059b2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058de:	f043 0210 	orr.w	r2, r3, #16
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058e6:	68b8      	ldr	r0, [r7, #8]
 80058e8:	f7ff ff38 	bl	800575c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058ec:	bf00      	nop
 80058ee:	3710      	adds	r7, #16
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	603b      	str	r3, [r7, #0]
 8005900:	4613      	mov	r3, r2
 8005902:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005904:	e02c      	b.n	8005960 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800590c:	d028      	beq.n	8005960 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d007      	beq.n	8005924 <UART_WaitOnFlagUntilTimeout+0x30>
 8005914:	f7fb fd72 	bl	80013fc <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	69ba      	ldr	r2, [r7, #24]
 8005920:	429a      	cmp	r2, r3
 8005922:	d21d      	bcs.n	8005960 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005932:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	695a      	ldr	r2, [r3, #20]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 0201 	bic.w	r2, r2, #1
 8005942:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2220      	movs	r2, #32
 8005948:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2220      	movs	r2, #32
 8005950:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e00f      	b.n	8005980 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	4013      	ands	r3, r2
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	429a      	cmp	r2, r3
 800596e:	bf0c      	ite	eq
 8005970:	2301      	moveq	r3, #1
 8005972:	2300      	movne	r3, #0
 8005974:	b2db      	uxtb	r3, r3
 8005976:	461a      	mov	r2, r3
 8005978:	79fb      	ldrb	r3, [r7, #7]
 800597a:	429a      	cmp	r2, r3
 800597c:	d0c3      	beq.n	8005906 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3710      	adds	r7, #16
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68da      	ldr	r2, [r3, #12]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800599e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2220      	movs	r2, #32
 80059a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bc80      	pop	{r7}
 80059b0:	4770      	bx	lr

080059b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68da      	ldr	r2, [r3, #12]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80059c8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	695a      	ldr	r2, [r3, #20]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f022 0201 	bic.w	r2, r2, #1
 80059d8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2220      	movs	r2, #32
 80059de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80059e2:	bf00      	nop
 80059e4:	370c      	adds	r7, #12
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bc80      	pop	{r7}
 80059ea:	4770      	bx	lr

080059ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	68da      	ldr	r2, [r3, #12]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	430a      	orrs	r2, r1
 8005a08:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	689a      	ldr	r2, [r3, #8]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	431a      	orrs	r2, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	695b      	ldr	r3, [r3, #20]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005a26:	f023 030c 	bic.w	r3, r3, #12
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	6812      	ldr	r2, [r2, #0]
 8005a2e:	68f9      	ldr	r1, [r7, #12]
 8005a30:	430b      	orrs	r3, r1
 8005a32:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	699a      	ldr	r2, [r3, #24]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	430a      	orrs	r2, r1
 8005a48:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a52      	ldr	r2, [pc, #328]	; (8005b98 <UART_SetConfig+0x1ac>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d14e      	bne.n	8005af2 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005a54:	f7fd ffb6 	bl	80039c4 <HAL_RCC_GetPCLK2Freq>
 8005a58:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	4413      	add	r3, r2
 8005a62:	009a      	lsls	r2, r3, #2
 8005a64:	441a      	add	r2, r3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a70:	4a4a      	ldr	r2, [pc, #296]	; (8005b9c <UART_SetConfig+0x1b0>)
 8005a72:	fba2 2303 	umull	r2, r3, r2, r3
 8005a76:	095b      	lsrs	r3, r3, #5
 8005a78:	0119      	lsls	r1, r3, #4
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	4413      	add	r3, r2
 8005a82:	009a      	lsls	r2, r3, #2
 8005a84:	441a      	add	r2, r3
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a90:	4b42      	ldr	r3, [pc, #264]	; (8005b9c <UART_SetConfig+0x1b0>)
 8005a92:	fba3 0302 	umull	r0, r3, r3, r2
 8005a96:	095b      	lsrs	r3, r3, #5
 8005a98:	2064      	movs	r0, #100	; 0x64
 8005a9a:	fb00 f303 	mul.w	r3, r0, r3
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	011b      	lsls	r3, r3, #4
 8005aa2:	3332      	adds	r3, #50	; 0x32
 8005aa4:	4a3d      	ldr	r2, [pc, #244]	; (8005b9c <UART_SetConfig+0x1b0>)
 8005aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8005aaa:	095b      	lsrs	r3, r3, #5
 8005aac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ab0:	4419      	add	r1, r3
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	009b      	lsls	r3, r3, #2
 8005ab8:	4413      	add	r3, r2
 8005aba:	009a      	lsls	r2, r3, #2
 8005abc:	441a      	add	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ac8:	4b34      	ldr	r3, [pc, #208]	; (8005b9c <UART_SetConfig+0x1b0>)
 8005aca:	fba3 0302 	umull	r0, r3, r3, r2
 8005ace:	095b      	lsrs	r3, r3, #5
 8005ad0:	2064      	movs	r0, #100	; 0x64
 8005ad2:	fb00 f303 	mul.w	r3, r0, r3
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	011b      	lsls	r3, r3, #4
 8005ada:	3332      	adds	r3, #50	; 0x32
 8005adc:	4a2f      	ldr	r2, [pc, #188]	; (8005b9c <UART_SetConfig+0x1b0>)
 8005ade:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae2:	095b      	lsrs	r3, r3, #5
 8005ae4:	f003 020f 	and.w	r2, r3, #15
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	440a      	add	r2, r1
 8005aee:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005af0:	e04d      	b.n	8005b8e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8005af2:	f7fd ff53 	bl	800399c <HAL_RCC_GetPCLK1Freq>
 8005af6:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	4613      	mov	r3, r2
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	4413      	add	r3, r2
 8005b00:	009a      	lsls	r2, r3, #2
 8005b02:	441a      	add	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b0e:	4a23      	ldr	r2, [pc, #140]	; (8005b9c <UART_SetConfig+0x1b0>)
 8005b10:	fba2 2303 	umull	r2, r3, r2, r3
 8005b14:	095b      	lsrs	r3, r3, #5
 8005b16:	0119      	lsls	r1, r3, #4
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	4413      	add	r3, r2
 8005b20:	009a      	lsls	r2, r3, #2
 8005b22:	441a      	add	r2, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b2e:	4b1b      	ldr	r3, [pc, #108]	; (8005b9c <UART_SetConfig+0x1b0>)
 8005b30:	fba3 0302 	umull	r0, r3, r3, r2
 8005b34:	095b      	lsrs	r3, r3, #5
 8005b36:	2064      	movs	r0, #100	; 0x64
 8005b38:	fb00 f303 	mul.w	r3, r0, r3
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	011b      	lsls	r3, r3, #4
 8005b40:	3332      	adds	r3, #50	; 0x32
 8005b42:	4a16      	ldr	r2, [pc, #88]	; (8005b9c <UART_SetConfig+0x1b0>)
 8005b44:	fba2 2303 	umull	r2, r3, r2, r3
 8005b48:	095b      	lsrs	r3, r3, #5
 8005b4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b4e:	4419      	add	r1, r3
 8005b50:	68ba      	ldr	r2, [r7, #8]
 8005b52:	4613      	mov	r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	4413      	add	r3, r2
 8005b58:	009a      	lsls	r2, r3, #2
 8005b5a:	441a      	add	r2, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b66:	4b0d      	ldr	r3, [pc, #52]	; (8005b9c <UART_SetConfig+0x1b0>)
 8005b68:	fba3 0302 	umull	r0, r3, r3, r2
 8005b6c:	095b      	lsrs	r3, r3, #5
 8005b6e:	2064      	movs	r0, #100	; 0x64
 8005b70:	fb00 f303 	mul.w	r3, r0, r3
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	011b      	lsls	r3, r3, #4
 8005b78:	3332      	adds	r3, #50	; 0x32
 8005b7a:	4a08      	ldr	r2, [pc, #32]	; (8005b9c <UART_SetConfig+0x1b0>)
 8005b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b80:	095b      	lsrs	r3, r3, #5
 8005b82:	f003 020f 	and.w	r2, r3, #15
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	440a      	add	r2, r1
 8005b8c:	609a      	str	r2, [r3, #8]
}
 8005b8e:	bf00      	nop
 8005b90:	3710      	adds	r7, #16
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	40013800 	.word	0x40013800
 8005b9c:	51eb851f 	.word	0x51eb851f

08005ba0 <Error>:
//extern char str1[100];
BME280_CalibData CalibData;
int32_t temper_int;
//------------------------------------------------
void Error(void)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	af00      	add	r7, sp, #0

}
 8005ba4:	bf00      	nop
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bc80      	pop	{r7}
 8005baa:	4770      	bx	lr

08005bac <I2Cx_WriteData>:
//------------------------------------------------
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b088      	sub	sp, #32
 8005bb0:	af04      	add	r7, sp, #16
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	80fb      	strh	r3, [r7, #6]
 8005bb6:	460b      	mov	r3, r1
 8005bb8:	717b      	strb	r3, [r7, #5]
 8005bba:	4613      	mov	r3, r2
 8005bbc:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
 8005bc2:	797b      	ldrb	r3, [r7, #5]
 8005bc4:	b29a      	uxth	r2, r3
 8005bc6:	88f9      	ldrh	r1, [r7, #6]
 8005bc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bcc:	9302      	str	r3, [sp, #8]
 8005bce:	2301      	movs	r3, #1
 8005bd0:	9301      	str	r3, [sp, #4]
 8005bd2:	1d3b      	adds	r3, r7, #4
 8005bd4:	9300      	str	r3, [sp, #0]
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	4806      	ldr	r0, [pc, #24]	; (8005bf4 <I2Cx_WriteData+0x48>)
 8005bda:	f7fc fb07 	bl	80021ec <HAL_I2C_Mem_Write>
 8005bde:	4603      	mov	r3, r0
 8005be0:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8005be2:	7bfb      	ldrb	r3, [r7, #15]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d001      	beq.n	8005bec <I2Cx_WriteData+0x40>
 8005be8:	f7ff ffda 	bl	8005ba0 <Error>
}
 8005bec:	bf00      	nop
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	20000798 	.word	0x20000798

08005bf8 <I2Cx_ReadData>:
//------------------------------------------------
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b088      	sub	sp, #32
 8005bfc:	af04      	add	r7, sp, #16
 8005bfe:	4603      	mov	r3, r0
 8005c00:	460a      	mov	r2, r1
 8005c02:	80fb      	strh	r3, [r7, #6]
 8005c04:	4613      	mov	r3, r2
 8005c06:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 8005c10:	797b      	ldrb	r3, [r7, #5]
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	88f9      	ldrh	r1, [r7, #6]
 8005c16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c1a:	9302      	str	r3, [sp, #8]
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	9301      	str	r3, [sp, #4]
 8005c20:	f107 030e 	add.w	r3, r7, #14
 8005c24:	9300      	str	r3, [sp, #0]
 8005c26:	2301      	movs	r3, #1
 8005c28:	4807      	ldr	r0, [pc, #28]	; (8005c48 <I2Cx_ReadData+0x50>)
 8005c2a:	f7fc fbd9 	bl	80023e0 <HAL_I2C_Mem_Read>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8005c32:	7bfb      	ldrb	r3, [r7, #15]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d001      	beq.n	8005c3c <I2Cx_ReadData+0x44>
 8005c38:	f7ff ffb2 	bl	8005ba0 <Error>
  return value;
 8005c3c:	7bbb      	ldrb	r3, [r7, #14]
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	20000798 	.word	0x20000798

08005c4c <I2Cx_ReadData16>:
//------------------------------------------------
static void I2Cx_ReadData16(uint16_t Addr, uint8_t Reg, uint16_t *Value)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b088      	sub	sp, #32
 8005c50:	af04      	add	r7, sp, #16
 8005c52:	4603      	mov	r3, r0
 8005c54:	603a      	str	r2, [r7, #0]
 8005c56:	80fb      	strh	r3, [r7, #6]
 8005c58:	460b      	mov	r3, r1
 8005c5a:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
 8005c60:	797b      	ldrb	r3, [r7, #5]
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	88f9      	ldrh	r1, [r7, #6]
 8005c66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005c6a:	9302      	str	r3, [sp, #8]
 8005c6c:	2302      	movs	r3, #2
 8005c6e:	9301      	str	r3, [sp, #4]
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	2301      	movs	r3, #1
 8005c76:	4807      	ldr	r0, [pc, #28]	; (8005c94 <I2Cx_ReadData16+0x48>)
 8005c78:	f7fc fbb2 	bl	80023e0 <HAL_I2C_Mem_Read>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8005c80:	7bfb      	ldrb	r3, [r7, #15]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d001      	beq.n	8005c8a <I2Cx_ReadData16+0x3e>
 8005c86:	f7ff ff8b 	bl	8005ba0 <Error>
}
 8005c8a:	bf00      	nop
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	20000798 	.word	0x20000798

08005c98 <I2Cx_ReadData24>:
//------------------------------------------------
static void I2Cx_ReadData24(uint16_t Addr, uint8_t Reg, uint32_t *Value)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b088      	sub	sp, #32
 8005c9c:	af04      	add	r7, sp, #16
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	603a      	str	r2, [r7, #0]
 8005ca2:	80fb      	strh	r3, [r7, #6]
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
 8005cac:	797b      	ldrb	r3, [r7, #5]
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	88f9      	ldrh	r1, [r7, #6]
 8005cb2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005cb6:	9302      	str	r3, [sp, #8]
 8005cb8:	2303      	movs	r3, #3
 8005cba:	9301      	str	r3, [sp, #4]
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	4807      	ldr	r0, [pc, #28]	; (8005ce0 <I2Cx_ReadData24+0x48>)
 8005cc4:	f7fc fb8c 	bl	80023e0 <HAL_I2C_Mem_Read>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8005ccc:	7bfb      	ldrb	r3, [r7, #15]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <I2Cx_ReadData24+0x3e>
 8005cd2:	f7ff ff65 	bl	8005ba0 <Error>
}
 8005cd6:	bf00      	nop
 8005cd8:	3710      	adds	r7, #16
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	20000798 	.word	0x20000798

08005ce4 <BME280_WriteReg>:
//------------------------------------------------
void BME280_WriteReg(uint8_t Reg, uint8_t Value)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	4603      	mov	r3, r0
 8005cec:	460a      	mov	r2, r1
 8005cee:	71fb      	strb	r3, [r7, #7]
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	71bb      	strb	r3, [r7, #6]
  I2Cx_WriteData(BME280_ADDRESS, Reg, Value);
 8005cf4:	79ba      	ldrb	r2, [r7, #6]
 8005cf6:	79fb      	ldrb	r3, [r7, #7]
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	20ec      	movs	r0, #236	; 0xec
 8005cfc:	f7ff ff56 	bl	8005bac <I2Cx_WriteData>
}
 8005d00:	bf00      	nop
 8005d02:	3708      	adds	r7, #8
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <BME280_ReadReg>:
//------------------------------------------------
uint8_t BME280_ReadReg(uint8_t Reg)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	4603      	mov	r3, r0
 8005d10:	71fb      	strb	r3, [r7, #7]
  uint8_t res = I2Cx_ReadData(BME280_ADDRESS,Reg);
 8005d12:	79fb      	ldrb	r3, [r7, #7]
 8005d14:	4619      	mov	r1, r3
 8005d16:	20ec      	movs	r0, #236	; 0xec
 8005d18:	f7ff ff6e 	bl	8005bf8 <I2Cx_ReadData>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	73fb      	strb	r3, [r7, #15]
  return res;
 8005d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3710      	adds	r7, #16
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <BME280_ReadReg_U16>:
//------------------------------------------------
void BME280_ReadReg_U16(uint8_t Reg, uint16_t *Value)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b082      	sub	sp, #8
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	4603      	mov	r3, r0
 8005d32:	6039      	str	r1, [r7, #0]
 8005d34:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,Value);
 8005d36:	79fb      	ldrb	r3, [r7, #7]
 8005d38:	683a      	ldr	r2, [r7, #0]
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	20ec      	movs	r0, #236	; 0xec
 8005d3e:	f7ff ff85 	bl	8005c4c <I2Cx_ReadData16>
}
 8005d42:	bf00      	nop
 8005d44:	3708      	adds	r7, #8
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <BME280_ReadReg_S16>:
//------------------------------------------------
void BME280_ReadReg_S16(uint8_t Reg, int16_t *Value)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b082      	sub	sp, #8
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	4603      	mov	r3, r0
 8005d52:	6039      	str	r1, [r7, #0]
 8005d54:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg, (uint16_t*) Value);
 8005d56:	79fb      	ldrb	r3, [r7, #7]
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	20ec      	movs	r0, #236	; 0xec
 8005d5e:	f7ff ff75 	bl	8005c4c <I2Cx_ReadData16>
}
 8005d62:	bf00      	nop
 8005d64:	3708      	adds	r7, #8
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}

08005d6a <BME280_ReadReg_BE_S16>:
//------------------------------------------------
void BME280_ReadReg_BE_S16(uint8_t Reg, int16_t *Value)
{
 8005d6a:	b580      	push	{r7, lr}
 8005d6c:	b082      	sub	sp, #8
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	4603      	mov	r3, r0
 8005d72:	6039      	str	r1, [r7, #0]
 8005d74:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,(uint16_t*)Value);
 8005d76:	79fb      	ldrb	r3, [r7, #7]
 8005d78:	683a      	ldr	r2, [r7, #0]
 8005d7a:	4619      	mov	r1, r3
 8005d7c:	20ec      	movs	r0, #236	; 0xec
 8005d7e:	f7ff ff65 	bl	8005c4c <I2Cx_ReadData16>
  *(uint16_t *) Value = be16toword(*(uint16_t *) Value);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	881b      	ldrh	r3, [r3, #0]
 8005d86:	0a1b      	lsrs	r3, r3, #8
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	b21a      	sxth	r2, r3
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	881b      	ldrh	r3, [r3, #0]
 8005d90:	021b      	lsls	r3, r3, #8
 8005d92:	b21b      	sxth	r3, r3
 8005d94:	4313      	orrs	r3, r2
 8005d96:	b21b      	sxth	r3, r3
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	801a      	strh	r2, [r3, #0]
}
 8005d9e:	bf00      	nop
 8005da0:	3708      	adds	r7, #8
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <BME280_ReadReg_BE_U24>:
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
  *(uint32_t *) Value &= 0x00FFFFFF;
}
//------------------------------------------------
void BME280_ReadReg_BE_U24(uint8_t Reg, uint32_t *Value)
{
 8005da6:	b580      	push	{r7, lr}
 8005da8:	b082      	sub	sp, #8
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	4603      	mov	r3, r0
 8005dae:	6039      	str	r1, [r7, #0]
 8005db0:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
 8005db2:	79fb      	ldrb	r3, [r7, #7]
 8005db4:	683a      	ldr	r2, [r7, #0]
 8005db6:	4619      	mov	r1, r3
 8005db8:	20ec      	movs	r0, #236	; 0xec
 8005dba:	f7ff ff6d 	bl	8005c98 <I2Cx_ReadData24>
  *(uint32_t *) Value = be24toword(*(uint32_t *) Value) & 0x00FFFFFF;
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	0c1b      	lsrs	r3, r3, #16
 8005dc4:	b2da      	uxtb	r2, r3
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	041b      	lsls	r3, r3, #16
 8005dd6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	601a      	str	r2, [r3, #0]
}
 8005de4:	bf00      	nop
 8005de6:	3708      	adds	r7, #8
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <BME280_ReadStatus>:
//------------------------------------------------
uint8_t BME280_ReadStatus(void)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b082      	sub	sp, #8
 8005df0:	af00      	add	r7, sp, #0
  //clear unuset bits
  uint8_t res = BME280_ReadReg(BME280_REGISTER_STATUS)&0x09;
 8005df2:	20f3      	movs	r0, #243	; 0xf3
 8005df4:	f7ff ff88 	bl	8005d08 <BME280_ReadReg>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	f003 0309 	and.w	r3, r3, #9
 8005dfe:	71fb      	strb	r3, [r7, #7]
  return res;
 8005e00:	79fb      	ldrb	r3, [r7, #7]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3708      	adds	r7, #8
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
	...

08005e0c <BME280_ReadCoefficients>:
//------------------------------------------------
void BME280_ReadCoefficients(void)
{
 8005e0c:	b598      	push	{r3, r4, r7, lr}
 8005e0e:	af00      	add	r7, sp, #0
  BME280_ReadReg_U16(BME280_REGISTER_DIG_T1,&CalibData.dig_T1);
 8005e10:	4937      	ldr	r1, [pc, #220]	; (8005ef0 <BME280_ReadCoefficients+0xe4>)
 8005e12:	2088      	movs	r0, #136	; 0x88
 8005e14:	f7ff ff89 	bl	8005d2a <BME280_ReadReg_U16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T2,&CalibData.dig_T2);
 8005e18:	4936      	ldr	r1, [pc, #216]	; (8005ef4 <BME280_ReadCoefficients+0xe8>)
 8005e1a:	208a      	movs	r0, #138	; 0x8a
 8005e1c:	f7ff ff95 	bl	8005d4a <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T3,&CalibData.dig_T3);
 8005e20:	4935      	ldr	r1, [pc, #212]	; (8005ef8 <BME280_ReadCoefficients+0xec>)
 8005e22:	208c      	movs	r0, #140	; 0x8c
 8005e24:	f7ff ff91 	bl	8005d4a <BME280_ReadReg_S16>
  BME280_ReadReg_U16(BME280_REGISTER_DIG_P1,&CalibData.dig_P1);
 8005e28:	4934      	ldr	r1, [pc, #208]	; (8005efc <BME280_ReadCoefficients+0xf0>)
 8005e2a:	208e      	movs	r0, #142	; 0x8e
 8005e2c:	f7ff ff7d 	bl	8005d2a <BME280_ReadReg_U16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P2,&CalibData.dig_P2);
 8005e30:	4933      	ldr	r1, [pc, #204]	; (8005f00 <BME280_ReadCoefficients+0xf4>)
 8005e32:	2090      	movs	r0, #144	; 0x90
 8005e34:	f7ff ff89 	bl	8005d4a <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P3,&CalibData.dig_P3);
 8005e38:	4932      	ldr	r1, [pc, #200]	; (8005f04 <BME280_ReadCoefficients+0xf8>)
 8005e3a:	2092      	movs	r0, #146	; 0x92
 8005e3c:	f7ff ff85 	bl	8005d4a <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P4,&CalibData.dig_P4);
 8005e40:	4931      	ldr	r1, [pc, #196]	; (8005f08 <BME280_ReadCoefficients+0xfc>)
 8005e42:	2094      	movs	r0, #148	; 0x94
 8005e44:	f7ff ff81 	bl	8005d4a <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P5,&CalibData.dig_P5);
 8005e48:	4930      	ldr	r1, [pc, #192]	; (8005f0c <BME280_ReadCoefficients+0x100>)
 8005e4a:	2096      	movs	r0, #150	; 0x96
 8005e4c:	f7ff ff7d 	bl	8005d4a <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P6,&CalibData.dig_P6);
 8005e50:	492f      	ldr	r1, [pc, #188]	; (8005f10 <BME280_ReadCoefficients+0x104>)
 8005e52:	2098      	movs	r0, #152	; 0x98
 8005e54:	f7ff ff79 	bl	8005d4a <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P7,&CalibData.dig_P7);
 8005e58:	492e      	ldr	r1, [pc, #184]	; (8005f14 <BME280_ReadCoefficients+0x108>)
 8005e5a:	209a      	movs	r0, #154	; 0x9a
 8005e5c:	f7ff ff75 	bl	8005d4a <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P8,&CalibData.dig_P8);
 8005e60:	492d      	ldr	r1, [pc, #180]	; (8005f18 <BME280_ReadCoefficients+0x10c>)
 8005e62:	209c      	movs	r0, #156	; 0x9c
 8005e64:	f7ff ff71 	bl	8005d4a <BME280_ReadReg_S16>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P9,&CalibData.dig_P9);
 8005e68:	492c      	ldr	r1, [pc, #176]	; (8005f1c <BME280_ReadCoefficients+0x110>)
 8005e6a:	209e      	movs	r0, #158	; 0x9e
 8005e6c:	f7ff ff6d 	bl	8005d4a <BME280_ReadReg_S16>
  CalibData.dig_H1 = BME280_ReadReg(BME280_REGISTER_DIG_H1);
 8005e70:	20a1      	movs	r0, #161	; 0xa1
 8005e72:	f7ff ff49 	bl	8005d08 <BME280_ReadReg>
 8005e76:	4603      	mov	r3, r0
 8005e78:	461a      	mov	r2, r3
 8005e7a:	4b1d      	ldr	r3, [pc, #116]	; (8005ef0 <BME280_ReadCoefficients+0xe4>)
 8005e7c:	761a      	strb	r2, [r3, #24]
  BME280_ReadReg_S16(BME280_REGISTER_DIG_H2,&CalibData.dig_H2);
 8005e7e:	4928      	ldr	r1, [pc, #160]	; (8005f20 <BME280_ReadCoefficients+0x114>)
 8005e80:	20e1      	movs	r0, #225	; 0xe1
 8005e82:	f7ff ff62 	bl	8005d4a <BME280_ReadReg_S16>
  CalibData.dig_H3 = BME280_ReadReg(BME280_REGISTER_DIG_H3);
 8005e86:	20e3      	movs	r0, #227	; 0xe3
 8005e88:	f7ff ff3e 	bl	8005d08 <BME280_ReadReg>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	461a      	mov	r2, r3
 8005e90:	4b17      	ldr	r3, [pc, #92]	; (8005ef0 <BME280_ReadCoefficients+0xe4>)
 8005e92:	771a      	strb	r2, [r3, #28]
  CalibData.dig_H4 = (BME280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H4+1) & 0xF);
 8005e94:	20e4      	movs	r0, #228	; 0xe4
 8005e96:	f7ff ff37 	bl	8005d08 <BME280_ReadReg>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	011b      	lsls	r3, r3, #4
 8005e9e:	b21c      	sxth	r4, r3
 8005ea0:	20e5      	movs	r0, #229	; 0xe5
 8005ea2:	f7ff ff31 	bl	8005d08 <BME280_ReadReg>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	b21b      	sxth	r3, r3
 8005eaa:	f003 030f 	and.w	r3, r3, #15
 8005eae:	b21b      	sxth	r3, r3
 8005eb0:	4323      	orrs	r3, r4
 8005eb2:	b21a      	sxth	r2, r3
 8005eb4:	4b0e      	ldr	r3, [pc, #56]	; (8005ef0 <BME280_ReadCoefficients+0xe4>)
 8005eb6:	83da      	strh	r2, [r3, #30]
  CalibData.dig_H5 = (BME280_ReadReg(BME280_REGISTER_DIG_H5+1) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 8005eb8:	20e6      	movs	r0, #230	; 0xe6
 8005eba:	f7ff ff25 	bl	8005d08 <BME280_ReadReg>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	011b      	lsls	r3, r3, #4
 8005ec2:	b21c      	sxth	r4, r3
 8005ec4:	20e5      	movs	r0, #229	; 0xe5
 8005ec6:	f7ff ff1f 	bl	8005d08 <BME280_ReadReg>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	091b      	lsrs	r3, r3, #4
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	b21b      	sxth	r3, r3
 8005ed2:	4323      	orrs	r3, r4
 8005ed4:	b21a      	sxth	r2, r3
 8005ed6:	4b06      	ldr	r3, [pc, #24]	; (8005ef0 <BME280_ReadCoefficients+0xe4>)
 8005ed8:	841a      	strh	r2, [r3, #32]
  CalibData.dig_H6 = (int8_t)BME280_ReadReg(BME280_REGISTER_DIG_H6);
 8005eda:	20e7      	movs	r0, #231	; 0xe7
 8005edc:	f7ff ff14 	bl	8005d08 <BME280_ReadReg>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	b25a      	sxtb	r2, r3
 8005ee4:	4b02      	ldr	r3, [pc, #8]	; (8005ef0 <BME280_ReadCoefficients+0xe4>)
 8005ee6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8005eea:	bf00      	nop
 8005eec:	bd98      	pop	{r3, r4, r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	2000062c 	.word	0x2000062c
 8005ef4:	2000062e 	.word	0x2000062e
 8005ef8:	20000630 	.word	0x20000630
 8005efc:	20000632 	.word	0x20000632
 8005f00:	20000634 	.word	0x20000634
 8005f04:	20000636 	.word	0x20000636
 8005f08:	20000638 	.word	0x20000638
 8005f0c:	2000063a 	.word	0x2000063a
 8005f10:	2000063c 	.word	0x2000063c
 8005f14:	2000063e 	.word	0x2000063e
 8005f18:	20000640 	.word	0x20000640
 8005f1c:	20000642 	.word	0x20000642
 8005f20:	20000646 	.word	0x20000646

08005f24 <BME280_SetStandby>:
//------------------------------------------------
void BME280_SetStandby(uint8_t tsb) {
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 8005f2e:	20f5      	movs	r0, #245	; 0xf5
 8005f30:	f7ff feea 	bl	8005d08 <BME280_ReadReg>
 8005f34:	4603      	mov	r3, r0
 8005f36:	f003 031f 	and.w	r3, r3, #31
 8005f3a:	73fb      	strb	r3, [r7, #15]
  reg |= tsb & BME280_STBY_MSK;
 8005f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f40:	f023 031f 	bic.w	r3, r3, #31
 8005f44:	b25a      	sxtb	r2, r3
 8005f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	b25b      	sxtb	r3, r3
 8005f4e:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 8005f50:	7bfb      	ldrb	r3, [r7, #15]
 8005f52:	4619      	mov	r1, r3
 8005f54:	20f5      	movs	r0, #245	; 0xf5
 8005f56:	f7ff fec5 	bl	8005ce4 <BME280_WriteReg>
}
 8005f5a:	bf00      	nop
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <BME280_SetFilter>:
//------------------------------------------------
  void BME280_SetFilter(uint8_t filter) {
 8005f62:	b580      	push	{r7, lr}
 8005f64:	b084      	sub	sp, #16
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	4603      	mov	r3, r0
 8005f6a:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 8005f6c:	20f5      	movs	r0, #245	; 0xf5
 8005f6e:	f7ff fecb 	bl	8005d08 <BME280_ReadReg>
 8005f72:	4603      	mov	r3, r0
 8005f74:	f023 031c 	bic.w	r3, r3, #28
 8005f78:	73fb      	strb	r3, [r7, #15]
  reg |= filter & BME280_FILTER_MSK;
 8005f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f7e:	f003 031c 	and.w	r3, r3, #28
 8005f82:	b25a      	sxtb	r2, r3
 8005f84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	b25b      	sxtb	r3, r3
 8005f8c:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 8005f8e:	7bfb      	ldrb	r3, [r7, #15]
 8005f90:	4619      	mov	r1, r3
 8005f92:	20f5      	movs	r0, #245	; 0xf5
 8005f94:	f7ff fea6 	bl	8005ce4 <BME280_WriteReg>
}
 8005f98:	bf00      	nop
 8005f9a:	3710      	adds	r7, #16
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}

08005fa0 <BME280_SetOversamplingTemper>:
//------------------------------------------------
void BME280_SetOversamplingTemper(uint8_t osrs)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 8005faa:	20f4      	movs	r0, #244	; 0xf4
 8005fac:	f7ff feac 	bl	8005d08 <BME280_ReadReg>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	f003 031f 	and.w	r3, r3, #31
 8005fb6:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_T_MSK;
 8005fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fbc:	f023 031f 	bic.w	r3, r3, #31
 8005fc0:	b25a      	sxtb	r2, r3
 8005fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	b25b      	sxtb	r3, r3
 8005fca:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8005fcc:	7bfb      	ldrb	r3, [r7, #15]
 8005fce:	4619      	mov	r1, r3
 8005fd0:	20f4      	movs	r0, #244	; 0xf4
 8005fd2:	f7ff fe87 	bl	8005ce4 <BME280_WriteReg>
}
 8005fd6:	bf00      	nop
 8005fd8:	3710      	adds	r7, #16
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <BME280_SetOversamplingPressure>:
//------------------------------------------------
void BME280_SetOversamplingPressure(uint8_t osrs)
{
 8005fde:	b580      	push	{r7, lr}
 8005fe0:	b084      	sub	sp, #16
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 8005fe8:	20f4      	movs	r0, #244	; 0xf4
 8005fea:	f7ff fe8d 	bl	8005d08 <BME280_ReadReg>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	f023 031c 	bic.w	r3, r3, #28
 8005ff4:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_P_MSK;
 8005ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ffa:	f003 031c 	and.w	r3, r3, #28
 8005ffe:	b25a      	sxtb	r2, r3
 8006000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006004:	4313      	orrs	r3, r2
 8006006:	b25b      	sxtb	r3, r3
 8006008:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 800600a:	7bfb      	ldrb	r3, [r7, #15]
 800600c:	4619      	mov	r1, r3
 800600e:	20f4      	movs	r0, #244	; 0xf4
 8006010:	f7ff fe68 	bl	8005ce4 <BME280_WriteReg>
}
 8006014:	bf00      	nop
 8006016:	3710      	adds	r7, #16
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}

0800601c <BME280_SetOversamplingHum>:
//------------------------------------------------
void BME280_SetOversamplingHum(uint8_t osrs)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	4603      	mov	r3, r0
 8006024:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 8006026:	20f2      	movs	r0, #242	; 0xf2
 8006028:	f7ff fe6e 	bl	8005d08 <BME280_ReadReg>
 800602c:	4603      	mov	r3, r0
 800602e:	f023 0307 	bic.w	r3, r3, #7
 8006032:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_H_MSK;
 8006034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006038:	f003 0307 	and.w	r3, r3, #7
 800603c:	b25a      	sxtb	r2, r3
 800603e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006042:	4313      	orrs	r3, r2
 8006044:	b25b      	sxtb	r3, r3
 8006046:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_HUM,reg);
 8006048:	7bfb      	ldrb	r3, [r7, #15]
 800604a:	4619      	mov	r1, r3
 800604c:	20f2      	movs	r0, #242	; 0xf2
 800604e:	f7ff fe49 	bl	8005ce4 <BME280_WriteReg>
  //The 'ctrl_hum' register needs to be written
  //after changing 'ctrl_hum' for the changes to become effwctive.
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 8006052:	20f4      	movs	r0, #244	; 0xf4
 8006054:	f7ff fe58 	bl	8005d08 <BME280_ReadReg>
 8006058:	4603      	mov	r3, r0
 800605a:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 800605c:	7bfb      	ldrb	r3, [r7, #15]
 800605e:	4619      	mov	r1, r3
 8006060:	20f4      	movs	r0, #244	; 0xf4
 8006062:	f7ff fe3f 	bl	8005ce4 <BME280_WriteReg>
}
 8006066:	bf00      	nop
 8006068:	3710      	adds	r7, #16
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}

0800606e <BME280_SetMode>:
//------------------------------------------------
void BME280_SetMode(uint8_t mode) {
 800606e:	b580      	push	{r7, lr}
 8006070:	b084      	sub	sp, #16
 8006072:	af00      	add	r7, sp, #0
 8006074:	4603      	mov	r3, r0
 8006076:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 8006078:	20f4      	movs	r0, #244	; 0xf4
 800607a:	f7ff fe45 	bl	8005d08 <BME280_ReadReg>
 800607e:	4603      	mov	r3, r0
 8006080:	f023 0303 	bic.w	r3, r3, #3
 8006084:	73fb      	strb	r3, [r7, #15]
  reg |= mode & BME280_MODE_MSK;
 8006086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800608a:	f003 0303 	and.w	r3, r3, #3
 800608e:	b25a      	sxtb	r2, r3
 8006090:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006094:	4313      	orrs	r3, r2
 8006096:	b25b      	sxtb	r3, r3
 8006098:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 800609a:	7bfb      	ldrb	r3, [r7, #15]
 800609c:	4619      	mov	r1, r3
 800609e:	20f4      	movs	r0, #244	; 0xf4
 80060a0:	f7ff fe20 	bl	8005ce4 <BME280_WriteReg>
}
 80060a4:	bf00      	nop
 80060a6:	3710      	adds	r7, #16
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <BME280_ReadTemperature>:
//------------------------------------------------
float BME280_ReadTemperature(void)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
  float temper_float = 0.0f;
 80060b2:	f04f 0300 	mov.w	r3, #0
 80060b6:	60fb      	str	r3, [r7, #12]
	uint32_t temper_raw;
	int32_t val1, val2;
	BME280_ReadReg_BE_U24(BME280_REGISTER_TEMPDATA,&temper_raw);
 80060b8:	463b      	mov	r3, r7
 80060ba:	4619      	mov	r1, r3
 80060bc:	20fa      	movs	r0, #250	; 0xfa
 80060be:	f7ff fe72 	bl	8005da6 <BME280_ReadReg_BE_U24>
	temper_raw >>= 4;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	091b      	lsrs	r3, r3, #4
 80060c6:	603b      	str	r3, [r7, #0]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	08db      	lsrs	r3, r3, #3
 80060cc:	4a1d      	ldr	r2, [pc, #116]	; (8006144 <BME280_ReadTemperature+0x98>)
 80060ce:	8812      	ldrh	r2, [r2, #0]
 80060d0:	0052      	lsls	r2, r2, #1
 80060d2:	1a9b      	subs	r3, r3, r2
		((int32_t)CalibData.dig_T2)) >> 11;
 80060d4:	4a1b      	ldr	r2, [pc, #108]	; (8006144 <BME280_ReadTemperature+0x98>)
 80060d6:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 80060da:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T2)) >> 11;
 80060de:	0adb      	lsrs	r3, r3, #11
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 80060e0:	60bb      	str	r3, [r7, #8]
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	091b      	lsrs	r3, r3, #4
 80060e6:	4a17      	ldr	r2, [pc, #92]	; (8006144 <BME280_ReadTemperature+0x98>)
 80060e8:	8812      	ldrh	r2, [r2, #0]
 80060ea:	1a9b      	subs	r3, r3, r2
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 80060ec:	683a      	ldr	r2, [r7, #0]
 80060ee:	0912      	lsrs	r2, r2, #4
 80060f0:	4914      	ldr	r1, [pc, #80]	; (8006144 <BME280_ReadTemperature+0x98>)
 80060f2:	8809      	ldrh	r1, [r1, #0]
 80060f4:	1a52      	subs	r2, r2, r1
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 80060f6:	fb02 f303 	mul.w	r3, r2, r3
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 80060fa:	0b1b      	lsrs	r3, r3, #12
		((int32_t)CalibData.dig_T3)) >> 14;
 80060fc:	4a11      	ldr	r2, [pc, #68]	; (8006144 <BME280_ReadTemperature+0x98>)
 80060fe:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 8006102:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T3)) >> 14;
 8006106:	0b9b      	lsrs	r3, r3, #14
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 8006108:	607b      	str	r3, [r7, #4]
	temper_int = val1 + val2;
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4413      	add	r3, r2
 8006110:	4a0d      	ldr	r2, [pc, #52]	; (8006148 <BME280_ReadTemperature+0x9c>)
 8006112:	6013      	str	r3, [r2, #0]
	temper_float = ((temper_int * 5 + 128) >> 8);
 8006114:	4b0c      	ldr	r3, [pc, #48]	; (8006148 <BME280_ReadTemperature+0x9c>)
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	4613      	mov	r3, r2
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	4413      	add	r3, r2
 800611e:	3380      	adds	r3, #128	; 0x80
 8006120:	121b      	asrs	r3, r3, #8
 8006122:	4618      	mov	r0, r3
 8006124:	f7fa fdba 	bl	8000c9c <__aeabi_i2f>
 8006128:	4603      	mov	r3, r0
 800612a:	60fb      	str	r3, [r7, #12]
	temper_float /= 100.0f;
 800612c:	4907      	ldr	r1, [pc, #28]	; (800614c <BME280_ReadTemperature+0xa0>)
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f7fa febc 	bl	8000eac <__aeabi_fdiv>
 8006134:	4603      	mov	r3, r0
 8006136:	60fb      	str	r3, [r7, #12]
  return temper_float;
 8006138:	68fb      	ldr	r3, [r7, #12]
}
 800613a:	4618      	mov	r0, r3
 800613c:	3710      	adds	r7, #16
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}
 8006142:	bf00      	nop
 8006144:	2000062c 	.word	0x2000062c
 8006148:	20000650 	.word	0x20000650
 800614c:	42c80000 	.word	0x42c80000

08006150 <BME280_ReadPressure>:
//------------------------------------------------
float BME280_ReadPressure(void)
{
 8006150:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006154:	b09e      	sub	sp, #120	; 0x78
 8006156:	af00      	add	r7, sp, #0
  float press_float = 0.0f;
 8006158:	f04f 0300 	mov.w	r3, #0
 800615c:	677b      	str	r3, [r7, #116]	; 0x74
	uint32_t press_raw, pres_int;
	int64_t val1, val2, p;
	BME280_ReadTemperature(); // must be done first to get t_fine
 800615e:	f7ff ffa5 	bl	80060ac <BME280_ReadTemperature>
	BME280_ReadReg_BE_U24(BME280_REGISTER_PRESSUREDATA,&press_raw);
 8006162:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006166:	4619      	mov	r1, r3
 8006168:	20f7      	movs	r0, #247	; 0xf7
 800616a:	f7ff fe1c 	bl	8005da6 <BME280_ReadReg_BE_U24>
	press_raw >>= 4;
 800616e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006170:	091b      	lsrs	r3, r3, #4
 8006172:	653b      	str	r3, [r7, #80]	; 0x50
	val1 = ((int64_t) temper_int) - 128000;
 8006174:	4b6b      	ldr	r3, [pc, #428]	; (8006324 <BME280_ReadPressure+0x1d4>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	461a      	mov	r2, r3
 800617a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800617e:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 8006182:	f143 35ff 	adc.w	r5, r3, #4294967295
 8006186:	e9c7 451a 	strd	r4, r5, [r7, #104]	; 0x68
	val2 = val1 * val1 * (int64_t)CalibData.dig_P6;
 800618a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800618c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800618e:	fb03 f102 	mul.w	r1, r3, r2
 8006192:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006194:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006196:	fb03 f302 	mul.w	r3, r3, r2
 800619a:	18ca      	adds	r2, r1, r3
 800619c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800619e:	fba3 4503 	umull	r4, r5, r3, r3
 80061a2:	1953      	adds	r3, r2, r5
 80061a4:	461d      	mov	r5, r3
 80061a6:	4b60      	ldr	r3, [pc, #384]	; (8006328 <BME280_ReadPressure+0x1d8>)
 80061a8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80061ac:	b21a      	sxth	r2, r3
 80061ae:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80061b2:	fb02 f005 	mul.w	r0, r2, r5
 80061b6:	fb04 f103 	mul.w	r1, r4, r3
 80061ba:	4401      	add	r1, r0
 80061bc:	fba4 2302 	umull	r2, r3, r4, r2
 80061c0:	4419      	add	r1, r3
 80061c2:	460b      	mov	r3, r1
 80061c4:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 80061c8:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	val2 = val2 + ((val1 * (int64_t)CalibData.dig_P5) << 17);
 80061cc:	4b56      	ldr	r3, [pc, #344]	; (8006328 <BME280_ReadPressure+0x1d8>)
 80061ce:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80061d2:	b21a      	sxth	r2, r3
 80061d4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80061d8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80061da:	fb03 f001 	mul.w	r0, r3, r1
 80061de:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80061e0:	fb02 f101 	mul.w	r1, r2, r1
 80061e4:	4408      	add	r0, r1
 80061e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80061e8:	fba1 2302 	umull	r2, r3, r1, r2
 80061ec:	18c1      	adds	r1, r0, r3
 80061ee:	460b      	mov	r3, r1
 80061f0:	f04f 0000 	mov.w	r0, #0
 80061f4:	f04f 0100 	mov.w	r1, #0
 80061f8:	0459      	lsls	r1, r3, #17
 80061fa:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 80061fe:	0450      	lsls	r0, r2, #17
 8006200:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8006204:	eb12 0800 	adds.w	r8, r2, r0
 8006208:	eb43 0901 	adc.w	r9, r3, r1
 800620c:	e9c7 8918 	strd	r8, r9, [r7, #96]	; 0x60
	val2 = val2 + ((int64_t)CalibData.dig_P4 << 35);
 8006210:	4b45      	ldr	r3, [pc, #276]	; (8006328 <BME280_ReadPressure+0x1d8>)
 8006212:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8006216:	b21a      	sxth	r2, r3
 8006218:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800621c:	f04f 0000 	mov.w	r0, #0
 8006220:	f04f 0100 	mov.w	r1, #0
 8006224:	00d1      	lsls	r1, r2, #3
 8006226:	2000      	movs	r0, #0
 8006228:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800622c:	1814      	adds	r4, r2, r0
 800622e:	61bc      	str	r4, [r7, #24]
 8006230:	414b      	adcs	r3, r1
 8006232:	61fb      	str	r3, [r7, #28]
 8006234:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8006238:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	val1 = ((val1 * val1 * (int64_t)CalibData.dig_P3) >> 8) + ((val1 * (int64_t)CalibData.dig_P2) << 12);
 800623c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800623e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006240:	fb03 f102 	mul.w	r1, r3, r2
 8006244:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006246:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006248:	fb03 f302 	mul.w	r3, r3, r2
 800624c:	18ca      	adds	r2, r1, r3
 800624e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006250:	fba3 4503 	umull	r4, r5, r3, r3
 8006254:	1953      	adds	r3, r2, r5
 8006256:	461d      	mov	r5, r3
 8006258:	4b33      	ldr	r3, [pc, #204]	; (8006328 <BME280_ReadPressure+0x1d8>)
 800625a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800625e:	b21a      	sxth	r2, r3
 8006260:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8006264:	fb02 f005 	mul.w	r0, r2, r5
 8006268:	fb04 f103 	mul.w	r1, r4, r3
 800626c:	4401      	add	r1, r0
 800626e:	fba4 2302 	umull	r2, r3, r4, r2
 8006272:	4419      	add	r1, r3
 8006274:	460b      	mov	r3, r1
 8006276:	f04f 0800 	mov.w	r8, #0
 800627a:	f04f 0900 	mov.w	r9, #0
 800627e:	ea4f 2812 	mov.w	r8, r2, lsr #8
 8006282:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 8006286:	ea4f 2923 	mov.w	r9, r3, asr #8
 800628a:	4b27      	ldr	r3, [pc, #156]	; (8006328 <BME280_ReadPressure+0x1d8>)
 800628c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006290:	b21a      	sxth	r2, r3
 8006292:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8006296:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006298:	fb03 f001 	mul.w	r0, r3, r1
 800629c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800629e:	fb02 f101 	mul.w	r1, r2, r1
 80062a2:	1844      	adds	r4, r0, r1
 80062a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80062a6:	fba1 0102 	umull	r0, r1, r1, r2
 80062aa:	1863      	adds	r3, r4, r1
 80062ac:	4619      	mov	r1, r3
 80062ae:	f04f 0200 	mov.w	r2, #0
 80062b2:	f04f 0300 	mov.w	r3, #0
 80062b6:	030b      	lsls	r3, r1, #12
 80062b8:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 80062bc:	0302      	lsls	r2, r0, #12
 80062be:	eb18 0102 	adds.w	r1, r8, r2
 80062c2:	6139      	str	r1, [r7, #16]
 80062c4:	eb49 0303 	adc.w	r3, r9, r3
 80062c8:	617b      	str	r3, [r7, #20]
 80062ca:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80062ce:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	val1 = (((((int64_t)1) << 47) + val1)) * ((int64_t)CalibData.dig_P1) >> 33;
 80062d2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80062d6:	1c11      	adds	r1, r2, #0
 80062d8:	64b9      	str	r1, [r7, #72]	; 0x48
 80062da:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 80062de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80062e0:	4b11      	ldr	r3, [pc, #68]	; (8006328 <BME280_ReadPressure+0x1d8>)
 80062e2:	88db      	ldrh	r3, [r3, #6]
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	f04f 0300 	mov.w	r3, #0
 80062ea:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80062ee:	4629      	mov	r1, r5
 80062f0:	fb02 f001 	mul.w	r0, r2, r1
 80062f4:	4621      	mov	r1, r4
 80062f6:	fb01 f103 	mul.w	r1, r1, r3
 80062fa:	4401      	add	r1, r0
 80062fc:	4620      	mov	r0, r4
 80062fe:	fba0 2302 	umull	r2, r3, r0, r2
 8006302:	4419      	add	r1, r3
 8006304:	460b      	mov	r3, r1
 8006306:	f04f 0000 	mov.w	r0, #0
 800630a:	f04f 0100 	mov.w	r1, #0
 800630e:	1058      	asrs	r0, r3, #1
 8006310:	17d9      	asrs	r1, r3, #31
 8006312:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
	if (val1 == 0) {
 8006316:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800631a:	4313      	orrs	r3, r2
 800631c:	d106      	bne.n	800632c <BME280_ReadPressure+0x1dc>
		return 0; // avoid exception caused by division by zero
 800631e:	f04f 0300 	mov.w	r3, #0
 8006322:	e123      	b.n	800656c <BME280_ReadPressure+0x41c>
 8006324:	20000650 	.word	0x20000650
 8006328:	2000062c 	.word	0x2000062c
	}
	p = 1048576 - press_raw;
 800632c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800632e:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8006332:	461a      	mov	r2, r3
 8006334:	f04f 0300 	mov.w	r3, #0
 8006338:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	p = (((p << 31) - val2) * 3125) / val1;
 800633c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800633e:	085b      	lsrs	r3, r3, #1
 8006340:	647b      	str	r3, [r7, #68]	; 0x44
 8006342:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006344:	07db      	lsls	r3, r3, #31
 8006346:	643b      	str	r3, [r7, #64]	; 0x40
 8006348:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800634c:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8006350:	4621      	mov	r1, r4
 8006352:	ebb1 0a02 	subs.w	sl, r1, r2
 8006356:	4629      	mov	r1, r5
 8006358:	eb61 0b03 	sbc.w	fp, r1, r3
 800635c:	4652      	mov	r2, sl
 800635e:	465b      	mov	r3, fp
 8006360:	1891      	adds	r1, r2, r2
 8006362:	60b9      	str	r1, [r7, #8]
 8006364:	415b      	adcs	r3, r3
 8006366:	60fb      	str	r3, [r7, #12]
 8006368:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800636c:	eb12 020a 	adds.w	r2, r2, sl
 8006370:	eb43 030b 	adc.w	r3, r3, fp
 8006374:	f04f 0000 	mov.w	r0, #0
 8006378:	f04f 0100 	mov.w	r1, #0
 800637c:	0199      	lsls	r1, r3, #6
 800637e:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8006382:	0190      	lsls	r0, r2, #6
 8006384:	1812      	adds	r2, r2, r0
 8006386:	eb41 0303 	adc.w	r3, r1, r3
 800638a:	f04f 0000 	mov.w	r0, #0
 800638e:	f04f 0100 	mov.w	r1, #0
 8006392:	0099      	lsls	r1, r3, #2
 8006394:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8006398:	0090      	lsls	r0, r2, #2
 800639a:	4602      	mov	r2, r0
 800639c:	460b      	mov	r3, r1
 800639e:	eb12 020a 	adds.w	r2, r2, sl
 80063a2:	eb43 030b 	adc.w	r3, r3, fp
 80063a6:	f04f 0000 	mov.w	r0, #0
 80063aa:	f04f 0100 	mov.w	r1, #0
 80063ae:	0099      	lsls	r1, r3, #2
 80063b0:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80063b4:	0090      	lsls	r0, r2, #2
 80063b6:	4602      	mov	r2, r0
 80063b8:	460b      	mov	r3, r1
 80063ba:	eb12 010a 	adds.w	r1, r2, sl
 80063be:	63b9      	str	r1, [r7, #56]	; 0x38
 80063c0:	eb43 030b 	adc.w	r3, r3, fp
 80063c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063c6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80063ca:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80063ce:	f7fa fe09 	bl	8000fe4 <__aeabi_ldivmod>
 80063d2:	4602      	mov	r2, r0
 80063d4:	460b      	mov	r3, r1
 80063d6:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	val1 = (((int64_t)CalibData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 80063da:	4b67      	ldr	r3, [pc, #412]	; (8006578 <BME280_ReadPressure+0x428>)
 80063dc:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80063e0:	b218      	sxth	r0, r3
 80063e2:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80063e6:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80063ea:	f04f 0200 	mov.w	r2, #0
 80063ee:	f04f 0300 	mov.w	r3, #0
 80063f2:	0b62      	lsrs	r2, r4, #13
 80063f4:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 80063f8:	136b      	asrs	r3, r5, #13
 80063fa:	fb02 f501 	mul.w	r5, r2, r1
 80063fe:	fb00 f403 	mul.w	r4, r0, r3
 8006402:	442c      	add	r4, r5
 8006404:	fba0 0102 	umull	r0, r1, r0, r2
 8006408:	1863      	adds	r3, r4, r1
 800640a:	4619      	mov	r1, r3
 800640c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8006410:	f04f 0200 	mov.w	r2, #0
 8006414:	f04f 0300 	mov.w	r3, #0
 8006418:	0b62      	lsrs	r2, r4, #13
 800641a:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 800641e:	136b      	asrs	r3, r5, #13
 8006420:	fb02 f501 	mul.w	r5, r2, r1
 8006424:	fb00 f403 	mul.w	r4, r0, r3
 8006428:	442c      	add	r4, r5
 800642a:	fba0 0102 	umull	r0, r1, r0, r2
 800642e:	1863      	adds	r3, r4, r1
 8006430:	4619      	mov	r1, r3
 8006432:	f04f 0200 	mov.w	r2, #0
 8006436:	f04f 0300 	mov.w	r3, #0
 800643a:	0e42      	lsrs	r2, r0, #25
 800643c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8006440:	164b      	asrs	r3, r1, #25
 8006442:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	val2 = (((int64_t)CalibData.dig_P8) * p) >> 19;
 8006446:	4b4c      	ldr	r3, [pc, #304]	; (8006578 <BME280_ReadPressure+0x428>)
 8006448:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800644c:	b21a      	sxth	r2, r3
 800644e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8006452:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006454:	fb03 f001 	mul.w	r0, r3, r1
 8006458:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800645a:	fb02 f101 	mul.w	r1, r2, r1
 800645e:	1844      	adds	r4, r0, r1
 8006460:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006462:	fba1 0102 	umull	r0, r1, r1, r2
 8006466:	1863      	adds	r3, r4, r1
 8006468:	4619      	mov	r1, r3
 800646a:	f04f 0200 	mov.w	r2, #0
 800646e:	f04f 0300 	mov.w	r3, #0
 8006472:	0cc2      	lsrs	r2, r0, #19
 8006474:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8006478:	14cb      	asrs	r3, r1, #19
 800647a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	p = ((p + val1 + val2) >> 8) + ((int64_t)CalibData.dig_P7 << 4);
 800647e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006482:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8006486:	1884      	adds	r4, r0, r2
 8006488:	633c      	str	r4, [r7, #48]	; 0x30
 800648a:	eb41 0303 	adc.w	r3, r1, r3
 800648e:	637b      	str	r3, [r7, #52]	; 0x34
 8006490:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8006494:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006498:	4621      	mov	r1, r4
 800649a:	1889      	adds	r1, r1, r2
 800649c:	62b9      	str	r1, [r7, #40]	; 0x28
 800649e:	4629      	mov	r1, r5
 80064a0:	eb43 0101 	adc.w	r1, r3, r1
 80064a4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80064a6:	f04f 0000 	mov.w	r0, #0
 80064aa:	f04f 0100 	mov.w	r1, #0
 80064ae:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 80064b2:	4623      	mov	r3, r4
 80064b4:	0a18      	lsrs	r0, r3, #8
 80064b6:	462b      	mov	r3, r5
 80064b8:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80064bc:	462b      	mov	r3, r5
 80064be:	1219      	asrs	r1, r3, #8
 80064c0:	4b2d      	ldr	r3, [pc, #180]	; (8006578 <BME280_ReadPressure+0x428>)
 80064c2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80064c6:	b21c      	sxth	r4, r3
 80064c8:	ea4f 75e4 	mov.w	r5, r4, asr #31
 80064cc:	f04f 0200 	mov.w	r2, #0
 80064d0:	f04f 0300 	mov.w	r3, #0
 80064d4:	012b      	lsls	r3, r5, #4
 80064d6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80064da:	0122      	lsls	r2, r4, #4
 80064dc:	1884      	adds	r4, r0, r2
 80064de:	603c      	str	r4, [r7, #0]
 80064e0:	eb41 0303 	adc.w	r3, r1, r3
 80064e4:	607b      	str	r3, [r7, #4]
 80064e6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80064ea:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	pres_int = ((p >> 8) * 1000) + (((p & 0xff) * 390625) / 100000);
 80064ee:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80064f2:	f04f 0200 	mov.w	r2, #0
 80064f6:	f04f 0300 	mov.w	r3, #0
 80064fa:	0a02      	lsrs	r2, r0, #8
 80064fc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006500:	120b      	asrs	r3, r1, #8
 8006502:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006506:	fb03 f402 	mul.w	r4, r3, r2
 800650a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800650e:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8006512:	f04f 0100 	mov.w	r1, #0
 8006516:	ea02 0500 	and.w	r5, r2, r0
 800651a:	623d      	str	r5, [r7, #32]
 800651c:	400b      	ands	r3, r1
 800651e:	627b      	str	r3, [r7, #36]	; 0x24
 8006520:	4b16      	ldr	r3, [pc, #88]	; (800657c <BME280_ReadPressure+0x42c>)
 8006522:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006526:	464a      	mov	r2, r9
 8006528:	fb03 f202 	mul.w	r2, r3, r2
 800652c:	2300      	movs	r3, #0
 800652e:	4641      	mov	r1, r8
 8006530:	fb03 f301 	mul.w	r3, r3, r1
 8006534:	4413      	add	r3, r2
 8006536:	4a11      	ldr	r2, [pc, #68]	; (800657c <BME280_ReadPressure+0x42c>)
 8006538:	4641      	mov	r1, r8
 800653a:	fba1 0102 	umull	r0, r1, r1, r2
 800653e:	440b      	add	r3, r1
 8006540:	4619      	mov	r1, r3
 8006542:	4a0f      	ldr	r2, [pc, #60]	; (8006580 <BME280_ReadPressure+0x430>)
 8006544:	f04f 0300 	mov.w	r3, #0
 8006548:	f7fa fd4c 	bl	8000fe4 <__aeabi_ldivmod>
 800654c:	4602      	mov	r2, r0
 800654e:	460b      	mov	r3, r1
 8006550:	4613      	mov	r3, r2
 8006552:	4423      	add	r3, r4
 8006554:	657b      	str	r3, [r7, #84]	; 0x54
	press_float = pres_int / 100.0f;
 8006556:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8006558:	f7fa fb9c 	bl	8000c94 <__aeabi_ui2f>
 800655c:	4603      	mov	r3, r0
 800655e:	4909      	ldr	r1, [pc, #36]	; (8006584 <BME280_ReadPressure+0x434>)
 8006560:	4618      	mov	r0, r3
 8006562:	f7fa fca3 	bl	8000eac <__aeabi_fdiv>
 8006566:	4603      	mov	r3, r0
 8006568:	677b      	str	r3, [r7, #116]	; 0x74
  return press_float;
 800656a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
}
 800656c:	4618      	mov	r0, r3
 800656e:	3778      	adds	r7, #120	; 0x78
 8006570:	46bd      	mov	sp, r7
 8006572:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006576:	bf00      	nop
 8006578:	2000062c 	.word	0x2000062c
 800657c:	0005f5e1 	.word	0x0005f5e1
 8006580:	000186a0 	.word	0x000186a0
 8006584:	42c80000 	.word	0x42c80000

08006588 <BME280_ReadHumidity>:
//------------------------------------------------
float BME280_ReadHumidity(void)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
  float hum_float = 0.0f;
 800658e:	f04f 0300 	mov.w	r3, #0
 8006592:	60fb      	str	r3, [r7, #12]
	int16_t hum_raw;
	int32_t hum_raw_sign, v_x1_u32r;
	BME280_ReadTemperature(); // must be done first to get t_fine
 8006594:	f7ff fd8a 	bl	80060ac <BME280_ReadTemperature>
	BME280_ReadReg_BE_S16(BME280_REGISTER_HUMIDDATA,&hum_raw);
 8006598:	1cbb      	adds	r3, r7, #2
 800659a:	4619      	mov	r1, r3
 800659c:	20fd      	movs	r0, #253	; 0xfd
 800659e:	f7ff fbe4 	bl	8005d6a <BME280_ReadReg_BE_S16>
	hum_raw_sign = ((int32_t)hum_raw)&0x0000FFFF;
 80065a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	60bb      	str	r3, [r7, #8]
	v_x1_u32r = (temper_int - ((int32_t)76800));
 80065aa:	4b32      	ldr	r3, [pc, #200]	; (8006674 <BME280_ReadHumidity+0xec>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80065b2:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	039a      	lsls	r2, r3, #14
 80065b8:	4b2f      	ldr	r3, [pc, #188]	; (8006678 <BME280_ReadHumidity+0xf0>)
 80065ba:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80065be:	051b      	lsls	r3, r3, #20
 80065c0:	1ad2      	subs	r2, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 80065c2:	4b2d      	ldr	r3, [pc, #180]	; (8006678 <BME280_ReadHumidity+0xf0>)
 80065c4:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80065c8:	4619      	mov	r1, r3
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	fb03 f301 	mul.w	r3, r3, r1
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 80065d0:	1ad3      	subs	r3, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 80065d2:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80065d6:	13db      	asrs	r3, r3, #15
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 80065d8:	4a27      	ldr	r2, [pc, #156]	; (8006678 <BME280_ReadHumidity+0xf0>)
 80065da:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 80065de:	4611      	mov	r1, r2
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	fb02 f201 	mul.w	r2, r2, r1
 80065e6:	1292      	asrs	r2, r2, #10
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 80065e8:	4923      	ldr	r1, [pc, #140]	; (8006678 <BME280_ReadHumidity+0xf0>)
 80065ea:	7f09      	ldrb	r1, [r1, #28]
 80065ec:	4608      	mov	r0, r1
 80065ee:	6879      	ldr	r1, [r7, #4]
 80065f0:	fb01 f100 	mul.w	r1, r1, r0
 80065f4:	12c9      	asrs	r1, r1, #11
 80065f6:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 80065fa:	fb01 f202 	mul.w	r2, r1, r2
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 80065fe:	1292      	asrs	r2, r2, #10
 8006600:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
		((int32_t)2097152)) * ((int32_t)CalibData.dig_H2) + 8192) >> 14));
 8006604:	491c      	ldr	r1, [pc, #112]	; (8006678 <BME280_ReadHumidity+0xf0>)
 8006606:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 800660a:	fb01 f202 	mul.w	r2, r1, r2
 800660e:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8006612:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8006614:	fb02 f303 	mul.w	r3, r2, r3
 8006618:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	13db      	asrs	r3, r3, #15
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	13d2      	asrs	r2, r2, #15
 8006622:	fb02 f303 	mul.w	r3, r2, r3
 8006626:	11db      	asrs	r3, r3, #7
		((int32_t)CalibData.dig_H1)) >> 4));
 8006628:	4a13      	ldr	r2, [pc, #76]	; (8006678 <BME280_ReadHumidity+0xf0>)
 800662a:	7e12      	ldrb	r2, [r2, #24]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 800662c:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_H1)) >> 4));
 8006630:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r < 0) ? 0 : v_x1_u32r;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800663e:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r > 419430400) ? 419430400 : v_x1_u32r;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8006646:	bfa8      	it	ge
 8006648:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 800664c:	607b      	str	r3, [r7, #4]
	hum_float = (v_x1_u32r>>12);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	131b      	asrs	r3, r3, #12
 8006652:	4618      	mov	r0, r3
 8006654:	f7fa fb22 	bl	8000c9c <__aeabi_i2f>
 8006658:	4603      	mov	r3, r0
 800665a:	60fb      	str	r3, [r7, #12]
	hum_float /= 1024.0f;
 800665c:	f04f 4189 	mov.w	r1, #1149239296	; 0x44800000
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f7fa fc23 	bl	8000eac <__aeabi_fdiv>
 8006666:	4603      	mov	r3, r0
 8006668:	60fb      	str	r3, [r7, #12]
  return hum_float;
 800666a:	68fb      	ldr	r3, [r7, #12]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3710      	adds	r7, #16
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	20000650 	.word	0x20000650
 8006678:	2000062c 	.word	0x2000062c

0800667c <BME280_Init>:
	att = 44330.0 * (1.0 - pow(atm / seaLevel, 0.1903));
  return att;
}
//------------------------------------------------
void BME280_Init(void)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b082      	sub	sp, #8
 8006680:	af00      	add	r7, sp, #0
  uint8_t value=0;
 8006682:	2300      	movs	r3, #0
 8006684:	71fb      	strb	r3, [r7, #7]
  uint32_t value32=0;
 8006686:	2300      	movs	r3, #0
 8006688:	603b      	str	r3, [r7, #0]

	value = BME280_ReadReg(BME280_REG_ID);
 800668a:	20d0      	movs	r0, #208	; 0xd0
 800668c:	f7ff fb3c 	bl	8005d08 <BME280_ReadReg>
 8006690:	4603      	mov	r3, r0
 8006692:	71fb      	strb	r3, [r7, #7]
	if(value !=BME280_ID)
 8006694:	79fb      	ldrb	r3, [r7, #7]
 8006696:	2b60      	cmp	r3, #96	; 0x60
 8006698:	d002      	beq.n	80066a0 <BME280_Init+0x24>
	{
		Error();
 800669a:	f7ff fa81 	bl	8005ba0 <Error>
		return;
 800669e:	e02d      	b.n	80066fc <BME280_Init+0x80>
	}
	BME280_WriteReg(BME280_REG_SOFTRESET,BME280_SOFTRESET_VALUE);
 80066a0:	21b6      	movs	r1, #182	; 0xb6
 80066a2:	20e0      	movs	r0, #224	; 0xe0
 80066a4:	f7ff fb1e 	bl	8005ce4 <BME280_WriteReg>
	while (BME280_ReadStatus() & BME280_STATUS_IM_UPDATE) ;
 80066a8:	bf00      	nop
 80066aa:	f7ff fb9f 	bl	8005dec <BME280_ReadStatus>
 80066ae:	4603      	mov	r3, r0
 80066b0:	f003 0301 	and.w	r3, r3, #1
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d1f8      	bne.n	80066aa <BME280_Init+0x2e>
	BME280_ReadCoefficients();
 80066b8:	f7ff fba8 	bl	8005e0c <BME280_ReadCoefficients>
	BME280_SetStandby(BME280_STBY_1000);
 80066bc:	20a0      	movs	r0, #160	; 0xa0
 80066be:	f7ff fc31 	bl	8005f24 <BME280_SetStandby>
	BME280_SetFilter(BME280_FILTER_4);
 80066c2:	2008      	movs	r0, #8
 80066c4:	f7ff fc4d 	bl	8005f62 <BME280_SetFilter>
	BME280_SetOversamplingTemper(BME280_OSRS_T_x4);
 80066c8:	2060      	movs	r0, #96	; 0x60
 80066ca:	f7ff fc69 	bl	8005fa0 <BME280_SetOversamplingTemper>
	BME280_SetOversamplingPressure(BME280_OSRS_P_x2);
 80066ce:	2008      	movs	r0, #8
 80066d0:	f7ff fc85 	bl	8005fde <BME280_SetOversamplingPressure>
	BME280_SetOversamplingHum(BME280_OSRS_H_x1);
 80066d4:	2001      	movs	r0, #1
 80066d6:	f7ff fca1 	bl	800601c <BME280_SetOversamplingHum>
	value32 = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 80066da:	20f4      	movs	r0, #244	; 0xf4
 80066dc:	f7ff fb14 	bl	8005d08 <BME280_ReadReg>
 80066e0:	4603      	mov	r3, r0
 80066e2:	603b      	str	r3, [r7, #0]
	value32 |= BME280_ReadReg(BME280_REG_CTRL_HUM) << 8;
 80066e4:	20f2      	movs	r0, #242	; 0xf2
 80066e6:	f7ff fb0f 	bl	8005d08 <BME280_ReadReg>
 80066ea:	4603      	mov	r3, r0
 80066ec:	021b      	lsls	r3, r3, #8
 80066ee:	461a      	mov	r2, r3
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	603b      	str	r3, [r7, #0]
	BME280_SetMode(BME280_MODE_NORMAL);
 80066f6:	2003      	movs	r0, #3
 80066f8:	f7ff fcb9 	bl	800606e <BME280_SetMode>
}
 80066fc:	3708      	adds	r7, #8
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
	...

08006704 <TM1638_Init>:
uint8_t  tm1638_keys;
SPI_HandleTypeDef *pSPI=&hspi2;

void TM1638WriteBuff();

void TM1638_Init(){
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
	tm1638_keys=0;
 8006708:	4b11      	ldr	r3, [pc, #68]	; (8006750 <TM1638_Init+0x4c>)
 800670a:	2200      	movs	r2, #0
 800670c:	701a      	strb	r2, [r3, #0]
	memset(tm1638_buff,0x00,16);
 800670e:	2210      	movs	r2, #16
 8006710:	2100      	movs	r1, #0
 8006712:	4810      	ldr	r0, [pc, #64]	; (8006754 <TM1638_Init+0x50>)
 8006714:	f001 fe10 	bl	8008338 <memset>
	tm1638_command=0x88;
 8006718:	4b0f      	ldr	r3, [pc, #60]	; (8006758 <TM1638_Init+0x54>)
 800671a:	2288      	movs	r2, #136	; 0x88
 800671c:	701a      	strb	r2, [r3, #0]
	CS_L;
 800671e:	2200      	movs	r2, #0
 8006720:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006724:	480d      	ldr	r0, [pc, #52]	; (800675c <TM1638_Init+0x58>)
 8006726:	f7fb fb17 	bl	8001d58 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(pSPI,&tm1638_command,1,500);
 800672a:	4b0d      	ldr	r3, [pc, #52]	; (8006760 <TM1638_Init+0x5c>)
 800672c:	6818      	ldr	r0, [r3, #0]
 800672e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006732:	2201      	movs	r2, #1
 8006734:	4908      	ldr	r1, [pc, #32]	; (8006758 <TM1638_Init+0x54>)
 8006736:	f7fd f9d8 	bl	8003aea <HAL_SPI_Transmit>
	CS_H;
 800673a:	2201      	movs	r2, #1
 800673c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006740:	4806      	ldr	r0, [pc, #24]	; (800675c <TM1638_Init+0x58>)
 8006742:	f7fb fb09 	bl	8001d58 <HAL_GPIO_WritePin>
	TM1638WriteBuff();
 8006746:	f000 f831 	bl	80067ac <TM1638WriteBuff>
};
 800674a:	bf00      	nop
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	20000669 	.word	0x20000669
 8006754:	20000658 	.word	0x20000658
 8006758:	20000668 	.word	0x20000668
 800675c:	40010c00 	.word	0x40010c00
 8006760:	20000008 	.word	0x20000008

08006764 <TM1638_Led>:

void TM1638_Led(uint8_t num, uint8_t value){
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	4603      	mov	r3, r0
 800676c:	460a      	mov	r2, r1
 800676e:	71fb      	strb	r3, [r7, #7]
 8006770:	4613      	mov	r3, r2
 8006772:	71bb      	strb	r3, [r7, #6]
	if(num>7)
 8006774:	79fb      	ldrb	r3, [r7, #7]
 8006776:	2b07      	cmp	r3, #7
 8006778:	d80b      	bhi.n	8006792 <TM1638_Led+0x2e>
		return;
	tm1638_buff[1+num*2]=value?0x0f:0;
 800677a:	79bb      	ldrb	r3, [r7, #6]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d001      	beq.n	8006784 <TM1638_Led+0x20>
 8006780:	210f      	movs	r1, #15
 8006782:	e000      	b.n	8006786 <TM1638_Led+0x22>
 8006784:	2100      	movs	r1, #0
 8006786:	79fb      	ldrb	r3, [r7, #7]
 8006788:	005b      	lsls	r3, r3, #1
 800678a:	3301      	adds	r3, #1
 800678c:	4a03      	ldr	r2, [pc, #12]	; (800679c <TM1638_Led+0x38>)
 800678e:	54d1      	strb	r1, [r2, r3]
 8006790:	e000      	b.n	8006794 <TM1638_Led+0x30>
		return;
 8006792:	bf00      	nop
};
 8006794:	370c      	adds	r7, #12
 8006796:	46bd      	mov	sp, r7
 8006798:	bc80      	pop	{r7}
 800679a:	4770      	bx	lr
 800679c:	20000658 	.word	0x20000658

080067a0 <TM1638_Update>:
void TM1638_Update(){
 80067a0:	b580      	push	{r7, lr}
 80067a2:	af00      	add	r7, sp, #0
	TM1638WriteBuff();
 80067a4:	f000 f802 	bl	80067ac <TM1638WriteBuff>
};
 80067a8:	bf00      	nop
 80067aa:	bd80      	pop	{r7, pc}

080067ac <TM1638WriteBuff>:

void TM1638WriteBuff(){
 80067ac:	b580      	push	{r7, lr}
 80067ae:	af00      	add	r7, sp, #0
	tm1638_command=0x40;
 80067b0:	4b1b      	ldr	r3, [pc, #108]	; (8006820 <TM1638WriteBuff+0x74>)
 80067b2:	2240      	movs	r2, #64	; 0x40
 80067b4:	701a      	strb	r2, [r3, #0]
	tm1638_addr=0xc0;
 80067b6:	4b1b      	ldr	r3, [pc, #108]	; (8006824 <TM1638WriteBuff+0x78>)
 80067b8:	22c0      	movs	r2, #192	; 0xc0
 80067ba:	701a      	strb	r2, [r3, #0]
	CS_L;
 80067bc:	2200      	movs	r2, #0
 80067be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80067c2:	4819      	ldr	r0, [pc, #100]	; (8006828 <TM1638WriteBuff+0x7c>)
 80067c4:	f7fb fac8 	bl	8001d58 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(pSPI,&tm1638_command,1,500);
 80067c8:	4b18      	ldr	r3, [pc, #96]	; (800682c <TM1638WriteBuff+0x80>)
 80067ca:	6818      	ldr	r0, [r3, #0]
 80067cc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80067d0:	2201      	movs	r2, #1
 80067d2:	4913      	ldr	r1, [pc, #76]	; (8006820 <TM1638WriteBuff+0x74>)
 80067d4:	f7fd f989 	bl	8003aea <HAL_SPI_Transmit>
	CS_H;
 80067d8:	2201      	movs	r2, #1
 80067da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80067de:	4812      	ldr	r0, [pc, #72]	; (8006828 <TM1638WriteBuff+0x7c>)
 80067e0:	f7fb faba 	bl	8001d58 <HAL_GPIO_WritePin>

	CS_L;
 80067e4:	2200      	movs	r2, #0
 80067e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80067ea:	480f      	ldr	r0, [pc, #60]	; (8006828 <TM1638WriteBuff+0x7c>)
 80067ec:	f7fb fab4 	bl	8001d58 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(pSPI,&tm1638_addr,1,500);
 80067f0:	4b0e      	ldr	r3, [pc, #56]	; (800682c <TM1638WriteBuff+0x80>)
 80067f2:	6818      	ldr	r0, [r3, #0]
 80067f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80067f8:	2201      	movs	r2, #1
 80067fa:	490a      	ldr	r1, [pc, #40]	; (8006824 <TM1638WriteBuff+0x78>)
 80067fc:	f7fd f975 	bl	8003aea <HAL_SPI_Transmit>
	HAL_SPI_Transmit(pSPI,tm1638_buff,16,500);
 8006800:	4b0a      	ldr	r3, [pc, #40]	; (800682c <TM1638WriteBuff+0x80>)
 8006802:	6818      	ldr	r0, [r3, #0]
 8006804:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006808:	2210      	movs	r2, #16
 800680a:	4909      	ldr	r1, [pc, #36]	; (8006830 <TM1638WriteBuff+0x84>)
 800680c:	f7fd f96d 	bl	8003aea <HAL_SPI_Transmit>

	CS_H;
 8006810:	2201      	movs	r2, #1
 8006812:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006816:	4804      	ldr	r0, [pc, #16]	; (8006828 <TM1638WriteBuff+0x7c>)
 8006818:	f7fb fa9e 	bl	8001d58 <HAL_GPIO_WritePin>



};
 800681c:	bf00      	nop
 800681e:	bd80      	pop	{r7, pc}
 8006820:	20000668 	.word	0x20000668
 8006824:	20000654 	.word	0x20000654
 8006828:	40010c00 	.word	0x40010c00
 800682c:	20000008 	.word	0x20000008
 8006830:	20000658 	.word	0x20000658

08006834 <TM1638_ReadKey>:
uint16_t TM1638_ReadKey(){
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
	uint8_t keys=0;
 800683a:	2300      	movs	r3, #0
 800683c:	73fb      	strb	r3, [r7, #15]
	uint8_t data[4];
	tm1638_command=0x42;
 800683e:	4b38      	ldr	r3, [pc, #224]	; (8006920 <TM1638_ReadKey+0xec>)
 8006840:	2242      	movs	r2, #66	; 0x42
 8006842:	701a      	strb	r2, [r3, #0]
	CS_L;
 8006844:	2200      	movs	r2, #0
 8006846:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800684a:	4836      	ldr	r0, [pc, #216]	; (8006924 <TM1638_ReadKey+0xf0>)
 800684c:	f7fb fa84 	bl	8001d58 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(pSPI,&tm1638_command,1,500);
 8006850:	4b35      	ldr	r3, [pc, #212]	; (8006928 <TM1638_ReadKey+0xf4>)
 8006852:	6818      	ldr	r0, [r3, #0]
 8006854:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006858:	2201      	movs	r2, #1
 800685a:	4931      	ldr	r1, [pc, #196]	; (8006920 <TM1638_ReadKey+0xec>)
 800685c:	f7fd f945 	bl	8003aea <HAL_SPI_Transmit>
	pSPI->Instance->CR1 &= ~SPI_CR1_BIDIOE;
 8006860:	4b31      	ldr	r3, [pc, #196]	; (8006928 <TM1638_ReadKey+0xf4>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	4b2f      	ldr	r3, [pc, #188]	; (8006928 <TM1638_ReadKey+0xf4>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006872:	601a      	str	r2, [r3, #0]
	HAL_SPI_Receive(pSPI,data,4,500);
 8006874:	4b2c      	ldr	r3, [pc, #176]	; (8006928 <TM1638_ReadKey+0xf4>)
 8006876:	6818      	ldr	r0, [r3, #0]
 8006878:	1d39      	adds	r1, r7, #4
 800687a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800687e:	2204      	movs	r2, #4
 8006880:	f7fd fa67 	bl	8003d52 <HAL_SPI_Receive>
	pSPI->Instance->CR1 |= SPI_CR1_BIDIOE;
 8006884:	4b28      	ldr	r3, [pc, #160]	; (8006928 <TM1638_ReadKey+0xf4>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	4b26      	ldr	r3, [pc, #152]	; (8006928 <TM1638_ReadKey+0xf4>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006896:	601a      	str	r2, [r3, #0]
	CS_H;
 8006898:	2201      	movs	r2, #1
 800689a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800689e:	4821      	ldr	r0, [pc, #132]	; (8006924 <TM1638_ReadKey+0xf0>)
 80068a0:	f7fb fa5a 	bl	8001d58 <HAL_GPIO_WritePin>
	for(int i=0;i<4;i++)
 80068a4:	2300      	movs	r3, #0
 80068a6:	60bb      	str	r3, [r7, #8]
 80068a8:	e011      	b.n	80068ce <TM1638_ReadKey+0x9a>
		keys |= (data[i]&0x11)<<i;
 80068aa:	1d3a      	adds	r2, r7, #4
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	4413      	add	r3, r2
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	f003 0211 	and.w	r2, r3, #17
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	fa02 f303 	lsl.w	r3, r2, r3
 80068bc:	b25a      	sxtb	r2, r3
 80068be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	b25b      	sxtb	r3, r3
 80068c6:	73fb      	strb	r3, [r7, #15]
	for(int i=0;i<4;i++)
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	3301      	adds	r3, #1
 80068cc:	60bb      	str	r3, [r7, #8]
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	2b03      	cmp	r3, #3
 80068d2:	ddea      	ble.n	80068aa <TM1638_ReadKey+0x76>
	if(keys==tm1638_keys){
 80068d4:	4b15      	ldr	r3, [pc, #84]	; (800692c <TM1638_ReadKey+0xf8>)
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	7bfa      	ldrb	r2, [r7, #15]
 80068da:	429a      	cmp	r2, r3
 80068dc:	d101      	bne.n	80068e2 <TM1638_ReadKey+0xae>
		return 0;
 80068de:	2300      	movs	r3, #0
 80068e0:	e01a      	b.n	8006918 <TM1638_ReadKey+0xe4>
	}

		data[0]=(keys^tm1638_keys)&keys;
 80068e2:	4b12      	ldr	r3, [pc, #72]	; (800692c <TM1638_ReadKey+0xf8>)
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	43db      	mvns	r3, r3
 80068e8:	b2da      	uxtb	r2, r3
 80068ea:	7bfb      	ldrb	r3, [r7, #15]
 80068ec:	4013      	ands	r3, r2
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	713b      	strb	r3, [r7, #4]
		data[1]=(keys^tm1638_keys)&tm1638_keys;
 80068f2:	7bfb      	ldrb	r3, [r7, #15]
 80068f4:	43db      	mvns	r3, r3
 80068f6:	b2da      	uxtb	r2, r3
 80068f8:	4b0c      	ldr	r3, [pc, #48]	; (800692c <TM1638_ReadKey+0xf8>)
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	4013      	ands	r3, r2
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	717b      	strb	r3, [r7, #5]
	    tm1638_keys=keys;
 8006902:	4a0a      	ldr	r2, [pc, #40]	; (800692c <TM1638_ReadKey+0xf8>)
 8006904:	7bfb      	ldrb	r3, [r7, #15]
 8006906:	7013      	strb	r3, [r2, #0]
	    return (data[1]<<8)|data[0];
 8006908:	797b      	ldrb	r3, [r7, #5]
 800690a:	021b      	lsls	r3, r3, #8
 800690c:	b21a      	sxth	r2, r3
 800690e:	793b      	ldrb	r3, [r7, #4]
 8006910:	b21b      	sxth	r3, r3
 8006912:	4313      	orrs	r3, r2
 8006914:	b21b      	sxth	r3, r3
 8006916:	b29b      	uxth	r3, r3


};
 8006918:	4618      	mov	r0, r3
 800691a:	3710      	adds	r7, #16
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}
 8006920:	20000668 	.word	0x20000668
 8006924:	40010c00 	.word	0x40010c00
 8006928:	20000008 	.word	0x20000008
 800692c:	20000669 	.word	0x20000669

08006930 <ds18b20_crc8>:
      //rom code
uint8_t owdevices = 0;
//uint32_t ow_tickstart=0;
//static uint8_t curr_device=0xff;//devices index

uint8_t ds18b20_crc8(uint8_t *addr, uint8_t len) {
 8006930:	b480      	push	{r7}
 8006932:	b085      	sub	sp, #20
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	460b      	mov	r3, r1
 800693a:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 800693c:	2300      	movs	r3, #0
 800693e:	73fb      	strb	r3, [r7, #15]

	while (len--) {
 8006940:	e022      	b.n	8006988 <ds18b20_crc8+0x58>
		inbyte = *addr++;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	1c5a      	adds	r2, r3, #1
 8006946:	607a      	str	r2, [r7, #4]
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 800694c:	2308      	movs	r3, #8
 800694e:	737b      	strb	r3, [r7, #13]
 8006950:	e017      	b.n	8006982 <ds18b20_crc8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 8006952:	7bfa      	ldrb	r2, [r7, #15]
 8006954:	7bbb      	ldrb	r3, [r7, #14]
 8006956:	4053      	eors	r3, r2
 8006958:	b2db      	uxtb	r3, r3
 800695a:	f003 0301 	and.w	r3, r3, #1
 800695e:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 8006960:	7bfb      	ldrb	r3, [r7, #15]
 8006962:	085b      	lsrs	r3, r3, #1
 8006964:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 8006966:	7b3b      	ldrb	r3, [r7, #12]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d004      	beq.n	8006976 <ds18b20_crc8+0x46>
				crc ^= 0x8C;
 800696c:	7bfb      	ldrb	r3, [r7, #15]
 800696e:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8006972:	43db      	mvns	r3, r3
 8006974:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 8006976:	7bbb      	ldrb	r3, [r7, #14]
 8006978:	085b      	lsrs	r3, r3, #1
 800697a:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 800697c:	7b7b      	ldrb	r3, [r7, #13]
 800697e:	3b01      	subs	r3, #1
 8006980:	737b      	strb	r3, [r7, #13]
 8006982:	7b7b      	ldrb	r3, [r7, #13]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1e4      	bne.n	8006952 <ds18b20_crc8+0x22>
	while (len--) {
 8006988:	78fb      	ldrb	r3, [r7, #3]
 800698a:	1e5a      	subs	r2, r3, #1
 800698c:	70fa      	strb	r2, [r7, #3]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d1d7      	bne.n	8006942 <ds18b20_crc8+0x12>
		}
	}
	return crc;
 8006992:	7bfb      	ldrb	r3, [r7, #15]
}
 8006994:	4618      	mov	r0, r3
 8006996:	3714      	adds	r7, #20
 8006998:	46bd      	mov	sp, r7
 800699a:	bc80      	pop	{r7}
 800699c:	4770      	bx	lr
	...

080069a0 <ds18b20_init>:

uint8_t ds18b20_init(void)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	af00      	add	r7, sp, #0
	//timer1=0;

	owdevices=0;
 80069a4:	4b04      	ldr	r3, [pc, #16]	; (80069b8 <ds18b20_init+0x18>)
 80069a6:	2200      	movs	r2, #0
 80069a8:	701a      	strb	r2, [r3, #0]


    OW_Search(ds18_sensors);
 80069aa:	4804      	ldr	r0, [pc, #16]	; (80069bc <ds18b20_init+0x1c>)
 80069ac:	f000 fd4a 	bl	8007444 <OW_Search>
    return owdevices;
 80069b0:	4b01      	ldr	r3, [pc, #4]	; (80069b8 <ds18b20_init+0x18>)
 80069b2:	781b      	ldrb	r3, [r3, #0]
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	2000020c 	.word	0x2000020c
 80069bc:	2000066c 	.word	0x2000066c

080069c0 <ds18b20_tconvert>:
float ds18b20_tconvert(uint8_t LSB, uint8_t MSB)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	4603      	mov	r3, r0
 80069c8:	460a      	mov	r2, r1
 80069ca:	71fb      	strb	r3, [r7, #7]
 80069cc:	4613      	mov	r3, r2
 80069ce:	71bb      	strb	r3, [r7, #6]
    float data;

    uint16_t temperature;

    temperature = LSB | (MSB << 8);
 80069d0:	79fb      	ldrb	r3, [r7, #7]
 80069d2:	b21a      	sxth	r2, r3
 80069d4:	79bb      	ldrb	r3, [r7, #6]
 80069d6:	021b      	lsls	r3, r3, #8
 80069d8:	b21b      	sxth	r3, r3
 80069da:	4313      	orrs	r3, r2
 80069dc:	b21b      	sxth	r3, r3
 80069de:	81fb      	strh	r3, [r7, #14]

	if (temperature & 0x8000) {
 80069e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	da1d      	bge.n	8006a24 <ds18b20_tconvert+0x64>
		temperature = ~temperature + 1;
 80069e8:	89fb      	ldrh	r3, [r7, #14]
 80069ea:	425b      	negs	r3, r3
 80069ec:	81fb      	strh	r3, [r7, #14]
        data = 0.0 - (temperature / 16.0);
 80069ee:	89fb      	ldrh	r3, [r7, #14]
 80069f0:	4618      	mov	r0, r3
 80069f2:	f7f9 fd07 	bl	8000404 <__aeabi_i2d>
 80069f6:	f04f 0200 	mov.w	r2, #0
 80069fa:	4b15      	ldr	r3, [pc, #84]	; (8006a50 <ds18b20_tconvert+0x90>)
 80069fc:	f7f9 fe96 	bl	800072c <__aeabi_ddiv>
 8006a00:	4602      	mov	r2, r0
 8006a02:	460b      	mov	r3, r1
 8006a04:	f04f 0000 	mov.w	r0, #0
 8006a08:	f04f 0100 	mov.w	r1, #0
 8006a0c:	f7f9 fbac 	bl	8000168 <__aeabi_dsub>
 8006a10:	4602      	mov	r2, r0
 8006a12:	460b      	mov	r3, r1
 8006a14:	4610      	mov	r0, r2
 8006a16:	4619      	mov	r1, r3
 8006a18:	f7fa f836 	bl	8000a88 <__aeabi_d2f>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	60bb      	str	r3, [r7, #8]
        return data;
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	e011      	b.n	8006a48 <ds18b20_tconvert+0x88>
	}
    data = temperature / 16.0;
 8006a24:	89fb      	ldrh	r3, [r7, #14]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7f9 fcec 	bl	8000404 <__aeabi_i2d>
 8006a2c:	f04f 0200 	mov.w	r2, #0
 8006a30:	4b07      	ldr	r3, [pc, #28]	; (8006a50 <ds18b20_tconvert+0x90>)
 8006a32:	f7f9 fe7b 	bl	800072c <__aeabi_ddiv>
 8006a36:	4602      	mov	r2, r0
 8006a38:	460b      	mov	r3, r1
 8006a3a:	4610      	mov	r0, r2
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	f7fa f823 	bl	8000a88 <__aeabi_d2f>
 8006a42:	4603      	mov	r3, r0
 8006a44:	60bb      	str	r3, [r7, #8]

    return data ;
 8006a46:	68bb      	ldr	r3, [r7, #8]
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3710      	adds	r7, #16
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	40300000 	.word	0x40300000

08006a54 <ds18b20_start_convert>:
uint8_t ds18b20_start_convert(void)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
	uint8_t buff[2];
	_OW_Reset();
 8006a5a:	f000 fde3 	bl	8007624 <_OW_Reset>
    buff[0]=0xcc;
 8006a5e:	23cc      	movs	r3, #204	; 0xcc
 8006a60:	713b      	strb	r3, [r7, #4]
    buff[1]=0x44;
 8006a62:	2344      	movs	r3, #68	; 0x44
 8006a64:	717b      	strb	r3, [r7, #5]
    buff[0]=_OW_SwapByte(buff[0]);
 8006a66:	793b      	ldrb	r3, [r7, #4]
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f000 fe37 	bl	80076dc <_OW_SwapByte>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	713b      	strb	r3, [r7, #4]
    buff[1]=_OW_SwapByte(buff[1]);
 8006a72:	797b      	ldrb	r3, [r7, #5]
 8006a74:	4618      	mov	r0, r3
 8006a76:	f000 fe31 	bl	80076dc <_OW_SwapByte>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	717b      	strb	r3, [r7, #5]
    return 0;
 8006a7e:	2300      	movs	r3, #0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	3708      	adds	r7, #8
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <ds18b20_get_temp>:

void ds18b20_get_temp(uint8_t dev_id)
{
 8006a88:	b590      	push	{r4, r7, lr}
 8006a8a:	b087      	sub	sp, #28
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	4603      	mov	r3, r0
 8006a90:	71fb      	strb	r3, [r7, #7]

	uint8_t buff[12];
	_OW_Reset();
 8006a92:	f000 fdc7 	bl	8007624 <_OW_Reset>
    buff[0]=0x55;
 8006a96:	2355      	movs	r3, #85	; 0x55
 8006a98:	723b      	strb	r3, [r7, #8]
    memcpy(&buff[1], ds18_sensors[dev_id].rom_code, 8);
 8006a9a:	79fb      	ldrb	r3, [r7, #7]
 8006a9c:	011b      	lsls	r3, r3, #4
 8006a9e:	4a1c      	ldr	r2, [pc, #112]	; (8006b10 <ds18b20_get_temp+0x88>)
 8006aa0:	1899      	adds	r1, r3, r2
 8006aa2:	f107 0308 	add.w	r3, r7, #8
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	2208      	movs	r2, #8
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f001 fc36 	bl	800831c <memcpy>
	buff[9]=0xbe;
 8006ab0:	23be      	movs	r3, #190	; 0xbe
 8006ab2:	747b      	strb	r3, [r7, #17]
    buff[10]=0xff;
 8006ab4:	23ff      	movs	r3, #255	; 0xff
 8006ab6:	74bb      	strb	r3, [r7, #18]
	buff[11]=0xff;
 8006ab8:	23ff      	movs	r3, #255	; 0xff
 8006aba:	74fb      	strb	r3, [r7, #19]
	for(int i=0;i<12;i++)
 8006abc:	2300      	movs	r3, #0
 8006abe:	617b      	str	r3, [r7, #20]
 8006ac0:	e012      	b.n	8006ae8 <ds18b20_get_temp+0x60>
	  buff[i]=_OW_SwapByte(buff[i]);
 8006ac2:	f107 0208 	add.w	r2, r7, #8
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	4413      	add	r3, r2
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	4618      	mov	r0, r3
 8006ace:	f000 fe05 	bl	80076dc <_OW_SwapByte>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	f107 0208 	add.w	r2, r7, #8
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	4413      	add	r3, r2
 8006ade:	460a      	mov	r2, r1
 8006ae0:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<12;i++)
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	3301      	adds	r3, #1
 8006ae6:	617b      	str	r3, [r7, #20]
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	2b0b      	cmp	r3, #11
 8006aec:	dde9      	ble.n	8006ac2 <ds18b20_get_temp+0x3a>
	ds18_sensors[dev_id].temp= ds18b20_tconvert(buff[10], buff[11]);
 8006aee:	7cbb      	ldrb	r3, [r7, #18]
 8006af0:	7cfa      	ldrb	r2, [r7, #19]
 8006af2:	79fc      	ldrb	r4, [r7, #7]
 8006af4:	4611      	mov	r1, r2
 8006af6:	4618      	mov	r0, r3
 8006af8:	f7ff ff62 	bl	80069c0 <ds18b20_tconvert>
 8006afc:	4602      	mov	r2, r0
 8006afe:	4904      	ldr	r1, [pc, #16]	; (8006b10 <ds18b20_get_temp+0x88>)
 8006b00:	0123      	lsls	r3, r4, #4
 8006b02:	440b      	add	r3, r1
 8006b04:	330c      	adds	r3, #12
 8006b06:	601a      	str	r2, [r3, #0]

}
 8006b08:	bf00      	nop
 8006b0a:	371c      	adds	r7, #28
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd90      	pop	{r4, r7, pc}
 8006b10:	2000066c 	.word	0x2000066c

08006b14 <__NVIC_SetPriority>:
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	6039      	str	r1, [r7, #0]
 8006b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	db0a      	blt.n	8006b3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	b2da      	uxtb	r2, r3
 8006b2c:	490c      	ldr	r1, [pc, #48]	; (8006b60 <__NVIC_SetPriority+0x4c>)
 8006b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b32:	0112      	lsls	r2, r2, #4
 8006b34:	b2d2      	uxtb	r2, r2
 8006b36:	440b      	add	r3, r1
 8006b38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006b3c:	e00a      	b.n	8006b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	b2da      	uxtb	r2, r3
 8006b42:	4908      	ldr	r1, [pc, #32]	; (8006b64 <__NVIC_SetPriority+0x50>)
 8006b44:	79fb      	ldrb	r3, [r7, #7]
 8006b46:	f003 030f 	and.w	r3, r3, #15
 8006b4a:	3b04      	subs	r3, #4
 8006b4c:	0112      	lsls	r2, r2, #4
 8006b4e:	b2d2      	uxtb	r2, r2
 8006b50:	440b      	add	r3, r1
 8006b52:	761a      	strb	r2, [r3, #24]
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bc80      	pop	{r7}
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop
 8006b60:	e000e100 	.word	0xe000e100
 8006b64:	e000ed00 	.word	0xe000ed00

08006b68 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b083      	sub	sp, #12
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  }
  if (htim->Instance==TIM4) //check if the interrupt comes from TIM1
    {
	  GetDeviceData();
    }*/
}
 8006b70:	bf00      	nop
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bc80      	pop	{r7}
 8006b78:	4770      	bx	lr
	...

08006b7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006b7c:	b5b0      	push	{r4, r5, r7, lr}
 8006b7e:	b098      	sub	sp, #96	; 0x60
 8006b80:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006b82:	f7fa fbe3 	bl	800134c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006b86:	f000 f979 	bl	8006e7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006b8a:	f000 fb6d 	bl	8007268 <MX_GPIO_Init>
  MX_DMA_Init();
 8006b8e:	f000 fb45 	bl	800721c <MX_DMA_Init>
  MX_I2C1_Init();
 8006b92:	f000 f9b9 	bl	8006f08 <MX_I2C1_Init>
  MX_TIM1_Init();
 8006b96:	f000 fa1d 	bl	8006fd4 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8006b9a:	f000 fb15 	bl	80071c8 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8006b9e:	f000 fac5 	bl	800712c <MX_TIM4_Init>
  MX_SPI2_Init();
 8006ba2:	f000 f9df 	bl	8006f64 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 8006ba6:	f000 fdcf 	bl	8007748 <SSD1306_Init>
  SSD1306_GotoXY (0,0);
 8006baa:	2100      	movs	r1, #0
 8006bac:	2000      	movs	r0, #0
 8006bae:	f000 ff33 	bl	8007a18 <SSD1306_GotoXY>
  SSD1306_Puts ("Start...", &Font_11x18, 1);
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	49a2      	ldr	r1, [pc, #648]	; (8006e40 <main+0x2c4>)
 8006bb6:	48a3      	ldr	r0, [pc, #652]	; (8006e44 <main+0x2c8>)
 8006bb8:	f000 ffc4 	bl	8007b44 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8006bbc:	f000 fe88 	bl	80078d0 <SSD1306_UpdateScreen>
  NVIC_SetPriority(TIM4_IRQn, 15);
 8006bc0:	210f      	movs	r1, #15
 8006bc2:	201e      	movs	r0, #30
 8006bc4:	f7ff ffa6 	bl	8006b14 <__NVIC_SetPriority>
  TM1638_Init();
 8006bc8:	f7ff fd9c 	bl	8006704 <TM1638_Init>
  ds18b20_init();
 8006bcc:	f7ff fee8 	bl	80069a0 <ds18b20_init>
  BME280_Init();
 8006bd0:	f7ff fd54 	bl	800667c <BME280_Init>

 //
  HAL_TIM_Base_Start_IT(&htim1);
 8006bd4:	489c      	ldr	r0, [pc, #624]	; (8006e48 <main+0x2cc>)
 8006bd6:	f7fd fc6c 	bl	80044b2 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8006bda:	489c      	ldr	r0, [pc, #624]	; (8006e4c <main+0x2d0>)
 8006bdc:	f7fd fc69 	bl	80044b2 <HAL_TIM_Base_Start_IT>

  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8006be0:	2100      	movs	r1, #0
 8006be2:	4899      	ldr	r0, [pc, #612]	; (8006e48 <main+0x2cc>)
 8006be4:	f7fd fcbc 	bl	8004560 <HAL_TIM_OC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  uint8_t n=0;
 8006be8:	2300      	movs	r3, #0
 8006bea:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  uint8_t buff[16];
  uint8_t str1[64];

  SSD1306_GotoXY (0,0);
 8006bee:	2100      	movs	r1, #0
 8006bf0:	2000      	movs	r0, #0
 8006bf2:	f000 ff11 	bl	8007a18 <SSD1306_GotoXY>
  sprintf(str1,"Device found %d", owdevices);
 8006bf6:	4b96      	ldr	r3, [pc, #600]	; (8006e50 <main+0x2d4>)
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	463b      	mov	r3, r7
 8006bfe:	4995      	ldr	r1, [pc, #596]	; (8006e54 <main+0x2d8>)
 8006c00:	4618      	mov	r0, r3
 8006c02:	f002 f801 	bl	8008c08 <siprintf>
  SSD1306_Puts (str1, &Font_7x10, 1);
 8006c06:	463b      	mov	r3, r7
 8006c08:	2201      	movs	r2, #1
 8006c0a:	4993      	ldr	r1, [pc, #588]	; (8006e58 <main+0x2dc>)
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f000 ff99 	bl	8007b44 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8006c12:	f000 fe5d 	bl	80078d0 <SSD1306_UpdateScreen>
  uint16_t keys;
  while (1)
  {
	  HAL_Delay(5);
 8006c16:	2005      	movs	r0, #5
 8006c18:	f7fa fbfa 	bl	8001410 <HAL_Delay>
	  if(keys=TM1638_ReadKey()){
 8006c1c:	f7ff fe0a 	bl	8006834 <TM1638_ReadKey>
 8006c20:	4603      	mov	r3, r0
 8006c22:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8006c26:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d03d      	beq.n	8006caa <main+0x12e>
			for(int i=0;i<8;i++){
 8006c2e:	2300      	movs	r3, #0
 8006c30:	657b      	str	r3, [r7, #84]	; 0x54
 8006c32:	e012      	b.n	8006c5a <main+0xde>
				TM1638_Led(i,tm1638_keys&(1<<i));
 8006c34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c36:	b2d8      	uxtb	r0, r3
 8006c38:	2201      	movs	r2, #1
 8006c3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c40:	b25a      	sxtb	r2, r3
 8006c42:	4b86      	ldr	r3, [pc, #536]	; (8006e5c <main+0x2e0>)
 8006c44:	781b      	ldrb	r3, [r3, #0]
 8006c46:	b25b      	sxtb	r3, r3
 8006c48:	4013      	ands	r3, r2
 8006c4a:	b25b      	sxtb	r3, r3
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	4619      	mov	r1, r3
 8006c50:	f7ff fd88 	bl	8006764 <TM1638_Led>
			for(int i=0;i<8;i++){
 8006c54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c56:	3301      	adds	r3, #1
 8006c58:	657b      	str	r3, [r7, #84]	; 0x54
 8006c5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c5c:	2b07      	cmp	r3, #7
 8006c5e:	dde9      	ble.n	8006c34 <main+0xb8>
			}
			TM1638_Update();
 8006c60:	f7ff fd9e 	bl	80067a0 <TM1638_Update>
			if(keys&0x80){
 8006c64:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d01c      	beq.n	8006caa <main+0x12e>
				ds18b20_init();
 8006c70:	f7ff fe96 	bl	80069a0 <ds18b20_init>
				SSD1306_GotoXY (0,0);
 8006c74:	2100      	movs	r1, #0
 8006c76:	2000      	movs	r0, #0
 8006c78:	f000 fece 	bl	8007a18 <SSD1306_GotoXY>
			    sprintf(str1,"Device found\n %d", owdevices);
 8006c7c:	4b74      	ldr	r3, [pc, #464]	; (8006e50 <main+0x2d4>)
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	461a      	mov	r2, r3
 8006c82:	463b      	mov	r3, r7
 8006c84:	4976      	ldr	r1, [pc, #472]	; (8006e60 <main+0x2e4>)
 8006c86:	4618      	mov	r0, r3
 8006c88:	f001 ffbe 	bl	8008c08 <siprintf>
				SSD1306_Puts (str1, &Font_7x10, 1);
 8006c8c:	463b      	mov	r3, r7
 8006c8e:	2201      	movs	r2, #1
 8006c90:	4971      	ldr	r1, [pc, #452]	; (8006e58 <main+0x2dc>)
 8006c92:	4618      	mov	r0, r3
 8006c94:	f000 ff56 	bl	8007b44 <SSD1306_Puts>
				if(owdevices){
 8006c98:	4b6d      	ldr	r3, [pc, #436]	; (8006e50 <main+0x2d4>)
 8006c9a:	781b      	ldrb	r3, [r3, #0]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d001      	beq.n	8006ca4 <main+0x128>
				     ds18b20_start_convert();
 8006ca0:	f7ff fed8 	bl	8006a54 <ds18b20_start_convert>
			    }
				timer1=0;
 8006ca4:	4b6f      	ldr	r3, [pc, #444]	; (8006e64 <main+0x2e8>)
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	601a      	str	r2, [r3, #0]
			}
	  }
	 	      if(timer1>800){
 8006caa:	4b6e      	ldr	r3, [pc, #440]	; (8006e64 <main+0x2e8>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8006cb2:	f240 80c1 	bls.w	8006e38 <main+0x2bc>
    	 if(owdevices){
 8006cb6:	4b66      	ldr	r3, [pc, #408]	; (8006e50 <main+0x2d4>)
 8006cb8:	781b      	ldrb	r3, [r3, #0]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d079      	beq.n	8006db2 <main+0x236>
    		 for(uint8_t i=0;i<owdevices;i++)
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8006cc4:	e009      	b.n	8006cda <main+0x15e>
    			 ds18b20_get_temp(i);
 8006cc6:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7ff fedc 	bl	8006a88 <ds18b20_get_temp>
    		 for(uint8_t i=0;i<owdevices;i++)
 8006cd0:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8006cda:	4b5d      	ldr	r3, [pc, #372]	; (8006e50 <main+0x2d4>)
 8006cdc:	781b      	ldrb	r3, [r3, #0]
 8006cde:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d3ef      	bcc.n	8006cc6 <main+0x14a>
    	  	 ds18b20_start_convert();
 8006ce6:	f7ff feb5 	bl	8006a54 <ds18b20_start_convert>
    		 if(owdevices){
 8006cea:	4b59      	ldr	r3, [pc, #356]	; (8006e50 <main+0x2d4>)
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d05f      	beq.n	8006db2 <main+0x236>
    		 	    sprintf(str1,"%4.2f ",ds18_sensors[0].temp);
 8006cf2:	4b5d      	ldr	r3, [pc, #372]	; (8006e68 <main+0x2ec>)
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7f9 fb96 	bl	8000428 <__aeabi_f2d>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	460b      	mov	r3, r1
 8006d00:	4638      	mov	r0, r7
 8006d02:	495a      	ldr	r1, [pc, #360]	; (8006e6c <main+0x2f0>)
 8006d04:	f001 ff80 	bl	8008c08 <siprintf>
    		 	    SSD1306_GotoXY (0,0*20);
 8006d08:	2100      	movs	r1, #0
 8006d0a:	2000      	movs	r0, #0
 8006d0c:	f000 fe84 	bl	8007a18 <SSD1306_GotoXY>
    		 	    SSD1306_Puts (str1, &Font_11x18, 1);
 8006d10:	463b      	mov	r3, r7
 8006d12:	2201      	movs	r2, #1
 8006d14:	494a      	ldr	r1, [pc, #296]	; (8006e40 <main+0x2c4>)
 8006d16:	4618      	mov	r0, r3
 8006d18:	f000 ff14 	bl	8007b44 <SSD1306_Puts>
    		 	  if(owdevices>1){
 8006d1c:	4b4c      	ldr	r3, [pc, #304]	; (8006e50 <main+0x2d4>)
 8006d1e:	781b      	ldrb	r3, [r3, #0]
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d946      	bls.n	8006db2 <main+0x236>
    		 		sprintf(str1,"%4.2f ",ds18_sensors[1].temp);
 8006d24:	4b50      	ldr	r3, [pc, #320]	; (8006e68 <main+0x2ec>)
 8006d26:	69db      	ldr	r3, [r3, #28]
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7f9 fb7d 	bl	8000428 <__aeabi_f2d>
 8006d2e:	4602      	mov	r2, r0
 8006d30:	460b      	mov	r3, r1
 8006d32:	4638      	mov	r0, r7
 8006d34:	494d      	ldr	r1, [pc, #308]	; (8006e6c <main+0x2f0>)
 8006d36:	f001 ff67 	bl	8008c08 <siprintf>
    		 		SSD1306_GotoXY (64,0*20);
 8006d3a:	2100      	movs	r1, #0
 8006d3c:	2040      	movs	r0, #64	; 0x40
 8006d3e:	f000 fe6b 	bl	8007a18 <SSD1306_GotoXY>
    		 		SSD1306_Puts (str1, &Font_11x18, 1);
 8006d42:	463b      	mov	r3, r7
 8006d44:	2201      	movs	r2, #1
 8006d46:	493e      	ldr	r1, [pc, #248]	; (8006e40 <main+0x2c4>)
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f000 fefb 	bl	8007b44 <SSD1306_Puts>
    		 	  if(owdevices>2){
 8006d4e:	4b40      	ldr	r3, [pc, #256]	; (8006e50 <main+0x2d4>)
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	d92d      	bls.n	8006db2 <main+0x236>
    		 	    sprintf(str1,"%4.2f ",ds18_sensors[2].temp);
 8006d56:	4b44      	ldr	r3, [pc, #272]	; (8006e68 <main+0x2ec>)
 8006d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7f9 fb64 	bl	8000428 <__aeabi_f2d>
 8006d60:	4602      	mov	r2, r0
 8006d62:	460b      	mov	r3, r1
 8006d64:	4638      	mov	r0, r7
 8006d66:	4941      	ldr	r1, [pc, #260]	; (8006e6c <main+0x2f0>)
 8006d68:	f001 ff4e 	bl	8008c08 <siprintf>
    		 		SSD1306_GotoXY (0,1*20);
 8006d6c:	2114      	movs	r1, #20
 8006d6e:	2000      	movs	r0, #0
 8006d70:	f000 fe52 	bl	8007a18 <SSD1306_GotoXY>
    		 		SSD1306_Puts (str1, &Font_11x18, 1);
 8006d74:	463b      	mov	r3, r7
 8006d76:	2201      	movs	r2, #1
 8006d78:	4931      	ldr	r1, [pc, #196]	; (8006e40 <main+0x2c4>)
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f000 fee2 	bl	8007b44 <SSD1306_Puts>
    		 	  if(owdevices>3){
 8006d80:	4b33      	ldr	r3, [pc, #204]	; (8006e50 <main+0x2d4>)
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	2b03      	cmp	r3, #3
 8006d86:	d914      	bls.n	8006db2 <main+0x236>
    		 		sprintf(str1,"%4.2f ",ds18_sensors[3].temp);
 8006d88:	4b37      	ldr	r3, [pc, #220]	; (8006e68 <main+0x2ec>)
 8006d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f7f9 fb4b 	bl	8000428 <__aeabi_f2d>
 8006d92:	4602      	mov	r2, r0
 8006d94:	460b      	mov	r3, r1
 8006d96:	4638      	mov	r0, r7
 8006d98:	4934      	ldr	r1, [pc, #208]	; (8006e6c <main+0x2f0>)
 8006d9a:	f001 ff35 	bl	8008c08 <siprintf>
    		 		SSD1306_GotoXY (64,1*20);
 8006d9e:	2114      	movs	r1, #20
 8006da0:	2040      	movs	r0, #64	; 0x40
 8006da2:	f000 fe39 	bl	8007a18 <SSD1306_GotoXY>
    		 		SSD1306_Puts (str1, &Font_11x18, 1);
 8006da6:	463b      	mov	r3, r7
 8006da8:	2201      	movs	r2, #1
 8006daa:	4925      	ldr	r1, [pc, #148]	; (8006e40 <main+0x2c4>)
 8006dac:	4618      	mov	r0, r3
 8006dae:	f000 fec9 	bl	8007b44 <SSD1306_Puts>
    		 	  }
    		 	  }
    		 	  }
    		 	  }
    	 }
	    sprintf(str1,"%.2f'C %.2fmm    ",BME280_ReadTemperature(),BME280_ReadPressure()*0.000750061683f);
 8006db2:	f7ff f97b 	bl	80060ac <BME280_ReadTemperature>
 8006db6:	4603      	mov	r3, r0
 8006db8:	4618      	mov	r0, r3
 8006dba:	f7f9 fb35 	bl	8000428 <__aeabi_f2d>
 8006dbe:	4604      	mov	r4, r0
 8006dc0:	460d      	mov	r5, r1
 8006dc2:	f7ff f9c5 	bl	8006150 <BME280_ReadPressure>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	4929      	ldr	r1, [pc, #164]	; (8006e70 <main+0x2f4>)
 8006dca:	4618      	mov	r0, r3
 8006dcc:	f7f9 ffba 	bl	8000d44 <__aeabi_fmul>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7f9 fb28 	bl	8000428 <__aeabi_f2d>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	460b      	mov	r3, r1
 8006ddc:	4638      	mov	r0, r7
 8006dde:	e9cd 2300 	strd	r2, r3, [sp]
 8006de2:	4622      	mov	r2, r4
 8006de4:	462b      	mov	r3, r5
 8006de6:	4923      	ldr	r1, [pc, #140]	; (8006e74 <main+0x2f8>)
 8006de8:	f001 ff0e 	bl	8008c08 <siprintf>
	    SSD1306_GotoXY (0,2*20);
 8006dec:	2128      	movs	r1, #40	; 0x28
 8006dee:	2000      	movs	r0, #0
 8006df0:	f000 fe12 	bl	8007a18 <SSD1306_GotoXY>
	    SSD1306_Puts (str1, &Font_7x10, 1);
 8006df4:	463b      	mov	r3, r7
 8006df6:	2201      	movs	r2, #1
 8006df8:	4917      	ldr	r1, [pc, #92]	; (8006e58 <main+0x2dc>)
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f000 fea2 	bl	8007b44 <SSD1306_Puts>
	    sprintf(str1,"%.1f%%     ",BME280_ReadHumidity());
 8006e00:	f7ff fbc2 	bl	8006588 <BME280_ReadHumidity>
 8006e04:	4603      	mov	r3, r0
 8006e06:	4618      	mov	r0, r3
 8006e08:	f7f9 fb0e 	bl	8000428 <__aeabi_f2d>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	460b      	mov	r3, r1
 8006e10:	4638      	mov	r0, r7
 8006e12:	4919      	ldr	r1, [pc, #100]	; (8006e78 <main+0x2fc>)
 8006e14:	f001 fef8 	bl	8008c08 <siprintf>
	    SSD1306_GotoXY (0,2*20+10);
 8006e18:	2132      	movs	r1, #50	; 0x32
 8006e1a:	2000      	movs	r0, #0
 8006e1c:	f000 fdfc 	bl	8007a18 <SSD1306_GotoXY>
	    SSD1306_Puts (str1, &Font_7x10, 1);
 8006e20:	463b      	mov	r3, r7
 8006e22:	2201      	movs	r2, #1
 8006e24:	490c      	ldr	r1, [pc, #48]	; (8006e58 <main+0x2dc>)
 8006e26:	4618      	mov	r0, r3
 8006e28:	f000 fe8c 	bl	8007b44 <SSD1306_Puts>
	    SSD1306_UpdateScreen();
 8006e2c:	f000 fd50 	bl	80078d0 <SSD1306_UpdateScreen>
	    timer1=0;
 8006e30:	4b0c      	ldr	r3, [pc, #48]	; (8006e64 <main+0x2e8>)
 8006e32:	2200      	movs	r2, #0
 8006e34:	601a      	str	r2, [r3, #0]
 8006e36:	e6ee      	b.n	8006c16 <main+0x9a>
     }
      else{
    	  HAL_Delay(25);
 8006e38:	2019      	movs	r0, #25
 8006e3a:	f7fa fae9 	bl	8001410 <HAL_Delay>
	  HAL_Delay(5);
 8006e3e:	e6ea      	b.n	8006c16 <main+0x9a>
 8006e40:	20000014 	.word	0x20000014
 8006e44:	0800b088 	.word	0x0800b088
 8006e48:	20000830 	.word	0x20000830
 8006e4c:	20000758 	.word	0x20000758
 8006e50:	2000020c 	.word	0x2000020c
 8006e54:	0800b094 	.word	0x0800b094
 8006e58:	2000000c 	.word	0x2000000c
 8006e5c:	20000669 	.word	0x20000669
 8006e60:	0800b0a4 	.word	0x0800b0a4
 8006e64:	20000210 	.word	0x20000210
 8006e68:	2000066c 	.word	0x2000066c
 8006e6c:	0800b0b8 	.word	0x0800b0b8
 8006e70:	3a449fca 	.word	0x3a449fca
 8006e74:	0800b0c0 	.word	0x0800b0c0
 8006e78:	0800b0d4 	.word	0x0800b0d4

08006e7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b090      	sub	sp, #64	; 0x40
 8006e80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006e82:	f107 0318 	add.w	r3, r7, #24
 8006e86:	2228      	movs	r2, #40	; 0x28
 8006e88:	2100      	movs	r1, #0
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f001 fa54 	bl	8008338 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006e90:	1d3b      	adds	r3, r7, #4
 8006e92:	2200      	movs	r2, #0
 8006e94:	601a      	str	r2, [r3, #0]
 8006e96:	605a      	str	r2, [r3, #4]
 8006e98:	609a      	str	r2, [r3, #8]
 8006e9a:	60da      	str	r2, [r3, #12]
 8006e9c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006ea2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ea6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006eac:	2301      	movs	r3, #1
 8006eae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006eb0:	2302      	movs	r3, #2
 8006eb2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006eb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006eb8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006eba:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8006ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006ec0:	f107 0318 	add.w	r3, r7, #24
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7fc f995 	bl	80031f4 <HAL_RCC_OscConfig>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d001      	beq.n	8006ed4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8006ed0:	f000 fa38 	bl	8007344 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006ed4:	230f      	movs	r3, #15
 8006ed6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006ed8:	2302      	movs	r3, #2
 8006eda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006edc:	2300      	movs	r3, #0
 8006ede:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006ee0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ee4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006eea:	1d3b      	adds	r3, r7, #4
 8006eec:	2102      	movs	r1, #2
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7fc fc00 	bl	80036f4 <HAL_RCC_ClockConfig>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d001      	beq.n	8006efe <SystemClock_Config+0x82>
  {
    Error_Handler();
 8006efa:	f000 fa23 	bl	8007344 <Error_Handler>
  }
}
 8006efe:	bf00      	nop
 8006f00:	3740      	adds	r7, #64	; 0x40
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
	...

08006f08 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006f0c:	4b12      	ldr	r3, [pc, #72]	; (8006f58 <MX_I2C1_Init+0x50>)
 8006f0e:	4a13      	ldr	r2, [pc, #76]	; (8006f5c <MX_I2C1_Init+0x54>)
 8006f10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8006f12:	4b11      	ldr	r3, [pc, #68]	; (8006f58 <MX_I2C1_Init+0x50>)
 8006f14:	4a12      	ldr	r2, [pc, #72]	; (8006f60 <MX_I2C1_Init+0x58>)
 8006f16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006f18:	4b0f      	ldr	r3, [pc, #60]	; (8006f58 <MX_I2C1_Init+0x50>)
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006f1e:	4b0e      	ldr	r3, [pc, #56]	; (8006f58 <MX_I2C1_Init+0x50>)
 8006f20:	2200      	movs	r2, #0
 8006f22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006f24:	4b0c      	ldr	r3, [pc, #48]	; (8006f58 <MX_I2C1_Init+0x50>)
 8006f26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006f2a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006f2c:	4b0a      	ldr	r3, [pc, #40]	; (8006f58 <MX_I2C1_Init+0x50>)
 8006f2e:	2200      	movs	r2, #0
 8006f30:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006f32:	4b09      	ldr	r3, [pc, #36]	; (8006f58 <MX_I2C1_Init+0x50>)
 8006f34:	2200      	movs	r2, #0
 8006f36:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006f38:	4b07      	ldr	r3, [pc, #28]	; (8006f58 <MX_I2C1_Init+0x50>)
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006f3e:	4b06      	ldr	r3, [pc, #24]	; (8006f58 <MX_I2C1_Init+0x50>)
 8006f40:	2200      	movs	r2, #0
 8006f42:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006f44:	4804      	ldr	r0, [pc, #16]	; (8006f58 <MX_I2C1_Init+0x50>)
 8006f46:	f7fa ff1f 	bl	8001d88 <HAL_I2C_Init>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d001      	beq.n	8006f54 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006f50:	f000 f9f8 	bl	8007344 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006f54:	bf00      	nop
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	20000798 	.word	0x20000798
 8006f5c:	40005400 	.word	0x40005400
 8006f60:	00061a80 	.word	0x00061a80

08006f64 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006f68:	4b18      	ldr	r3, [pc, #96]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006f6a:	4a19      	ldr	r2, [pc, #100]	; (8006fd0 <MX_SPI2_Init+0x6c>)
 8006f6c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006f6e:	4b17      	ldr	r3, [pc, #92]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006f70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006f74:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8006f76:	4b15      	ldr	r3, [pc, #84]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006f78:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006f7c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006f7e:	4b13      	ldr	r3, [pc, #76]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006f80:	2200      	movs	r2, #0
 8006f82:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8006f84:	4b11      	ldr	r3, [pc, #68]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006f86:	2202      	movs	r2, #2
 8006f88:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006f8a:	4b10      	ldr	r3, [pc, #64]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006f90:	4b0e      	ldr	r3, [pc, #56]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006f92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f96:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8006f98:	4b0c      	ldr	r3, [pc, #48]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006f9a:	2228      	movs	r2, #40	; 0x28
 8006f9c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8006f9e:	4b0b      	ldr	r3, [pc, #44]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006fa0:	2280      	movs	r2, #128	; 0x80
 8006fa2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006fa4:	4b09      	ldr	r3, [pc, #36]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006faa:	4b08      	ldr	r3, [pc, #32]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006fac:	2200      	movs	r2, #0
 8006fae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8006fb0:	4b06      	ldr	r3, [pc, #24]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006fb2:	220a      	movs	r2, #10
 8006fb4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006fb6:	4805      	ldr	r0, [pc, #20]	; (8006fcc <MX_SPI2_Init+0x68>)
 8006fb8:	f7fc fd36 	bl	8003a28 <HAL_SPI_Init>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d001      	beq.n	8006fc6 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8006fc2:	f000 f9bf 	bl	8007344 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006fc6:	bf00      	nop
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	20000700 	.word	0x20000700
 8006fd0:	40003800 	.word	0x40003800

08006fd4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b096      	sub	sp, #88	; 0x58
 8006fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006fda:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006fde:	2200      	movs	r2, #0
 8006fe0:	601a      	str	r2, [r3, #0]
 8006fe2:	605a      	str	r2, [r3, #4]
 8006fe4:	609a      	str	r2, [r3, #8]
 8006fe6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006fe8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006fec:	2200      	movs	r2, #0
 8006fee:	601a      	str	r2, [r3, #0]
 8006ff0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006ff2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	601a      	str	r2, [r3, #0]
 8006ffa:	605a      	str	r2, [r3, #4]
 8006ffc:	609a      	str	r2, [r3, #8]
 8006ffe:	60da      	str	r2, [r3, #12]
 8007000:	611a      	str	r2, [r3, #16]
 8007002:	615a      	str	r2, [r3, #20]
 8007004:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007006:	1d3b      	adds	r3, r7, #4
 8007008:	2220      	movs	r2, #32
 800700a:	2100      	movs	r1, #0
 800700c:	4618      	mov	r0, r3
 800700e:	f001 f993 	bl	8008338 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007012:	4b44      	ldr	r3, [pc, #272]	; (8007124 <MX_TIM1_Init+0x150>)
 8007014:	4a44      	ldr	r2, [pc, #272]	; (8007128 <MX_TIM1_Init+0x154>)
 8007016:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 719;
 8007018:	4b42      	ldr	r3, [pc, #264]	; (8007124 <MX_TIM1_Init+0x150>)
 800701a:	f240 22cf 	movw	r2, #719	; 0x2cf
 800701e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007020:	4b40      	ldr	r3, [pc, #256]	; (8007124 <MX_TIM1_Init+0x150>)
 8007022:	2200      	movs	r2, #0
 8007024:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49999;
 8007026:	4b3f      	ldr	r3, [pc, #252]	; (8007124 <MX_TIM1_Init+0x150>)
 8007028:	f24c 324f 	movw	r2, #49999	; 0xc34f
 800702c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800702e:	4b3d      	ldr	r3, [pc, #244]	; (8007124 <MX_TIM1_Init+0x150>)
 8007030:	2200      	movs	r2, #0
 8007032:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 3;
 8007034:	4b3b      	ldr	r3, [pc, #236]	; (8007124 <MX_TIM1_Init+0x150>)
 8007036:	2203      	movs	r2, #3
 8007038:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800703a:	4b3a      	ldr	r3, [pc, #232]	; (8007124 <MX_TIM1_Init+0x150>)
 800703c:	2200      	movs	r2, #0
 800703e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8007040:	4838      	ldr	r0, [pc, #224]	; (8007124 <MX_TIM1_Init+0x150>)
 8007042:	f7fd fa0b 	bl	800445c <HAL_TIM_Base_Init>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d001      	beq.n	8007050 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800704c:	f000 f97a 	bl	8007344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007050:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007054:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8007056:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800705a:	4619      	mov	r1, r3
 800705c:	4831      	ldr	r0, [pc, #196]	; (8007124 <MX_TIM1_Init+0x150>)
 800705e:	f7fd fca5 	bl	80049ac <HAL_TIM_ConfigClockSource>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8007068:	f000 f96c 	bl	8007344 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800706c:	482d      	ldr	r0, [pc, #180]	; (8007124 <MX_TIM1_Init+0x150>)
 800706e:	f7fd fa43 	bl	80044f8 <HAL_TIM_OC_Init>
 8007072:	4603      	mov	r3, r0
 8007074:	2b00      	cmp	r3, #0
 8007076:	d001      	beq.n	800707c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8007078:	f000 f964 	bl	8007344 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 800707c:	2108      	movs	r1, #8
 800707e:	4829      	ldr	r0, [pc, #164]	; (8007124 <MX_TIM1_Init+0x150>)
 8007080:	f7fd fae6 	bl	8004650 <HAL_TIM_OnePulse_Init>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d001      	beq.n	800708e <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 800708a:	f000 f95b 	bl	8007344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800708e:	2300      	movs	r3, #0
 8007090:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007092:	2300      	movs	r3, #0
 8007094:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007096:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800709a:	4619      	mov	r1, r3
 800709c:	4821      	ldr	r0, [pc, #132]	; (8007124 <MX_TIM1_Init+0x150>)
 800709e:	f7fe f811 	bl	80050c4 <HAL_TIMEx_MasterConfigSynchronization>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d001      	beq.n	80070ac <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 80070a8:	f000 f94c 	bl	8007344 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80070ac:	2330      	movs	r3, #48	; 0x30
 80070ae:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25000;
 80070b0:	f246 13a8 	movw	r3, #25000	; 0x61a8
 80070b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80070b6:	2302      	movs	r3, #2
 80070b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80070ba:	2300      	movs	r3, #0
 80070bc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80070be:	2300      	movs	r3, #0
 80070c0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80070c2:	2300      	movs	r3, #0
 80070c4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80070c6:	2300      	movs	r3, #0
 80070c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80070ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070ce:	2200      	movs	r2, #0
 80070d0:	4619      	mov	r1, r3
 80070d2:	4814      	ldr	r0, [pc, #80]	; (8007124 <MX_TIM1_Init+0x150>)
 80070d4:	f7fd fc0a 	bl	80048ec <HAL_TIM_OC_ConfigChannel>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d001      	beq.n	80070e2 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80070de:	f000 f931 	bl	8007344 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80070e2:	2300      	movs	r3, #0
 80070e4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80070e6:	2300      	movs	r3, #0
 80070e8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80070ea:	2300      	movs	r3, #0
 80070ec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80070ee:	2300      	movs	r3, #0
 80070f0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80070f2:	2300      	movs	r3, #0
 80070f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80070f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80070fa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80070fc:	2300      	movs	r3, #0
 80070fe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007100:	1d3b      	adds	r3, r7, #4
 8007102:	4619      	mov	r1, r3
 8007104:	4807      	ldr	r0, [pc, #28]	; (8007124 <MX_TIM1_Init+0x150>)
 8007106:	f7fe f821 	bl	800514c <HAL_TIMEx_ConfigBreakDeadTime>
 800710a:	4603      	mov	r3, r0
 800710c:	2b00      	cmp	r3, #0
 800710e:	d001      	beq.n	8007114 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8007110:	f000 f918 	bl	8007344 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8007114:	4803      	ldr	r0, [pc, #12]	; (8007124 <MX_TIM1_Init+0x150>)
 8007116:	f000 fea7 	bl	8007e68 <HAL_TIM_MspPostInit>

}
 800711a:	bf00      	nop
 800711c:	3758      	adds	r7, #88	; 0x58
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}
 8007122:	bf00      	nop
 8007124:	20000830 	.word	0x20000830
 8007128:	40012c00 	.word	0x40012c00

0800712c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b086      	sub	sp, #24
 8007130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007132:	f107 0308 	add.w	r3, r7, #8
 8007136:	2200      	movs	r2, #0
 8007138:	601a      	str	r2, [r3, #0]
 800713a:	605a      	str	r2, [r3, #4]
 800713c:	609a      	str	r2, [r3, #8]
 800713e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007140:	463b      	mov	r3, r7
 8007142:	2200      	movs	r2, #0
 8007144:	601a      	str	r2, [r3, #0]
 8007146:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8007148:	4b1d      	ldr	r3, [pc, #116]	; (80071c0 <MX_TIM4_Init+0x94>)
 800714a:	4a1e      	ldr	r2, [pc, #120]	; (80071c4 <MX_TIM4_Init+0x98>)
 800714c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 719;
 800714e:	4b1c      	ldr	r3, [pc, #112]	; (80071c0 <MX_TIM4_Init+0x94>)
 8007150:	f240 22cf 	movw	r2, #719	; 0x2cf
 8007154:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007156:	4b1a      	ldr	r3, [pc, #104]	; (80071c0 <MX_TIM4_Init+0x94>)
 8007158:	2200      	movs	r2, #0
 800715a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 800715c:	4b18      	ldr	r3, [pc, #96]	; (80071c0 <MX_TIM4_Init+0x94>)
 800715e:	f242 720f 	movw	r2, #9999	; 0x270f
 8007162:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007164:	4b16      	ldr	r3, [pc, #88]	; (80071c0 <MX_TIM4_Init+0x94>)
 8007166:	2200      	movs	r2, #0
 8007168:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800716a:	4b15      	ldr	r3, [pc, #84]	; (80071c0 <MX_TIM4_Init+0x94>)
 800716c:	2200      	movs	r2, #0
 800716e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8007170:	4813      	ldr	r0, [pc, #76]	; (80071c0 <MX_TIM4_Init+0x94>)
 8007172:	f7fd f973 	bl	800445c <HAL_TIM_Base_Init>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d001      	beq.n	8007180 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800717c:	f000 f8e2 	bl	8007344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007180:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007184:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8007186:	f107 0308 	add.w	r3, r7, #8
 800718a:	4619      	mov	r1, r3
 800718c:	480c      	ldr	r0, [pc, #48]	; (80071c0 <MX_TIM4_Init+0x94>)
 800718e:	f7fd fc0d 	bl	80049ac <HAL_TIM_ConfigClockSource>
 8007192:	4603      	mov	r3, r0
 8007194:	2b00      	cmp	r3, #0
 8007196:	d001      	beq.n	800719c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8007198:	f000 f8d4 	bl	8007344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800719c:	2300      	movs	r3, #0
 800719e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80071a0:	2300      	movs	r3, #0
 80071a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80071a4:	463b      	mov	r3, r7
 80071a6:	4619      	mov	r1, r3
 80071a8:	4805      	ldr	r0, [pc, #20]	; (80071c0 <MX_TIM4_Init+0x94>)
 80071aa:	f7fd ff8b 	bl	80050c4 <HAL_TIMEx_MasterConfigSynchronization>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d001      	beq.n	80071b8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80071b4:	f000 f8c6 	bl	8007344 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80071b8:	bf00      	nop
 80071ba:	3718      	adds	r7, #24
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}
 80071c0:	20000758 	.word	0x20000758
 80071c4:	40000800 	.word	0x40000800

080071c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80071cc:	4b11      	ldr	r3, [pc, #68]	; (8007214 <MX_USART2_UART_Init+0x4c>)
 80071ce:	4a12      	ldr	r2, [pc, #72]	; (8007218 <MX_USART2_UART_Init+0x50>)
 80071d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80071d2:	4b10      	ldr	r3, [pc, #64]	; (8007214 <MX_USART2_UART_Init+0x4c>)
 80071d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80071d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80071da:	4b0e      	ldr	r3, [pc, #56]	; (8007214 <MX_USART2_UART_Init+0x4c>)
 80071dc:	2200      	movs	r2, #0
 80071de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80071e0:	4b0c      	ldr	r3, [pc, #48]	; (8007214 <MX_USART2_UART_Init+0x4c>)
 80071e2:	2200      	movs	r2, #0
 80071e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80071e6:	4b0b      	ldr	r3, [pc, #44]	; (8007214 <MX_USART2_UART_Init+0x4c>)
 80071e8:	2200      	movs	r2, #0
 80071ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80071ec:	4b09      	ldr	r3, [pc, #36]	; (8007214 <MX_USART2_UART_Init+0x4c>)
 80071ee:	220c      	movs	r2, #12
 80071f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80071f2:	4b08      	ldr	r3, [pc, #32]	; (8007214 <MX_USART2_UART_Init+0x4c>)
 80071f4:	2200      	movs	r2, #0
 80071f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80071f8:	4b06      	ldr	r3, [pc, #24]	; (8007214 <MX_USART2_UART_Init+0x4c>)
 80071fa:	2200      	movs	r2, #0
 80071fc:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 80071fe:	4805      	ldr	r0, [pc, #20]	; (8007214 <MX_USART2_UART_Init+0x4c>)
 8007200:	f7fe f807 	bl	8005212 <HAL_HalfDuplex_Init>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d001      	beq.n	800720e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800720a:	f000 f89b 	bl	8007344 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800720e:	bf00      	nop
 8007210:	bd80      	pop	{r7, pc}
 8007212:	bf00      	nop
 8007214:	20000870 	.word	0x20000870
 8007218:	40004400 	.word	0x40004400

0800721c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8007222:	4b10      	ldr	r3, [pc, #64]	; (8007264 <MX_DMA_Init+0x48>)
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	4a0f      	ldr	r2, [pc, #60]	; (8007264 <MX_DMA_Init+0x48>)
 8007228:	f043 0301 	orr.w	r3, r3, #1
 800722c:	6153      	str	r3, [r2, #20]
 800722e:	4b0d      	ldr	r3, [pc, #52]	; (8007264 <MX_DMA_Init+0x48>)
 8007230:	695b      	ldr	r3, [r3, #20]
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	607b      	str	r3, [r7, #4]
 8007238:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800723a:	2200      	movs	r2, #0
 800723c:	2100      	movs	r1, #0
 800723e:	2010      	movs	r0, #16
 8007240:	f7fa f9e1 	bl	8001606 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8007244:	2010      	movs	r0, #16
 8007246:	f7fa f9fa 	bl	800163e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800724a:	2200      	movs	r2, #0
 800724c:	2100      	movs	r1, #0
 800724e:	2011      	movs	r0, #17
 8007250:	f7fa f9d9 	bl	8001606 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8007254:	2011      	movs	r0, #17
 8007256:	f7fa f9f2 	bl	800163e <HAL_NVIC_EnableIRQ>

}
 800725a:	bf00      	nop
 800725c:	3708      	adds	r7, #8
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
 8007262:	bf00      	nop
 8007264:	40021000 	.word	0x40021000

08007268 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b088      	sub	sp, #32
 800726c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800726e:	f107 0310 	add.w	r3, r7, #16
 8007272:	2200      	movs	r2, #0
 8007274:	601a      	str	r2, [r3, #0]
 8007276:	605a      	str	r2, [r3, #4]
 8007278:	609a      	str	r2, [r3, #8]
 800727a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800727c:	4b2e      	ldr	r3, [pc, #184]	; (8007338 <MX_GPIO_Init+0xd0>)
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	4a2d      	ldr	r2, [pc, #180]	; (8007338 <MX_GPIO_Init+0xd0>)
 8007282:	f043 0310 	orr.w	r3, r3, #16
 8007286:	6193      	str	r3, [r2, #24]
 8007288:	4b2b      	ldr	r3, [pc, #172]	; (8007338 <MX_GPIO_Init+0xd0>)
 800728a:	699b      	ldr	r3, [r3, #24]
 800728c:	f003 0310 	and.w	r3, r3, #16
 8007290:	60fb      	str	r3, [r7, #12]
 8007292:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007294:	4b28      	ldr	r3, [pc, #160]	; (8007338 <MX_GPIO_Init+0xd0>)
 8007296:	699b      	ldr	r3, [r3, #24]
 8007298:	4a27      	ldr	r2, [pc, #156]	; (8007338 <MX_GPIO_Init+0xd0>)
 800729a:	f043 0320 	orr.w	r3, r3, #32
 800729e:	6193      	str	r3, [r2, #24]
 80072a0:	4b25      	ldr	r3, [pc, #148]	; (8007338 <MX_GPIO_Init+0xd0>)
 80072a2:	699b      	ldr	r3, [r3, #24]
 80072a4:	f003 0320 	and.w	r3, r3, #32
 80072a8:	60bb      	str	r3, [r7, #8]
 80072aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80072ac:	4b22      	ldr	r3, [pc, #136]	; (8007338 <MX_GPIO_Init+0xd0>)
 80072ae:	699b      	ldr	r3, [r3, #24]
 80072b0:	4a21      	ldr	r2, [pc, #132]	; (8007338 <MX_GPIO_Init+0xd0>)
 80072b2:	f043 0304 	orr.w	r3, r3, #4
 80072b6:	6193      	str	r3, [r2, #24]
 80072b8:	4b1f      	ldr	r3, [pc, #124]	; (8007338 <MX_GPIO_Init+0xd0>)
 80072ba:	699b      	ldr	r3, [r3, #24]
 80072bc:	f003 0304 	and.w	r3, r3, #4
 80072c0:	607b      	str	r3, [r7, #4]
 80072c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80072c4:	4b1c      	ldr	r3, [pc, #112]	; (8007338 <MX_GPIO_Init+0xd0>)
 80072c6:	699b      	ldr	r3, [r3, #24]
 80072c8:	4a1b      	ldr	r2, [pc, #108]	; (8007338 <MX_GPIO_Init+0xd0>)
 80072ca:	f043 0308 	orr.w	r3, r3, #8
 80072ce:	6193      	str	r3, [r2, #24]
 80072d0:	4b19      	ldr	r3, [pc, #100]	; (8007338 <MX_GPIO_Init+0xd0>)
 80072d2:	699b      	ldr	r3, [r3, #24]
 80072d4:	f003 0308 	and.w	r3, r3, #8
 80072d8:	603b      	str	r3, [r7, #0]
 80072da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80072dc:	2200      	movs	r2, #0
 80072de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80072e2:	4816      	ldr	r0, [pc, #88]	; (800733c <MX_GPIO_Init+0xd4>)
 80072e4:	f7fa fd38 	bl	8001d58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80072e8:	2200      	movs	r2, #0
 80072ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80072ee:	4814      	ldr	r0, [pc, #80]	; (8007340 <MX_GPIO_Init+0xd8>)
 80072f0:	f7fa fd32 	bl	8001d58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80072f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80072f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80072fa:	2301      	movs	r3, #1
 80072fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072fe:	2300      	movs	r3, #0
 8007300:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007302:	2302      	movs	r3, #2
 8007304:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007306:	f107 0310 	add.w	r3, r7, #16
 800730a:	4619      	mov	r1, r3
 800730c:	480b      	ldr	r0, [pc, #44]	; (800733c <MX_GPIO_Init+0xd4>)
 800730e:	f7fa fb9f 	bl	8001a50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8007312:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007316:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007318:	2301      	movs	r3, #1
 800731a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800731c:	2300      	movs	r3, #0
 800731e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007320:	2303      	movs	r3, #3
 8007322:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007324:	f107 0310 	add.w	r3, r7, #16
 8007328:	4619      	mov	r1, r3
 800732a:	4805      	ldr	r0, [pc, #20]	; (8007340 <MX_GPIO_Init+0xd8>)
 800732c:	f7fa fb90 	bl	8001a50 <HAL_GPIO_Init>

}
 8007330:	bf00      	nop
 8007332:	3720      	adds	r7, #32
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	40021000 	.word	0x40021000
 800733c:	40011000 	.word	0x40011000
 8007340:	40010c00 	.word	0x40010c00

08007344 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007344:	b480      	push	{r7}
 8007346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007348:	bf00      	nop
 800734a:	46bd      	mov	sp, r7
 800734c:	bc80      	pop	{r7}
 800734e:	4770      	bx	lr

08007350 <OW_toBits>:
static uint8_t data[16];
static uint8_t data_len;
static uint8_t current_pos;*/


static void OW_toBits(uint8_t ow_byte, uint8_t *ow_bits) {
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	4603      	mov	r3, r0
 8007358:	6039      	str	r1, [r7, #0]
 800735a:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 800735c:	2300      	movs	r3, #0
 800735e:	73fb      	strb	r3, [r7, #15]
 8007360:	e014      	b.n	800738c <OW_toBits+0x3c>
		if (ow_byte & 0x01) {
 8007362:	79fb      	ldrb	r3, [r7, #7]
 8007364:	f003 0301 	and.w	r3, r3, #1
 8007368:	2b00      	cmp	r3, #0
 800736a:	d003      	beq.n	8007374 <OW_toBits+0x24>
			*ow_bits = OW_1;
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	22ff      	movs	r2, #255	; 0xff
 8007370:	701a      	strb	r2, [r3, #0]
 8007372:	e002      	b.n	800737a <OW_toBits+0x2a>
		} else {
			*ow_bits = OW_0;
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	2200      	movs	r2, #0
 8007378:	701a      	strb	r2, [r3, #0]
		}
		ow_bits++;
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	3301      	adds	r3, #1
 800737e:	603b      	str	r3, [r7, #0]
		ow_byte = ow_byte >> 1;
 8007380:	79fb      	ldrb	r3, [r7, #7]
 8007382:	085b      	lsrs	r3, r3, #1
 8007384:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i++) {
 8007386:	7bfb      	ldrb	r3, [r7, #15]
 8007388:	3301      	adds	r3, #1
 800738a:	73fb      	strb	r3, [r7, #15]
 800738c:	7bfb      	ldrb	r3, [r7, #15]
 800738e:	2b07      	cmp	r3, #7
 8007390:	d9e7      	bls.n	8007362 <OW_toBits+0x12>
	}
}
 8007392:	bf00      	nop
 8007394:	bf00      	nop
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	bc80      	pop	{r7}
 800739c:	4770      	bx	lr

0800739e <OW_toByte>:

static uint8_t OW_toByte(uint8_t *ow_bits) {
 800739e:	b480      	push	{r7}
 80073a0:	b085      	sub	sp, #20
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
	uint8_t ow_byte, i;
	ow_byte = 0;
 80073a6:	2300      	movs	r3, #0
 80073a8:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < 8; i++) {
 80073aa:	2300      	movs	r3, #0
 80073ac:	73bb      	strb	r3, [r7, #14]
 80073ae:	e010      	b.n	80073d2 <OW_toByte+0x34>
		ow_byte = ow_byte >> 1;
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
 80073b2:	085b      	lsrs	r3, r3, #1
 80073b4:	73fb      	strb	r3, [r7, #15]
		if (*ow_bits == OW_1) {
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	2bff      	cmp	r3, #255	; 0xff
 80073bc:	d103      	bne.n	80073c6 <OW_toByte+0x28>
			ow_byte |= 0x80;
 80073be:	7bfb      	ldrb	r3, [r7, #15]
 80073c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80073c4:	73fb      	strb	r3, [r7, #15]
		}

		ow_bits++;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	3301      	adds	r3, #1
 80073ca:	607b      	str	r3, [r7, #4]
	for (i = 0; i < 8; i++) {
 80073cc:	7bbb      	ldrb	r3, [r7, #14]
 80073ce:	3301      	adds	r3, #1
 80073d0:	73bb      	strb	r3, [r7, #14]
 80073d2:	7bbb      	ldrb	r3, [r7, #14]
 80073d4:	2b07      	cmp	r3, #7
 80073d6:	d9eb      	bls.n	80073b0 <OW_toByte+0x12>
	}
	return ow_byte;
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3714      	adds	r7, #20
 80073de:	46bd      	mov	sp, r7
 80073e0:	bc80      	pop	{r7}
 80073e2:	4770      	bx	lr

080073e4 <OW_SendBits>:





uint8_t OW_SendBits(uint8_t data) {
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	4603      	mov	r3, r0
 80073ec:	71fb      	strb	r3, [r7, #7]
	uint8_t d=data?0xff:0;
 80073ee:	79fb      	ldrb	r3, [r7, #7]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d001      	beq.n	80073f8 <OW_SendBits+0x14>
 80073f4:	23ff      	movs	r3, #255	; 0xff
 80073f6:	e000      	b.n	80073fa <OW_SendBits+0x16>
 80073f8:	2300      	movs	r3, #0
 80073fa:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart2,&d,1,100);
 80073fc:	f107 010f 	add.w	r1, r7, #15
 8007400:	2364      	movs	r3, #100	; 0x64
 8007402:	2201      	movs	r2, #1
 8007404:	4807      	ldr	r0, [pc, #28]	; (8007424 <OW_SendBits+0x40>)
 8007406:	f7fd ff59 	bl	80052bc <HAL_UART_Transmit>
	HAL_UART_Receive(&huart2,&d,1,100);
 800740a:	f107 010f 	add.w	r1, r7, #15
 800740e:	2364      	movs	r3, #100	; 0x64
 8007410:	2201      	movs	r2, #1
 8007412:	4804      	ldr	r0, [pc, #16]	; (8007424 <OW_SendBits+0x40>)
 8007414:	f7fd ffeb 	bl	80053ee <HAL_UART_Receive>
    return d;
 8007418:	7bfb      	ldrb	r3, [r7, #15]


}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	20000870 	.word	0x20000870

08007428 <OW_ReadBit>:

uint8_t OW_ReadBit(void)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	af00      	add	r7, sp, #0


    if(OW_SendBits(1) == 0xff) {
 800742c:	2001      	movs	r0, #1
 800742e:	f7ff ffd9 	bl	80073e4 <OW_SendBits>
 8007432:	4603      	mov	r3, r0
 8007434:	2bff      	cmp	r3, #255	; 0xff
 8007436:	d101      	bne.n	800743c <OW_ReadBit+0x14>
        return 1;
 8007438:	2301      	movs	r3, #1
 800743a:	e000      	b.n	800743e <OW_ReadBit+0x16>
    }
    else {
        return 0;
 800743c:	2300      	movs	r3, #0
    }
}
 800743e:	4618      	mov	r0, r3
 8007440:	bd80      	pop	{r7, pc}
	...

08007444 <OW_Search>:


uint8_t OW_Search(owdevice_t *owdevices_) {
 8007444:	b580      	push	{r7, lr}
 8007446:	b088      	sub	sp, #32
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
	uint8_t LastDeviceFlag = 0;
 800744c:	2300      	movs	r3, #0
 800744e:	77fb      	strb	r3, [r7, #31]
	uint8_t LastDiscrepancy =0;
 8007450:	2300      	movs	r3, #0
 8007452:	77bb      	strb	r3, [r7, #30]
	uint8_t ROM_NO[8];
	while (1) {
		uint8_t search_result = 0;
 8007454:	2300      	movs	r3, #0
 8007456:	777b      	strb	r3, [r7, #29]
		_OW_Reset();
 8007458:	f000 f8e4 	bl	8007624 <_OW_Reset>
		_OW_SwapByte(OW_CMD_SEARCH);
 800745c:	20f0      	movs	r0, #240	; 0xf0
 800745e:	f000 f93d 	bl	80076dc <_OW_SwapByte>
		{
			uint8_t id_bit_number = 1;
 8007462:	2301      	movs	r3, #1
 8007464:	773b      	strb	r3, [r7, #28]
			uint8_t last_zero = 0, rom_byte_number = 0;
 8007466:	2300      	movs	r3, #0
 8007468:	76fb      	strb	r3, [r7, #27]
 800746a:	2300      	movs	r3, #0
 800746c:	76bb      	strb	r3, [r7, #26]
			uint8_t id_bit, cmp_id_bit;
			uint8_t rom_byte_mask = 1, search_direction;
 800746e:	2301      	movs	r3, #1
 8007470:	767b      	strb	r3, [r7, #25]
			if (!LastDeviceFlag) {
 8007472:	7ffb      	ldrb	r3, [r7, #31]
 8007474:	2b00      	cmp	r3, #0
 8007476:	f040 80ac 	bne.w	80075d2 <OW_Search+0x18e>

				while (hdma_usart2_rx.State == HAL_DMA_STATE_BUSY)
 800747a:	bf00      	nop
 800747c:	4b67      	ldr	r3, [pc, #412]	; (800761c <OW_Search+0x1d8>)
 800747e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007482:	2b02      	cmp	r3, #2
 8007484:	d0fa      	beq.n	800747c <OW_Search+0x38>
					;
				// loop to do the search
				do {
					// read a bit and its complement
					id_bit = OW_ReadBit();
 8007486:	f7ff ffcf 	bl	8007428 <OW_ReadBit>
 800748a:	4603      	mov	r3, r0
 800748c:	74fb      	strb	r3, [r7, #19]
					cmp_id_bit = OW_ReadBit();
 800748e:	f7ff ffcb 	bl	8007428 <OW_ReadBit>
 8007492:	4603      	mov	r3, r0
 8007494:	74bb      	strb	r3, [r7, #18]

					// check for no devices on 1-wire
					if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8007496:	7cfb      	ldrb	r3, [r7, #19]
 8007498:	2b01      	cmp	r3, #1
 800749a:	d102      	bne.n	80074a2 <OW_Search+0x5e>
 800749c:	7cbb      	ldrb	r3, [r7, #18]
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d063      	beq.n	800756a <OW_Search+0x126>
						break;
					} else {
						// all devices coupled have 0 or 1
						if (id_bit != cmp_id_bit) {
 80074a2:	7cfa      	ldrb	r2, [r7, #19]
 80074a4:	7cbb      	ldrb	r3, [r7, #18]
 80074a6:	429a      	cmp	r2, r3
 80074a8:	d002      	beq.n	80074b0 <OW_Search+0x6c>
							search_direction = id_bit; // bit write value for search
 80074aa:	7cfb      	ldrb	r3, [r7, #19]
 80074ac:	763b      	strb	r3, [r7, #24]
 80074ae:	e020      	b.n	80074f2 <OW_Search+0xae>
						} else {
							// if this discrepancy if before the Last Discrepancy
							// on a previous next then pick the same as last time
							if (id_bit_number < LastDiscrepancy) {
 80074b0:	7f3a      	ldrb	r2, [r7, #28]
 80074b2:	7fbb      	ldrb	r3, [r7, #30]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d20f      	bcs.n	80074d8 <OW_Search+0x94>
								search_direction = ((ROM_NO[rom_byte_number]
 80074b8:	7ebb      	ldrb	r3, [r7, #26]
 80074ba:	f107 0220 	add.w	r2, r7, #32
 80074be:	4413      	add	r3, r2
 80074c0:	f813 2c18 	ldrb.w	r2, [r3, #-24]
										& rom_byte_mask) > 0);
 80074c4:	7e7b      	ldrb	r3, [r7, #25]
 80074c6:	4013      	ands	r3, r2
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	bf14      	ite	ne
 80074ce:	2301      	movne	r3, #1
 80074d0:	2300      	moveq	r3, #0
 80074d2:	b2db      	uxtb	r3, r3
								search_direction = ((ROM_NO[rom_byte_number]
 80074d4:	763b      	strb	r3, [r7, #24]
 80074d6:	e007      	b.n	80074e8 <OW_Search+0xa4>
							} else {
								// if equal to last pick 1, if not then pick 0
								search_direction = (id_bit_number
										== LastDiscrepancy);
 80074d8:	7f3a      	ldrb	r2, [r7, #28]
 80074da:	7fbb      	ldrb	r3, [r7, #30]
 80074dc:	429a      	cmp	r2, r3
 80074de:	bf0c      	ite	eq
 80074e0:	2301      	moveq	r3, #1
 80074e2:	2300      	movne	r3, #0
 80074e4:	b2db      	uxtb	r3, r3
								search_direction = (id_bit_number
 80074e6:	763b      	strb	r3, [r7, #24]
							}

							// if 0 was picked then record its position in LastZero
							if (search_direction == 0) {
 80074e8:	7e3b      	ldrb	r3, [r7, #24]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d101      	bne.n	80074f2 <OW_Search+0xae>
								last_zero = id_bit_number;
 80074ee:	7f3b      	ldrb	r3, [r7, #28]
 80074f0:	76fb      	strb	r3, [r7, #27]
							}
						}

						// set or clear the bit in the ROM byte rom_byte_number
						// with mask rom_byte_mask
						if (search_direction == 1) {
 80074f2:	7e3b      	ldrb	r3, [r7, #24]
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d10f      	bne.n	8007518 <OW_Search+0xd4>
							ROM_NO[rom_byte_number] |= rom_byte_mask;
 80074f8:	7ebb      	ldrb	r3, [r7, #26]
 80074fa:	f107 0220 	add.w	r2, r7, #32
 80074fe:	4413      	add	r3, r2
 8007500:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 8007504:	7ebb      	ldrb	r3, [r7, #26]
 8007506:	7e7a      	ldrb	r2, [r7, #25]
 8007508:	430a      	orrs	r2, r1
 800750a:	b2d2      	uxtb	r2, r2
 800750c:	f107 0120 	add.w	r1, r7, #32
 8007510:	440b      	add	r3, r1
 8007512:	f803 2c18 	strb.w	r2, [r3, #-24]
 8007516:	e013      	b.n	8007540 <OW_Search+0xfc>
						} else {
							ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8007518:	7ebb      	ldrb	r3, [r7, #26]
 800751a:	f107 0220 	add.w	r2, r7, #32
 800751e:	4413      	add	r3, r2
 8007520:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8007524:	b25a      	sxtb	r2, r3
 8007526:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800752a:	43db      	mvns	r3, r3
 800752c:	b25b      	sxtb	r3, r3
 800752e:	4013      	ands	r3, r2
 8007530:	b25a      	sxtb	r2, r3
 8007532:	7ebb      	ldrb	r3, [r7, #26]
 8007534:	b2d2      	uxtb	r2, r2
 8007536:	f107 0120 	add.w	r1, r7, #32
 800753a:	440b      	add	r3, r1
 800753c:	f803 2c18 	strb.w	r2, [r3, #-24]
						}

						// serial number search direction write bit
						//OW_toBits(search_direction, ow_buf);
						OW_SendBits(search_direction);
 8007540:	7e3b      	ldrb	r3, [r7, #24]
 8007542:	4618      	mov	r0, r3
 8007544:	f7ff ff4e 	bl	80073e4 <OW_SendBits>

						// increment the byte counter id_bit_number
						// and shift the mask rom_byte_mask
						id_bit_number++;
 8007548:	7f3b      	ldrb	r3, [r7, #28]
 800754a:	3301      	adds	r3, #1
 800754c:	773b      	strb	r3, [r7, #28]
						rom_byte_mask <<= 1;
 800754e:	7e7b      	ldrb	r3, [r7, #25]
 8007550:	005b      	lsls	r3, r3, #1
 8007552:	767b      	strb	r3, [r7, #25]

						// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
						if (rom_byte_mask == 0) {
 8007554:	7e7b      	ldrb	r3, [r7, #25]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d104      	bne.n	8007564 <OW_Search+0x120>
							//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
							rom_byte_number++;
 800755a:	7ebb      	ldrb	r3, [r7, #26]
 800755c:	3301      	adds	r3, #1
 800755e:	76bb      	strb	r3, [r7, #26]
							rom_byte_mask = 1;
 8007560:	2301      	movs	r3, #1
 8007562:	767b      	strb	r3, [r7, #25]
						}
					}
				} while (rom_byte_number < 8); // loop until through all ROM bytes 0-7
 8007564:	7ebb      	ldrb	r3, [r7, #26]
 8007566:	2b07      	cmp	r3, #7
 8007568:	d98d      	bls.n	8007486 <OW_Search+0x42>

				// if the search was successful then
				if (!(id_bit_number < 65)) {
 800756a:	7f3b      	ldrb	r3, [r7, #28]
 800756c:	2b40      	cmp	r3, #64	; 0x40
 800756e:	d927      	bls.n	80075c0 <OW_Search+0x17c>
					// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
					LastDiscrepancy = last_zero;
 8007570:	7efb      	ldrb	r3, [r7, #27]
 8007572:	77bb      	strb	r3, [r7, #30]

					// check for last device
					if (LastDiscrepancy == 0) {
 8007574:	7fbb      	ldrb	r3, [r7, #30]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d101      	bne.n	800757e <OW_Search+0x13a>
						LastDeviceFlag = 1;
 800757a:	2301      	movs	r3, #1
 800757c:	77fb      	strb	r3, [r7, #31]
					}

					search_result = 1;
 800757e:	2301      	movs	r3, #1
 8007580:	777b      	strb	r3, [r7, #29]
					owdevices_[owdevices].id = owdevices;
 8007582:	4b27      	ldr	r3, [pc, #156]	; (8007620 <OW_Search+0x1dc>)
 8007584:	781b      	ldrb	r3, [r3, #0]
 8007586:	011b      	lsls	r3, r3, #4
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	4413      	add	r3, r2
 800758c:	4a24      	ldr	r2, [pc, #144]	; (8007620 <OW_Search+0x1dc>)
 800758e:	7812      	ldrb	r2, [r2, #0]
 8007590:	721a      	strb	r2, [r3, #8]
					for (int i = 0; i < 8; i++)
 8007592:	2300      	movs	r3, #0
 8007594:	617b      	str	r3, [r7, #20]
 8007596:	e010      	b.n	80075ba <OW_Search+0x176>
						owdevices_[owdevices].rom_code[i] = ROM_NO[i];
 8007598:	4b21      	ldr	r3, [pc, #132]	; (8007620 <OW_Search+0x1dc>)
 800759a:	781b      	ldrb	r3, [r3, #0]
 800759c:	011b      	lsls	r3, r3, #4
 800759e:	687a      	ldr	r2, [r7, #4]
 80075a0:	441a      	add	r2, r3
 80075a2:	f107 0108 	add.w	r1, r7, #8
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	440b      	add	r3, r1
 80075aa:	7819      	ldrb	r1, [r3, #0]
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	4413      	add	r3, r2
 80075b0:	460a      	mov	r2, r1
 80075b2:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 8; i++)
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	3301      	adds	r3, #1
 80075b8:	617b      	str	r3, [r7, #20]
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	2b07      	cmp	r3, #7
 80075be:	ddeb      	ble.n	8007598 <OW_Search+0x154>
					//owdevices++;
				}

				// if no device found then reset counters so next 'search' will be like a first
				if (!search_result) {
 80075c0:	7f7b      	ldrb	r3, [r7, #29]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d105      	bne.n	80075d2 <OW_Search+0x18e>
					LastDiscrepancy = 0;
 80075c6:	2300      	movs	r3, #0
 80075c8:	77bb      	strb	r3, [r7, #30]
					LastDeviceFlag = 0;
 80075ca:	2300      	movs	r3, #0
 80075cc:	77fb      	strb	r3, [r7, #31]
					search_result = 0;
 80075ce:	2300      	movs	r3, #0
 80075d0:	777b      	strb	r3, [r7, #29]
					//DeviceID = 0;
				}
			}

		}
		if (search_result) {
 80075d2:	7f7b      	ldrb	r3, [r7, #29]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d019      	beq.n	800760c <OW_Search+0x1c8>
			if (ds18b20_crc8(owdevices_[owdevices].rom_code, 7)
 80075d8:	4b11      	ldr	r3, [pc, #68]	; (8007620 <OW_Search+0x1dc>)
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	011b      	lsls	r3, r3, #4
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	4413      	add	r3, r2
 80075e2:	2107      	movs	r1, #7
 80075e4:	4618      	mov	r0, r3
 80075e6:	f7ff f9a3 	bl	8006930 <ds18b20_crc8>
 80075ea:	4601      	mov	r1, r0
					== owdevices_[owdevices].rom_code[7]) {
 80075ec:	4b0c      	ldr	r3, [pc, #48]	; (8007620 <OW_Search+0x1dc>)
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	011b      	lsls	r3, r3, #4
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	4413      	add	r3, r2
 80075f6:	79db      	ldrb	r3, [r3, #7]
			if (ds18b20_crc8(owdevices_[owdevices].rom_code, 7)
 80075f8:	4299      	cmp	r1, r3
 80075fa:	f47f af2b 	bne.w	8007454 <OW_Search+0x10>
				owdevices++;
 80075fe:	4b08      	ldr	r3, [pc, #32]	; (8007620 <OW_Search+0x1dc>)
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	3301      	adds	r3, #1
 8007604:	b2da      	uxtb	r2, r3
 8007606:	4b06      	ldr	r3, [pc, #24]	; (8007620 <OW_Search+0x1dc>)
 8007608:	701a      	strb	r2, [r3, #0]
	while (1) {
 800760a:	e723      	b.n	8007454 <OW_Search+0x10>
			}
		} else
			break;
 800760c:	bf00      	nop
	}
	return owdevices;
 800760e:	4b04      	ldr	r3, [pc, #16]	; (8007620 <OW_Search+0x1dc>)
 8007610:	781b      	ldrb	r3, [r3, #0]
}
 8007612:	4618      	mov	r0, r3
 8007614:	3720      	adds	r7, #32
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	200006bc 	.word	0x200006bc
 8007620:	2000020c 	.word	0x2000020c

08007624 <_OW_Reset>:
;

void _OW_Reset(void){
 8007624:	b580      	push	{r7, lr}
 8007626:	b082      	sub	sp, #8
 8007628:	af00      	add	r7, sp, #0
	uint8_t ow_buf[1];
	huart2.Instance = USART2;
 800762a:	4b29      	ldr	r3, [pc, #164]	; (80076d0 <_OW_Reset+0xac>)
 800762c:	4a29      	ldr	r2, [pc, #164]	; (80076d4 <_OW_Reset+0xb0>)
 800762e:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 9600;
 8007630:	4b27      	ldr	r3, [pc, #156]	; (80076d0 <_OW_Reset+0xac>)
 8007632:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8007636:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007638:	4b25      	ldr	r3, [pc, #148]	; (80076d0 <_OW_Reset+0xac>)
 800763a:	2200      	movs	r2, #0
 800763c:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800763e:	4b24      	ldr	r3, [pc, #144]	; (80076d0 <_OW_Reset+0xac>)
 8007640:	2200      	movs	r2, #0
 8007642:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8007644:	4b22      	ldr	r3, [pc, #136]	; (80076d0 <_OW_Reset+0xac>)
 8007646:	2200      	movs	r2, #0
 8007648:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800764a:	4b21      	ldr	r3, [pc, #132]	; (80076d0 <_OW_Reset+0xac>)
 800764c:	220c      	movs	r2, #12
 800764e:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007650:	4b1f      	ldr	r3, [pc, #124]	; (80076d0 <_OW_Reset+0xac>)
 8007652:	2200      	movs	r2, #0
 8007654:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007656:	4b1e      	ldr	r3, [pc, #120]	; (80076d0 <_OW_Reset+0xac>)
 8007658:	2200      	movs	r2, #0
 800765a:	61da      	str	r2, [r3, #28]
    HAL_HalfDuplex_Init(&huart2);
 800765c:	481c      	ldr	r0, [pc, #112]	; (80076d0 <_OW_Reset+0xac>)
 800765e:	f7fd fdd8 	bl	8005212 <HAL_HalfDuplex_Init>

	ow_buf[0]=0xf0;
 8007662:	23f0      	movs	r3, #240	; 0xf0
 8007664:	713b      	strb	r3, [r7, #4]

	HAL_UART_Transmit_DMA(&huart2,ow_buf,1);
 8007666:	1d3b      	adds	r3, r7, #4
 8007668:	2201      	movs	r2, #1
 800766a:	4619      	mov	r1, r3
 800766c:	4818      	ldr	r0, [pc, #96]	; (80076d0 <_OW_Reset+0xac>)
 800766e:	f7fd ff65 	bl	800553c <HAL_UART_Transmit_DMA>
	HAL_UART_Receive_DMA(&huart2,ow_buf,1);
 8007672:	1d3b      	adds	r3, r7, #4
 8007674:	2201      	movs	r2, #1
 8007676:	4619      	mov	r1, r3
 8007678:	4815      	ldr	r0, [pc, #84]	; (80076d0 <_OW_Reset+0xac>)
 800767a:	f7fd ffcb 	bl	8005614 <HAL_UART_Receive_DMA>
	while(hdma_usart2_rx.State==HAL_DMA_STATE_BUSY){
 800767e:	e002      	b.n	8007686 <_OW_Reset+0x62>
		HAL_Delay(1);
 8007680:	2001      	movs	r0, #1
 8007682:	f7f9 fec5 	bl	8001410 <HAL_Delay>
	while(hdma_usart2_rx.State==HAL_DMA_STATE_BUSY){
 8007686:	4b14      	ldr	r3, [pc, #80]	; (80076d8 <_OW_Reset+0xb4>)
 8007688:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800768c:	2b02      	cmp	r3, #2
 800768e:	d0f7      	beq.n	8007680 <_OW_Reset+0x5c>
	}
	huart2.Instance = USART2;
 8007690:	4b0f      	ldr	r3, [pc, #60]	; (80076d0 <_OW_Reset+0xac>)
 8007692:	4a10      	ldr	r2, [pc, #64]	; (80076d4 <_OW_Reset+0xb0>)
 8007694:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8007696:	4b0e      	ldr	r3, [pc, #56]	; (80076d0 <_OW_Reset+0xac>)
 8007698:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800769c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800769e:	4b0c      	ldr	r3, [pc, #48]	; (80076d0 <_OW_Reset+0xac>)
 80076a0:	2200      	movs	r2, #0
 80076a2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80076a4:	4b0a      	ldr	r3, [pc, #40]	; (80076d0 <_OW_Reset+0xac>)
 80076a6:	2200      	movs	r2, #0
 80076a8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80076aa:	4b09      	ldr	r3, [pc, #36]	; (80076d0 <_OW_Reset+0xac>)
 80076ac:	2200      	movs	r2, #0
 80076ae:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80076b0:	4b07      	ldr	r3, [pc, #28]	; (80076d0 <_OW_Reset+0xac>)
 80076b2:	220c      	movs	r2, #12
 80076b4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80076b6:	4b06      	ldr	r3, [pc, #24]	; (80076d0 <_OW_Reset+0xac>)
 80076b8:	2200      	movs	r2, #0
 80076ba:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80076bc:	4b04      	ldr	r3, [pc, #16]	; (80076d0 <_OW_Reset+0xac>)
 80076be:	2200      	movs	r2, #0
 80076c0:	61da      	str	r2, [r3, #28]
	HAL_HalfDuplex_Init(&huart2);
 80076c2:	4803      	ldr	r0, [pc, #12]	; (80076d0 <_OW_Reset+0xac>)
 80076c4:	f7fd fda5 	bl	8005212 <HAL_HalfDuplex_Init>
	//      ow_state&=~OW_STATE_RESET2;
	//      if(ow_buf[0]==0xf0){
};
 80076c8:	bf00      	nop
 80076ca:	3708      	adds	r7, #8
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}
 80076d0:	20000870 	.word	0x20000870
 80076d4:	40004400 	.word	0x40004400
 80076d8:	200006bc 	.word	0x200006bc

080076dc <_OW_SwapByte>:
uint8_t _OW_SwapByte(uint8_t data){
 80076dc:	b580      	push	{r7, lr}
 80076de:	b086      	sub	sp, #24
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	4603      	mov	r3, r0
 80076e4:	71fb      	strb	r3, [r7, #7]
	uint8_t buff[8];
	OW_toBits(data,buff);
 80076e6:	f107 020c 	add.w	r2, r7, #12
 80076ea:	79fb      	ldrb	r3, [r7, #7]
 80076ec:	4611      	mov	r1, r2
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7ff fe2e 	bl	8007350 <OW_toBits>
	for(int i=0;i<8;i++){
 80076f4:	2300      	movs	r3, #0
 80076f6:	617b      	str	r3, [r7, #20]
 80076f8:	e014      	b.n	8007724 <_OW_SwapByte+0x48>
		HAL_UART_Transmit(&huart2,&buff[i],1,100);
 80076fa:	f107 020c 	add.w	r2, r7, #12
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	18d1      	adds	r1, r2, r3
 8007702:	2364      	movs	r3, #100	; 0x64
 8007704:	2201      	movs	r2, #1
 8007706:	480f      	ldr	r0, [pc, #60]	; (8007744 <_OW_SwapByte+0x68>)
 8007708:	f7fd fdd8 	bl	80052bc <HAL_UART_Transmit>
		HAL_UART_Receive(&huart2,&buff[i],1,100);
 800770c:	f107 020c 	add.w	r2, r7, #12
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	18d1      	adds	r1, r2, r3
 8007714:	2364      	movs	r3, #100	; 0x64
 8007716:	2201      	movs	r2, #1
 8007718:	480a      	ldr	r0, [pc, #40]	; (8007744 <_OW_SwapByte+0x68>)
 800771a:	f7fd fe68 	bl	80053ee <HAL_UART_Receive>
	for(int i=0;i<8;i++){
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	3301      	adds	r3, #1
 8007722:	617b      	str	r3, [r7, #20]
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	2b07      	cmp	r3, #7
 8007728:	dde7      	ble.n	80076fa <_OW_SwapByte+0x1e>
	}
	data=OW_toByte(buff);
 800772a:	f107 030c 	add.w	r3, r7, #12
 800772e:	4618      	mov	r0, r3
 8007730:	f7ff fe35 	bl	800739e <OW_toByte>
 8007734:	4603      	mov	r3, r0
 8007736:	71fb      	strb	r3, [r7, #7]
};
 8007738:	bf00      	nop
 800773a:	4618      	mov	r0, r3
 800773c:	3718      	adds	r7, #24
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	20000870 	.word	0x20000870

08007748 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800774e:	f000 fa1f 	bl	8007b90 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8007752:	f644 6320 	movw	r3, #20000	; 0x4e20
 8007756:	2201      	movs	r2, #1
 8007758:	2178      	movs	r1, #120	; 0x78
 800775a:	485b      	ldr	r0, [pc, #364]	; (80078c8 <SSD1306_Init+0x180>)
 800775c:	f7fb f87c 	bl	8002858 <HAL_I2C_IsDeviceReady>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d001      	beq.n	800776a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8007766:	2300      	movs	r3, #0
 8007768:	e0a9      	b.n	80078be <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800776a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800776e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8007770:	e002      	b.n	8007778 <SSD1306_Init+0x30>
		p--;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	3b01      	subs	r3, #1
 8007776:	607b      	str	r3, [r7, #4]
	while(p>0)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1f9      	bne.n	8007772 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800777e:	22ae      	movs	r2, #174	; 0xae
 8007780:	2100      	movs	r1, #0
 8007782:	2078      	movs	r0, #120	; 0x78
 8007784:	f000 fa60 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8007788:	2220      	movs	r2, #32
 800778a:	2100      	movs	r1, #0
 800778c:	2078      	movs	r0, #120	; 0x78
 800778e:	f000 fa5b 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8007792:	2210      	movs	r2, #16
 8007794:	2100      	movs	r1, #0
 8007796:	2078      	movs	r0, #120	; 0x78
 8007798:	f000 fa56 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800779c:	22b0      	movs	r2, #176	; 0xb0
 800779e:	2100      	movs	r1, #0
 80077a0:	2078      	movs	r0, #120	; 0x78
 80077a2:	f000 fa51 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80077a6:	22c8      	movs	r2, #200	; 0xc8
 80077a8:	2100      	movs	r1, #0
 80077aa:	2078      	movs	r0, #120	; 0x78
 80077ac:	f000 fa4c 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80077b0:	2200      	movs	r2, #0
 80077b2:	2100      	movs	r1, #0
 80077b4:	2078      	movs	r0, #120	; 0x78
 80077b6:	f000 fa47 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80077ba:	2210      	movs	r2, #16
 80077bc:	2100      	movs	r1, #0
 80077be:	2078      	movs	r0, #120	; 0x78
 80077c0:	f000 fa42 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80077c4:	2240      	movs	r2, #64	; 0x40
 80077c6:	2100      	movs	r1, #0
 80077c8:	2078      	movs	r0, #120	; 0x78
 80077ca:	f000 fa3d 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80077ce:	2281      	movs	r2, #129	; 0x81
 80077d0:	2100      	movs	r1, #0
 80077d2:	2078      	movs	r0, #120	; 0x78
 80077d4:	f000 fa38 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80077d8:	22ff      	movs	r2, #255	; 0xff
 80077da:	2100      	movs	r1, #0
 80077dc:	2078      	movs	r0, #120	; 0x78
 80077de:	f000 fa33 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80077e2:	22a1      	movs	r2, #161	; 0xa1
 80077e4:	2100      	movs	r1, #0
 80077e6:	2078      	movs	r0, #120	; 0x78
 80077e8:	f000 fa2e 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80077ec:	22a6      	movs	r2, #166	; 0xa6
 80077ee:	2100      	movs	r1, #0
 80077f0:	2078      	movs	r0, #120	; 0x78
 80077f2:	f000 fa29 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80077f6:	22a8      	movs	r2, #168	; 0xa8
 80077f8:	2100      	movs	r1, #0
 80077fa:	2078      	movs	r0, #120	; 0x78
 80077fc:	f000 fa24 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8007800:	223f      	movs	r2, #63	; 0x3f
 8007802:	2100      	movs	r1, #0
 8007804:	2078      	movs	r0, #120	; 0x78
 8007806:	f000 fa1f 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800780a:	22a4      	movs	r2, #164	; 0xa4
 800780c:	2100      	movs	r1, #0
 800780e:	2078      	movs	r0, #120	; 0x78
 8007810:	f000 fa1a 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8007814:	22d3      	movs	r2, #211	; 0xd3
 8007816:	2100      	movs	r1, #0
 8007818:	2078      	movs	r0, #120	; 0x78
 800781a:	f000 fa15 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800781e:	2200      	movs	r2, #0
 8007820:	2100      	movs	r1, #0
 8007822:	2078      	movs	r0, #120	; 0x78
 8007824:	f000 fa10 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8007828:	22d5      	movs	r2, #213	; 0xd5
 800782a:	2100      	movs	r1, #0
 800782c:	2078      	movs	r0, #120	; 0x78
 800782e:	f000 fa0b 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8007832:	22f0      	movs	r2, #240	; 0xf0
 8007834:	2100      	movs	r1, #0
 8007836:	2078      	movs	r0, #120	; 0x78
 8007838:	f000 fa06 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800783c:	22d9      	movs	r2, #217	; 0xd9
 800783e:	2100      	movs	r1, #0
 8007840:	2078      	movs	r0, #120	; 0x78
 8007842:	f000 fa01 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8007846:	2222      	movs	r2, #34	; 0x22
 8007848:	2100      	movs	r1, #0
 800784a:	2078      	movs	r0, #120	; 0x78
 800784c:	f000 f9fc 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8007850:	22da      	movs	r2, #218	; 0xda
 8007852:	2100      	movs	r1, #0
 8007854:	2078      	movs	r0, #120	; 0x78
 8007856:	f000 f9f7 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800785a:	2212      	movs	r2, #18
 800785c:	2100      	movs	r1, #0
 800785e:	2078      	movs	r0, #120	; 0x78
 8007860:	f000 f9f2 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8007864:	22db      	movs	r2, #219	; 0xdb
 8007866:	2100      	movs	r1, #0
 8007868:	2078      	movs	r0, #120	; 0x78
 800786a:	f000 f9ed 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800786e:	2220      	movs	r2, #32
 8007870:	2100      	movs	r1, #0
 8007872:	2078      	movs	r0, #120	; 0x78
 8007874:	f000 f9e8 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8007878:	228d      	movs	r2, #141	; 0x8d
 800787a:	2100      	movs	r1, #0
 800787c:	2078      	movs	r0, #120	; 0x78
 800787e:	f000 f9e3 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8007882:	2214      	movs	r2, #20
 8007884:	2100      	movs	r1, #0
 8007886:	2078      	movs	r0, #120	; 0x78
 8007888:	f000 f9de 	bl	8007c48 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800788c:	22af      	movs	r2, #175	; 0xaf
 800788e:	2100      	movs	r1, #0
 8007890:	2078      	movs	r0, #120	; 0x78
 8007892:	f000 f9d9 	bl	8007c48 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8007896:	222e      	movs	r2, #46	; 0x2e
 8007898:	2100      	movs	r1, #0
 800789a:	2078      	movs	r0, #120	; 0x78
 800789c:	f000 f9d4 	bl	8007c48 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80078a0:	2000      	movs	r0, #0
 80078a2:	f000 f843 	bl	800792c <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80078a6:	f000 f813 	bl	80078d0 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80078aa:	4b08      	ldr	r3, [pc, #32]	; (80078cc <SSD1306_Init+0x184>)
 80078ac:	2200      	movs	r2, #0
 80078ae:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80078b0:	4b06      	ldr	r3, [pc, #24]	; (80078cc <SSD1306_Init+0x184>)
 80078b2:	2200      	movs	r2, #0
 80078b4:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80078b6:	4b05      	ldr	r3, [pc, #20]	; (80078cc <SSD1306_Init+0x184>)
 80078b8:	2201      	movs	r2, #1
 80078ba:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80078bc:	2301      	movs	r3, #1
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3708      	adds	r7, #8
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	20000798 	.word	0x20000798
 80078cc:	20000614 	.word	0x20000614

080078d0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80078d6:	2300      	movs	r3, #0
 80078d8:	71fb      	strb	r3, [r7, #7]
 80078da:	e01d      	b.n	8007918 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80078dc:	79fb      	ldrb	r3, [r7, #7]
 80078de:	3b50      	subs	r3, #80	; 0x50
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	461a      	mov	r2, r3
 80078e4:	2100      	movs	r1, #0
 80078e6:	2078      	movs	r0, #120	; 0x78
 80078e8:	f000 f9ae 	bl	8007c48 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80078ec:	2200      	movs	r2, #0
 80078ee:	2100      	movs	r1, #0
 80078f0:	2078      	movs	r0, #120	; 0x78
 80078f2:	f000 f9a9 	bl	8007c48 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80078f6:	2210      	movs	r2, #16
 80078f8:	2100      	movs	r1, #0
 80078fa:	2078      	movs	r0, #120	; 0x78
 80078fc:	f000 f9a4 	bl	8007c48 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8007900:	79fb      	ldrb	r3, [r7, #7]
 8007902:	01db      	lsls	r3, r3, #7
 8007904:	4a08      	ldr	r2, [pc, #32]	; (8007928 <SSD1306_UpdateScreen+0x58>)
 8007906:	441a      	add	r2, r3
 8007908:	2380      	movs	r3, #128	; 0x80
 800790a:	2140      	movs	r1, #64	; 0x40
 800790c:	2078      	movs	r0, #120	; 0x78
 800790e:	f000 f953 	bl	8007bb8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8007912:	79fb      	ldrb	r3, [r7, #7]
 8007914:	3301      	adds	r3, #1
 8007916:	71fb      	strb	r3, [r7, #7]
 8007918:	79fb      	ldrb	r3, [r7, #7]
 800791a:	2b07      	cmp	r3, #7
 800791c:	d9de      	bls.n	80078dc <SSD1306_UpdateScreen+0xc>
	}
}
 800791e:	bf00      	nop
 8007920:	bf00      	nop
 8007922:	3708      	adds	r7, #8
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}
 8007928:	20000214 	.word	0x20000214

0800792c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	4603      	mov	r3, r0
 8007934:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8007936:	79fb      	ldrb	r3, [r7, #7]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d101      	bne.n	8007940 <SSD1306_Fill+0x14>
 800793c:	2300      	movs	r3, #0
 800793e:	e000      	b.n	8007942 <SSD1306_Fill+0x16>
 8007940:	23ff      	movs	r3, #255	; 0xff
 8007942:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007946:	4619      	mov	r1, r3
 8007948:	4803      	ldr	r0, [pc, #12]	; (8007958 <SSD1306_Fill+0x2c>)
 800794a:	f000 fcf5 	bl	8008338 <memset>
}
 800794e:	bf00      	nop
 8007950:	3708      	adds	r7, #8
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	20000214 	.word	0x20000214

0800795c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	4603      	mov	r3, r0
 8007964:	80fb      	strh	r3, [r7, #6]
 8007966:	460b      	mov	r3, r1
 8007968:	80bb      	strh	r3, [r7, #4]
 800796a:	4613      	mov	r3, r2
 800796c:	70fb      	strb	r3, [r7, #3]
	if (
 800796e:	88fb      	ldrh	r3, [r7, #6]
 8007970:	2b7f      	cmp	r3, #127	; 0x7f
 8007972:	d848      	bhi.n	8007a06 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8007974:	88bb      	ldrh	r3, [r7, #4]
 8007976:	2b3f      	cmp	r3, #63	; 0x3f
 8007978:	d845      	bhi.n	8007a06 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800797a:	4b25      	ldr	r3, [pc, #148]	; (8007a10 <SSD1306_DrawPixel+0xb4>)
 800797c:	791b      	ldrb	r3, [r3, #4]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d006      	beq.n	8007990 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8007982:	78fb      	ldrb	r3, [r7, #3]
 8007984:	2b00      	cmp	r3, #0
 8007986:	bf0c      	ite	eq
 8007988:	2301      	moveq	r3, #1
 800798a:	2300      	movne	r3, #0
 800798c:	b2db      	uxtb	r3, r3
 800798e:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8007990:	78fb      	ldrb	r3, [r7, #3]
 8007992:	2b01      	cmp	r3, #1
 8007994:	d11a      	bne.n	80079cc <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8007996:	88fa      	ldrh	r2, [r7, #6]
 8007998:	88bb      	ldrh	r3, [r7, #4]
 800799a:	08db      	lsrs	r3, r3, #3
 800799c:	b298      	uxth	r0, r3
 800799e:	4603      	mov	r3, r0
 80079a0:	01db      	lsls	r3, r3, #7
 80079a2:	4413      	add	r3, r2
 80079a4:	4a1b      	ldr	r2, [pc, #108]	; (8007a14 <SSD1306_DrawPixel+0xb8>)
 80079a6:	5cd3      	ldrb	r3, [r2, r3]
 80079a8:	b25a      	sxtb	r2, r3
 80079aa:	88bb      	ldrh	r3, [r7, #4]
 80079ac:	f003 0307 	and.w	r3, r3, #7
 80079b0:	2101      	movs	r1, #1
 80079b2:	fa01 f303 	lsl.w	r3, r1, r3
 80079b6:	b25b      	sxtb	r3, r3
 80079b8:	4313      	orrs	r3, r2
 80079ba:	b259      	sxtb	r1, r3
 80079bc:	88fa      	ldrh	r2, [r7, #6]
 80079be:	4603      	mov	r3, r0
 80079c0:	01db      	lsls	r3, r3, #7
 80079c2:	4413      	add	r3, r2
 80079c4:	b2c9      	uxtb	r1, r1
 80079c6:	4a13      	ldr	r2, [pc, #76]	; (8007a14 <SSD1306_DrawPixel+0xb8>)
 80079c8:	54d1      	strb	r1, [r2, r3]
 80079ca:	e01d      	b.n	8007a08 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80079cc:	88fa      	ldrh	r2, [r7, #6]
 80079ce:	88bb      	ldrh	r3, [r7, #4]
 80079d0:	08db      	lsrs	r3, r3, #3
 80079d2:	b298      	uxth	r0, r3
 80079d4:	4603      	mov	r3, r0
 80079d6:	01db      	lsls	r3, r3, #7
 80079d8:	4413      	add	r3, r2
 80079da:	4a0e      	ldr	r2, [pc, #56]	; (8007a14 <SSD1306_DrawPixel+0xb8>)
 80079dc:	5cd3      	ldrb	r3, [r2, r3]
 80079de:	b25a      	sxtb	r2, r3
 80079e0:	88bb      	ldrh	r3, [r7, #4]
 80079e2:	f003 0307 	and.w	r3, r3, #7
 80079e6:	2101      	movs	r1, #1
 80079e8:	fa01 f303 	lsl.w	r3, r1, r3
 80079ec:	b25b      	sxtb	r3, r3
 80079ee:	43db      	mvns	r3, r3
 80079f0:	b25b      	sxtb	r3, r3
 80079f2:	4013      	ands	r3, r2
 80079f4:	b259      	sxtb	r1, r3
 80079f6:	88fa      	ldrh	r2, [r7, #6]
 80079f8:	4603      	mov	r3, r0
 80079fa:	01db      	lsls	r3, r3, #7
 80079fc:	4413      	add	r3, r2
 80079fe:	b2c9      	uxtb	r1, r1
 8007a00:	4a04      	ldr	r2, [pc, #16]	; (8007a14 <SSD1306_DrawPixel+0xb8>)
 8007a02:	54d1      	strb	r1, [r2, r3]
 8007a04:	e000      	b.n	8007a08 <SSD1306_DrawPixel+0xac>
		return;
 8007a06:	bf00      	nop
	}
}
 8007a08:	370c      	adds	r7, #12
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bc80      	pop	{r7}
 8007a0e:	4770      	bx	lr
 8007a10:	20000614 	.word	0x20000614
 8007a14:	20000214 	.word	0x20000214

08007a18 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	4603      	mov	r3, r0
 8007a20:	460a      	mov	r2, r1
 8007a22:	80fb      	strh	r3, [r7, #6]
 8007a24:	4613      	mov	r3, r2
 8007a26:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8007a28:	4a05      	ldr	r2, [pc, #20]	; (8007a40 <SSD1306_GotoXY+0x28>)
 8007a2a:	88fb      	ldrh	r3, [r7, #6]
 8007a2c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8007a2e:	4a04      	ldr	r2, [pc, #16]	; (8007a40 <SSD1306_GotoXY+0x28>)
 8007a30:	88bb      	ldrh	r3, [r7, #4]
 8007a32:	8053      	strh	r3, [r2, #2]
}
 8007a34:	bf00      	nop
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bc80      	pop	{r7}
 8007a3c:	4770      	bx	lr
 8007a3e:	bf00      	nop
 8007a40:	20000614 	.word	0x20000614

08007a44 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b086      	sub	sp, #24
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	6039      	str	r1, [r7, #0]
 8007a4e:	71fb      	strb	r3, [r7, #7]
 8007a50:	4613      	mov	r3, r2
 8007a52:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8007a54:	4b3a      	ldr	r3, [pc, #232]	; (8007b40 <SSD1306_Putc+0xfc>)
 8007a56:	881b      	ldrh	r3, [r3, #0]
 8007a58:	461a      	mov	r2, r3
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	781b      	ldrb	r3, [r3, #0]
 8007a5e:	4413      	add	r3, r2
	if (
 8007a60:	2b7f      	cmp	r3, #127	; 0x7f
 8007a62:	dc07      	bgt.n	8007a74 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8007a64:	4b36      	ldr	r3, [pc, #216]	; (8007b40 <SSD1306_Putc+0xfc>)
 8007a66:	885b      	ldrh	r3, [r3, #2]
 8007a68:	461a      	mov	r2, r3
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	785b      	ldrb	r3, [r3, #1]
 8007a6e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8007a70:	2b3f      	cmp	r3, #63	; 0x3f
 8007a72:	dd01      	ble.n	8007a78 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8007a74:	2300      	movs	r3, #0
 8007a76:	e05e      	b.n	8007b36 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8007a78:	2300      	movs	r3, #0
 8007a7a:	617b      	str	r3, [r7, #20]
 8007a7c:	e04b      	b.n	8007b16 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	685a      	ldr	r2, [r3, #4]
 8007a82:	79fb      	ldrb	r3, [r7, #7]
 8007a84:	3b20      	subs	r3, #32
 8007a86:	6839      	ldr	r1, [r7, #0]
 8007a88:	7849      	ldrb	r1, [r1, #1]
 8007a8a:	fb01 f303 	mul.w	r3, r1, r3
 8007a8e:	4619      	mov	r1, r3
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	440b      	add	r3, r1
 8007a94:	005b      	lsls	r3, r3, #1
 8007a96:	4413      	add	r3, r2
 8007a98:	881b      	ldrh	r3, [r3, #0]
 8007a9a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	613b      	str	r3, [r7, #16]
 8007aa0:	e030      	b.n	8007b04 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8007aa2:	68fa      	ldr	r2, [r7, #12]
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8007aaa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d010      	beq.n	8007ad4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8007ab2:	4b23      	ldr	r3, [pc, #140]	; (8007b40 <SSD1306_Putc+0xfc>)
 8007ab4:	881a      	ldrh	r2, [r3, #0]
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	4413      	add	r3, r2
 8007abc:	b298      	uxth	r0, r3
 8007abe:	4b20      	ldr	r3, [pc, #128]	; (8007b40 <SSD1306_Putc+0xfc>)
 8007ac0:	885a      	ldrh	r2, [r3, #2]
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	4413      	add	r3, r2
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	79ba      	ldrb	r2, [r7, #6]
 8007acc:	4619      	mov	r1, r3
 8007ace:	f7ff ff45 	bl	800795c <SSD1306_DrawPixel>
 8007ad2:	e014      	b.n	8007afe <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8007ad4:	4b1a      	ldr	r3, [pc, #104]	; (8007b40 <SSD1306_Putc+0xfc>)
 8007ad6:	881a      	ldrh	r2, [r3, #0]
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	4413      	add	r3, r2
 8007ade:	b298      	uxth	r0, r3
 8007ae0:	4b17      	ldr	r3, [pc, #92]	; (8007b40 <SSD1306_Putc+0xfc>)
 8007ae2:	885a      	ldrh	r2, [r3, #2]
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	b29b      	uxth	r3, r3
 8007ae8:	4413      	add	r3, r2
 8007aea:	b299      	uxth	r1, r3
 8007aec:	79bb      	ldrb	r3, [r7, #6]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	bf0c      	ite	eq
 8007af2:	2301      	moveq	r3, #1
 8007af4:	2300      	movne	r3, #0
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	461a      	mov	r2, r3
 8007afa:	f7ff ff2f 	bl	800795c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	3301      	adds	r3, #1
 8007b02:	613b      	str	r3, [r7, #16]
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	461a      	mov	r2, r3
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d3c8      	bcc.n	8007aa2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	3301      	adds	r3, #1
 8007b14:	617b      	str	r3, [r7, #20]
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	785b      	ldrb	r3, [r3, #1]
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d3ad      	bcc.n	8007a7e <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8007b22:	4b07      	ldr	r3, [pc, #28]	; (8007b40 <SSD1306_Putc+0xfc>)
 8007b24:	881a      	ldrh	r2, [r3, #0]
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	4413      	add	r3, r2
 8007b2e:	b29a      	uxth	r2, r3
 8007b30:	4b03      	ldr	r3, [pc, #12]	; (8007b40 <SSD1306_Putc+0xfc>)
 8007b32:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8007b34:	79fb      	ldrb	r3, [r7, #7]
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3718      	adds	r7, #24
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	20000614 	.word	0x20000614

08007b44 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b084      	sub	sp, #16
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	60b9      	str	r1, [r7, #8]
 8007b4e:	4613      	mov	r3, r2
 8007b50:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8007b52:	e012      	b.n	8007b7a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	79fa      	ldrb	r2, [r7, #7]
 8007b5a:	68b9      	ldr	r1, [r7, #8]
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f7ff ff71 	bl	8007a44 <SSD1306_Putc>
 8007b62:	4603      	mov	r3, r0
 8007b64:	461a      	mov	r2, r3
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	781b      	ldrb	r3, [r3, #0]
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	d002      	beq.n	8007b74 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	781b      	ldrb	r3, [r3, #0]
 8007b72:	e008      	b.n	8007b86 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	3301      	adds	r3, #1
 8007b78:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	781b      	ldrb	r3, [r3, #0]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1e8      	bne.n	8007b54 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	781b      	ldrb	r3, [r3, #0]
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3710      	adds	r7, #16
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
	...

08007b90 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8007b90:	b480      	push	{r7}
 8007b92:	b083      	sub	sp, #12
 8007b94:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8007b96:	4b07      	ldr	r3, [pc, #28]	; (8007bb4 <ssd1306_I2C_Init+0x24>)
 8007b98:	607b      	str	r3, [r7, #4]
	while(p>0)
 8007b9a:	e002      	b.n	8007ba2 <ssd1306_I2C_Init+0x12>
		p--;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	3b01      	subs	r3, #1
 8007ba0:	607b      	str	r3, [r7, #4]
	while(p>0)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1f9      	bne.n	8007b9c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8007ba8:	bf00      	nop
 8007baa:	bf00      	nop
 8007bac:	370c      	adds	r7, #12
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bc80      	pop	{r7}
 8007bb2:	4770      	bx	lr
 8007bb4:	0003d090 	.word	0x0003d090

08007bb8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8007bb8:	b590      	push	{r4, r7, lr}
 8007bba:	b0c7      	sub	sp, #284	; 0x11c
 8007bbc:	af02      	add	r7, sp, #8
 8007bbe:	4604      	mov	r4, r0
 8007bc0:	4608      	mov	r0, r1
 8007bc2:	4639      	mov	r1, r7
 8007bc4:	600a      	str	r2, [r1, #0]
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	1dfb      	adds	r3, r7, #7
 8007bca:	4622      	mov	r2, r4
 8007bcc:	701a      	strb	r2, [r3, #0]
 8007bce:	1dbb      	adds	r3, r7, #6
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	701a      	strb	r2, [r3, #0]
 8007bd4:	1d3b      	adds	r3, r7, #4
 8007bd6:	460a      	mov	r2, r1
 8007bd8:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8007bda:	f107 030c 	add.w	r3, r7, #12
 8007bde:	1dba      	adds	r2, r7, #6
 8007be0:	7812      	ldrb	r2, [r2, #0]
 8007be2:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8007be4:	2300      	movs	r3, #0
 8007be6:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8007bea:	e010      	b.n	8007c0e <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8007bec:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007bf0:	463a      	mov	r2, r7
 8007bf2:	6812      	ldr	r2, [r2, #0]
 8007bf4:	441a      	add	r2, r3
 8007bf6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	7811      	ldrb	r1, [r2, #0]
 8007bfe:	f107 020c 	add.w	r2, r7, #12
 8007c02:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8007c04:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007c08:	3301      	adds	r3, #1
 8007c0a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8007c0e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	1d3a      	adds	r2, r7, #4
 8007c16:	8812      	ldrh	r2, [r2, #0]
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	d8e7      	bhi.n	8007bec <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8007c1c:	1dfb      	adds	r3, r7, #7
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	b299      	uxth	r1, r3
 8007c22:	1d3b      	adds	r3, r7, #4
 8007c24:	881b      	ldrh	r3, [r3, #0]
 8007c26:	3301      	adds	r3, #1
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	f107 020c 	add.w	r2, r7, #12
 8007c2e:	200a      	movs	r0, #10
 8007c30:	9000      	str	r0, [sp, #0]
 8007c32:	4804      	ldr	r0, [pc, #16]	; (8007c44 <ssd1306_I2C_WriteMulti+0x8c>)
 8007c34:	f7fa f9dc 	bl	8001ff0 <HAL_I2C_Master_Transmit>
}
 8007c38:	bf00      	nop
 8007c3a:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd90      	pop	{r4, r7, pc}
 8007c42:	bf00      	nop
 8007c44:	20000798 	.word	0x20000798

08007c48 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af02      	add	r7, sp, #8
 8007c4e:	4603      	mov	r3, r0
 8007c50:	71fb      	strb	r3, [r7, #7]
 8007c52:	460b      	mov	r3, r1
 8007c54:	71bb      	strb	r3, [r7, #6]
 8007c56:	4613      	mov	r3, r2
 8007c58:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8007c5a:	79bb      	ldrb	r3, [r7, #6]
 8007c5c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8007c5e:	797b      	ldrb	r3, [r7, #5]
 8007c60:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8007c62:	79fb      	ldrb	r3, [r7, #7]
 8007c64:	b299      	uxth	r1, r3
 8007c66:	f107 020c 	add.w	r2, r7, #12
 8007c6a:	230a      	movs	r3, #10
 8007c6c:	9300      	str	r3, [sp, #0]
 8007c6e:	2302      	movs	r3, #2
 8007c70:	4803      	ldr	r0, [pc, #12]	; (8007c80 <ssd1306_I2C_Write+0x38>)
 8007c72:	f7fa f9bd 	bl	8001ff0 <HAL_I2C_Master_Transmit>
}
 8007c76:	bf00      	nop
 8007c78:	3710      	adds	r7, #16
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	20000798 	.word	0x20000798

08007c84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8007c8a:	4b15      	ldr	r3, [pc, #84]	; (8007ce0 <HAL_MspInit+0x5c>)
 8007c8c:	699b      	ldr	r3, [r3, #24]
 8007c8e:	4a14      	ldr	r2, [pc, #80]	; (8007ce0 <HAL_MspInit+0x5c>)
 8007c90:	f043 0301 	orr.w	r3, r3, #1
 8007c94:	6193      	str	r3, [r2, #24]
 8007c96:	4b12      	ldr	r3, [pc, #72]	; (8007ce0 <HAL_MspInit+0x5c>)
 8007c98:	699b      	ldr	r3, [r3, #24]
 8007c9a:	f003 0301 	and.w	r3, r3, #1
 8007c9e:	60bb      	str	r3, [r7, #8]
 8007ca0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007ca2:	4b0f      	ldr	r3, [pc, #60]	; (8007ce0 <HAL_MspInit+0x5c>)
 8007ca4:	69db      	ldr	r3, [r3, #28]
 8007ca6:	4a0e      	ldr	r2, [pc, #56]	; (8007ce0 <HAL_MspInit+0x5c>)
 8007ca8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cac:	61d3      	str	r3, [r2, #28]
 8007cae:	4b0c      	ldr	r3, [pc, #48]	; (8007ce0 <HAL_MspInit+0x5c>)
 8007cb0:	69db      	ldr	r3, [r3, #28]
 8007cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cb6:	607b      	str	r3, [r7, #4]
 8007cb8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8007cba:	4b0a      	ldr	r3, [pc, #40]	; (8007ce4 <HAL_MspInit+0x60>)
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	60fb      	str	r3, [r7, #12]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8007cc6:	60fb      	str	r3, [r7, #12]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007cce:	60fb      	str	r3, [r7, #12]
 8007cd0:	4a04      	ldr	r2, [pc, #16]	; (8007ce4 <HAL_MspInit+0x60>)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007cd6:	bf00      	nop
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bc80      	pop	{r7}
 8007cde:	4770      	bx	lr
 8007ce0:	40021000 	.word	0x40021000
 8007ce4:	40010000 	.word	0x40010000

08007ce8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b088      	sub	sp, #32
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007cf0:	f107 0310 	add.w	r3, r7, #16
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	601a      	str	r2, [r3, #0]
 8007cf8:	605a      	str	r2, [r3, #4]
 8007cfa:	609a      	str	r2, [r3, #8]
 8007cfc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a15      	ldr	r2, [pc, #84]	; (8007d58 <HAL_I2C_MspInit+0x70>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d123      	bne.n	8007d50 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007d08:	4b14      	ldr	r3, [pc, #80]	; (8007d5c <HAL_I2C_MspInit+0x74>)
 8007d0a:	699b      	ldr	r3, [r3, #24]
 8007d0c:	4a13      	ldr	r2, [pc, #76]	; (8007d5c <HAL_I2C_MspInit+0x74>)
 8007d0e:	f043 0308 	orr.w	r3, r3, #8
 8007d12:	6193      	str	r3, [r2, #24]
 8007d14:	4b11      	ldr	r3, [pc, #68]	; (8007d5c <HAL_I2C_MspInit+0x74>)
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	f003 0308 	and.w	r3, r3, #8
 8007d1c:	60fb      	str	r3, [r7, #12]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007d20:	23c0      	movs	r3, #192	; 0xc0
 8007d22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007d24:	2312      	movs	r3, #18
 8007d26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007d28:	2303      	movs	r3, #3
 8007d2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007d2c:	f107 0310 	add.w	r3, r7, #16
 8007d30:	4619      	mov	r1, r3
 8007d32:	480b      	ldr	r0, [pc, #44]	; (8007d60 <HAL_I2C_MspInit+0x78>)
 8007d34:	f7f9 fe8c 	bl	8001a50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007d38:	4b08      	ldr	r3, [pc, #32]	; (8007d5c <HAL_I2C_MspInit+0x74>)
 8007d3a:	69db      	ldr	r3, [r3, #28]
 8007d3c:	4a07      	ldr	r2, [pc, #28]	; (8007d5c <HAL_I2C_MspInit+0x74>)
 8007d3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007d42:	61d3      	str	r3, [r2, #28]
 8007d44:	4b05      	ldr	r3, [pc, #20]	; (8007d5c <HAL_I2C_MspInit+0x74>)
 8007d46:	69db      	ldr	r3, [r3, #28]
 8007d48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007d4c:	60bb      	str	r3, [r7, #8]
 8007d4e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8007d50:	bf00      	nop
 8007d52:	3720      	adds	r7, #32
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	40005400 	.word	0x40005400
 8007d5c:	40021000 	.word	0x40021000
 8007d60:	40010c00 	.word	0x40010c00

08007d64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b088      	sub	sp, #32
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d6c:	f107 0310 	add.w	r3, r7, #16
 8007d70:	2200      	movs	r2, #0
 8007d72:	601a      	str	r2, [r3, #0]
 8007d74:	605a      	str	r2, [r3, #4]
 8007d76:	609a      	str	r2, [r3, #8]
 8007d78:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a16      	ldr	r2, [pc, #88]	; (8007dd8 <HAL_SPI_MspInit+0x74>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d124      	bne.n	8007dce <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007d84:	4b15      	ldr	r3, [pc, #84]	; (8007ddc <HAL_SPI_MspInit+0x78>)
 8007d86:	69db      	ldr	r3, [r3, #28]
 8007d88:	4a14      	ldr	r2, [pc, #80]	; (8007ddc <HAL_SPI_MspInit+0x78>)
 8007d8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007d8e:	61d3      	str	r3, [r2, #28]
 8007d90:	4b12      	ldr	r3, [pc, #72]	; (8007ddc <HAL_SPI_MspInit+0x78>)
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d98:	60fb      	str	r3, [r7, #12]
 8007d9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007d9c:	4b0f      	ldr	r3, [pc, #60]	; (8007ddc <HAL_SPI_MspInit+0x78>)
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	4a0e      	ldr	r2, [pc, #56]	; (8007ddc <HAL_SPI_MspInit+0x78>)
 8007da2:	f043 0308 	orr.w	r3, r3, #8
 8007da6:	6193      	str	r3, [r2, #24]
 8007da8:	4b0c      	ldr	r3, [pc, #48]	; (8007ddc <HAL_SPI_MspInit+0x78>)
 8007daa:	699b      	ldr	r3, [r3, #24]
 8007dac:	f003 0308 	and.w	r3, r3, #8
 8007db0:	60bb      	str	r3, [r7, #8]
 8007db2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8007db4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8007db8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dba:	2302      	movs	r3, #2
 8007dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007dbe:	2303      	movs	r3, #3
 8007dc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007dc2:	f107 0310 	add.w	r3, r7, #16
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	4805      	ldr	r0, [pc, #20]	; (8007de0 <HAL_SPI_MspInit+0x7c>)
 8007dca:	f7f9 fe41 	bl	8001a50 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8007dce:	bf00      	nop
 8007dd0:	3720      	adds	r7, #32
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}
 8007dd6:	bf00      	nop
 8007dd8:	40003800 	.word	0x40003800
 8007ddc:	40021000 	.word	0x40021000
 8007de0:	40010c00 	.word	0x40010c00

08007de4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a1a      	ldr	r2, [pc, #104]	; (8007e5c <HAL_TIM_Base_MspInit+0x78>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d114      	bne.n	8007e20 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007df6:	4b1a      	ldr	r3, [pc, #104]	; (8007e60 <HAL_TIM_Base_MspInit+0x7c>)
 8007df8:	699b      	ldr	r3, [r3, #24]
 8007dfa:	4a19      	ldr	r2, [pc, #100]	; (8007e60 <HAL_TIM_Base_MspInit+0x7c>)
 8007dfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007e00:	6193      	str	r3, [r2, #24]
 8007e02:	4b17      	ldr	r3, [pc, #92]	; (8007e60 <HAL_TIM_Base_MspInit+0x7c>)
 8007e04:	699b      	ldr	r3, [r3, #24]
 8007e06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e0a:	60fb      	str	r3, [r7, #12]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8007e0e:	2200      	movs	r2, #0
 8007e10:	2100      	movs	r1, #0
 8007e12:	2019      	movs	r0, #25
 8007e14:	f7f9 fbf7 	bl	8001606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8007e18:	2019      	movs	r0, #25
 8007e1a:	f7f9 fc10 	bl	800163e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8007e1e:	e018      	b.n	8007e52 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a0f      	ldr	r2, [pc, #60]	; (8007e64 <HAL_TIM_Base_MspInit+0x80>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d113      	bne.n	8007e52 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007e2a:	4b0d      	ldr	r3, [pc, #52]	; (8007e60 <HAL_TIM_Base_MspInit+0x7c>)
 8007e2c:	69db      	ldr	r3, [r3, #28]
 8007e2e:	4a0c      	ldr	r2, [pc, #48]	; (8007e60 <HAL_TIM_Base_MspInit+0x7c>)
 8007e30:	f043 0304 	orr.w	r3, r3, #4
 8007e34:	61d3      	str	r3, [r2, #28]
 8007e36:	4b0a      	ldr	r3, [pc, #40]	; (8007e60 <HAL_TIM_Base_MspInit+0x7c>)
 8007e38:	69db      	ldr	r3, [r3, #28]
 8007e3a:	f003 0304 	and.w	r3, r3, #4
 8007e3e:	60bb      	str	r3, [r7, #8]
 8007e40:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8007e42:	2200      	movs	r2, #0
 8007e44:	2100      	movs	r1, #0
 8007e46:	201e      	movs	r0, #30
 8007e48:	f7f9 fbdd 	bl	8001606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8007e4c:	201e      	movs	r0, #30
 8007e4e:	f7f9 fbf6 	bl	800163e <HAL_NVIC_EnableIRQ>
}
 8007e52:	bf00      	nop
 8007e54:	3710      	adds	r7, #16
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	40012c00 	.word	0x40012c00
 8007e60:	40021000 	.word	0x40021000
 8007e64:	40000800 	.word	0x40000800

08007e68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b088      	sub	sp, #32
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e70:	f107 0310 	add.w	r3, r7, #16
 8007e74:	2200      	movs	r2, #0
 8007e76:	601a      	str	r2, [r3, #0]
 8007e78:	605a      	str	r2, [r3, #4]
 8007e7a:	609a      	str	r2, [r3, #8]
 8007e7c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a10      	ldr	r2, [pc, #64]	; (8007ec4 <HAL_TIM_MspPostInit+0x5c>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d118      	bne.n	8007eba <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e88:	4b0f      	ldr	r3, [pc, #60]	; (8007ec8 <HAL_TIM_MspPostInit+0x60>)
 8007e8a:	699b      	ldr	r3, [r3, #24]
 8007e8c:	4a0e      	ldr	r2, [pc, #56]	; (8007ec8 <HAL_TIM_MspPostInit+0x60>)
 8007e8e:	f043 0304 	orr.w	r3, r3, #4
 8007e92:	6193      	str	r3, [r2, #24]
 8007e94:	4b0c      	ldr	r3, [pc, #48]	; (8007ec8 <HAL_TIM_MspPostInit+0x60>)
 8007e96:	699b      	ldr	r3, [r3, #24]
 8007e98:	f003 0304 	and.w	r3, r3, #4
 8007e9c:	60fb      	str	r3, [r7, #12]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007ea0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ea4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ea6:	2302      	movs	r3, #2
 8007ea8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007eaa:	2302      	movs	r3, #2
 8007eac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007eae:	f107 0310 	add.w	r3, r7, #16
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	4805      	ldr	r0, [pc, #20]	; (8007ecc <HAL_TIM_MspPostInit+0x64>)
 8007eb6:	f7f9 fdcb 	bl	8001a50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8007eba:	bf00      	nop
 8007ebc:	3720      	adds	r7, #32
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	40012c00 	.word	0x40012c00
 8007ec8:	40021000 	.word	0x40021000
 8007ecc:	40010800 	.word	0x40010800

08007ed0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b088      	sub	sp, #32
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ed8:	f107 0310 	add.w	r3, r7, #16
 8007edc:	2200      	movs	r2, #0
 8007ede:	601a      	str	r2, [r3, #0]
 8007ee0:	605a      	str	r2, [r3, #4]
 8007ee2:	609a      	str	r2, [r3, #8]
 8007ee4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a3b      	ldr	r2, [pc, #236]	; (8007fd8 <HAL_UART_MspInit+0x108>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d16f      	bne.n	8007fd0 <HAL_UART_MspInit+0x100>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007ef0:	4b3a      	ldr	r3, [pc, #232]	; (8007fdc <HAL_UART_MspInit+0x10c>)
 8007ef2:	69db      	ldr	r3, [r3, #28]
 8007ef4:	4a39      	ldr	r2, [pc, #228]	; (8007fdc <HAL_UART_MspInit+0x10c>)
 8007ef6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007efa:	61d3      	str	r3, [r2, #28]
 8007efc:	4b37      	ldr	r3, [pc, #220]	; (8007fdc <HAL_UART_MspInit+0x10c>)
 8007efe:	69db      	ldr	r3, [r3, #28]
 8007f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f04:	60fb      	str	r3, [r7, #12]
 8007f06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007f08:	4b34      	ldr	r3, [pc, #208]	; (8007fdc <HAL_UART_MspInit+0x10c>)
 8007f0a:	699b      	ldr	r3, [r3, #24]
 8007f0c:	4a33      	ldr	r2, [pc, #204]	; (8007fdc <HAL_UART_MspInit+0x10c>)
 8007f0e:	f043 0304 	orr.w	r3, r3, #4
 8007f12:	6193      	str	r3, [r2, #24]
 8007f14:	4b31      	ldr	r3, [pc, #196]	; (8007fdc <HAL_UART_MspInit+0x10c>)
 8007f16:	699b      	ldr	r3, [r3, #24]
 8007f18:	f003 0304 	and.w	r3, r3, #4
 8007f1c:	60bb      	str	r3, [r7, #8]
 8007f1e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007f20:	2304      	movs	r3, #4
 8007f22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007f24:	2312      	movs	r3, #18
 8007f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007f28:	2303      	movs	r3, #3
 8007f2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007f2c:	f107 0310 	add.w	r3, r7, #16
 8007f30:	4619      	mov	r1, r3
 8007f32:	482b      	ldr	r0, [pc, #172]	; (8007fe0 <HAL_UART_MspInit+0x110>)
 8007f34:	f7f9 fd8c 	bl	8001a50 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8007f38:	4b2a      	ldr	r3, [pc, #168]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f3a:	4a2b      	ldr	r2, [pc, #172]	; (8007fe8 <HAL_UART_MspInit+0x118>)
 8007f3c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007f3e:	4b29      	ldr	r3, [pc, #164]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f40:	2210      	movs	r2, #16
 8007f42:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007f44:	4b27      	ldr	r3, [pc, #156]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f46:	2200      	movs	r2, #0
 8007f48:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007f4a:	4b26      	ldr	r3, [pc, #152]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f4c:	2280      	movs	r2, #128	; 0x80
 8007f4e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007f50:	4b24      	ldr	r3, [pc, #144]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f52:	2200      	movs	r2, #0
 8007f54:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007f56:	4b23      	ldr	r3, [pc, #140]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f58:	2200      	movs	r2, #0
 8007f5a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8007f5c:	4b21      	ldr	r3, [pc, #132]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f5e:	2200      	movs	r2, #0
 8007f60:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007f62:	4b20      	ldr	r3, [pc, #128]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f64:	2200      	movs	r2, #0
 8007f66:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8007f68:	481e      	ldr	r0, [pc, #120]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f6a:	f7f9 fb83 	bl	8001674 <HAL_DMA_Init>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d001      	beq.n	8007f78 <HAL_UART_MspInit+0xa8>
    {
      Error_Handler();
 8007f74:	f7ff f9e6 	bl	8007344 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	4a1a      	ldr	r2, [pc, #104]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f7c:	631a      	str	r2, [r3, #48]	; 0x30
 8007f7e:	4a19      	ldr	r2, [pc, #100]	; (8007fe4 <HAL_UART_MspInit+0x114>)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8007f84:	4b19      	ldr	r3, [pc, #100]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007f86:	4a1a      	ldr	r2, [pc, #104]	; (8007ff0 <HAL_UART_MspInit+0x120>)
 8007f88:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007f8a:	4b18      	ldr	r3, [pc, #96]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007f90:	4b16      	ldr	r3, [pc, #88]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007f92:	2200      	movs	r2, #0
 8007f94:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007f96:	4b15      	ldr	r3, [pc, #84]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007f98:	2280      	movs	r2, #128	; 0x80
 8007f9a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007f9c:	4b13      	ldr	r3, [pc, #76]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007fa2:	4b12      	ldr	r3, [pc, #72]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8007fa8:	4b10      	ldr	r3, [pc, #64]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007faa:	2200      	movs	r2, #0
 8007fac:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007fae:	4b0f      	ldr	r3, [pc, #60]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8007fb4:	480d      	ldr	r0, [pc, #52]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007fb6:	f7f9 fb5d 	bl	8001674 <HAL_DMA_Init>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d001      	beq.n	8007fc4 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 8007fc0:	f7ff f9c0 	bl	8007344 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	4a09      	ldr	r2, [pc, #36]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007fc8:	635a      	str	r2, [r3, #52]	; 0x34
 8007fca:	4a08      	ldr	r2, [pc, #32]	; (8007fec <HAL_UART_MspInit+0x11c>)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8007fd0:	bf00      	nop
 8007fd2:	3720      	adds	r7, #32
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}
 8007fd8:	40004400 	.word	0x40004400
 8007fdc:	40021000 	.word	0x40021000
 8007fe0:	40010800 	.word	0x40010800
 8007fe4:	200007ec 	.word	0x200007ec
 8007fe8:	40020080 	.word	0x40020080
 8007fec:	200006bc 	.word	0x200006bc
 8007ff0:	4002006c 	.word	0x4002006c

08007ff4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007ff8:	bf00      	nop
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bc80      	pop	{r7}
 8007ffe:	4770      	bx	lr

08008000 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008000:	b480      	push	{r7}
 8008002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008004:	e7fe      	b.n	8008004 <HardFault_Handler+0x4>

08008006 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008006:	b480      	push	{r7}
 8008008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800800a:	e7fe      	b.n	800800a <MemManage_Handler+0x4>

0800800c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800800c:	b480      	push	{r7}
 800800e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008010:	e7fe      	b.n	8008010 <BusFault_Handler+0x4>

08008012 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008012:	b480      	push	{r7}
 8008014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008016:	e7fe      	b.n	8008016 <UsageFault_Handler+0x4>

08008018 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008018:	b480      	push	{r7}
 800801a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800801c:	bf00      	nop
 800801e:	46bd      	mov	sp, r7
 8008020:	bc80      	pop	{r7}
 8008022:	4770      	bx	lr

08008024 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008024:	b480      	push	{r7}
 8008026:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008028:	bf00      	nop
 800802a:	46bd      	mov	sp, r7
 800802c:	bc80      	pop	{r7}
 800802e:	4770      	bx	lr

08008030 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008030:	b480      	push	{r7}
 8008032:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008034:	bf00      	nop
 8008036:	46bd      	mov	sp, r7
 8008038:	bc80      	pop	{r7}
 800803a:	4770      	bx	lr

0800803c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  timer1++;
 8008040:	4b04      	ldr	r3, [pc, #16]	; (8008054 <SysTick_Handler+0x18>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	3301      	adds	r3, #1
 8008046:	4a03      	ldr	r2, [pc, #12]	; (8008054 <SysTick_Handler+0x18>)
 8008048:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800804a:	f7f9 f9c5 	bl	80013d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800804e:	bf00      	nop
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	20000210 	.word	0x20000210

08008058 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800805c:	4802      	ldr	r0, [pc, #8]	; (8008068 <DMA1_Channel6_IRQHandler+0x10>)
 800805e:	f7f9 fbc3 	bl	80017e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8008062:	bf00      	nop
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	200006bc 	.word	0x200006bc

0800806c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8008070:	4802      	ldr	r0, [pc, #8]	; (800807c <DMA1_Channel7_IRQHandler+0x10>)
 8008072:	f7f9 fbb9 	bl	80017e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8008076:	bf00      	nop
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop
 800807c:	200007ec 	.word	0x200007ec

08008080 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8008084:	4802      	ldr	r0, [pc, #8]	; (8008090 <TIM1_UP_IRQHandler+0x10>)
 8008086:	f7fc fb28 	bl	80046da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800808a:	bf00      	nop
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	20000830 	.word	0x20000830

08008094 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8008098:	4802      	ldr	r0, [pc, #8]	; (80080a4 <TIM4_IRQHandler+0x10>)
 800809a:	f7fc fb1e 	bl	80046da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800809e:	bf00      	nop
 80080a0:	bd80      	pop	{r7, pc}
 80080a2:	bf00      	nop
 80080a4:	20000758 	.word	0x20000758

080080a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80080a8:	b480      	push	{r7}
 80080aa:	af00      	add	r7, sp, #0
	return 1;
 80080ac:	2301      	movs	r3, #1
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bc80      	pop	{r7}
 80080b4:	4770      	bx	lr

080080b6 <_kill>:

int _kill(int pid, int sig)
{
 80080b6:	b580      	push	{r7, lr}
 80080b8:	b082      	sub	sp, #8
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	6078      	str	r0, [r7, #4]
 80080be:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80080c0:	f000 f902 	bl	80082c8 <__errno>
 80080c4:	4603      	mov	r3, r0
 80080c6:	2216      	movs	r2, #22
 80080c8:	601a      	str	r2, [r3, #0]
	return -1;
 80080ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3708      	adds	r7, #8
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}

080080d6 <_exit>:

void _exit (int status)
{
 80080d6:	b580      	push	{r7, lr}
 80080d8:	b082      	sub	sp, #8
 80080da:	af00      	add	r7, sp, #0
 80080dc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80080de:	f04f 31ff 	mov.w	r1, #4294967295
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f7ff ffe7 	bl	80080b6 <_kill>
	while (1) {}		/* Make sure we hang here */
 80080e8:	e7fe      	b.n	80080e8 <_exit+0x12>

080080ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80080ea:	b580      	push	{r7, lr}
 80080ec:	b086      	sub	sp, #24
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	60f8      	str	r0, [r7, #12]
 80080f2:	60b9      	str	r1, [r7, #8]
 80080f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80080f6:	2300      	movs	r3, #0
 80080f8:	617b      	str	r3, [r7, #20]
 80080fa:	e00a      	b.n	8008112 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80080fc:	f3af 8000 	nop.w
 8008100:	4601      	mov	r1, r0
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	1c5a      	adds	r2, r3, #1
 8008106:	60ba      	str	r2, [r7, #8]
 8008108:	b2ca      	uxtb	r2, r1
 800810a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	3301      	adds	r3, #1
 8008110:	617b      	str	r3, [r7, #20]
 8008112:	697a      	ldr	r2, [r7, #20]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	429a      	cmp	r2, r3
 8008118:	dbf0      	blt.n	80080fc <_read+0x12>
	}

return len;
 800811a:	687b      	ldr	r3, [r7, #4]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3718      	adds	r7, #24
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}

08008124 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b086      	sub	sp, #24
 8008128:	af00      	add	r7, sp, #0
 800812a:	60f8      	str	r0, [r7, #12]
 800812c:	60b9      	str	r1, [r7, #8]
 800812e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008130:	2300      	movs	r3, #0
 8008132:	617b      	str	r3, [r7, #20]
 8008134:	e009      	b.n	800814a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	1c5a      	adds	r2, r3, #1
 800813a:	60ba      	str	r2, [r7, #8]
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	4618      	mov	r0, r3
 8008140:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	3301      	adds	r3, #1
 8008148:	617b      	str	r3, [r7, #20]
 800814a:	697a      	ldr	r2, [r7, #20]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	429a      	cmp	r2, r3
 8008150:	dbf1      	blt.n	8008136 <_write+0x12>
	}
	return len;
 8008152:	687b      	ldr	r3, [r7, #4]
}
 8008154:	4618      	mov	r0, r3
 8008156:	3718      	adds	r7, #24
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}

0800815c <_close>:

int _close(int file)
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
	return -1;
 8008164:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008168:	4618      	mov	r0, r3
 800816a:	370c      	adds	r7, #12
 800816c:	46bd      	mov	sp, r7
 800816e:	bc80      	pop	{r7}
 8008170:	4770      	bx	lr

08008172 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008172:	b480      	push	{r7}
 8008174:	b083      	sub	sp, #12
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
 800817a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008182:	605a      	str	r2, [r3, #4]
	return 0;
 8008184:	2300      	movs	r3, #0
}
 8008186:	4618      	mov	r0, r3
 8008188:	370c      	adds	r7, #12
 800818a:	46bd      	mov	sp, r7
 800818c:	bc80      	pop	{r7}
 800818e:	4770      	bx	lr

08008190 <_isatty>:

int _isatty(int file)
{
 8008190:	b480      	push	{r7}
 8008192:	b083      	sub	sp, #12
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
	return 1;
 8008198:	2301      	movs	r3, #1
}
 800819a:	4618      	mov	r0, r3
 800819c:	370c      	adds	r7, #12
 800819e:	46bd      	mov	sp, r7
 80081a0:	bc80      	pop	{r7}
 80081a2:	4770      	bx	lr

080081a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b085      	sub	sp, #20
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	607a      	str	r2, [r7, #4]
	return 0;
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3714      	adds	r7, #20
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bc80      	pop	{r7}
 80081ba:	4770      	bx	lr

080081bc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b084      	sub	sp, #16
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80081c4:	4b11      	ldr	r3, [pc, #68]	; (800820c <_sbrk+0x50>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d102      	bne.n	80081d2 <_sbrk+0x16>
		heap_end = &end;
 80081cc:	4b0f      	ldr	r3, [pc, #60]	; (800820c <_sbrk+0x50>)
 80081ce:	4a10      	ldr	r2, [pc, #64]	; (8008210 <_sbrk+0x54>)
 80081d0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80081d2:	4b0e      	ldr	r3, [pc, #56]	; (800820c <_sbrk+0x50>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80081d8:	4b0c      	ldr	r3, [pc, #48]	; (800820c <_sbrk+0x50>)
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4413      	add	r3, r2
 80081e0:	466a      	mov	r2, sp
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d907      	bls.n	80081f6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80081e6:	f000 f86f 	bl	80082c8 <__errno>
 80081ea:	4603      	mov	r3, r0
 80081ec:	220c      	movs	r2, #12
 80081ee:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80081f0:	f04f 33ff 	mov.w	r3, #4294967295
 80081f4:	e006      	b.n	8008204 <_sbrk+0x48>
	}

	heap_end += incr;
 80081f6:	4b05      	ldr	r3, [pc, #20]	; (800820c <_sbrk+0x50>)
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4413      	add	r3, r2
 80081fe:	4a03      	ldr	r2, [pc, #12]	; (800820c <_sbrk+0x50>)
 8008200:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008202:	68fb      	ldr	r3, [r7, #12]
}
 8008204:	4618      	mov	r0, r3
 8008206:	3710      	adds	r7, #16
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}
 800820c:	2000061c 	.word	0x2000061c
 8008210:	200008c0 	.word	0x200008c0

08008214 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8008214:	b480      	push	{r7}
 8008216:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8008218:	4b15      	ldr	r3, [pc, #84]	; (8008270 <SystemInit+0x5c>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a14      	ldr	r2, [pc, #80]	; (8008270 <SystemInit+0x5c>)
 800821e:	f043 0301 	orr.w	r3, r3, #1
 8008222:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8008224:	4b12      	ldr	r3, [pc, #72]	; (8008270 <SystemInit+0x5c>)
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	4911      	ldr	r1, [pc, #68]	; (8008270 <SystemInit+0x5c>)
 800822a:	4b12      	ldr	r3, [pc, #72]	; (8008274 <SystemInit+0x60>)
 800822c:	4013      	ands	r3, r2
 800822e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8008230:	4b0f      	ldr	r3, [pc, #60]	; (8008270 <SystemInit+0x5c>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a0e      	ldr	r2, [pc, #56]	; (8008270 <SystemInit+0x5c>)
 8008236:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800823a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800823e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008240:	4b0b      	ldr	r3, [pc, #44]	; (8008270 <SystemInit+0x5c>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a0a      	ldr	r2, [pc, #40]	; (8008270 <SystemInit+0x5c>)
 8008246:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800824a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800824c:	4b08      	ldr	r3, [pc, #32]	; (8008270 <SystemInit+0x5c>)
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	4a07      	ldr	r2, [pc, #28]	; (8008270 <SystemInit+0x5c>)
 8008252:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8008256:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8008258:	4b05      	ldr	r3, [pc, #20]	; (8008270 <SystemInit+0x5c>)
 800825a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800825e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8008260:	4b05      	ldr	r3, [pc, #20]	; (8008278 <SystemInit+0x64>)
 8008262:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008266:	609a      	str	r2, [r3, #8]
#endif 
}
 8008268:	bf00      	nop
 800826a:	46bd      	mov	sp, r7
 800826c:	bc80      	pop	{r7}
 800826e:	4770      	bx	lr
 8008270:	40021000 	.word	0x40021000
 8008274:	f8ff0000 	.word	0xf8ff0000
 8008278:	e000ed00 	.word	0xe000ed00

0800827c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800827c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800827e:	e003      	b.n	8008288 <LoopCopyDataInit>

08008280 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8008280:	4b0b      	ldr	r3, [pc, #44]	; (80082b0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8008282:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8008284:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8008286:	3104      	adds	r1, #4

08008288 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8008288:	480a      	ldr	r0, [pc, #40]	; (80082b4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800828a:	4b0b      	ldr	r3, [pc, #44]	; (80082b8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800828c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800828e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8008290:	d3f6      	bcc.n	8008280 <CopyDataInit>
  ldr r2, =_sbss
 8008292:	4a0a      	ldr	r2, [pc, #40]	; (80082bc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8008294:	e002      	b.n	800829c <LoopFillZerobss>

08008296 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8008296:	2300      	movs	r3, #0
  str r3, [r2], #4
 8008298:	f842 3b04 	str.w	r3, [r2], #4

0800829c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800829c:	4b08      	ldr	r3, [pc, #32]	; (80082c0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800829e:	429a      	cmp	r2, r3
  bcc FillZerobss
 80082a0:	d3f9      	bcc.n	8008296 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80082a2:	f7ff ffb7 	bl	8008214 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80082a6:	f000 f815 	bl	80082d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80082aa:	f7fe fc67 	bl	8006b7c <main>
  bx lr
 80082ae:	4770      	bx	lr
  ldr r3, =_sidata
 80082b0:	0800c9b4 	.word	0x0800c9b4
  ldr r0, =_sdata
 80082b4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80082b8:	200001f0 	.word	0x200001f0
  ldr r2, =_sbss
 80082bc:	200001f0 	.word	0x200001f0
  ldr r3, = _ebss
 80082c0:	200008c0 	.word	0x200008c0

080082c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80082c4:	e7fe      	b.n	80082c4 <ADC1_2_IRQHandler>
	...

080082c8 <__errno>:
 80082c8:	4b01      	ldr	r3, [pc, #4]	; (80082d0 <__errno+0x8>)
 80082ca:	6818      	ldr	r0, [r3, #0]
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	20000020 	.word	0x20000020

080082d4 <__libc_init_array>:
 80082d4:	b570      	push	{r4, r5, r6, lr}
 80082d6:	2600      	movs	r6, #0
 80082d8:	4d0c      	ldr	r5, [pc, #48]	; (800830c <__libc_init_array+0x38>)
 80082da:	4c0d      	ldr	r4, [pc, #52]	; (8008310 <__libc_init_array+0x3c>)
 80082dc:	1b64      	subs	r4, r4, r5
 80082de:	10a4      	asrs	r4, r4, #2
 80082e0:	42a6      	cmp	r6, r4
 80082e2:	d109      	bne.n	80082f8 <__libc_init_array+0x24>
 80082e4:	f002 febc 	bl	800b060 <_init>
 80082e8:	2600      	movs	r6, #0
 80082ea:	4d0a      	ldr	r5, [pc, #40]	; (8008314 <__libc_init_array+0x40>)
 80082ec:	4c0a      	ldr	r4, [pc, #40]	; (8008318 <__libc_init_array+0x44>)
 80082ee:	1b64      	subs	r4, r4, r5
 80082f0:	10a4      	asrs	r4, r4, #2
 80082f2:	42a6      	cmp	r6, r4
 80082f4:	d105      	bne.n	8008302 <__libc_init_array+0x2e>
 80082f6:	bd70      	pop	{r4, r5, r6, pc}
 80082f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80082fc:	4798      	blx	r3
 80082fe:	3601      	adds	r6, #1
 8008300:	e7ee      	b.n	80082e0 <__libc_init_array+0xc>
 8008302:	f855 3b04 	ldr.w	r3, [r5], #4
 8008306:	4798      	blx	r3
 8008308:	3601      	adds	r6, #1
 800830a:	e7f2      	b.n	80082f2 <__libc_init_array+0x1e>
 800830c:	0800c9ac 	.word	0x0800c9ac
 8008310:	0800c9ac 	.word	0x0800c9ac
 8008314:	0800c9ac 	.word	0x0800c9ac
 8008318:	0800c9b0 	.word	0x0800c9b0

0800831c <memcpy>:
 800831c:	440a      	add	r2, r1
 800831e:	4291      	cmp	r1, r2
 8008320:	f100 33ff 	add.w	r3, r0, #4294967295
 8008324:	d100      	bne.n	8008328 <memcpy+0xc>
 8008326:	4770      	bx	lr
 8008328:	b510      	push	{r4, lr}
 800832a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800832e:	4291      	cmp	r1, r2
 8008330:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008334:	d1f9      	bne.n	800832a <memcpy+0xe>
 8008336:	bd10      	pop	{r4, pc}

08008338 <memset>:
 8008338:	4603      	mov	r3, r0
 800833a:	4402      	add	r2, r0
 800833c:	4293      	cmp	r3, r2
 800833e:	d100      	bne.n	8008342 <memset+0xa>
 8008340:	4770      	bx	lr
 8008342:	f803 1b01 	strb.w	r1, [r3], #1
 8008346:	e7f9      	b.n	800833c <memset+0x4>

08008348 <__cvt>:
 8008348:	2b00      	cmp	r3, #0
 800834a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800834e:	461f      	mov	r7, r3
 8008350:	bfbb      	ittet	lt
 8008352:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8008356:	461f      	movlt	r7, r3
 8008358:	2300      	movge	r3, #0
 800835a:	232d      	movlt	r3, #45	; 0x2d
 800835c:	b088      	sub	sp, #32
 800835e:	4614      	mov	r4, r2
 8008360:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008362:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008364:	7013      	strb	r3, [r2, #0]
 8008366:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008368:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800836c:	f023 0820 	bic.w	r8, r3, #32
 8008370:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008374:	d005      	beq.n	8008382 <__cvt+0x3a>
 8008376:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800837a:	d100      	bne.n	800837e <__cvt+0x36>
 800837c:	3501      	adds	r5, #1
 800837e:	2302      	movs	r3, #2
 8008380:	e000      	b.n	8008384 <__cvt+0x3c>
 8008382:	2303      	movs	r3, #3
 8008384:	aa07      	add	r2, sp, #28
 8008386:	9204      	str	r2, [sp, #16]
 8008388:	aa06      	add	r2, sp, #24
 800838a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800838e:	e9cd 3500 	strd	r3, r5, [sp]
 8008392:	4622      	mov	r2, r4
 8008394:	463b      	mov	r3, r7
 8008396:	f000 fce7 	bl	8008d68 <_dtoa_r>
 800839a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800839e:	4606      	mov	r6, r0
 80083a0:	d102      	bne.n	80083a8 <__cvt+0x60>
 80083a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80083a4:	07db      	lsls	r3, r3, #31
 80083a6:	d522      	bpl.n	80083ee <__cvt+0xa6>
 80083a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80083ac:	eb06 0905 	add.w	r9, r6, r5
 80083b0:	d110      	bne.n	80083d4 <__cvt+0x8c>
 80083b2:	7833      	ldrb	r3, [r6, #0]
 80083b4:	2b30      	cmp	r3, #48	; 0x30
 80083b6:	d10a      	bne.n	80083ce <__cvt+0x86>
 80083b8:	2200      	movs	r2, #0
 80083ba:	2300      	movs	r3, #0
 80083bc:	4620      	mov	r0, r4
 80083be:	4639      	mov	r1, r7
 80083c0:	f7f8 faf2 	bl	80009a8 <__aeabi_dcmpeq>
 80083c4:	b918      	cbnz	r0, 80083ce <__cvt+0x86>
 80083c6:	f1c5 0501 	rsb	r5, r5, #1
 80083ca:	f8ca 5000 	str.w	r5, [sl]
 80083ce:	f8da 3000 	ldr.w	r3, [sl]
 80083d2:	4499      	add	r9, r3
 80083d4:	2200      	movs	r2, #0
 80083d6:	2300      	movs	r3, #0
 80083d8:	4620      	mov	r0, r4
 80083da:	4639      	mov	r1, r7
 80083dc:	f7f8 fae4 	bl	80009a8 <__aeabi_dcmpeq>
 80083e0:	b108      	cbz	r0, 80083e6 <__cvt+0x9e>
 80083e2:	f8cd 901c 	str.w	r9, [sp, #28]
 80083e6:	2230      	movs	r2, #48	; 0x30
 80083e8:	9b07      	ldr	r3, [sp, #28]
 80083ea:	454b      	cmp	r3, r9
 80083ec:	d307      	bcc.n	80083fe <__cvt+0xb6>
 80083ee:	4630      	mov	r0, r6
 80083f0:	9b07      	ldr	r3, [sp, #28]
 80083f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80083f4:	1b9b      	subs	r3, r3, r6
 80083f6:	6013      	str	r3, [r2, #0]
 80083f8:	b008      	add	sp, #32
 80083fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fe:	1c59      	adds	r1, r3, #1
 8008400:	9107      	str	r1, [sp, #28]
 8008402:	701a      	strb	r2, [r3, #0]
 8008404:	e7f0      	b.n	80083e8 <__cvt+0xa0>

08008406 <__exponent>:
 8008406:	4603      	mov	r3, r0
 8008408:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800840a:	2900      	cmp	r1, #0
 800840c:	f803 2b02 	strb.w	r2, [r3], #2
 8008410:	bfb6      	itet	lt
 8008412:	222d      	movlt	r2, #45	; 0x2d
 8008414:	222b      	movge	r2, #43	; 0x2b
 8008416:	4249      	neglt	r1, r1
 8008418:	2909      	cmp	r1, #9
 800841a:	7042      	strb	r2, [r0, #1]
 800841c:	dd2b      	ble.n	8008476 <__exponent+0x70>
 800841e:	f10d 0407 	add.w	r4, sp, #7
 8008422:	46a4      	mov	ip, r4
 8008424:	270a      	movs	r7, #10
 8008426:	fb91 f6f7 	sdiv	r6, r1, r7
 800842a:	460a      	mov	r2, r1
 800842c:	46a6      	mov	lr, r4
 800842e:	fb07 1516 	mls	r5, r7, r6, r1
 8008432:	2a63      	cmp	r2, #99	; 0x63
 8008434:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8008438:	4631      	mov	r1, r6
 800843a:	f104 34ff 	add.w	r4, r4, #4294967295
 800843e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008442:	dcf0      	bgt.n	8008426 <__exponent+0x20>
 8008444:	3130      	adds	r1, #48	; 0x30
 8008446:	f1ae 0502 	sub.w	r5, lr, #2
 800844a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800844e:	4629      	mov	r1, r5
 8008450:	1c44      	adds	r4, r0, #1
 8008452:	4561      	cmp	r1, ip
 8008454:	d30a      	bcc.n	800846c <__exponent+0x66>
 8008456:	f10d 0209 	add.w	r2, sp, #9
 800845a:	eba2 020e 	sub.w	r2, r2, lr
 800845e:	4565      	cmp	r5, ip
 8008460:	bf88      	it	hi
 8008462:	2200      	movhi	r2, #0
 8008464:	4413      	add	r3, r2
 8008466:	1a18      	subs	r0, r3, r0
 8008468:	b003      	add	sp, #12
 800846a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800846c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008470:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008474:	e7ed      	b.n	8008452 <__exponent+0x4c>
 8008476:	2330      	movs	r3, #48	; 0x30
 8008478:	3130      	adds	r1, #48	; 0x30
 800847a:	7083      	strb	r3, [r0, #2]
 800847c:	70c1      	strb	r1, [r0, #3]
 800847e:	1d03      	adds	r3, r0, #4
 8008480:	e7f1      	b.n	8008466 <__exponent+0x60>
	...

08008484 <_printf_float>:
 8008484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008488:	b091      	sub	sp, #68	; 0x44
 800848a:	460c      	mov	r4, r1
 800848c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008490:	4616      	mov	r6, r2
 8008492:	461f      	mov	r7, r3
 8008494:	4605      	mov	r5, r0
 8008496:	f001 fa55 	bl	8009944 <_localeconv_r>
 800849a:	6803      	ldr	r3, [r0, #0]
 800849c:	4618      	mov	r0, r3
 800849e:	9309      	str	r3, [sp, #36]	; 0x24
 80084a0:	f7f7 fe56 	bl	8000150 <strlen>
 80084a4:	2300      	movs	r3, #0
 80084a6:	930e      	str	r3, [sp, #56]	; 0x38
 80084a8:	f8d8 3000 	ldr.w	r3, [r8]
 80084ac:	900a      	str	r0, [sp, #40]	; 0x28
 80084ae:	3307      	adds	r3, #7
 80084b0:	f023 0307 	bic.w	r3, r3, #7
 80084b4:	f103 0208 	add.w	r2, r3, #8
 80084b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80084bc:	f8d4 b000 	ldr.w	fp, [r4]
 80084c0:	f8c8 2000 	str.w	r2, [r8]
 80084c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084c8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80084cc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80084d0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80084d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80084d6:	f04f 32ff 	mov.w	r2, #4294967295
 80084da:	4640      	mov	r0, r8
 80084dc:	4b9c      	ldr	r3, [pc, #624]	; (8008750 <_printf_float+0x2cc>)
 80084de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80084e0:	f7f8 fa94 	bl	8000a0c <__aeabi_dcmpun>
 80084e4:	bb70      	cbnz	r0, 8008544 <_printf_float+0xc0>
 80084e6:	f04f 32ff 	mov.w	r2, #4294967295
 80084ea:	4640      	mov	r0, r8
 80084ec:	4b98      	ldr	r3, [pc, #608]	; (8008750 <_printf_float+0x2cc>)
 80084ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80084f0:	f7f8 fa6e 	bl	80009d0 <__aeabi_dcmple>
 80084f4:	bb30      	cbnz	r0, 8008544 <_printf_float+0xc0>
 80084f6:	2200      	movs	r2, #0
 80084f8:	2300      	movs	r3, #0
 80084fa:	4640      	mov	r0, r8
 80084fc:	4651      	mov	r1, sl
 80084fe:	f7f8 fa5d 	bl	80009bc <__aeabi_dcmplt>
 8008502:	b110      	cbz	r0, 800850a <_printf_float+0x86>
 8008504:	232d      	movs	r3, #45	; 0x2d
 8008506:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800850a:	4b92      	ldr	r3, [pc, #584]	; (8008754 <_printf_float+0x2d0>)
 800850c:	4892      	ldr	r0, [pc, #584]	; (8008758 <_printf_float+0x2d4>)
 800850e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008512:	bf94      	ite	ls
 8008514:	4698      	movls	r8, r3
 8008516:	4680      	movhi	r8, r0
 8008518:	2303      	movs	r3, #3
 800851a:	f04f 0a00 	mov.w	sl, #0
 800851e:	6123      	str	r3, [r4, #16]
 8008520:	f02b 0304 	bic.w	r3, fp, #4
 8008524:	6023      	str	r3, [r4, #0]
 8008526:	4633      	mov	r3, r6
 8008528:	4621      	mov	r1, r4
 800852a:	4628      	mov	r0, r5
 800852c:	9700      	str	r7, [sp, #0]
 800852e:	aa0f      	add	r2, sp, #60	; 0x3c
 8008530:	f000 f9d4 	bl	80088dc <_printf_common>
 8008534:	3001      	adds	r0, #1
 8008536:	f040 8090 	bne.w	800865a <_printf_float+0x1d6>
 800853a:	f04f 30ff 	mov.w	r0, #4294967295
 800853e:	b011      	add	sp, #68	; 0x44
 8008540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008544:	4642      	mov	r2, r8
 8008546:	4653      	mov	r3, sl
 8008548:	4640      	mov	r0, r8
 800854a:	4651      	mov	r1, sl
 800854c:	f7f8 fa5e 	bl	8000a0c <__aeabi_dcmpun>
 8008550:	b148      	cbz	r0, 8008566 <_printf_float+0xe2>
 8008552:	f1ba 0f00 	cmp.w	sl, #0
 8008556:	bfb8      	it	lt
 8008558:	232d      	movlt	r3, #45	; 0x2d
 800855a:	4880      	ldr	r0, [pc, #512]	; (800875c <_printf_float+0x2d8>)
 800855c:	bfb8      	it	lt
 800855e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008562:	4b7f      	ldr	r3, [pc, #508]	; (8008760 <_printf_float+0x2dc>)
 8008564:	e7d3      	b.n	800850e <_printf_float+0x8a>
 8008566:	6863      	ldr	r3, [r4, #4]
 8008568:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800856c:	1c5a      	adds	r2, r3, #1
 800856e:	d142      	bne.n	80085f6 <_printf_float+0x172>
 8008570:	2306      	movs	r3, #6
 8008572:	6063      	str	r3, [r4, #4]
 8008574:	2200      	movs	r2, #0
 8008576:	9206      	str	r2, [sp, #24]
 8008578:	aa0e      	add	r2, sp, #56	; 0x38
 800857a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800857e:	aa0d      	add	r2, sp, #52	; 0x34
 8008580:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8008584:	9203      	str	r2, [sp, #12]
 8008586:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800858a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800858e:	6023      	str	r3, [r4, #0]
 8008590:	6863      	ldr	r3, [r4, #4]
 8008592:	4642      	mov	r2, r8
 8008594:	9300      	str	r3, [sp, #0]
 8008596:	4628      	mov	r0, r5
 8008598:	4653      	mov	r3, sl
 800859a:	910b      	str	r1, [sp, #44]	; 0x2c
 800859c:	f7ff fed4 	bl	8008348 <__cvt>
 80085a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80085a2:	4680      	mov	r8, r0
 80085a4:	2947      	cmp	r1, #71	; 0x47
 80085a6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80085a8:	d108      	bne.n	80085bc <_printf_float+0x138>
 80085aa:	1cc8      	adds	r0, r1, #3
 80085ac:	db02      	blt.n	80085b4 <_printf_float+0x130>
 80085ae:	6863      	ldr	r3, [r4, #4]
 80085b0:	4299      	cmp	r1, r3
 80085b2:	dd40      	ble.n	8008636 <_printf_float+0x1b2>
 80085b4:	f1a9 0902 	sub.w	r9, r9, #2
 80085b8:	fa5f f989 	uxtb.w	r9, r9
 80085bc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80085c0:	d81f      	bhi.n	8008602 <_printf_float+0x17e>
 80085c2:	464a      	mov	r2, r9
 80085c4:	3901      	subs	r1, #1
 80085c6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80085ca:	910d      	str	r1, [sp, #52]	; 0x34
 80085cc:	f7ff ff1b 	bl	8008406 <__exponent>
 80085d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80085d2:	4682      	mov	sl, r0
 80085d4:	1813      	adds	r3, r2, r0
 80085d6:	2a01      	cmp	r2, #1
 80085d8:	6123      	str	r3, [r4, #16]
 80085da:	dc02      	bgt.n	80085e2 <_printf_float+0x15e>
 80085dc:	6822      	ldr	r2, [r4, #0]
 80085de:	07d2      	lsls	r2, r2, #31
 80085e0:	d501      	bpl.n	80085e6 <_printf_float+0x162>
 80085e2:	3301      	adds	r3, #1
 80085e4:	6123      	str	r3, [r4, #16]
 80085e6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d09b      	beq.n	8008526 <_printf_float+0xa2>
 80085ee:	232d      	movs	r3, #45	; 0x2d
 80085f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085f4:	e797      	b.n	8008526 <_printf_float+0xa2>
 80085f6:	2947      	cmp	r1, #71	; 0x47
 80085f8:	d1bc      	bne.n	8008574 <_printf_float+0xf0>
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d1ba      	bne.n	8008574 <_printf_float+0xf0>
 80085fe:	2301      	movs	r3, #1
 8008600:	e7b7      	b.n	8008572 <_printf_float+0xee>
 8008602:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008606:	d118      	bne.n	800863a <_printf_float+0x1b6>
 8008608:	2900      	cmp	r1, #0
 800860a:	6863      	ldr	r3, [r4, #4]
 800860c:	dd0b      	ble.n	8008626 <_printf_float+0x1a2>
 800860e:	6121      	str	r1, [r4, #16]
 8008610:	b913      	cbnz	r3, 8008618 <_printf_float+0x194>
 8008612:	6822      	ldr	r2, [r4, #0]
 8008614:	07d0      	lsls	r0, r2, #31
 8008616:	d502      	bpl.n	800861e <_printf_float+0x19a>
 8008618:	3301      	adds	r3, #1
 800861a:	440b      	add	r3, r1
 800861c:	6123      	str	r3, [r4, #16]
 800861e:	f04f 0a00 	mov.w	sl, #0
 8008622:	65a1      	str	r1, [r4, #88]	; 0x58
 8008624:	e7df      	b.n	80085e6 <_printf_float+0x162>
 8008626:	b913      	cbnz	r3, 800862e <_printf_float+0x1aa>
 8008628:	6822      	ldr	r2, [r4, #0]
 800862a:	07d2      	lsls	r2, r2, #31
 800862c:	d501      	bpl.n	8008632 <_printf_float+0x1ae>
 800862e:	3302      	adds	r3, #2
 8008630:	e7f4      	b.n	800861c <_printf_float+0x198>
 8008632:	2301      	movs	r3, #1
 8008634:	e7f2      	b.n	800861c <_printf_float+0x198>
 8008636:	f04f 0967 	mov.w	r9, #103	; 0x67
 800863a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800863c:	4299      	cmp	r1, r3
 800863e:	db05      	blt.n	800864c <_printf_float+0x1c8>
 8008640:	6823      	ldr	r3, [r4, #0]
 8008642:	6121      	str	r1, [r4, #16]
 8008644:	07d8      	lsls	r0, r3, #31
 8008646:	d5ea      	bpl.n	800861e <_printf_float+0x19a>
 8008648:	1c4b      	adds	r3, r1, #1
 800864a:	e7e7      	b.n	800861c <_printf_float+0x198>
 800864c:	2900      	cmp	r1, #0
 800864e:	bfcc      	ite	gt
 8008650:	2201      	movgt	r2, #1
 8008652:	f1c1 0202 	rsble	r2, r1, #2
 8008656:	4413      	add	r3, r2
 8008658:	e7e0      	b.n	800861c <_printf_float+0x198>
 800865a:	6823      	ldr	r3, [r4, #0]
 800865c:	055a      	lsls	r2, r3, #21
 800865e:	d407      	bmi.n	8008670 <_printf_float+0x1ec>
 8008660:	6923      	ldr	r3, [r4, #16]
 8008662:	4642      	mov	r2, r8
 8008664:	4631      	mov	r1, r6
 8008666:	4628      	mov	r0, r5
 8008668:	47b8      	blx	r7
 800866a:	3001      	adds	r0, #1
 800866c:	d12b      	bne.n	80086c6 <_printf_float+0x242>
 800866e:	e764      	b.n	800853a <_printf_float+0xb6>
 8008670:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008674:	f240 80dd 	bls.w	8008832 <_printf_float+0x3ae>
 8008678:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800867c:	2200      	movs	r2, #0
 800867e:	2300      	movs	r3, #0
 8008680:	f7f8 f992 	bl	80009a8 <__aeabi_dcmpeq>
 8008684:	2800      	cmp	r0, #0
 8008686:	d033      	beq.n	80086f0 <_printf_float+0x26c>
 8008688:	2301      	movs	r3, #1
 800868a:	4631      	mov	r1, r6
 800868c:	4628      	mov	r0, r5
 800868e:	4a35      	ldr	r2, [pc, #212]	; (8008764 <_printf_float+0x2e0>)
 8008690:	47b8      	blx	r7
 8008692:	3001      	adds	r0, #1
 8008694:	f43f af51 	beq.w	800853a <_printf_float+0xb6>
 8008698:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800869c:	429a      	cmp	r2, r3
 800869e:	db02      	blt.n	80086a6 <_printf_float+0x222>
 80086a0:	6823      	ldr	r3, [r4, #0]
 80086a2:	07d8      	lsls	r0, r3, #31
 80086a4:	d50f      	bpl.n	80086c6 <_printf_float+0x242>
 80086a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086aa:	4631      	mov	r1, r6
 80086ac:	4628      	mov	r0, r5
 80086ae:	47b8      	blx	r7
 80086b0:	3001      	adds	r0, #1
 80086b2:	f43f af42 	beq.w	800853a <_printf_float+0xb6>
 80086b6:	f04f 0800 	mov.w	r8, #0
 80086ba:	f104 091a 	add.w	r9, r4, #26
 80086be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086c0:	3b01      	subs	r3, #1
 80086c2:	4543      	cmp	r3, r8
 80086c4:	dc09      	bgt.n	80086da <_printf_float+0x256>
 80086c6:	6823      	ldr	r3, [r4, #0]
 80086c8:	079b      	lsls	r3, r3, #30
 80086ca:	f100 8102 	bmi.w	80088d2 <_printf_float+0x44e>
 80086ce:	68e0      	ldr	r0, [r4, #12]
 80086d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086d2:	4298      	cmp	r0, r3
 80086d4:	bfb8      	it	lt
 80086d6:	4618      	movlt	r0, r3
 80086d8:	e731      	b.n	800853e <_printf_float+0xba>
 80086da:	2301      	movs	r3, #1
 80086dc:	464a      	mov	r2, r9
 80086de:	4631      	mov	r1, r6
 80086e0:	4628      	mov	r0, r5
 80086e2:	47b8      	blx	r7
 80086e4:	3001      	adds	r0, #1
 80086e6:	f43f af28 	beq.w	800853a <_printf_float+0xb6>
 80086ea:	f108 0801 	add.w	r8, r8, #1
 80086ee:	e7e6      	b.n	80086be <_printf_float+0x23a>
 80086f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	dc38      	bgt.n	8008768 <_printf_float+0x2e4>
 80086f6:	2301      	movs	r3, #1
 80086f8:	4631      	mov	r1, r6
 80086fa:	4628      	mov	r0, r5
 80086fc:	4a19      	ldr	r2, [pc, #100]	; (8008764 <_printf_float+0x2e0>)
 80086fe:	47b8      	blx	r7
 8008700:	3001      	adds	r0, #1
 8008702:	f43f af1a 	beq.w	800853a <_printf_float+0xb6>
 8008706:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800870a:	4313      	orrs	r3, r2
 800870c:	d102      	bne.n	8008714 <_printf_float+0x290>
 800870e:	6823      	ldr	r3, [r4, #0]
 8008710:	07d9      	lsls	r1, r3, #31
 8008712:	d5d8      	bpl.n	80086c6 <_printf_float+0x242>
 8008714:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008718:	4631      	mov	r1, r6
 800871a:	4628      	mov	r0, r5
 800871c:	47b8      	blx	r7
 800871e:	3001      	adds	r0, #1
 8008720:	f43f af0b 	beq.w	800853a <_printf_float+0xb6>
 8008724:	f04f 0900 	mov.w	r9, #0
 8008728:	f104 0a1a 	add.w	sl, r4, #26
 800872c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800872e:	425b      	negs	r3, r3
 8008730:	454b      	cmp	r3, r9
 8008732:	dc01      	bgt.n	8008738 <_printf_float+0x2b4>
 8008734:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008736:	e794      	b.n	8008662 <_printf_float+0x1de>
 8008738:	2301      	movs	r3, #1
 800873a:	4652      	mov	r2, sl
 800873c:	4631      	mov	r1, r6
 800873e:	4628      	mov	r0, r5
 8008740:	47b8      	blx	r7
 8008742:	3001      	adds	r0, #1
 8008744:	f43f aef9 	beq.w	800853a <_printf_float+0xb6>
 8008748:	f109 0901 	add.w	r9, r9, #1
 800874c:	e7ee      	b.n	800872c <_printf_float+0x2a8>
 800874e:	bf00      	nop
 8008750:	7fefffff 	.word	0x7fefffff
 8008754:	0800c5c4 	.word	0x0800c5c4
 8008758:	0800c5c8 	.word	0x0800c5c8
 800875c:	0800c5d0 	.word	0x0800c5d0
 8008760:	0800c5cc 	.word	0x0800c5cc
 8008764:	0800c5d4 	.word	0x0800c5d4
 8008768:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800876a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800876c:	429a      	cmp	r2, r3
 800876e:	bfa8      	it	ge
 8008770:	461a      	movge	r2, r3
 8008772:	2a00      	cmp	r2, #0
 8008774:	4691      	mov	r9, r2
 8008776:	dc37      	bgt.n	80087e8 <_printf_float+0x364>
 8008778:	f04f 0b00 	mov.w	fp, #0
 800877c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008780:	f104 021a 	add.w	r2, r4, #26
 8008784:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008788:	ebaa 0309 	sub.w	r3, sl, r9
 800878c:	455b      	cmp	r3, fp
 800878e:	dc33      	bgt.n	80087f8 <_printf_float+0x374>
 8008790:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008794:	429a      	cmp	r2, r3
 8008796:	db3b      	blt.n	8008810 <_printf_float+0x38c>
 8008798:	6823      	ldr	r3, [r4, #0]
 800879a:	07da      	lsls	r2, r3, #31
 800879c:	d438      	bmi.n	8008810 <_printf_float+0x38c>
 800879e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80087a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80087a2:	eba2 030a 	sub.w	r3, r2, sl
 80087a6:	eba2 0901 	sub.w	r9, r2, r1
 80087aa:	4599      	cmp	r9, r3
 80087ac:	bfa8      	it	ge
 80087ae:	4699      	movge	r9, r3
 80087b0:	f1b9 0f00 	cmp.w	r9, #0
 80087b4:	dc34      	bgt.n	8008820 <_printf_float+0x39c>
 80087b6:	f04f 0800 	mov.w	r8, #0
 80087ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087be:	f104 0a1a 	add.w	sl, r4, #26
 80087c2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80087c6:	1a9b      	subs	r3, r3, r2
 80087c8:	eba3 0309 	sub.w	r3, r3, r9
 80087cc:	4543      	cmp	r3, r8
 80087ce:	f77f af7a 	ble.w	80086c6 <_printf_float+0x242>
 80087d2:	2301      	movs	r3, #1
 80087d4:	4652      	mov	r2, sl
 80087d6:	4631      	mov	r1, r6
 80087d8:	4628      	mov	r0, r5
 80087da:	47b8      	blx	r7
 80087dc:	3001      	adds	r0, #1
 80087de:	f43f aeac 	beq.w	800853a <_printf_float+0xb6>
 80087e2:	f108 0801 	add.w	r8, r8, #1
 80087e6:	e7ec      	b.n	80087c2 <_printf_float+0x33e>
 80087e8:	4613      	mov	r3, r2
 80087ea:	4631      	mov	r1, r6
 80087ec:	4642      	mov	r2, r8
 80087ee:	4628      	mov	r0, r5
 80087f0:	47b8      	blx	r7
 80087f2:	3001      	adds	r0, #1
 80087f4:	d1c0      	bne.n	8008778 <_printf_float+0x2f4>
 80087f6:	e6a0      	b.n	800853a <_printf_float+0xb6>
 80087f8:	2301      	movs	r3, #1
 80087fa:	4631      	mov	r1, r6
 80087fc:	4628      	mov	r0, r5
 80087fe:	920b      	str	r2, [sp, #44]	; 0x2c
 8008800:	47b8      	blx	r7
 8008802:	3001      	adds	r0, #1
 8008804:	f43f ae99 	beq.w	800853a <_printf_float+0xb6>
 8008808:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800880a:	f10b 0b01 	add.w	fp, fp, #1
 800880e:	e7b9      	b.n	8008784 <_printf_float+0x300>
 8008810:	4631      	mov	r1, r6
 8008812:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008816:	4628      	mov	r0, r5
 8008818:	47b8      	blx	r7
 800881a:	3001      	adds	r0, #1
 800881c:	d1bf      	bne.n	800879e <_printf_float+0x31a>
 800881e:	e68c      	b.n	800853a <_printf_float+0xb6>
 8008820:	464b      	mov	r3, r9
 8008822:	4631      	mov	r1, r6
 8008824:	4628      	mov	r0, r5
 8008826:	eb08 020a 	add.w	r2, r8, sl
 800882a:	47b8      	blx	r7
 800882c:	3001      	adds	r0, #1
 800882e:	d1c2      	bne.n	80087b6 <_printf_float+0x332>
 8008830:	e683      	b.n	800853a <_printf_float+0xb6>
 8008832:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008834:	2a01      	cmp	r2, #1
 8008836:	dc01      	bgt.n	800883c <_printf_float+0x3b8>
 8008838:	07db      	lsls	r3, r3, #31
 800883a:	d537      	bpl.n	80088ac <_printf_float+0x428>
 800883c:	2301      	movs	r3, #1
 800883e:	4642      	mov	r2, r8
 8008840:	4631      	mov	r1, r6
 8008842:	4628      	mov	r0, r5
 8008844:	47b8      	blx	r7
 8008846:	3001      	adds	r0, #1
 8008848:	f43f ae77 	beq.w	800853a <_printf_float+0xb6>
 800884c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008850:	4631      	mov	r1, r6
 8008852:	4628      	mov	r0, r5
 8008854:	47b8      	blx	r7
 8008856:	3001      	adds	r0, #1
 8008858:	f43f ae6f 	beq.w	800853a <_printf_float+0xb6>
 800885c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008860:	2200      	movs	r2, #0
 8008862:	2300      	movs	r3, #0
 8008864:	f7f8 f8a0 	bl	80009a8 <__aeabi_dcmpeq>
 8008868:	b9d8      	cbnz	r0, 80088a2 <_printf_float+0x41e>
 800886a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800886c:	f108 0201 	add.w	r2, r8, #1
 8008870:	3b01      	subs	r3, #1
 8008872:	4631      	mov	r1, r6
 8008874:	4628      	mov	r0, r5
 8008876:	47b8      	blx	r7
 8008878:	3001      	adds	r0, #1
 800887a:	d10e      	bne.n	800889a <_printf_float+0x416>
 800887c:	e65d      	b.n	800853a <_printf_float+0xb6>
 800887e:	2301      	movs	r3, #1
 8008880:	464a      	mov	r2, r9
 8008882:	4631      	mov	r1, r6
 8008884:	4628      	mov	r0, r5
 8008886:	47b8      	blx	r7
 8008888:	3001      	adds	r0, #1
 800888a:	f43f ae56 	beq.w	800853a <_printf_float+0xb6>
 800888e:	f108 0801 	add.w	r8, r8, #1
 8008892:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008894:	3b01      	subs	r3, #1
 8008896:	4543      	cmp	r3, r8
 8008898:	dcf1      	bgt.n	800887e <_printf_float+0x3fa>
 800889a:	4653      	mov	r3, sl
 800889c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80088a0:	e6e0      	b.n	8008664 <_printf_float+0x1e0>
 80088a2:	f04f 0800 	mov.w	r8, #0
 80088a6:	f104 091a 	add.w	r9, r4, #26
 80088aa:	e7f2      	b.n	8008892 <_printf_float+0x40e>
 80088ac:	2301      	movs	r3, #1
 80088ae:	4642      	mov	r2, r8
 80088b0:	e7df      	b.n	8008872 <_printf_float+0x3ee>
 80088b2:	2301      	movs	r3, #1
 80088b4:	464a      	mov	r2, r9
 80088b6:	4631      	mov	r1, r6
 80088b8:	4628      	mov	r0, r5
 80088ba:	47b8      	blx	r7
 80088bc:	3001      	adds	r0, #1
 80088be:	f43f ae3c 	beq.w	800853a <_printf_float+0xb6>
 80088c2:	f108 0801 	add.w	r8, r8, #1
 80088c6:	68e3      	ldr	r3, [r4, #12]
 80088c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80088ca:	1a5b      	subs	r3, r3, r1
 80088cc:	4543      	cmp	r3, r8
 80088ce:	dcf0      	bgt.n	80088b2 <_printf_float+0x42e>
 80088d0:	e6fd      	b.n	80086ce <_printf_float+0x24a>
 80088d2:	f04f 0800 	mov.w	r8, #0
 80088d6:	f104 0919 	add.w	r9, r4, #25
 80088da:	e7f4      	b.n	80088c6 <_printf_float+0x442>

080088dc <_printf_common>:
 80088dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088e0:	4616      	mov	r6, r2
 80088e2:	4699      	mov	r9, r3
 80088e4:	688a      	ldr	r2, [r1, #8]
 80088e6:	690b      	ldr	r3, [r1, #16]
 80088e8:	4607      	mov	r7, r0
 80088ea:	4293      	cmp	r3, r2
 80088ec:	bfb8      	it	lt
 80088ee:	4613      	movlt	r3, r2
 80088f0:	6033      	str	r3, [r6, #0]
 80088f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80088f6:	460c      	mov	r4, r1
 80088f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80088fc:	b10a      	cbz	r2, 8008902 <_printf_common+0x26>
 80088fe:	3301      	adds	r3, #1
 8008900:	6033      	str	r3, [r6, #0]
 8008902:	6823      	ldr	r3, [r4, #0]
 8008904:	0699      	lsls	r1, r3, #26
 8008906:	bf42      	ittt	mi
 8008908:	6833      	ldrmi	r3, [r6, #0]
 800890a:	3302      	addmi	r3, #2
 800890c:	6033      	strmi	r3, [r6, #0]
 800890e:	6825      	ldr	r5, [r4, #0]
 8008910:	f015 0506 	ands.w	r5, r5, #6
 8008914:	d106      	bne.n	8008924 <_printf_common+0x48>
 8008916:	f104 0a19 	add.w	sl, r4, #25
 800891a:	68e3      	ldr	r3, [r4, #12]
 800891c:	6832      	ldr	r2, [r6, #0]
 800891e:	1a9b      	subs	r3, r3, r2
 8008920:	42ab      	cmp	r3, r5
 8008922:	dc28      	bgt.n	8008976 <_printf_common+0x9a>
 8008924:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008928:	1e13      	subs	r3, r2, #0
 800892a:	6822      	ldr	r2, [r4, #0]
 800892c:	bf18      	it	ne
 800892e:	2301      	movne	r3, #1
 8008930:	0692      	lsls	r2, r2, #26
 8008932:	d42d      	bmi.n	8008990 <_printf_common+0xb4>
 8008934:	4649      	mov	r1, r9
 8008936:	4638      	mov	r0, r7
 8008938:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800893c:	47c0      	blx	r8
 800893e:	3001      	adds	r0, #1
 8008940:	d020      	beq.n	8008984 <_printf_common+0xa8>
 8008942:	6823      	ldr	r3, [r4, #0]
 8008944:	68e5      	ldr	r5, [r4, #12]
 8008946:	f003 0306 	and.w	r3, r3, #6
 800894a:	2b04      	cmp	r3, #4
 800894c:	bf18      	it	ne
 800894e:	2500      	movne	r5, #0
 8008950:	6832      	ldr	r2, [r6, #0]
 8008952:	f04f 0600 	mov.w	r6, #0
 8008956:	68a3      	ldr	r3, [r4, #8]
 8008958:	bf08      	it	eq
 800895a:	1aad      	subeq	r5, r5, r2
 800895c:	6922      	ldr	r2, [r4, #16]
 800895e:	bf08      	it	eq
 8008960:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008964:	4293      	cmp	r3, r2
 8008966:	bfc4      	itt	gt
 8008968:	1a9b      	subgt	r3, r3, r2
 800896a:	18ed      	addgt	r5, r5, r3
 800896c:	341a      	adds	r4, #26
 800896e:	42b5      	cmp	r5, r6
 8008970:	d11a      	bne.n	80089a8 <_printf_common+0xcc>
 8008972:	2000      	movs	r0, #0
 8008974:	e008      	b.n	8008988 <_printf_common+0xac>
 8008976:	2301      	movs	r3, #1
 8008978:	4652      	mov	r2, sl
 800897a:	4649      	mov	r1, r9
 800897c:	4638      	mov	r0, r7
 800897e:	47c0      	blx	r8
 8008980:	3001      	adds	r0, #1
 8008982:	d103      	bne.n	800898c <_printf_common+0xb0>
 8008984:	f04f 30ff 	mov.w	r0, #4294967295
 8008988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800898c:	3501      	adds	r5, #1
 800898e:	e7c4      	b.n	800891a <_printf_common+0x3e>
 8008990:	2030      	movs	r0, #48	; 0x30
 8008992:	18e1      	adds	r1, r4, r3
 8008994:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008998:	1c5a      	adds	r2, r3, #1
 800899a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800899e:	4422      	add	r2, r4
 80089a0:	3302      	adds	r3, #2
 80089a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80089a6:	e7c5      	b.n	8008934 <_printf_common+0x58>
 80089a8:	2301      	movs	r3, #1
 80089aa:	4622      	mov	r2, r4
 80089ac:	4649      	mov	r1, r9
 80089ae:	4638      	mov	r0, r7
 80089b0:	47c0      	blx	r8
 80089b2:	3001      	adds	r0, #1
 80089b4:	d0e6      	beq.n	8008984 <_printf_common+0xa8>
 80089b6:	3601      	adds	r6, #1
 80089b8:	e7d9      	b.n	800896e <_printf_common+0x92>
	...

080089bc <_printf_i>:
 80089bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089c0:	460c      	mov	r4, r1
 80089c2:	7e27      	ldrb	r7, [r4, #24]
 80089c4:	4691      	mov	r9, r2
 80089c6:	2f78      	cmp	r7, #120	; 0x78
 80089c8:	4680      	mov	r8, r0
 80089ca:	469a      	mov	sl, r3
 80089cc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80089ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089d2:	d807      	bhi.n	80089e4 <_printf_i+0x28>
 80089d4:	2f62      	cmp	r7, #98	; 0x62
 80089d6:	d80a      	bhi.n	80089ee <_printf_i+0x32>
 80089d8:	2f00      	cmp	r7, #0
 80089da:	f000 80d9 	beq.w	8008b90 <_printf_i+0x1d4>
 80089de:	2f58      	cmp	r7, #88	; 0x58
 80089e0:	f000 80a4 	beq.w	8008b2c <_printf_i+0x170>
 80089e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80089e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80089ec:	e03a      	b.n	8008a64 <_printf_i+0xa8>
 80089ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80089f2:	2b15      	cmp	r3, #21
 80089f4:	d8f6      	bhi.n	80089e4 <_printf_i+0x28>
 80089f6:	a001      	add	r0, pc, #4	; (adr r0, 80089fc <_printf_i+0x40>)
 80089f8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80089fc:	08008a55 	.word	0x08008a55
 8008a00:	08008a69 	.word	0x08008a69
 8008a04:	080089e5 	.word	0x080089e5
 8008a08:	080089e5 	.word	0x080089e5
 8008a0c:	080089e5 	.word	0x080089e5
 8008a10:	080089e5 	.word	0x080089e5
 8008a14:	08008a69 	.word	0x08008a69
 8008a18:	080089e5 	.word	0x080089e5
 8008a1c:	080089e5 	.word	0x080089e5
 8008a20:	080089e5 	.word	0x080089e5
 8008a24:	080089e5 	.word	0x080089e5
 8008a28:	08008b77 	.word	0x08008b77
 8008a2c:	08008a99 	.word	0x08008a99
 8008a30:	08008b59 	.word	0x08008b59
 8008a34:	080089e5 	.word	0x080089e5
 8008a38:	080089e5 	.word	0x080089e5
 8008a3c:	08008b99 	.word	0x08008b99
 8008a40:	080089e5 	.word	0x080089e5
 8008a44:	08008a99 	.word	0x08008a99
 8008a48:	080089e5 	.word	0x080089e5
 8008a4c:	080089e5 	.word	0x080089e5
 8008a50:	08008b61 	.word	0x08008b61
 8008a54:	680b      	ldr	r3, [r1, #0]
 8008a56:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008a5a:	1d1a      	adds	r2, r3, #4
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	600a      	str	r2, [r1, #0]
 8008a60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a64:	2301      	movs	r3, #1
 8008a66:	e0a4      	b.n	8008bb2 <_printf_i+0x1f6>
 8008a68:	6825      	ldr	r5, [r4, #0]
 8008a6a:	6808      	ldr	r0, [r1, #0]
 8008a6c:	062e      	lsls	r6, r5, #24
 8008a6e:	f100 0304 	add.w	r3, r0, #4
 8008a72:	d50a      	bpl.n	8008a8a <_printf_i+0xce>
 8008a74:	6805      	ldr	r5, [r0, #0]
 8008a76:	600b      	str	r3, [r1, #0]
 8008a78:	2d00      	cmp	r5, #0
 8008a7a:	da03      	bge.n	8008a84 <_printf_i+0xc8>
 8008a7c:	232d      	movs	r3, #45	; 0x2d
 8008a7e:	426d      	negs	r5, r5
 8008a80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a84:	230a      	movs	r3, #10
 8008a86:	485e      	ldr	r0, [pc, #376]	; (8008c00 <_printf_i+0x244>)
 8008a88:	e019      	b.n	8008abe <_printf_i+0x102>
 8008a8a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008a8e:	6805      	ldr	r5, [r0, #0]
 8008a90:	600b      	str	r3, [r1, #0]
 8008a92:	bf18      	it	ne
 8008a94:	b22d      	sxthne	r5, r5
 8008a96:	e7ef      	b.n	8008a78 <_printf_i+0xbc>
 8008a98:	680b      	ldr	r3, [r1, #0]
 8008a9a:	6825      	ldr	r5, [r4, #0]
 8008a9c:	1d18      	adds	r0, r3, #4
 8008a9e:	6008      	str	r0, [r1, #0]
 8008aa0:	0628      	lsls	r0, r5, #24
 8008aa2:	d501      	bpl.n	8008aa8 <_printf_i+0xec>
 8008aa4:	681d      	ldr	r5, [r3, #0]
 8008aa6:	e002      	b.n	8008aae <_printf_i+0xf2>
 8008aa8:	0669      	lsls	r1, r5, #25
 8008aaa:	d5fb      	bpl.n	8008aa4 <_printf_i+0xe8>
 8008aac:	881d      	ldrh	r5, [r3, #0]
 8008aae:	2f6f      	cmp	r7, #111	; 0x6f
 8008ab0:	bf0c      	ite	eq
 8008ab2:	2308      	moveq	r3, #8
 8008ab4:	230a      	movne	r3, #10
 8008ab6:	4852      	ldr	r0, [pc, #328]	; (8008c00 <_printf_i+0x244>)
 8008ab8:	2100      	movs	r1, #0
 8008aba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008abe:	6866      	ldr	r6, [r4, #4]
 8008ac0:	2e00      	cmp	r6, #0
 8008ac2:	bfa8      	it	ge
 8008ac4:	6821      	ldrge	r1, [r4, #0]
 8008ac6:	60a6      	str	r6, [r4, #8]
 8008ac8:	bfa4      	itt	ge
 8008aca:	f021 0104 	bicge.w	r1, r1, #4
 8008ace:	6021      	strge	r1, [r4, #0]
 8008ad0:	b90d      	cbnz	r5, 8008ad6 <_printf_i+0x11a>
 8008ad2:	2e00      	cmp	r6, #0
 8008ad4:	d04d      	beq.n	8008b72 <_printf_i+0x1b6>
 8008ad6:	4616      	mov	r6, r2
 8008ad8:	fbb5 f1f3 	udiv	r1, r5, r3
 8008adc:	fb03 5711 	mls	r7, r3, r1, r5
 8008ae0:	5dc7      	ldrb	r7, [r0, r7]
 8008ae2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008ae6:	462f      	mov	r7, r5
 8008ae8:	42bb      	cmp	r3, r7
 8008aea:	460d      	mov	r5, r1
 8008aec:	d9f4      	bls.n	8008ad8 <_printf_i+0x11c>
 8008aee:	2b08      	cmp	r3, #8
 8008af0:	d10b      	bne.n	8008b0a <_printf_i+0x14e>
 8008af2:	6823      	ldr	r3, [r4, #0]
 8008af4:	07df      	lsls	r7, r3, #31
 8008af6:	d508      	bpl.n	8008b0a <_printf_i+0x14e>
 8008af8:	6923      	ldr	r3, [r4, #16]
 8008afa:	6861      	ldr	r1, [r4, #4]
 8008afc:	4299      	cmp	r1, r3
 8008afe:	bfde      	ittt	le
 8008b00:	2330      	movle	r3, #48	; 0x30
 8008b02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b0a:	1b92      	subs	r2, r2, r6
 8008b0c:	6122      	str	r2, [r4, #16]
 8008b0e:	464b      	mov	r3, r9
 8008b10:	4621      	mov	r1, r4
 8008b12:	4640      	mov	r0, r8
 8008b14:	f8cd a000 	str.w	sl, [sp]
 8008b18:	aa03      	add	r2, sp, #12
 8008b1a:	f7ff fedf 	bl	80088dc <_printf_common>
 8008b1e:	3001      	adds	r0, #1
 8008b20:	d14c      	bne.n	8008bbc <_printf_i+0x200>
 8008b22:	f04f 30ff 	mov.w	r0, #4294967295
 8008b26:	b004      	add	sp, #16
 8008b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b2c:	4834      	ldr	r0, [pc, #208]	; (8008c00 <_printf_i+0x244>)
 8008b2e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008b32:	680e      	ldr	r6, [r1, #0]
 8008b34:	6823      	ldr	r3, [r4, #0]
 8008b36:	f856 5b04 	ldr.w	r5, [r6], #4
 8008b3a:	061f      	lsls	r7, r3, #24
 8008b3c:	600e      	str	r6, [r1, #0]
 8008b3e:	d514      	bpl.n	8008b6a <_printf_i+0x1ae>
 8008b40:	07d9      	lsls	r1, r3, #31
 8008b42:	bf44      	itt	mi
 8008b44:	f043 0320 	orrmi.w	r3, r3, #32
 8008b48:	6023      	strmi	r3, [r4, #0]
 8008b4a:	b91d      	cbnz	r5, 8008b54 <_printf_i+0x198>
 8008b4c:	6823      	ldr	r3, [r4, #0]
 8008b4e:	f023 0320 	bic.w	r3, r3, #32
 8008b52:	6023      	str	r3, [r4, #0]
 8008b54:	2310      	movs	r3, #16
 8008b56:	e7af      	b.n	8008ab8 <_printf_i+0xfc>
 8008b58:	6823      	ldr	r3, [r4, #0]
 8008b5a:	f043 0320 	orr.w	r3, r3, #32
 8008b5e:	6023      	str	r3, [r4, #0]
 8008b60:	2378      	movs	r3, #120	; 0x78
 8008b62:	4828      	ldr	r0, [pc, #160]	; (8008c04 <_printf_i+0x248>)
 8008b64:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008b68:	e7e3      	b.n	8008b32 <_printf_i+0x176>
 8008b6a:	065e      	lsls	r6, r3, #25
 8008b6c:	bf48      	it	mi
 8008b6e:	b2ad      	uxthmi	r5, r5
 8008b70:	e7e6      	b.n	8008b40 <_printf_i+0x184>
 8008b72:	4616      	mov	r6, r2
 8008b74:	e7bb      	b.n	8008aee <_printf_i+0x132>
 8008b76:	680b      	ldr	r3, [r1, #0]
 8008b78:	6826      	ldr	r6, [r4, #0]
 8008b7a:	1d1d      	adds	r5, r3, #4
 8008b7c:	6960      	ldr	r0, [r4, #20]
 8008b7e:	600d      	str	r5, [r1, #0]
 8008b80:	0635      	lsls	r5, r6, #24
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	d501      	bpl.n	8008b8a <_printf_i+0x1ce>
 8008b86:	6018      	str	r0, [r3, #0]
 8008b88:	e002      	b.n	8008b90 <_printf_i+0x1d4>
 8008b8a:	0671      	lsls	r1, r6, #25
 8008b8c:	d5fb      	bpl.n	8008b86 <_printf_i+0x1ca>
 8008b8e:	8018      	strh	r0, [r3, #0]
 8008b90:	2300      	movs	r3, #0
 8008b92:	4616      	mov	r6, r2
 8008b94:	6123      	str	r3, [r4, #16]
 8008b96:	e7ba      	b.n	8008b0e <_printf_i+0x152>
 8008b98:	680b      	ldr	r3, [r1, #0]
 8008b9a:	1d1a      	adds	r2, r3, #4
 8008b9c:	600a      	str	r2, [r1, #0]
 8008b9e:	681e      	ldr	r6, [r3, #0]
 8008ba0:	2100      	movs	r1, #0
 8008ba2:	4630      	mov	r0, r6
 8008ba4:	6862      	ldr	r2, [r4, #4]
 8008ba6:	f000 fed9 	bl	800995c <memchr>
 8008baa:	b108      	cbz	r0, 8008bb0 <_printf_i+0x1f4>
 8008bac:	1b80      	subs	r0, r0, r6
 8008bae:	6060      	str	r0, [r4, #4]
 8008bb0:	6863      	ldr	r3, [r4, #4]
 8008bb2:	6123      	str	r3, [r4, #16]
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bba:	e7a8      	b.n	8008b0e <_printf_i+0x152>
 8008bbc:	4632      	mov	r2, r6
 8008bbe:	4649      	mov	r1, r9
 8008bc0:	4640      	mov	r0, r8
 8008bc2:	6923      	ldr	r3, [r4, #16]
 8008bc4:	47d0      	blx	sl
 8008bc6:	3001      	adds	r0, #1
 8008bc8:	d0ab      	beq.n	8008b22 <_printf_i+0x166>
 8008bca:	6823      	ldr	r3, [r4, #0]
 8008bcc:	079b      	lsls	r3, r3, #30
 8008bce:	d413      	bmi.n	8008bf8 <_printf_i+0x23c>
 8008bd0:	68e0      	ldr	r0, [r4, #12]
 8008bd2:	9b03      	ldr	r3, [sp, #12]
 8008bd4:	4298      	cmp	r0, r3
 8008bd6:	bfb8      	it	lt
 8008bd8:	4618      	movlt	r0, r3
 8008bda:	e7a4      	b.n	8008b26 <_printf_i+0x16a>
 8008bdc:	2301      	movs	r3, #1
 8008bde:	4632      	mov	r2, r6
 8008be0:	4649      	mov	r1, r9
 8008be2:	4640      	mov	r0, r8
 8008be4:	47d0      	blx	sl
 8008be6:	3001      	adds	r0, #1
 8008be8:	d09b      	beq.n	8008b22 <_printf_i+0x166>
 8008bea:	3501      	adds	r5, #1
 8008bec:	68e3      	ldr	r3, [r4, #12]
 8008bee:	9903      	ldr	r1, [sp, #12]
 8008bf0:	1a5b      	subs	r3, r3, r1
 8008bf2:	42ab      	cmp	r3, r5
 8008bf4:	dcf2      	bgt.n	8008bdc <_printf_i+0x220>
 8008bf6:	e7eb      	b.n	8008bd0 <_printf_i+0x214>
 8008bf8:	2500      	movs	r5, #0
 8008bfa:	f104 0619 	add.w	r6, r4, #25
 8008bfe:	e7f5      	b.n	8008bec <_printf_i+0x230>
 8008c00:	0800c5d6 	.word	0x0800c5d6
 8008c04:	0800c5e7 	.word	0x0800c5e7

08008c08 <siprintf>:
 8008c08:	b40e      	push	{r1, r2, r3}
 8008c0a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008c0e:	b500      	push	{lr}
 8008c10:	b09c      	sub	sp, #112	; 0x70
 8008c12:	ab1d      	add	r3, sp, #116	; 0x74
 8008c14:	9002      	str	r0, [sp, #8]
 8008c16:	9006      	str	r0, [sp, #24]
 8008c18:	9107      	str	r1, [sp, #28]
 8008c1a:	9104      	str	r1, [sp, #16]
 8008c1c:	4808      	ldr	r0, [pc, #32]	; (8008c40 <siprintf+0x38>)
 8008c1e:	4909      	ldr	r1, [pc, #36]	; (8008c44 <siprintf+0x3c>)
 8008c20:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c24:	9105      	str	r1, [sp, #20]
 8008c26:	6800      	ldr	r0, [r0, #0]
 8008c28:	a902      	add	r1, sp, #8
 8008c2a:	9301      	str	r3, [sp, #4]
 8008c2c:	f001 fb36 	bl	800a29c <_svfiprintf_r>
 8008c30:	2200      	movs	r2, #0
 8008c32:	9b02      	ldr	r3, [sp, #8]
 8008c34:	701a      	strb	r2, [r3, #0]
 8008c36:	b01c      	add	sp, #112	; 0x70
 8008c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c3c:	b003      	add	sp, #12
 8008c3e:	4770      	bx	lr
 8008c40:	20000020 	.word	0x20000020
 8008c44:	ffff0208 	.word	0xffff0208

08008c48 <quorem>:
 8008c48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c4c:	6903      	ldr	r3, [r0, #16]
 8008c4e:	690c      	ldr	r4, [r1, #16]
 8008c50:	4607      	mov	r7, r0
 8008c52:	42a3      	cmp	r3, r4
 8008c54:	f2c0 8083 	blt.w	8008d5e <quorem+0x116>
 8008c58:	3c01      	subs	r4, #1
 8008c5a:	f100 0514 	add.w	r5, r0, #20
 8008c5e:	f101 0814 	add.w	r8, r1, #20
 8008c62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c66:	9301      	str	r3, [sp, #4]
 8008c68:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c70:	3301      	adds	r3, #1
 8008c72:	429a      	cmp	r2, r3
 8008c74:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c78:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008c7c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c80:	d332      	bcc.n	8008ce8 <quorem+0xa0>
 8008c82:	f04f 0e00 	mov.w	lr, #0
 8008c86:	4640      	mov	r0, r8
 8008c88:	46ac      	mov	ip, r5
 8008c8a:	46f2      	mov	sl, lr
 8008c8c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008c90:	b293      	uxth	r3, r2
 8008c92:	fb06 e303 	mla	r3, r6, r3, lr
 8008c96:	0c12      	lsrs	r2, r2, #16
 8008c98:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008c9c:	fb06 e202 	mla	r2, r6, r2, lr
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	ebaa 0303 	sub.w	r3, sl, r3
 8008ca6:	f8dc a000 	ldr.w	sl, [ip]
 8008caa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008cae:	fa1f fa8a 	uxth.w	sl, sl
 8008cb2:	4453      	add	r3, sl
 8008cb4:	fa1f fa82 	uxth.w	sl, r2
 8008cb8:	f8dc 2000 	ldr.w	r2, [ip]
 8008cbc:	4581      	cmp	r9, r0
 8008cbe:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008cc2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008cc6:	b29b      	uxth	r3, r3
 8008cc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ccc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008cd0:	f84c 3b04 	str.w	r3, [ip], #4
 8008cd4:	d2da      	bcs.n	8008c8c <quorem+0x44>
 8008cd6:	f855 300b 	ldr.w	r3, [r5, fp]
 8008cda:	b92b      	cbnz	r3, 8008ce8 <quorem+0xa0>
 8008cdc:	9b01      	ldr	r3, [sp, #4]
 8008cde:	3b04      	subs	r3, #4
 8008ce0:	429d      	cmp	r5, r3
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	d32f      	bcc.n	8008d46 <quorem+0xfe>
 8008ce6:	613c      	str	r4, [r7, #16]
 8008ce8:	4638      	mov	r0, r7
 8008cea:	f001 f8bf 	bl	8009e6c <__mcmp>
 8008cee:	2800      	cmp	r0, #0
 8008cf0:	db25      	blt.n	8008d3e <quorem+0xf6>
 8008cf2:	4628      	mov	r0, r5
 8008cf4:	f04f 0c00 	mov.w	ip, #0
 8008cf8:	3601      	adds	r6, #1
 8008cfa:	f858 1b04 	ldr.w	r1, [r8], #4
 8008cfe:	f8d0 e000 	ldr.w	lr, [r0]
 8008d02:	b28b      	uxth	r3, r1
 8008d04:	ebac 0303 	sub.w	r3, ip, r3
 8008d08:	fa1f f28e 	uxth.w	r2, lr
 8008d0c:	4413      	add	r3, r2
 8008d0e:	0c0a      	lsrs	r2, r1, #16
 8008d10:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008d14:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d1e:	45c1      	cmp	r9, r8
 8008d20:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008d24:	f840 3b04 	str.w	r3, [r0], #4
 8008d28:	d2e7      	bcs.n	8008cfa <quorem+0xb2>
 8008d2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d32:	b922      	cbnz	r2, 8008d3e <quorem+0xf6>
 8008d34:	3b04      	subs	r3, #4
 8008d36:	429d      	cmp	r5, r3
 8008d38:	461a      	mov	r2, r3
 8008d3a:	d30a      	bcc.n	8008d52 <quorem+0x10a>
 8008d3c:	613c      	str	r4, [r7, #16]
 8008d3e:	4630      	mov	r0, r6
 8008d40:	b003      	add	sp, #12
 8008d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d46:	6812      	ldr	r2, [r2, #0]
 8008d48:	3b04      	subs	r3, #4
 8008d4a:	2a00      	cmp	r2, #0
 8008d4c:	d1cb      	bne.n	8008ce6 <quorem+0x9e>
 8008d4e:	3c01      	subs	r4, #1
 8008d50:	e7c6      	b.n	8008ce0 <quorem+0x98>
 8008d52:	6812      	ldr	r2, [r2, #0]
 8008d54:	3b04      	subs	r3, #4
 8008d56:	2a00      	cmp	r2, #0
 8008d58:	d1f0      	bne.n	8008d3c <quorem+0xf4>
 8008d5a:	3c01      	subs	r4, #1
 8008d5c:	e7eb      	b.n	8008d36 <quorem+0xee>
 8008d5e:	2000      	movs	r0, #0
 8008d60:	e7ee      	b.n	8008d40 <quorem+0xf8>
 8008d62:	0000      	movs	r0, r0
 8008d64:	0000      	movs	r0, r0
	...

08008d68 <_dtoa_r>:
 8008d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	4616      	mov	r6, r2
 8008d6e:	461f      	mov	r7, r3
 8008d70:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008d72:	b099      	sub	sp, #100	; 0x64
 8008d74:	4605      	mov	r5, r0
 8008d76:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008d7a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008d7e:	b974      	cbnz	r4, 8008d9e <_dtoa_r+0x36>
 8008d80:	2010      	movs	r0, #16
 8008d82:	f000 fde3 	bl	800994c <malloc>
 8008d86:	4602      	mov	r2, r0
 8008d88:	6268      	str	r0, [r5, #36]	; 0x24
 8008d8a:	b920      	cbnz	r0, 8008d96 <_dtoa_r+0x2e>
 8008d8c:	21ea      	movs	r1, #234	; 0xea
 8008d8e:	4bae      	ldr	r3, [pc, #696]	; (8009048 <_dtoa_r+0x2e0>)
 8008d90:	48ae      	ldr	r0, [pc, #696]	; (800904c <_dtoa_r+0x2e4>)
 8008d92:	f001 fb93 	bl	800a4bc <__assert_func>
 8008d96:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d9a:	6004      	str	r4, [r0, #0]
 8008d9c:	60c4      	str	r4, [r0, #12]
 8008d9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008da0:	6819      	ldr	r1, [r3, #0]
 8008da2:	b151      	cbz	r1, 8008dba <_dtoa_r+0x52>
 8008da4:	685a      	ldr	r2, [r3, #4]
 8008da6:	2301      	movs	r3, #1
 8008da8:	4093      	lsls	r3, r2
 8008daa:	604a      	str	r2, [r1, #4]
 8008dac:	608b      	str	r3, [r1, #8]
 8008dae:	4628      	mov	r0, r5
 8008db0:	f000 fe22 	bl	80099f8 <_Bfree>
 8008db4:	2200      	movs	r2, #0
 8008db6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008db8:	601a      	str	r2, [r3, #0]
 8008dba:	1e3b      	subs	r3, r7, #0
 8008dbc:	bfaf      	iteee	ge
 8008dbe:	2300      	movge	r3, #0
 8008dc0:	2201      	movlt	r2, #1
 8008dc2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008dc6:	9305      	strlt	r3, [sp, #20]
 8008dc8:	bfa8      	it	ge
 8008dca:	f8c8 3000 	strge.w	r3, [r8]
 8008dce:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008dd2:	4b9f      	ldr	r3, [pc, #636]	; (8009050 <_dtoa_r+0x2e8>)
 8008dd4:	bfb8      	it	lt
 8008dd6:	f8c8 2000 	strlt.w	r2, [r8]
 8008dda:	ea33 0309 	bics.w	r3, r3, r9
 8008dde:	d119      	bne.n	8008e14 <_dtoa_r+0xac>
 8008de0:	f242 730f 	movw	r3, #9999	; 0x270f
 8008de4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008de6:	6013      	str	r3, [r2, #0]
 8008de8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008dec:	4333      	orrs	r3, r6
 8008dee:	f000 8580 	beq.w	80098f2 <_dtoa_r+0xb8a>
 8008df2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008df4:	b953      	cbnz	r3, 8008e0c <_dtoa_r+0xa4>
 8008df6:	4b97      	ldr	r3, [pc, #604]	; (8009054 <_dtoa_r+0x2ec>)
 8008df8:	e022      	b.n	8008e40 <_dtoa_r+0xd8>
 8008dfa:	4b97      	ldr	r3, [pc, #604]	; (8009058 <_dtoa_r+0x2f0>)
 8008dfc:	9308      	str	r3, [sp, #32]
 8008dfe:	3308      	adds	r3, #8
 8008e00:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008e02:	6013      	str	r3, [r2, #0]
 8008e04:	9808      	ldr	r0, [sp, #32]
 8008e06:	b019      	add	sp, #100	; 0x64
 8008e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e0c:	4b91      	ldr	r3, [pc, #580]	; (8009054 <_dtoa_r+0x2ec>)
 8008e0e:	9308      	str	r3, [sp, #32]
 8008e10:	3303      	adds	r3, #3
 8008e12:	e7f5      	b.n	8008e00 <_dtoa_r+0x98>
 8008e14:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008e18:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008e1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e20:	2200      	movs	r2, #0
 8008e22:	2300      	movs	r3, #0
 8008e24:	f7f7 fdc0 	bl	80009a8 <__aeabi_dcmpeq>
 8008e28:	4680      	mov	r8, r0
 8008e2a:	b158      	cbz	r0, 8008e44 <_dtoa_r+0xdc>
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008e30:	6013      	str	r3, [r2, #0]
 8008e32:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f000 8559 	beq.w	80098ec <_dtoa_r+0xb84>
 8008e3a:	4888      	ldr	r0, [pc, #544]	; (800905c <_dtoa_r+0x2f4>)
 8008e3c:	6018      	str	r0, [r3, #0]
 8008e3e:	1e43      	subs	r3, r0, #1
 8008e40:	9308      	str	r3, [sp, #32]
 8008e42:	e7df      	b.n	8008e04 <_dtoa_r+0x9c>
 8008e44:	ab16      	add	r3, sp, #88	; 0x58
 8008e46:	9301      	str	r3, [sp, #4]
 8008e48:	ab17      	add	r3, sp, #92	; 0x5c
 8008e4a:	9300      	str	r3, [sp, #0]
 8008e4c:	4628      	mov	r0, r5
 8008e4e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008e52:	f001 f8b7 	bl	8009fc4 <__d2b>
 8008e56:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008e5a:	4682      	mov	sl, r0
 8008e5c:	2c00      	cmp	r4, #0
 8008e5e:	d07e      	beq.n	8008f5e <_dtoa_r+0x1f6>
 8008e60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e66:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008e6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e6e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008e72:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008e76:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	4b78      	ldr	r3, [pc, #480]	; (8009060 <_dtoa_r+0x2f8>)
 8008e7e:	f7f7 f973 	bl	8000168 <__aeabi_dsub>
 8008e82:	a36b      	add	r3, pc, #428	; (adr r3, 8009030 <_dtoa_r+0x2c8>)
 8008e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e88:	f7f7 fb26 	bl	80004d8 <__aeabi_dmul>
 8008e8c:	a36a      	add	r3, pc, #424	; (adr r3, 8009038 <_dtoa_r+0x2d0>)
 8008e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e92:	f7f7 f96b 	bl	800016c <__adddf3>
 8008e96:	4606      	mov	r6, r0
 8008e98:	4620      	mov	r0, r4
 8008e9a:	460f      	mov	r7, r1
 8008e9c:	f7f7 fab2 	bl	8000404 <__aeabi_i2d>
 8008ea0:	a367      	add	r3, pc, #412	; (adr r3, 8009040 <_dtoa_r+0x2d8>)
 8008ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea6:	f7f7 fb17 	bl	80004d8 <__aeabi_dmul>
 8008eaa:	4602      	mov	r2, r0
 8008eac:	460b      	mov	r3, r1
 8008eae:	4630      	mov	r0, r6
 8008eb0:	4639      	mov	r1, r7
 8008eb2:	f7f7 f95b 	bl	800016c <__adddf3>
 8008eb6:	4606      	mov	r6, r0
 8008eb8:	460f      	mov	r7, r1
 8008eba:	f7f7 fdbd 	bl	8000a38 <__aeabi_d2iz>
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	4681      	mov	r9, r0
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	4630      	mov	r0, r6
 8008ec6:	4639      	mov	r1, r7
 8008ec8:	f7f7 fd78 	bl	80009bc <__aeabi_dcmplt>
 8008ecc:	b148      	cbz	r0, 8008ee2 <_dtoa_r+0x17a>
 8008ece:	4648      	mov	r0, r9
 8008ed0:	f7f7 fa98 	bl	8000404 <__aeabi_i2d>
 8008ed4:	4632      	mov	r2, r6
 8008ed6:	463b      	mov	r3, r7
 8008ed8:	f7f7 fd66 	bl	80009a8 <__aeabi_dcmpeq>
 8008edc:	b908      	cbnz	r0, 8008ee2 <_dtoa_r+0x17a>
 8008ede:	f109 39ff 	add.w	r9, r9, #4294967295
 8008ee2:	f1b9 0f16 	cmp.w	r9, #22
 8008ee6:	d857      	bhi.n	8008f98 <_dtoa_r+0x230>
 8008ee8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008eec:	4b5d      	ldr	r3, [pc, #372]	; (8009064 <_dtoa_r+0x2fc>)
 8008eee:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef6:	f7f7 fd61 	bl	80009bc <__aeabi_dcmplt>
 8008efa:	2800      	cmp	r0, #0
 8008efc:	d04e      	beq.n	8008f9c <_dtoa_r+0x234>
 8008efe:	2300      	movs	r3, #0
 8008f00:	f109 39ff 	add.w	r9, r9, #4294967295
 8008f04:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f06:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f08:	1b1c      	subs	r4, r3, r4
 8008f0a:	1e63      	subs	r3, r4, #1
 8008f0c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f0e:	bf49      	itett	mi
 8008f10:	f1c4 0301 	rsbmi	r3, r4, #1
 8008f14:	2300      	movpl	r3, #0
 8008f16:	9306      	strmi	r3, [sp, #24]
 8008f18:	2300      	movmi	r3, #0
 8008f1a:	bf54      	ite	pl
 8008f1c:	9306      	strpl	r3, [sp, #24]
 8008f1e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008f20:	f1b9 0f00 	cmp.w	r9, #0
 8008f24:	db3c      	blt.n	8008fa0 <_dtoa_r+0x238>
 8008f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f28:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008f2c:	444b      	add	r3, r9
 8008f2e:	9309      	str	r3, [sp, #36]	; 0x24
 8008f30:	2300      	movs	r3, #0
 8008f32:	930a      	str	r3, [sp, #40]	; 0x28
 8008f34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f36:	2b09      	cmp	r3, #9
 8008f38:	d86c      	bhi.n	8009014 <_dtoa_r+0x2ac>
 8008f3a:	2b05      	cmp	r3, #5
 8008f3c:	bfc4      	itt	gt
 8008f3e:	3b04      	subgt	r3, #4
 8008f40:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008f42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f44:	bfc8      	it	gt
 8008f46:	2400      	movgt	r4, #0
 8008f48:	f1a3 0302 	sub.w	r3, r3, #2
 8008f4c:	bfd8      	it	le
 8008f4e:	2401      	movle	r4, #1
 8008f50:	2b03      	cmp	r3, #3
 8008f52:	f200 808b 	bhi.w	800906c <_dtoa_r+0x304>
 8008f56:	e8df f003 	tbb	[pc, r3]
 8008f5a:	4f2d      	.short	0x4f2d
 8008f5c:	5b4d      	.short	0x5b4d
 8008f5e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008f62:	441c      	add	r4, r3
 8008f64:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008f68:	2b20      	cmp	r3, #32
 8008f6a:	bfc3      	ittte	gt
 8008f6c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f70:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8008f74:	fa09 f303 	lslgt.w	r3, r9, r3
 8008f78:	f1c3 0320 	rsble	r3, r3, #32
 8008f7c:	bfc6      	itte	gt
 8008f7e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008f82:	4318      	orrgt	r0, r3
 8008f84:	fa06 f003 	lslle.w	r0, r6, r3
 8008f88:	f7f7 fa2c 	bl	80003e4 <__aeabi_ui2d>
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008f92:	3c01      	subs	r4, #1
 8008f94:	9313      	str	r3, [sp, #76]	; 0x4c
 8008f96:	e770      	b.n	8008e7a <_dtoa_r+0x112>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	e7b3      	b.n	8008f04 <_dtoa_r+0x19c>
 8008f9c:	900f      	str	r0, [sp, #60]	; 0x3c
 8008f9e:	e7b2      	b.n	8008f06 <_dtoa_r+0x19e>
 8008fa0:	9b06      	ldr	r3, [sp, #24]
 8008fa2:	eba3 0309 	sub.w	r3, r3, r9
 8008fa6:	9306      	str	r3, [sp, #24]
 8008fa8:	f1c9 0300 	rsb	r3, r9, #0
 8008fac:	930a      	str	r3, [sp, #40]	; 0x28
 8008fae:	2300      	movs	r3, #0
 8008fb0:	930e      	str	r3, [sp, #56]	; 0x38
 8008fb2:	e7bf      	b.n	8008f34 <_dtoa_r+0x1cc>
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008fb8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	dc59      	bgt.n	8009072 <_dtoa_r+0x30a>
 8008fbe:	f04f 0b01 	mov.w	fp, #1
 8008fc2:	465b      	mov	r3, fp
 8008fc4:	f8cd b008 	str.w	fp, [sp, #8]
 8008fc8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008fcc:	2200      	movs	r2, #0
 8008fce:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008fd0:	6042      	str	r2, [r0, #4]
 8008fd2:	2204      	movs	r2, #4
 8008fd4:	f102 0614 	add.w	r6, r2, #20
 8008fd8:	429e      	cmp	r6, r3
 8008fda:	6841      	ldr	r1, [r0, #4]
 8008fdc:	d94f      	bls.n	800907e <_dtoa_r+0x316>
 8008fde:	4628      	mov	r0, r5
 8008fe0:	f000 fcca 	bl	8009978 <_Balloc>
 8008fe4:	9008      	str	r0, [sp, #32]
 8008fe6:	2800      	cmp	r0, #0
 8008fe8:	d14d      	bne.n	8009086 <_dtoa_r+0x31e>
 8008fea:	4602      	mov	r2, r0
 8008fec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008ff0:	4b1d      	ldr	r3, [pc, #116]	; (8009068 <_dtoa_r+0x300>)
 8008ff2:	e6cd      	b.n	8008d90 <_dtoa_r+0x28>
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	e7de      	b.n	8008fb6 <_dtoa_r+0x24e>
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ffc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008ffe:	eb09 0b03 	add.w	fp, r9, r3
 8009002:	f10b 0301 	add.w	r3, fp, #1
 8009006:	2b01      	cmp	r3, #1
 8009008:	9302      	str	r3, [sp, #8]
 800900a:	bfb8      	it	lt
 800900c:	2301      	movlt	r3, #1
 800900e:	e7dd      	b.n	8008fcc <_dtoa_r+0x264>
 8009010:	2301      	movs	r3, #1
 8009012:	e7f2      	b.n	8008ffa <_dtoa_r+0x292>
 8009014:	2401      	movs	r4, #1
 8009016:	2300      	movs	r3, #0
 8009018:	940b      	str	r4, [sp, #44]	; 0x2c
 800901a:	9322      	str	r3, [sp, #136]	; 0x88
 800901c:	f04f 3bff 	mov.w	fp, #4294967295
 8009020:	2200      	movs	r2, #0
 8009022:	2312      	movs	r3, #18
 8009024:	f8cd b008 	str.w	fp, [sp, #8]
 8009028:	9223      	str	r2, [sp, #140]	; 0x8c
 800902a:	e7cf      	b.n	8008fcc <_dtoa_r+0x264>
 800902c:	f3af 8000 	nop.w
 8009030:	636f4361 	.word	0x636f4361
 8009034:	3fd287a7 	.word	0x3fd287a7
 8009038:	8b60c8b3 	.word	0x8b60c8b3
 800903c:	3fc68a28 	.word	0x3fc68a28
 8009040:	509f79fb 	.word	0x509f79fb
 8009044:	3fd34413 	.word	0x3fd34413
 8009048:	0800c605 	.word	0x0800c605
 800904c:	0800c61c 	.word	0x0800c61c
 8009050:	7ff00000 	.word	0x7ff00000
 8009054:	0800c601 	.word	0x0800c601
 8009058:	0800c5f8 	.word	0x0800c5f8
 800905c:	0800c5d5 	.word	0x0800c5d5
 8009060:	3ff80000 	.word	0x3ff80000
 8009064:	0800c718 	.word	0x0800c718
 8009068:	0800c67b 	.word	0x0800c67b
 800906c:	2301      	movs	r3, #1
 800906e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009070:	e7d4      	b.n	800901c <_dtoa_r+0x2b4>
 8009072:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8009076:	465b      	mov	r3, fp
 8009078:	f8cd b008 	str.w	fp, [sp, #8]
 800907c:	e7a6      	b.n	8008fcc <_dtoa_r+0x264>
 800907e:	3101      	adds	r1, #1
 8009080:	6041      	str	r1, [r0, #4]
 8009082:	0052      	lsls	r2, r2, #1
 8009084:	e7a6      	b.n	8008fd4 <_dtoa_r+0x26c>
 8009086:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009088:	9a08      	ldr	r2, [sp, #32]
 800908a:	601a      	str	r2, [r3, #0]
 800908c:	9b02      	ldr	r3, [sp, #8]
 800908e:	2b0e      	cmp	r3, #14
 8009090:	f200 80a8 	bhi.w	80091e4 <_dtoa_r+0x47c>
 8009094:	2c00      	cmp	r4, #0
 8009096:	f000 80a5 	beq.w	80091e4 <_dtoa_r+0x47c>
 800909a:	f1b9 0f00 	cmp.w	r9, #0
 800909e:	dd34      	ble.n	800910a <_dtoa_r+0x3a2>
 80090a0:	4a9a      	ldr	r2, [pc, #616]	; (800930c <_dtoa_r+0x5a4>)
 80090a2:	f009 030f 	and.w	r3, r9, #15
 80090a6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80090aa:	f419 7f80 	tst.w	r9, #256	; 0x100
 80090ae:	e9d3 3400 	ldrd	r3, r4, [r3]
 80090b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80090b6:	ea4f 1429 	mov.w	r4, r9, asr #4
 80090ba:	d016      	beq.n	80090ea <_dtoa_r+0x382>
 80090bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80090c0:	4b93      	ldr	r3, [pc, #588]	; (8009310 <_dtoa_r+0x5a8>)
 80090c2:	2703      	movs	r7, #3
 80090c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090c8:	f7f7 fb30 	bl	800072c <__aeabi_ddiv>
 80090cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090d0:	f004 040f 	and.w	r4, r4, #15
 80090d4:	4e8e      	ldr	r6, [pc, #568]	; (8009310 <_dtoa_r+0x5a8>)
 80090d6:	b954      	cbnz	r4, 80090ee <_dtoa_r+0x386>
 80090d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80090dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090e0:	f7f7 fb24 	bl	800072c <__aeabi_ddiv>
 80090e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090e8:	e029      	b.n	800913e <_dtoa_r+0x3d6>
 80090ea:	2702      	movs	r7, #2
 80090ec:	e7f2      	b.n	80090d4 <_dtoa_r+0x36c>
 80090ee:	07e1      	lsls	r1, r4, #31
 80090f0:	d508      	bpl.n	8009104 <_dtoa_r+0x39c>
 80090f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80090f6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80090fa:	f7f7 f9ed 	bl	80004d8 <__aeabi_dmul>
 80090fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009102:	3701      	adds	r7, #1
 8009104:	1064      	asrs	r4, r4, #1
 8009106:	3608      	adds	r6, #8
 8009108:	e7e5      	b.n	80090d6 <_dtoa_r+0x36e>
 800910a:	f000 80a5 	beq.w	8009258 <_dtoa_r+0x4f0>
 800910e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009112:	f1c9 0400 	rsb	r4, r9, #0
 8009116:	4b7d      	ldr	r3, [pc, #500]	; (800930c <_dtoa_r+0x5a4>)
 8009118:	f004 020f 	and.w	r2, r4, #15
 800911c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009124:	f7f7 f9d8 	bl	80004d8 <__aeabi_dmul>
 8009128:	2702      	movs	r7, #2
 800912a:	2300      	movs	r3, #0
 800912c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009130:	4e77      	ldr	r6, [pc, #476]	; (8009310 <_dtoa_r+0x5a8>)
 8009132:	1124      	asrs	r4, r4, #4
 8009134:	2c00      	cmp	r4, #0
 8009136:	f040 8084 	bne.w	8009242 <_dtoa_r+0x4da>
 800913a:	2b00      	cmp	r3, #0
 800913c:	d1d2      	bne.n	80090e4 <_dtoa_r+0x37c>
 800913e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009140:	2b00      	cmp	r3, #0
 8009142:	f000 808b 	beq.w	800925c <_dtoa_r+0x4f4>
 8009146:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800914a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800914e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009152:	2200      	movs	r2, #0
 8009154:	4b6f      	ldr	r3, [pc, #444]	; (8009314 <_dtoa_r+0x5ac>)
 8009156:	f7f7 fc31 	bl	80009bc <__aeabi_dcmplt>
 800915a:	2800      	cmp	r0, #0
 800915c:	d07e      	beq.n	800925c <_dtoa_r+0x4f4>
 800915e:	9b02      	ldr	r3, [sp, #8]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d07b      	beq.n	800925c <_dtoa_r+0x4f4>
 8009164:	f1bb 0f00 	cmp.w	fp, #0
 8009168:	dd38      	ble.n	80091dc <_dtoa_r+0x474>
 800916a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800916e:	2200      	movs	r2, #0
 8009170:	4b69      	ldr	r3, [pc, #420]	; (8009318 <_dtoa_r+0x5b0>)
 8009172:	f7f7 f9b1 	bl	80004d8 <__aeabi_dmul>
 8009176:	465c      	mov	r4, fp
 8009178:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800917c:	f109 38ff 	add.w	r8, r9, #4294967295
 8009180:	3701      	adds	r7, #1
 8009182:	4638      	mov	r0, r7
 8009184:	f7f7 f93e 	bl	8000404 <__aeabi_i2d>
 8009188:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800918c:	f7f7 f9a4 	bl	80004d8 <__aeabi_dmul>
 8009190:	2200      	movs	r2, #0
 8009192:	4b62      	ldr	r3, [pc, #392]	; (800931c <_dtoa_r+0x5b4>)
 8009194:	f7f6 ffea 	bl	800016c <__adddf3>
 8009198:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800919c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80091a0:	9611      	str	r6, [sp, #68]	; 0x44
 80091a2:	2c00      	cmp	r4, #0
 80091a4:	d15d      	bne.n	8009262 <_dtoa_r+0x4fa>
 80091a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091aa:	2200      	movs	r2, #0
 80091ac:	4b5c      	ldr	r3, [pc, #368]	; (8009320 <_dtoa_r+0x5b8>)
 80091ae:	f7f6 ffdb 	bl	8000168 <__aeabi_dsub>
 80091b2:	4602      	mov	r2, r0
 80091b4:	460b      	mov	r3, r1
 80091b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80091ba:	4633      	mov	r3, r6
 80091bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80091be:	f7f7 fc1b 	bl	80009f8 <__aeabi_dcmpgt>
 80091c2:	2800      	cmp	r0, #0
 80091c4:	f040 829e 	bne.w	8009704 <_dtoa_r+0x99c>
 80091c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80091ce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80091d2:	f7f7 fbf3 	bl	80009bc <__aeabi_dcmplt>
 80091d6:	2800      	cmp	r0, #0
 80091d8:	f040 8292 	bne.w	8009700 <_dtoa_r+0x998>
 80091dc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80091e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80091e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	f2c0 8153 	blt.w	8009492 <_dtoa_r+0x72a>
 80091ec:	f1b9 0f0e 	cmp.w	r9, #14
 80091f0:	f300 814f 	bgt.w	8009492 <_dtoa_r+0x72a>
 80091f4:	4b45      	ldr	r3, [pc, #276]	; (800930c <_dtoa_r+0x5a4>)
 80091f6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80091fa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80091fe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009202:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009204:	2b00      	cmp	r3, #0
 8009206:	f280 80db 	bge.w	80093c0 <_dtoa_r+0x658>
 800920a:	9b02      	ldr	r3, [sp, #8]
 800920c:	2b00      	cmp	r3, #0
 800920e:	f300 80d7 	bgt.w	80093c0 <_dtoa_r+0x658>
 8009212:	f040 8274 	bne.w	80096fe <_dtoa_r+0x996>
 8009216:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800921a:	2200      	movs	r2, #0
 800921c:	4b40      	ldr	r3, [pc, #256]	; (8009320 <_dtoa_r+0x5b8>)
 800921e:	f7f7 f95b 	bl	80004d8 <__aeabi_dmul>
 8009222:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009226:	f7f7 fbdd 	bl	80009e4 <__aeabi_dcmpge>
 800922a:	9c02      	ldr	r4, [sp, #8]
 800922c:	4626      	mov	r6, r4
 800922e:	2800      	cmp	r0, #0
 8009230:	f040 824a 	bne.w	80096c8 <_dtoa_r+0x960>
 8009234:	2331      	movs	r3, #49	; 0x31
 8009236:	9f08      	ldr	r7, [sp, #32]
 8009238:	f109 0901 	add.w	r9, r9, #1
 800923c:	f807 3b01 	strb.w	r3, [r7], #1
 8009240:	e246      	b.n	80096d0 <_dtoa_r+0x968>
 8009242:	07e2      	lsls	r2, r4, #31
 8009244:	d505      	bpl.n	8009252 <_dtoa_r+0x4ea>
 8009246:	e9d6 2300 	ldrd	r2, r3, [r6]
 800924a:	f7f7 f945 	bl	80004d8 <__aeabi_dmul>
 800924e:	2301      	movs	r3, #1
 8009250:	3701      	adds	r7, #1
 8009252:	1064      	asrs	r4, r4, #1
 8009254:	3608      	adds	r6, #8
 8009256:	e76d      	b.n	8009134 <_dtoa_r+0x3cc>
 8009258:	2702      	movs	r7, #2
 800925a:	e770      	b.n	800913e <_dtoa_r+0x3d6>
 800925c:	46c8      	mov	r8, r9
 800925e:	9c02      	ldr	r4, [sp, #8]
 8009260:	e78f      	b.n	8009182 <_dtoa_r+0x41a>
 8009262:	9908      	ldr	r1, [sp, #32]
 8009264:	4b29      	ldr	r3, [pc, #164]	; (800930c <_dtoa_r+0x5a4>)
 8009266:	4421      	add	r1, r4
 8009268:	9112      	str	r1, [sp, #72]	; 0x48
 800926a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800926c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009270:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009274:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009278:	2900      	cmp	r1, #0
 800927a:	d055      	beq.n	8009328 <_dtoa_r+0x5c0>
 800927c:	2000      	movs	r0, #0
 800927e:	4929      	ldr	r1, [pc, #164]	; (8009324 <_dtoa_r+0x5bc>)
 8009280:	f7f7 fa54 	bl	800072c <__aeabi_ddiv>
 8009284:	463b      	mov	r3, r7
 8009286:	4632      	mov	r2, r6
 8009288:	f7f6 ff6e 	bl	8000168 <__aeabi_dsub>
 800928c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009290:	9f08      	ldr	r7, [sp, #32]
 8009292:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009296:	f7f7 fbcf 	bl	8000a38 <__aeabi_d2iz>
 800929a:	4604      	mov	r4, r0
 800929c:	f7f7 f8b2 	bl	8000404 <__aeabi_i2d>
 80092a0:	4602      	mov	r2, r0
 80092a2:	460b      	mov	r3, r1
 80092a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092a8:	f7f6 ff5e 	bl	8000168 <__aeabi_dsub>
 80092ac:	4602      	mov	r2, r0
 80092ae:	460b      	mov	r3, r1
 80092b0:	3430      	adds	r4, #48	; 0x30
 80092b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80092b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092ba:	f807 4b01 	strb.w	r4, [r7], #1
 80092be:	f7f7 fb7d 	bl	80009bc <__aeabi_dcmplt>
 80092c2:	2800      	cmp	r0, #0
 80092c4:	d174      	bne.n	80093b0 <_dtoa_r+0x648>
 80092c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092ca:	2000      	movs	r0, #0
 80092cc:	4911      	ldr	r1, [pc, #68]	; (8009314 <_dtoa_r+0x5ac>)
 80092ce:	f7f6 ff4b 	bl	8000168 <__aeabi_dsub>
 80092d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092d6:	f7f7 fb71 	bl	80009bc <__aeabi_dcmplt>
 80092da:	2800      	cmp	r0, #0
 80092dc:	f040 80b6 	bne.w	800944c <_dtoa_r+0x6e4>
 80092e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80092e2:	429f      	cmp	r7, r3
 80092e4:	f43f af7a 	beq.w	80091dc <_dtoa_r+0x474>
 80092e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80092ec:	2200      	movs	r2, #0
 80092ee:	4b0a      	ldr	r3, [pc, #40]	; (8009318 <_dtoa_r+0x5b0>)
 80092f0:	f7f7 f8f2 	bl	80004d8 <__aeabi_dmul>
 80092f4:	2200      	movs	r2, #0
 80092f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80092fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092fe:	4b06      	ldr	r3, [pc, #24]	; (8009318 <_dtoa_r+0x5b0>)
 8009300:	f7f7 f8ea 	bl	80004d8 <__aeabi_dmul>
 8009304:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009308:	e7c3      	b.n	8009292 <_dtoa_r+0x52a>
 800930a:	bf00      	nop
 800930c:	0800c718 	.word	0x0800c718
 8009310:	0800c6f0 	.word	0x0800c6f0
 8009314:	3ff00000 	.word	0x3ff00000
 8009318:	40240000 	.word	0x40240000
 800931c:	401c0000 	.word	0x401c0000
 8009320:	40140000 	.word	0x40140000
 8009324:	3fe00000 	.word	0x3fe00000
 8009328:	4630      	mov	r0, r6
 800932a:	4639      	mov	r1, r7
 800932c:	f7f7 f8d4 	bl	80004d8 <__aeabi_dmul>
 8009330:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009332:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009336:	9c08      	ldr	r4, [sp, #32]
 8009338:	9314      	str	r3, [sp, #80]	; 0x50
 800933a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800933e:	f7f7 fb7b 	bl	8000a38 <__aeabi_d2iz>
 8009342:	9015      	str	r0, [sp, #84]	; 0x54
 8009344:	f7f7 f85e 	bl	8000404 <__aeabi_i2d>
 8009348:	4602      	mov	r2, r0
 800934a:	460b      	mov	r3, r1
 800934c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009350:	f7f6 ff0a 	bl	8000168 <__aeabi_dsub>
 8009354:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009356:	4606      	mov	r6, r0
 8009358:	3330      	adds	r3, #48	; 0x30
 800935a:	f804 3b01 	strb.w	r3, [r4], #1
 800935e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009360:	460f      	mov	r7, r1
 8009362:	429c      	cmp	r4, r3
 8009364:	f04f 0200 	mov.w	r2, #0
 8009368:	d124      	bne.n	80093b4 <_dtoa_r+0x64c>
 800936a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800936e:	4bb3      	ldr	r3, [pc, #716]	; (800963c <_dtoa_r+0x8d4>)
 8009370:	f7f6 fefc 	bl	800016c <__adddf3>
 8009374:	4602      	mov	r2, r0
 8009376:	460b      	mov	r3, r1
 8009378:	4630      	mov	r0, r6
 800937a:	4639      	mov	r1, r7
 800937c:	f7f7 fb3c 	bl	80009f8 <__aeabi_dcmpgt>
 8009380:	2800      	cmp	r0, #0
 8009382:	d162      	bne.n	800944a <_dtoa_r+0x6e2>
 8009384:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009388:	2000      	movs	r0, #0
 800938a:	49ac      	ldr	r1, [pc, #688]	; (800963c <_dtoa_r+0x8d4>)
 800938c:	f7f6 feec 	bl	8000168 <__aeabi_dsub>
 8009390:	4602      	mov	r2, r0
 8009392:	460b      	mov	r3, r1
 8009394:	4630      	mov	r0, r6
 8009396:	4639      	mov	r1, r7
 8009398:	f7f7 fb10 	bl	80009bc <__aeabi_dcmplt>
 800939c:	2800      	cmp	r0, #0
 800939e:	f43f af1d 	beq.w	80091dc <_dtoa_r+0x474>
 80093a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80093a4:	1e7b      	subs	r3, r7, #1
 80093a6:	9314      	str	r3, [sp, #80]	; 0x50
 80093a8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80093ac:	2b30      	cmp	r3, #48	; 0x30
 80093ae:	d0f8      	beq.n	80093a2 <_dtoa_r+0x63a>
 80093b0:	46c1      	mov	r9, r8
 80093b2:	e03a      	b.n	800942a <_dtoa_r+0x6c2>
 80093b4:	4ba2      	ldr	r3, [pc, #648]	; (8009640 <_dtoa_r+0x8d8>)
 80093b6:	f7f7 f88f 	bl	80004d8 <__aeabi_dmul>
 80093ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093be:	e7bc      	b.n	800933a <_dtoa_r+0x5d2>
 80093c0:	9f08      	ldr	r7, [sp, #32]
 80093c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80093c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093ca:	f7f7 f9af 	bl	800072c <__aeabi_ddiv>
 80093ce:	f7f7 fb33 	bl	8000a38 <__aeabi_d2iz>
 80093d2:	4604      	mov	r4, r0
 80093d4:	f7f7 f816 	bl	8000404 <__aeabi_i2d>
 80093d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80093dc:	f7f7 f87c 	bl	80004d8 <__aeabi_dmul>
 80093e0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80093e4:	460b      	mov	r3, r1
 80093e6:	4602      	mov	r2, r0
 80093e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093ec:	f7f6 febc 	bl	8000168 <__aeabi_dsub>
 80093f0:	f807 6b01 	strb.w	r6, [r7], #1
 80093f4:	9e08      	ldr	r6, [sp, #32]
 80093f6:	9b02      	ldr	r3, [sp, #8]
 80093f8:	1bbe      	subs	r6, r7, r6
 80093fa:	42b3      	cmp	r3, r6
 80093fc:	d13a      	bne.n	8009474 <_dtoa_r+0x70c>
 80093fe:	4602      	mov	r2, r0
 8009400:	460b      	mov	r3, r1
 8009402:	f7f6 feb3 	bl	800016c <__adddf3>
 8009406:	4602      	mov	r2, r0
 8009408:	460b      	mov	r3, r1
 800940a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800940e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009412:	f7f7 faf1 	bl	80009f8 <__aeabi_dcmpgt>
 8009416:	bb58      	cbnz	r0, 8009470 <_dtoa_r+0x708>
 8009418:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800941c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009420:	f7f7 fac2 	bl	80009a8 <__aeabi_dcmpeq>
 8009424:	b108      	cbz	r0, 800942a <_dtoa_r+0x6c2>
 8009426:	07e1      	lsls	r1, r4, #31
 8009428:	d422      	bmi.n	8009470 <_dtoa_r+0x708>
 800942a:	4628      	mov	r0, r5
 800942c:	4651      	mov	r1, sl
 800942e:	f000 fae3 	bl	80099f8 <_Bfree>
 8009432:	2300      	movs	r3, #0
 8009434:	703b      	strb	r3, [r7, #0]
 8009436:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009438:	f109 0001 	add.w	r0, r9, #1
 800943c:	6018      	str	r0, [r3, #0]
 800943e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009440:	2b00      	cmp	r3, #0
 8009442:	f43f acdf 	beq.w	8008e04 <_dtoa_r+0x9c>
 8009446:	601f      	str	r7, [r3, #0]
 8009448:	e4dc      	b.n	8008e04 <_dtoa_r+0x9c>
 800944a:	4627      	mov	r7, r4
 800944c:	463b      	mov	r3, r7
 800944e:	461f      	mov	r7, r3
 8009450:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009454:	2a39      	cmp	r2, #57	; 0x39
 8009456:	d107      	bne.n	8009468 <_dtoa_r+0x700>
 8009458:	9a08      	ldr	r2, [sp, #32]
 800945a:	429a      	cmp	r2, r3
 800945c:	d1f7      	bne.n	800944e <_dtoa_r+0x6e6>
 800945e:	2230      	movs	r2, #48	; 0x30
 8009460:	9908      	ldr	r1, [sp, #32]
 8009462:	f108 0801 	add.w	r8, r8, #1
 8009466:	700a      	strb	r2, [r1, #0]
 8009468:	781a      	ldrb	r2, [r3, #0]
 800946a:	3201      	adds	r2, #1
 800946c:	701a      	strb	r2, [r3, #0]
 800946e:	e79f      	b.n	80093b0 <_dtoa_r+0x648>
 8009470:	46c8      	mov	r8, r9
 8009472:	e7eb      	b.n	800944c <_dtoa_r+0x6e4>
 8009474:	2200      	movs	r2, #0
 8009476:	4b72      	ldr	r3, [pc, #456]	; (8009640 <_dtoa_r+0x8d8>)
 8009478:	f7f7 f82e 	bl	80004d8 <__aeabi_dmul>
 800947c:	4602      	mov	r2, r0
 800947e:	460b      	mov	r3, r1
 8009480:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009484:	2200      	movs	r2, #0
 8009486:	2300      	movs	r3, #0
 8009488:	f7f7 fa8e 	bl	80009a8 <__aeabi_dcmpeq>
 800948c:	2800      	cmp	r0, #0
 800948e:	d098      	beq.n	80093c2 <_dtoa_r+0x65a>
 8009490:	e7cb      	b.n	800942a <_dtoa_r+0x6c2>
 8009492:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009494:	2a00      	cmp	r2, #0
 8009496:	f000 80cd 	beq.w	8009634 <_dtoa_r+0x8cc>
 800949a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800949c:	2a01      	cmp	r2, #1
 800949e:	f300 80af 	bgt.w	8009600 <_dtoa_r+0x898>
 80094a2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80094a4:	2a00      	cmp	r2, #0
 80094a6:	f000 80a7 	beq.w	80095f8 <_dtoa_r+0x890>
 80094aa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80094ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80094b0:	9f06      	ldr	r7, [sp, #24]
 80094b2:	9a06      	ldr	r2, [sp, #24]
 80094b4:	2101      	movs	r1, #1
 80094b6:	441a      	add	r2, r3
 80094b8:	9206      	str	r2, [sp, #24]
 80094ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094bc:	4628      	mov	r0, r5
 80094be:	441a      	add	r2, r3
 80094c0:	9209      	str	r2, [sp, #36]	; 0x24
 80094c2:	f000 fb53 	bl	8009b6c <__i2b>
 80094c6:	4606      	mov	r6, r0
 80094c8:	2f00      	cmp	r7, #0
 80094ca:	dd0c      	ble.n	80094e6 <_dtoa_r+0x77e>
 80094cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	dd09      	ble.n	80094e6 <_dtoa_r+0x77e>
 80094d2:	42bb      	cmp	r3, r7
 80094d4:	bfa8      	it	ge
 80094d6:	463b      	movge	r3, r7
 80094d8:	9a06      	ldr	r2, [sp, #24]
 80094da:	1aff      	subs	r7, r7, r3
 80094dc:	1ad2      	subs	r2, r2, r3
 80094de:	9206      	str	r2, [sp, #24]
 80094e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094e2:	1ad3      	subs	r3, r2, r3
 80094e4:	9309      	str	r3, [sp, #36]	; 0x24
 80094e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094e8:	b1f3      	cbz	r3, 8009528 <_dtoa_r+0x7c0>
 80094ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	f000 80a9 	beq.w	8009644 <_dtoa_r+0x8dc>
 80094f2:	2c00      	cmp	r4, #0
 80094f4:	dd10      	ble.n	8009518 <_dtoa_r+0x7b0>
 80094f6:	4631      	mov	r1, r6
 80094f8:	4622      	mov	r2, r4
 80094fa:	4628      	mov	r0, r5
 80094fc:	f000 fbf0 	bl	8009ce0 <__pow5mult>
 8009500:	4652      	mov	r2, sl
 8009502:	4601      	mov	r1, r0
 8009504:	4606      	mov	r6, r0
 8009506:	4628      	mov	r0, r5
 8009508:	f000 fb46 	bl	8009b98 <__multiply>
 800950c:	4680      	mov	r8, r0
 800950e:	4651      	mov	r1, sl
 8009510:	4628      	mov	r0, r5
 8009512:	f000 fa71 	bl	80099f8 <_Bfree>
 8009516:	46c2      	mov	sl, r8
 8009518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800951a:	1b1a      	subs	r2, r3, r4
 800951c:	d004      	beq.n	8009528 <_dtoa_r+0x7c0>
 800951e:	4651      	mov	r1, sl
 8009520:	4628      	mov	r0, r5
 8009522:	f000 fbdd 	bl	8009ce0 <__pow5mult>
 8009526:	4682      	mov	sl, r0
 8009528:	2101      	movs	r1, #1
 800952a:	4628      	mov	r0, r5
 800952c:	f000 fb1e 	bl	8009b6c <__i2b>
 8009530:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009532:	4604      	mov	r4, r0
 8009534:	2b00      	cmp	r3, #0
 8009536:	f340 8087 	ble.w	8009648 <_dtoa_r+0x8e0>
 800953a:	461a      	mov	r2, r3
 800953c:	4601      	mov	r1, r0
 800953e:	4628      	mov	r0, r5
 8009540:	f000 fbce 	bl	8009ce0 <__pow5mult>
 8009544:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009546:	4604      	mov	r4, r0
 8009548:	2b01      	cmp	r3, #1
 800954a:	f340 8080 	ble.w	800964e <_dtoa_r+0x8e6>
 800954e:	f04f 0800 	mov.w	r8, #0
 8009552:	6923      	ldr	r3, [r4, #16]
 8009554:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009558:	6918      	ldr	r0, [r3, #16]
 800955a:	f000 fab9 	bl	8009ad0 <__hi0bits>
 800955e:	f1c0 0020 	rsb	r0, r0, #32
 8009562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009564:	4418      	add	r0, r3
 8009566:	f010 001f 	ands.w	r0, r0, #31
 800956a:	f000 8092 	beq.w	8009692 <_dtoa_r+0x92a>
 800956e:	f1c0 0320 	rsb	r3, r0, #32
 8009572:	2b04      	cmp	r3, #4
 8009574:	f340 808a 	ble.w	800968c <_dtoa_r+0x924>
 8009578:	f1c0 001c 	rsb	r0, r0, #28
 800957c:	9b06      	ldr	r3, [sp, #24]
 800957e:	4407      	add	r7, r0
 8009580:	4403      	add	r3, r0
 8009582:	9306      	str	r3, [sp, #24]
 8009584:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009586:	4403      	add	r3, r0
 8009588:	9309      	str	r3, [sp, #36]	; 0x24
 800958a:	9b06      	ldr	r3, [sp, #24]
 800958c:	2b00      	cmp	r3, #0
 800958e:	dd05      	ble.n	800959c <_dtoa_r+0x834>
 8009590:	4651      	mov	r1, sl
 8009592:	461a      	mov	r2, r3
 8009594:	4628      	mov	r0, r5
 8009596:	f000 fbfd 	bl	8009d94 <__lshift>
 800959a:	4682      	mov	sl, r0
 800959c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800959e:	2b00      	cmp	r3, #0
 80095a0:	dd05      	ble.n	80095ae <_dtoa_r+0x846>
 80095a2:	4621      	mov	r1, r4
 80095a4:	461a      	mov	r2, r3
 80095a6:	4628      	mov	r0, r5
 80095a8:	f000 fbf4 	bl	8009d94 <__lshift>
 80095ac:	4604      	mov	r4, r0
 80095ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d070      	beq.n	8009696 <_dtoa_r+0x92e>
 80095b4:	4621      	mov	r1, r4
 80095b6:	4650      	mov	r0, sl
 80095b8:	f000 fc58 	bl	8009e6c <__mcmp>
 80095bc:	2800      	cmp	r0, #0
 80095be:	da6a      	bge.n	8009696 <_dtoa_r+0x92e>
 80095c0:	2300      	movs	r3, #0
 80095c2:	4651      	mov	r1, sl
 80095c4:	220a      	movs	r2, #10
 80095c6:	4628      	mov	r0, r5
 80095c8:	f000 fa38 	bl	8009a3c <__multadd>
 80095cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095ce:	4682      	mov	sl, r0
 80095d0:	f109 39ff 	add.w	r9, r9, #4294967295
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f000 8193 	beq.w	8009900 <_dtoa_r+0xb98>
 80095da:	4631      	mov	r1, r6
 80095dc:	2300      	movs	r3, #0
 80095de:	220a      	movs	r2, #10
 80095e0:	4628      	mov	r0, r5
 80095e2:	f000 fa2b 	bl	8009a3c <__multadd>
 80095e6:	f1bb 0f00 	cmp.w	fp, #0
 80095ea:	4606      	mov	r6, r0
 80095ec:	f300 8093 	bgt.w	8009716 <_dtoa_r+0x9ae>
 80095f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80095f2:	2b02      	cmp	r3, #2
 80095f4:	dc57      	bgt.n	80096a6 <_dtoa_r+0x93e>
 80095f6:	e08e      	b.n	8009716 <_dtoa_r+0x9ae>
 80095f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80095fa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80095fe:	e756      	b.n	80094ae <_dtoa_r+0x746>
 8009600:	9b02      	ldr	r3, [sp, #8]
 8009602:	1e5c      	subs	r4, r3, #1
 8009604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009606:	42a3      	cmp	r3, r4
 8009608:	bfb7      	itett	lt
 800960a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800960c:	1b1c      	subge	r4, r3, r4
 800960e:	1ae2      	sublt	r2, r4, r3
 8009610:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009612:	bfbe      	ittt	lt
 8009614:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009616:	189b      	addlt	r3, r3, r2
 8009618:	930e      	strlt	r3, [sp, #56]	; 0x38
 800961a:	9b02      	ldr	r3, [sp, #8]
 800961c:	bfb8      	it	lt
 800961e:	2400      	movlt	r4, #0
 8009620:	2b00      	cmp	r3, #0
 8009622:	bfbb      	ittet	lt
 8009624:	9b06      	ldrlt	r3, [sp, #24]
 8009626:	9a02      	ldrlt	r2, [sp, #8]
 8009628:	9f06      	ldrge	r7, [sp, #24]
 800962a:	1a9f      	sublt	r7, r3, r2
 800962c:	bfac      	ite	ge
 800962e:	9b02      	ldrge	r3, [sp, #8]
 8009630:	2300      	movlt	r3, #0
 8009632:	e73e      	b.n	80094b2 <_dtoa_r+0x74a>
 8009634:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009636:	9f06      	ldr	r7, [sp, #24]
 8009638:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800963a:	e745      	b.n	80094c8 <_dtoa_r+0x760>
 800963c:	3fe00000 	.word	0x3fe00000
 8009640:	40240000 	.word	0x40240000
 8009644:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009646:	e76a      	b.n	800951e <_dtoa_r+0x7b6>
 8009648:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800964a:	2b01      	cmp	r3, #1
 800964c:	dc19      	bgt.n	8009682 <_dtoa_r+0x91a>
 800964e:	9b04      	ldr	r3, [sp, #16]
 8009650:	b9bb      	cbnz	r3, 8009682 <_dtoa_r+0x91a>
 8009652:	9b05      	ldr	r3, [sp, #20]
 8009654:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009658:	b99b      	cbnz	r3, 8009682 <_dtoa_r+0x91a>
 800965a:	9b05      	ldr	r3, [sp, #20]
 800965c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009660:	0d1b      	lsrs	r3, r3, #20
 8009662:	051b      	lsls	r3, r3, #20
 8009664:	b183      	cbz	r3, 8009688 <_dtoa_r+0x920>
 8009666:	f04f 0801 	mov.w	r8, #1
 800966a:	9b06      	ldr	r3, [sp, #24]
 800966c:	3301      	adds	r3, #1
 800966e:	9306      	str	r3, [sp, #24]
 8009670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009672:	3301      	adds	r3, #1
 8009674:	9309      	str	r3, [sp, #36]	; 0x24
 8009676:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009678:	2b00      	cmp	r3, #0
 800967a:	f47f af6a 	bne.w	8009552 <_dtoa_r+0x7ea>
 800967e:	2001      	movs	r0, #1
 8009680:	e76f      	b.n	8009562 <_dtoa_r+0x7fa>
 8009682:	f04f 0800 	mov.w	r8, #0
 8009686:	e7f6      	b.n	8009676 <_dtoa_r+0x90e>
 8009688:	4698      	mov	r8, r3
 800968a:	e7f4      	b.n	8009676 <_dtoa_r+0x90e>
 800968c:	f43f af7d 	beq.w	800958a <_dtoa_r+0x822>
 8009690:	4618      	mov	r0, r3
 8009692:	301c      	adds	r0, #28
 8009694:	e772      	b.n	800957c <_dtoa_r+0x814>
 8009696:	9b02      	ldr	r3, [sp, #8]
 8009698:	2b00      	cmp	r3, #0
 800969a:	dc36      	bgt.n	800970a <_dtoa_r+0x9a2>
 800969c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800969e:	2b02      	cmp	r3, #2
 80096a0:	dd33      	ble.n	800970a <_dtoa_r+0x9a2>
 80096a2:	f8dd b008 	ldr.w	fp, [sp, #8]
 80096a6:	f1bb 0f00 	cmp.w	fp, #0
 80096aa:	d10d      	bne.n	80096c8 <_dtoa_r+0x960>
 80096ac:	4621      	mov	r1, r4
 80096ae:	465b      	mov	r3, fp
 80096b0:	2205      	movs	r2, #5
 80096b2:	4628      	mov	r0, r5
 80096b4:	f000 f9c2 	bl	8009a3c <__multadd>
 80096b8:	4601      	mov	r1, r0
 80096ba:	4604      	mov	r4, r0
 80096bc:	4650      	mov	r0, sl
 80096be:	f000 fbd5 	bl	8009e6c <__mcmp>
 80096c2:	2800      	cmp	r0, #0
 80096c4:	f73f adb6 	bgt.w	8009234 <_dtoa_r+0x4cc>
 80096c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80096ca:	9f08      	ldr	r7, [sp, #32]
 80096cc:	ea6f 0903 	mvn.w	r9, r3
 80096d0:	f04f 0800 	mov.w	r8, #0
 80096d4:	4621      	mov	r1, r4
 80096d6:	4628      	mov	r0, r5
 80096d8:	f000 f98e 	bl	80099f8 <_Bfree>
 80096dc:	2e00      	cmp	r6, #0
 80096de:	f43f aea4 	beq.w	800942a <_dtoa_r+0x6c2>
 80096e2:	f1b8 0f00 	cmp.w	r8, #0
 80096e6:	d005      	beq.n	80096f4 <_dtoa_r+0x98c>
 80096e8:	45b0      	cmp	r8, r6
 80096ea:	d003      	beq.n	80096f4 <_dtoa_r+0x98c>
 80096ec:	4641      	mov	r1, r8
 80096ee:	4628      	mov	r0, r5
 80096f0:	f000 f982 	bl	80099f8 <_Bfree>
 80096f4:	4631      	mov	r1, r6
 80096f6:	4628      	mov	r0, r5
 80096f8:	f000 f97e 	bl	80099f8 <_Bfree>
 80096fc:	e695      	b.n	800942a <_dtoa_r+0x6c2>
 80096fe:	2400      	movs	r4, #0
 8009700:	4626      	mov	r6, r4
 8009702:	e7e1      	b.n	80096c8 <_dtoa_r+0x960>
 8009704:	46c1      	mov	r9, r8
 8009706:	4626      	mov	r6, r4
 8009708:	e594      	b.n	8009234 <_dtoa_r+0x4cc>
 800970a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800970c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009710:	2b00      	cmp	r3, #0
 8009712:	f000 80fc 	beq.w	800990e <_dtoa_r+0xba6>
 8009716:	2f00      	cmp	r7, #0
 8009718:	dd05      	ble.n	8009726 <_dtoa_r+0x9be>
 800971a:	4631      	mov	r1, r6
 800971c:	463a      	mov	r2, r7
 800971e:	4628      	mov	r0, r5
 8009720:	f000 fb38 	bl	8009d94 <__lshift>
 8009724:	4606      	mov	r6, r0
 8009726:	f1b8 0f00 	cmp.w	r8, #0
 800972a:	d05c      	beq.n	80097e6 <_dtoa_r+0xa7e>
 800972c:	4628      	mov	r0, r5
 800972e:	6871      	ldr	r1, [r6, #4]
 8009730:	f000 f922 	bl	8009978 <_Balloc>
 8009734:	4607      	mov	r7, r0
 8009736:	b928      	cbnz	r0, 8009744 <_dtoa_r+0x9dc>
 8009738:	4602      	mov	r2, r0
 800973a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800973e:	4b7e      	ldr	r3, [pc, #504]	; (8009938 <_dtoa_r+0xbd0>)
 8009740:	f7ff bb26 	b.w	8008d90 <_dtoa_r+0x28>
 8009744:	6932      	ldr	r2, [r6, #16]
 8009746:	f106 010c 	add.w	r1, r6, #12
 800974a:	3202      	adds	r2, #2
 800974c:	0092      	lsls	r2, r2, #2
 800974e:	300c      	adds	r0, #12
 8009750:	f7fe fde4 	bl	800831c <memcpy>
 8009754:	2201      	movs	r2, #1
 8009756:	4639      	mov	r1, r7
 8009758:	4628      	mov	r0, r5
 800975a:	f000 fb1b 	bl	8009d94 <__lshift>
 800975e:	46b0      	mov	r8, r6
 8009760:	4606      	mov	r6, r0
 8009762:	9b08      	ldr	r3, [sp, #32]
 8009764:	3301      	adds	r3, #1
 8009766:	9302      	str	r3, [sp, #8]
 8009768:	9b08      	ldr	r3, [sp, #32]
 800976a:	445b      	add	r3, fp
 800976c:	930a      	str	r3, [sp, #40]	; 0x28
 800976e:	9b04      	ldr	r3, [sp, #16]
 8009770:	f003 0301 	and.w	r3, r3, #1
 8009774:	9309      	str	r3, [sp, #36]	; 0x24
 8009776:	9b02      	ldr	r3, [sp, #8]
 8009778:	4621      	mov	r1, r4
 800977a:	4650      	mov	r0, sl
 800977c:	f103 3bff 	add.w	fp, r3, #4294967295
 8009780:	f7ff fa62 	bl	8008c48 <quorem>
 8009784:	4603      	mov	r3, r0
 8009786:	4641      	mov	r1, r8
 8009788:	3330      	adds	r3, #48	; 0x30
 800978a:	9004      	str	r0, [sp, #16]
 800978c:	4650      	mov	r0, sl
 800978e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009790:	f000 fb6c 	bl	8009e6c <__mcmp>
 8009794:	4632      	mov	r2, r6
 8009796:	9006      	str	r0, [sp, #24]
 8009798:	4621      	mov	r1, r4
 800979a:	4628      	mov	r0, r5
 800979c:	f000 fb82 	bl	8009ea4 <__mdiff>
 80097a0:	68c2      	ldr	r2, [r0, #12]
 80097a2:	4607      	mov	r7, r0
 80097a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097a6:	bb02      	cbnz	r2, 80097ea <_dtoa_r+0xa82>
 80097a8:	4601      	mov	r1, r0
 80097aa:	4650      	mov	r0, sl
 80097ac:	f000 fb5e 	bl	8009e6c <__mcmp>
 80097b0:	4602      	mov	r2, r0
 80097b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097b4:	4639      	mov	r1, r7
 80097b6:	4628      	mov	r0, r5
 80097b8:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80097bc:	f000 f91c 	bl	80099f8 <_Bfree>
 80097c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097c4:	9f02      	ldr	r7, [sp, #8]
 80097c6:	ea43 0102 	orr.w	r1, r3, r2
 80097ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097cc:	430b      	orrs	r3, r1
 80097ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097d0:	d10d      	bne.n	80097ee <_dtoa_r+0xa86>
 80097d2:	2b39      	cmp	r3, #57	; 0x39
 80097d4:	d027      	beq.n	8009826 <_dtoa_r+0xabe>
 80097d6:	9a06      	ldr	r2, [sp, #24]
 80097d8:	2a00      	cmp	r2, #0
 80097da:	dd01      	ble.n	80097e0 <_dtoa_r+0xa78>
 80097dc:	9b04      	ldr	r3, [sp, #16]
 80097de:	3331      	adds	r3, #49	; 0x31
 80097e0:	f88b 3000 	strb.w	r3, [fp]
 80097e4:	e776      	b.n	80096d4 <_dtoa_r+0x96c>
 80097e6:	4630      	mov	r0, r6
 80097e8:	e7b9      	b.n	800975e <_dtoa_r+0x9f6>
 80097ea:	2201      	movs	r2, #1
 80097ec:	e7e2      	b.n	80097b4 <_dtoa_r+0xa4c>
 80097ee:	9906      	ldr	r1, [sp, #24]
 80097f0:	2900      	cmp	r1, #0
 80097f2:	db04      	blt.n	80097fe <_dtoa_r+0xa96>
 80097f4:	9822      	ldr	r0, [sp, #136]	; 0x88
 80097f6:	4301      	orrs	r1, r0
 80097f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097fa:	4301      	orrs	r1, r0
 80097fc:	d120      	bne.n	8009840 <_dtoa_r+0xad8>
 80097fe:	2a00      	cmp	r2, #0
 8009800:	ddee      	ble.n	80097e0 <_dtoa_r+0xa78>
 8009802:	4651      	mov	r1, sl
 8009804:	2201      	movs	r2, #1
 8009806:	4628      	mov	r0, r5
 8009808:	9302      	str	r3, [sp, #8]
 800980a:	f000 fac3 	bl	8009d94 <__lshift>
 800980e:	4621      	mov	r1, r4
 8009810:	4682      	mov	sl, r0
 8009812:	f000 fb2b 	bl	8009e6c <__mcmp>
 8009816:	2800      	cmp	r0, #0
 8009818:	9b02      	ldr	r3, [sp, #8]
 800981a:	dc02      	bgt.n	8009822 <_dtoa_r+0xaba>
 800981c:	d1e0      	bne.n	80097e0 <_dtoa_r+0xa78>
 800981e:	07da      	lsls	r2, r3, #31
 8009820:	d5de      	bpl.n	80097e0 <_dtoa_r+0xa78>
 8009822:	2b39      	cmp	r3, #57	; 0x39
 8009824:	d1da      	bne.n	80097dc <_dtoa_r+0xa74>
 8009826:	2339      	movs	r3, #57	; 0x39
 8009828:	f88b 3000 	strb.w	r3, [fp]
 800982c:	463b      	mov	r3, r7
 800982e:	461f      	mov	r7, r3
 8009830:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009834:	3b01      	subs	r3, #1
 8009836:	2a39      	cmp	r2, #57	; 0x39
 8009838:	d050      	beq.n	80098dc <_dtoa_r+0xb74>
 800983a:	3201      	adds	r2, #1
 800983c:	701a      	strb	r2, [r3, #0]
 800983e:	e749      	b.n	80096d4 <_dtoa_r+0x96c>
 8009840:	2a00      	cmp	r2, #0
 8009842:	dd03      	ble.n	800984c <_dtoa_r+0xae4>
 8009844:	2b39      	cmp	r3, #57	; 0x39
 8009846:	d0ee      	beq.n	8009826 <_dtoa_r+0xabe>
 8009848:	3301      	adds	r3, #1
 800984a:	e7c9      	b.n	80097e0 <_dtoa_r+0xa78>
 800984c:	9a02      	ldr	r2, [sp, #8]
 800984e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009850:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009854:	428a      	cmp	r2, r1
 8009856:	d02a      	beq.n	80098ae <_dtoa_r+0xb46>
 8009858:	4651      	mov	r1, sl
 800985a:	2300      	movs	r3, #0
 800985c:	220a      	movs	r2, #10
 800985e:	4628      	mov	r0, r5
 8009860:	f000 f8ec 	bl	8009a3c <__multadd>
 8009864:	45b0      	cmp	r8, r6
 8009866:	4682      	mov	sl, r0
 8009868:	f04f 0300 	mov.w	r3, #0
 800986c:	f04f 020a 	mov.w	r2, #10
 8009870:	4641      	mov	r1, r8
 8009872:	4628      	mov	r0, r5
 8009874:	d107      	bne.n	8009886 <_dtoa_r+0xb1e>
 8009876:	f000 f8e1 	bl	8009a3c <__multadd>
 800987a:	4680      	mov	r8, r0
 800987c:	4606      	mov	r6, r0
 800987e:	9b02      	ldr	r3, [sp, #8]
 8009880:	3301      	adds	r3, #1
 8009882:	9302      	str	r3, [sp, #8]
 8009884:	e777      	b.n	8009776 <_dtoa_r+0xa0e>
 8009886:	f000 f8d9 	bl	8009a3c <__multadd>
 800988a:	4631      	mov	r1, r6
 800988c:	4680      	mov	r8, r0
 800988e:	2300      	movs	r3, #0
 8009890:	220a      	movs	r2, #10
 8009892:	4628      	mov	r0, r5
 8009894:	f000 f8d2 	bl	8009a3c <__multadd>
 8009898:	4606      	mov	r6, r0
 800989a:	e7f0      	b.n	800987e <_dtoa_r+0xb16>
 800989c:	f1bb 0f00 	cmp.w	fp, #0
 80098a0:	bfcc      	ite	gt
 80098a2:	465f      	movgt	r7, fp
 80098a4:	2701      	movle	r7, #1
 80098a6:	f04f 0800 	mov.w	r8, #0
 80098aa:	9a08      	ldr	r2, [sp, #32]
 80098ac:	4417      	add	r7, r2
 80098ae:	4651      	mov	r1, sl
 80098b0:	2201      	movs	r2, #1
 80098b2:	4628      	mov	r0, r5
 80098b4:	9302      	str	r3, [sp, #8]
 80098b6:	f000 fa6d 	bl	8009d94 <__lshift>
 80098ba:	4621      	mov	r1, r4
 80098bc:	4682      	mov	sl, r0
 80098be:	f000 fad5 	bl	8009e6c <__mcmp>
 80098c2:	2800      	cmp	r0, #0
 80098c4:	dcb2      	bgt.n	800982c <_dtoa_r+0xac4>
 80098c6:	d102      	bne.n	80098ce <_dtoa_r+0xb66>
 80098c8:	9b02      	ldr	r3, [sp, #8]
 80098ca:	07db      	lsls	r3, r3, #31
 80098cc:	d4ae      	bmi.n	800982c <_dtoa_r+0xac4>
 80098ce:	463b      	mov	r3, r7
 80098d0:	461f      	mov	r7, r3
 80098d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098d6:	2a30      	cmp	r2, #48	; 0x30
 80098d8:	d0fa      	beq.n	80098d0 <_dtoa_r+0xb68>
 80098da:	e6fb      	b.n	80096d4 <_dtoa_r+0x96c>
 80098dc:	9a08      	ldr	r2, [sp, #32]
 80098de:	429a      	cmp	r2, r3
 80098e0:	d1a5      	bne.n	800982e <_dtoa_r+0xac6>
 80098e2:	2331      	movs	r3, #49	; 0x31
 80098e4:	f109 0901 	add.w	r9, r9, #1
 80098e8:	7013      	strb	r3, [r2, #0]
 80098ea:	e6f3      	b.n	80096d4 <_dtoa_r+0x96c>
 80098ec:	4b13      	ldr	r3, [pc, #76]	; (800993c <_dtoa_r+0xbd4>)
 80098ee:	f7ff baa7 	b.w	8008e40 <_dtoa_r+0xd8>
 80098f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	f47f aa80 	bne.w	8008dfa <_dtoa_r+0x92>
 80098fa:	4b11      	ldr	r3, [pc, #68]	; (8009940 <_dtoa_r+0xbd8>)
 80098fc:	f7ff baa0 	b.w	8008e40 <_dtoa_r+0xd8>
 8009900:	f1bb 0f00 	cmp.w	fp, #0
 8009904:	dc03      	bgt.n	800990e <_dtoa_r+0xba6>
 8009906:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009908:	2b02      	cmp	r3, #2
 800990a:	f73f aecc 	bgt.w	80096a6 <_dtoa_r+0x93e>
 800990e:	9f08      	ldr	r7, [sp, #32]
 8009910:	4621      	mov	r1, r4
 8009912:	4650      	mov	r0, sl
 8009914:	f7ff f998 	bl	8008c48 <quorem>
 8009918:	9a08      	ldr	r2, [sp, #32]
 800991a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800991e:	f807 3b01 	strb.w	r3, [r7], #1
 8009922:	1aba      	subs	r2, r7, r2
 8009924:	4593      	cmp	fp, r2
 8009926:	ddb9      	ble.n	800989c <_dtoa_r+0xb34>
 8009928:	4651      	mov	r1, sl
 800992a:	2300      	movs	r3, #0
 800992c:	220a      	movs	r2, #10
 800992e:	4628      	mov	r0, r5
 8009930:	f000 f884 	bl	8009a3c <__multadd>
 8009934:	4682      	mov	sl, r0
 8009936:	e7eb      	b.n	8009910 <_dtoa_r+0xba8>
 8009938:	0800c67b 	.word	0x0800c67b
 800993c:	0800c5d4 	.word	0x0800c5d4
 8009940:	0800c5f8 	.word	0x0800c5f8

08009944 <_localeconv_r>:
 8009944:	4800      	ldr	r0, [pc, #0]	; (8009948 <_localeconv_r+0x4>)
 8009946:	4770      	bx	lr
 8009948:	20000174 	.word	0x20000174

0800994c <malloc>:
 800994c:	4b02      	ldr	r3, [pc, #8]	; (8009958 <malloc+0xc>)
 800994e:	4601      	mov	r1, r0
 8009950:	6818      	ldr	r0, [r3, #0]
 8009952:	f000 bbed 	b.w	800a130 <_malloc_r>
 8009956:	bf00      	nop
 8009958:	20000020 	.word	0x20000020

0800995c <memchr>:
 800995c:	4603      	mov	r3, r0
 800995e:	b510      	push	{r4, lr}
 8009960:	b2c9      	uxtb	r1, r1
 8009962:	4402      	add	r2, r0
 8009964:	4293      	cmp	r3, r2
 8009966:	4618      	mov	r0, r3
 8009968:	d101      	bne.n	800996e <memchr+0x12>
 800996a:	2000      	movs	r0, #0
 800996c:	e003      	b.n	8009976 <memchr+0x1a>
 800996e:	7804      	ldrb	r4, [r0, #0]
 8009970:	3301      	adds	r3, #1
 8009972:	428c      	cmp	r4, r1
 8009974:	d1f6      	bne.n	8009964 <memchr+0x8>
 8009976:	bd10      	pop	{r4, pc}

08009978 <_Balloc>:
 8009978:	b570      	push	{r4, r5, r6, lr}
 800997a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800997c:	4604      	mov	r4, r0
 800997e:	460d      	mov	r5, r1
 8009980:	b976      	cbnz	r6, 80099a0 <_Balloc+0x28>
 8009982:	2010      	movs	r0, #16
 8009984:	f7ff ffe2 	bl	800994c <malloc>
 8009988:	4602      	mov	r2, r0
 800998a:	6260      	str	r0, [r4, #36]	; 0x24
 800998c:	b920      	cbnz	r0, 8009998 <_Balloc+0x20>
 800998e:	2166      	movs	r1, #102	; 0x66
 8009990:	4b17      	ldr	r3, [pc, #92]	; (80099f0 <_Balloc+0x78>)
 8009992:	4818      	ldr	r0, [pc, #96]	; (80099f4 <_Balloc+0x7c>)
 8009994:	f000 fd92 	bl	800a4bc <__assert_func>
 8009998:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800999c:	6006      	str	r6, [r0, #0]
 800999e:	60c6      	str	r6, [r0, #12]
 80099a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80099a2:	68f3      	ldr	r3, [r6, #12]
 80099a4:	b183      	cbz	r3, 80099c8 <_Balloc+0x50>
 80099a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099a8:	68db      	ldr	r3, [r3, #12]
 80099aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80099ae:	b9b8      	cbnz	r0, 80099e0 <_Balloc+0x68>
 80099b0:	2101      	movs	r1, #1
 80099b2:	fa01 f605 	lsl.w	r6, r1, r5
 80099b6:	1d72      	adds	r2, r6, #5
 80099b8:	4620      	mov	r0, r4
 80099ba:	0092      	lsls	r2, r2, #2
 80099bc:	f000 fb5e 	bl	800a07c <_calloc_r>
 80099c0:	b160      	cbz	r0, 80099dc <_Balloc+0x64>
 80099c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80099c6:	e00e      	b.n	80099e6 <_Balloc+0x6e>
 80099c8:	2221      	movs	r2, #33	; 0x21
 80099ca:	2104      	movs	r1, #4
 80099cc:	4620      	mov	r0, r4
 80099ce:	f000 fb55 	bl	800a07c <_calloc_r>
 80099d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099d4:	60f0      	str	r0, [r6, #12]
 80099d6:	68db      	ldr	r3, [r3, #12]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d1e4      	bne.n	80099a6 <_Balloc+0x2e>
 80099dc:	2000      	movs	r0, #0
 80099de:	bd70      	pop	{r4, r5, r6, pc}
 80099e0:	6802      	ldr	r2, [r0, #0]
 80099e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80099e6:	2300      	movs	r3, #0
 80099e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80099ec:	e7f7      	b.n	80099de <_Balloc+0x66>
 80099ee:	bf00      	nop
 80099f0:	0800c605 	.word	0x0800c605
 80099f4:	0800c68c 	.word	0x0800c68c

080099f8 <_Bfree>:
 80099f8:	b570      	push	{r4, r5, r6, lr}
 80099fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80099fc:	4605      	mov	r5, r0
 80099fe:	460c      	mov	r4, r1
 8009a00:	b976      	cbnz	r6, 8009a20 <_Bfree+0x28>
 8009a02:	2010      	movs	r0, #16
 8009a04:	f7ff ffa2 	bl	800994c <malloc>
 8009a08:	4602      	mov	r2, r0
 8009a0a:	6268      	str	r0, [r5, #36]	; 0x24
 8009a0c:	b920      	cbnz	r0, 8009a18 <_Bfree+0x20>
 8009a0e:	218a      	movs	r1, #138	; 0x8a
 8009a10:	4b08      	ldr	r3, [pc, #32]	; (8009a34 <_Bfree+0x3c>)
 8009a12:	4809      	ldr	r0, [pc, #36]	; (8009a38 <_Bfree+0x40>)
 8009a14:	f000 fd52 	bl	800a4bc <__assert_func>
 8009a18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a1c:	6006      	str	r6, [r0, #0]
 8009a1e:	60c6      	str	r6, [r0, #12]
 8009a20:	b13c      	cbz	r4, 8009a32 <_Bfree+0x3a>
 8009a22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009a24:	6862      	ldr	r2, [r4, #4]
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a2c:	6021      	str	r1, [r4, #0]
 8009a2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a32:	bd70      	pop	{r4, r5, r6, pc}
 8009a34:	0800c605 	.word	0x0800c605
 8009a38:	0800c68c 	.word	0x0800c68c

08009a3c <__multadd>:
 8009a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a40:	4698      	mov	r8, r3
 8009a42:	460c      	mov	r4, r1
 8009a44:	2300      	movs	r3, #0
 8009a46:	690e      	ldr	r6, [r1, #16]
 8009a48:	4607      	mov	r7, r0
 8009a4a:	f101 0014 	add.w	r0, r1, #20
 8009a4e:	6805      	ldr	r5, [r0, #0]
 8009a50:	3301      	adds	r3, #1
 8009a52:	b2a9      	uxth	r1, r5
 8009a54:	fb02 8101 	mla	r1, r2, r1, r8
 8009a58:	0c2d      	lsrs	r5, r5, #16
 8009a5a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009a5e:	fb02 c505 	mla	r5, r2, r5, ip
 8009a62:	b289      	uxth	r1, r1
 8009a64:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009a68:	429e      	cmp	r6, r3
 8009a6a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009a6e:	f840 1b04 	str.w	r1, [r0], #4
 8009a72:	dcec      	bgt.n	8009a4e <__multadd+0x12>
 8009a74:	f1b8 0f00 	cmp.w	r8, #0
 8009a78:	d022      	beq.n	8009ac0 <__multadd+0x84>
 8009a7a:	68a3      	ldr	r3, [r4, #8]
 8009a7c:	42b3      	cmp	r3, r6
 8009a7e:	dc19      	bgt.n	8009ab4 <__multadd+0x78>
 8009a80:	6861      	ldr	r1, [r4, #4]
 8009a82:	4638      	mov	r0, r7
 8009a84:	3101      	adds	r1, #1
 8009a86:	f7ff ff77 	bl	8009978 <_Balloc>
 8009a8a:	4605      	mov	r5, r0
 8009a8c:	b928      	cbnz	r0, 8009a9a <__multadd+0x5e>
 8009a8e:	4602      	mov	r2, r0
 8009a90:	21b5      	movs	r1, #181	; 0xb5
 8009a92:	4b0d      	ldr	r3, [pc, #52]	; (8009ac8 <__multadd+0x8c>)
 8009a94:	480d      	ldr	r0, [pc, #52]	; (8009acc <__multadd+0x90>)
 8009a96:	f000 fd11 	bl	800a4bc <__assert_func>
 8009a9a:	6922      	ldr	r2, [r4, #16]
 8009a9c:	f104 010c 	add.w	r1, r4, #12
 8009aa0:	3202      	adds	r2, #2
 8009aa2:	0092      	lsls	r2, r2, #2
 8009aa4:	300c      	adds	r0, #12
 8009aa6:	f7fe fc39 	bl	800831c <memcpy>
 8009aaa:	4621      	mov	r1, r4
 8009aac:	4638      	mov	r0, r7
 8009aae:	f7ff ffa3 	bl	80099f8 <_Bfree>
 8009ab2:	462c      	mov	r4, r5
 8009ab4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009ab8:	3601      	adds	r6, #1
 8009aba:	f8c3 8014 	str.w	r8, [r3, #20]
 8009abe:	6126      	str	r6, [r4, #16]
 8009ac0:	4620      	mov	r0, r4
 8009ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ac6:	bf00      	nop
 8009ac8:	0800c67b 	.word	0x0800c67b
 8009acc:	0800c68c 	.word	0x0800c68c

08009ad0 <__hi0bits>:
 8009ad0:	0c02      	lsrs	r2, r0, #16
 8009ad2:	0412      	lsls	r2, r2, #16
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	b9ca      	cbnz	r2, 8009b0c <__hi0bits+0x3c>
 8009ad8:	0403      	lsls	r3, r0, #16
 8009ada:	2010      	movs	r0, #16
 8009adc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009ae0:	bf04      	itt	eq
 8009ae2:	021b      	lsleq	r3, r3, #8
 8009ae4:	3008      	addeq	r0, #8
 8009ae6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009aea:	bf04      	itt	eq
 8009aec:	011b      	lsleq	r3, r3, #4
 8009aee:	3004      	addeq	r0, #4
 8009af0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009af4:	bf04      	itt	eq
 8009af6:	009b      	lsleq	r3, r3, #2
 8009af8:	3002      	addeq	r0, #2
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	db05      	blt.n	8009b0a <__hi0bits+0x3a>
 8009afe:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009b02:	f100 0001 	add.w	r0, r0, #1
 8009b06:	bf08      	it	eq
 8009b08:	2020      	moveq	r0, #32
 8009b0a:	4770      	bx	lr
 8009b0c:	2000      	movs	r0, #0
 8009b0e:	e7e5      	b.n	8009adc <__hi0bits+0xc>

08009b10 <__lo0bits>:
 8009b10:	6803      	ldr	r3, [r0, #0]
 8009b12:	4602      	mov	r2, r0
 8009b14:	f013 0007 	ands.w	r0, r3, #7
 8009b18:	d00b      	beq.n	8009b32 <__lo0bits+0x22>
 8009b1a:	07d9      	lsls	r1, r3, #31
 8009b1c:	d422      	bmi.n	8009b64 <__lo0bits+0x54>
 8009b1e:	0798      	lsls	r0, r3, #30
 8009b20:	bf49      	itett	mi
 8009b22:	085b      	lsrmi	r3, r3, #1
 8009b24:	089b      	lsrpl	r3, r3, #2
 8009b26:	2001      	movmi	r0, #1
 8009b28:	6013      	strmi	r3, [r2, #0]
 8009b2a:	bf5c      	itt	pl
 8009b2c:	2002      	movpl	r0, #2
 8009b2e:	6013      	strpl	r3, [r2, #0]
 8009b30:	4770      	bx	lr
 8009b32:	b299      	uxth	r1, r3
 8009b34:	b909      	cbnz	r1, 8009b3a <__lo0bits+0x2a>
 8009b36:	2010      	movs	r0, #16
 8009b38:	0c1b      	lsrs	r3, r3, #16
 8009b3a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009b3e:	bf04      	itt	eq
 8009b40:	0a1b      	lsreq	r3, r3, #8
 8009b42:	3008      	addeq	r0, #8
 8009b44:	0719      	lsls	r1, r3, #28
 8009b46:	bf04      	itt	eq
 8009b48:	091b      	lsreq	r3, r3, #4
 8009b4a:	3004      	addeq	r0, #4
 8009b4c:	0799      	lsls	r1, r3, #30
 8009b4e:	bf04      	itt	eq
 8009b50:	089b      	lsreq	r3, r3, #2
 8009b52:	3002      	addeq	r0, #2
 8009b54:	07d9      	lsls	r1, r3, #31
 8009b56:	d403      	bmi.n	8009b60 <__lo0bits+0x50>
 8009b58:	085b      	lsrs	r3, r3, #1
 8009b5a:	f100 0001 	add.w	r0, r0, #1
 8009b5e:	d003      	beq.n	8009b68 <__lo0bits+0x58>
 8009b60:	6013      	str	r3, [r2, #0]
 8009b62:	4770      	bx	lr
 8009b64:	2000      	movs	r0, #0
 8009b66:	4770      	bx	lr
 8009b68:	2020      	movs	r0, #32
 8009b6a:	4770      	bx	lr

08009b6c <__i2b>:
 8009b6c:	b510      	push	{r4, lr}
 8009b6e:	460c      	mov	r4, r1
 8009b70:	2101      	movs	r1, #1
 8009b72:	f7ff ff01 	bl	8009978 <_Balloc>
 8009b76:	4602      	mov	r2, r0
 8009b78:	b928      	cbnz	r0, 8009b86 <__i2b+0x1a>
 8009b7a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009b7e:	4b04      	ldr	r3, [pc, #16]	; (8009b90 <__i2b+0x24>)
 8009b80:	4804      	ldr	r0, [pc, #16]	; (8009b94 <__i2b+0x28>)
 8009b82:	f000 fc9b 	bl	800a4bc <__assert_func>
 8009b86:	2301      	movs	r3, #1
 8009b88:	6144      	str	r4, [r0, #20]
 8009b8a:	6103      	str	r3, [r0, #16]
 8009b8c:	bd10      	pop	{r4, pc}
 8009b8e:	bf00      	nop
 8009b90:	0800c67b 	.word	0x0800c67b
 8009b94:	0800c68c 	.word	0x0800c68c

08009b98 <__multiply>:
 8009b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b9c:	4614      	mov	r4, r2
 8009b9e:	690a      	ldr	r2, [r1, #16]
 8009ba0:	6923      	ldr	r3, [r4, #16]
 8009ba2:	460d      	mov	r5, r1
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	bfbe      	ittt	lt
 8009ba8:	460b      	movlt	r3, r1
 8009baa:	4625      	movlt	r5, r4
 8009bac:	461c      	movlt	r4, r3
 8009bae:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009bb2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009bb6:	68ab      	ldr	r3, [r5, #8]
 8009bb8:	6869      	ldr	r1, [r5, #4]
 8009bba:	eb0a 0709 	add.w	r7, sl, r9
 8009bbe:	42bb      	cmp	r3, r7
 8009bc0:	b085      	sub	sp, #20
 8009bc2:	bfb8      	it	lt
 8009bc4:	3101      	addlt	r1, #1
 8009bc6:	f7ff fed7 	bl	8009978 <_Balloc>
 8009bca:	b930      	cbnz	r0, 8009bda <__multiply+0x42>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	f240 115d 	movw	r1, #349	; 0x15d
 8009bd2:	4b41      	ldr	r3, [pc, #260]	; (8009cd8 <__multiply+0x140>)
 8009bd4:	4841      	ldr	r0, [pc, #260]	; (8009cdc <__multiply+0x144>)
 8009bd6:	f000 fc71 	bl	800a4bc <__assert_func>
 8009bda:	f100 0614 	add.w	r6, r0, #20
 8009bde:	4633      	mov	r3, r6
 8009be0:	2200      	movs	r2, #0
 8009be2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009be6:	4543      	cmp	r3, r8
 8009be8:	d31e      	bcc.n	8009c28 <__multiply+0x90>
 8009bea:	f105 0c14 	add.w	ip, r5, #20
 8009bee:	f104 0314 	add.w	r3, r4, #20
 8009bf2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009bf6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009bfa:	9202      	str	r2, [sp, #8]
 8009bfc:	ebac 0205 	sub.w	r2, ip, r5
 8009c00:	3a15      	subs	r2, #21
 8009c02:	f022 0203 	bic.w	r2, r2, #3
 8009c06:	3204      	adds	r2, #4
 8009c08:	f105 0115 	add.w	r1, r5, #21
 8009c0c:	458c      	cmp	ip, r1
 8009c0e:	bf38      	it	cc
 8009c10:	2204      	movcc	r2, #4
 8009c12:	9201      	str	r2, [sp, #4]
 8009c14:	9a02      	ldr	r2, [sp, #8]
 8009c16:	9303      	str	r3, [sp, #12]
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	d808      	bhi.n	8009c2e <__multiply+0x96>
 8009c1c:	2f00      	cmp	r7, #0
 8009c1e:	dc55      	bgt.n	8009ccc <__multiply+0x134>
 8009c20:	6107      	str	r7, [r0, #16]
 8009c22:	b005      	add	sp, #20
 8009c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c28:	f843 2b04 	str.w	r2, [r3], #4
 8009c2c:	e7db      	b.n	8009be6 <__multiply+0x4e>
 8009c2e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009c32:	f1ba 0f00 	cmp.w	sl, #0
 8009c36:	d020      	beq.n	8009c7a <__multiply+0xe2>
 8009c38:	46b1      	mov	r9, r6
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f105 0e14 	add.w	lr, r5, #20
 8009c40:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009c44:	f8d9 b000 	ldr.w	fp, [r9]
 8009c48:	b2a1      	uxth	r1, r4
 8009c4a:	fa1f fb8b 	uxth.w	fp, fp
 8009c4e:	fb0a b101 	mla	r1, sl, r1, fp
 8009c52:	4411      	add	r1, r2
 8009c54:	f8d9 2000 	ldr.w	r2, [r9]
 8009c58:	0c24      	lsrs	r4, r4, #16
 8009c5a:	0c12      	lsrs	r2, r2, #16
 8009c5c:	fb0a 2404 	mla	r4, sl, r4, r2
 8009c60:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009c64:	b289      	uxth	r1, r1
 8009c66:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009c6a:	45f4      	cmp	ip, lr
 8009c6c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009c70:	f849 1b04 	str.w	r1, [r9], #4
 8009c74:	d8e4      	bhi.n	8009c40 <__multiply+0xa8>
 8009c76:	9901      	ldr	r1, [sp, #4]
 8009c78:	5072      	str	r2, [r6, r1]
 8009c7a:	9a03      	ldr	r2, [sp, #12]
 8009c7c:	3304      	adds	r3, #4
 8009c7e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009c82:	f1b9 0f00 	cmp.w	r9, #0
 8009c86:	d01f      	beq.n	8009cc8 <__multiply+0x130>
 8009c88:	46b6      	mov	lr, r6
 8009c8a:	f04f 0a00 	mov.w	sl, #0
 8009c8e:	6834      	ldr	r4, [r6, #0]
 8009c90:	f105 0114 	add.w	r1, r5, #20
 8009c94:	880a      	ldrh	r2, [r1, #0]
 8009c96:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009c9a:	b2a4      	uxth	r4, r4
 8009c9c:	fb09 b202 	mla	r2, r9, r2, fp
 8009ca0:	4492      	add	sl, r2
 8009ca2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009ca6:	f84e 4b04 	str.w	r4, [lr], #4
 8009caa:	f851 4b04 	ldr.w	r4, [r1], #4
 8009cae:	f8be 2000 	ldrh.w	r2, [lr]
 8009cb2:	0c24      	lsrs	r4, r4, #16
 8009cb4:	fb09 2404 	mla	r4, r9, r4, r2
 8009cb8:	458c      	cmp	ip, r1
 8009cba:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009cbe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009cc2:	d8e7      	bhi.n	8009c94 <__multiply+0xfc>
 8009cc4:	9a01      	ldr	r2, [sp, #4]
 8009cc6:	50b4      	str	r4, [r6, r2]
 8009cc8:	3604      	adds	r6, #4
 8009cca:	e7a3      	b.n	8009c14 <__multiply+0x7c>
 8009ccc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d1a5      	bne.n	8009c20 <__multiply+0x88>
 8009cd4:	3f01      	subs	r7, #1
 8009cd6:	e7a1      	b.n	8009c1c <__multiply+0x84>
 8009cd8:	0800c67b 	.word	0x0800c67b
 8009cdc:	0800c68c 	.word	0x0800c68c

08009ce0 <__pow5mult>:
 8009ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ce4:	4615      	mov	r5, r2
 8009ce6:	f012 0203 	ands.w	r2, r2, #3
 8009cea:	4606      	mov	r6, r0
 8009cec:	460f      	mov	r7, r1
 8009cee:	d007      	beq.n	8009d00 <__pow5mult+0x20>
 8009cf0:	4c25      	ldr	r4, [pc, #148]	; (8009d88 <__pow5mult+0xa8>)
 8009cf2:	3a01      	subs	r2, #1
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009cfa:	f7ff fe9f 	bl	8009a3c <__multadd>
 8009cfe:	4607      	mov	r7, r0
 8009d00:	10ad      	asrs	r5, r5, #2
 8009d02:	d03d      	beq.n	8009d80 <__pow5mult+0xa0>
 8009d04:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009d06:	b97c      	cbnz	r4, 8009d28 <__pow5mult+0x48>
 8009d08:	2010      	movs	r0, #16
 8009d0a:	f7ff fe1f 	bl	800994c <malloc>
 8009d0e:	4602      	mov	r2, r0
 8009d10:	6270      	str	r0, [r6, #36]	; 0x24
 8009d12:	b928      	cbnz	r0, 8009d20 <__pow5mult+0x40>
 8009d14:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009d18:	4b1c      	ldr	r3, [pc, #112]	; (8009d8c <__pow5mult+0xac>)
 8009d1a:	481d      	ldr	r0, [pc, #116]	; (8009d90 <__pow5mult+0xb0>)
 8009d1c:	f000 fbce 	bl	800a4bc <__assert_func>
 8009d20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d24:	6004      	str	r4, [r0, #0]
 8009d26:	60c4      	str	r4, [r0, #12]
 8009d28:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009d2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d30:	b94c      	cbnz	r4, 8009d46 <__pow5mult+0x66>
 8009d32:	f240 2171 	movw	r1, #625	; 0x271
 8009d36:	4630      	mov	r0, r6
 8009d38:	f7ff ff18 	bl	8009b6c <__i2b>
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	4604      	mov	r4, r0
 8009d40:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d44:	6003      	str	r3, [r0, #0]
 8009d46:	f04f 0900 	mov.w	r9, #0
 8009d4a:	07eb      	lsls	r3, r5, #31
 8009d4c:	d50a      	bpl.n	8009d64 <__pow5mult+0x84>
 8009d4e:	4639      	mov	r1, r7
 8009d50:	4622      	mov	r2, r4
 8009d52:	4630      	mov	r0, r6
 8009d54:	f7ff ff20 	bl	8009b98 <__multiply>
 8009d58:	4680      	mov	r8, r0
 8009d5a:	4639      	mov	r1, r7
 8009d5c:	4630      	mov	r0, r6
 8009d5e:	f7ff fe4b 	bl	80099f8 <_Bfree>
 8009d62:	4647      	mov	r7, r8
 8009d64:	106d      	asrs	r5, r5, #1
 8009d66:	d00b      	beq.n	8009d80 <__pow5mult+0xa0>
 8009d68:	6820      	ldr	r0, [r4, #0]
 8009d6a:	b938      	cbnz	r0, 8009d7c <__pow5mult+0x9c>
 8009d6c:	4622      	mov	r2, r4
 8009d6e:	4621      	mov	r1, r4
 8009d70:	4630      	mov	r0, r6
 8009d72:	f7ff ff11 	bl	8009b98 <__multiply>
 8009d76:	6020      	str	r0, [r4, #0]
 8009d78:	f8c0 9000 	str.w	r9, [r0]
 8009d7c:	4604      	mov	r4, r0
 8009d7e:	e7e4      	b.n	8009d4a <__pow5mult+0x6a>
 8009d80:	4638      	mov	r0, r7
 8009d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d86:	bf00      	nop
 8009d88:	0800c7e0 	.word	0x0800c7e0
 8009d8c:	0800c605 	.word	0x0800c605
 8009d90:	0800c68c 	.word	0x0800c68c

08009d94 <__lshift>:
 8009d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d98:	460c      	mov	r4, r1
 8009d9a:	4607      	mov	r7, r0
 8009d9c:	4691      	mov	r9, r2
 8009d9e:	6923      	ldr	r3, [r4, #16]
 8009da0:	6849      	ldr	r1, [r1, #4]
 8009da2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009da6:	68a3      	ldr	r3, [r4, #8]
 8009da8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009dac:	f108 0601 	add.w	r6, r8, #1
 8009db0:	42b3      	cmp	r3, r6
 8009db2:	db0b      	blt.n	8009dcc <__lshift+0x38>
 8009db4:	4638      	mov	r0, r7
 8009db6:	f7ff fddf 	bl	8009978 <_Balloc>
 8009dba:	4605      	mov	r5, r0
 8009dbc:	b948      	cbnz	r0, 8009dd2 <__lshift+0x3e>
 8009dbe:	4602      	mov	r2, r0
 8009dc0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009dc4:	4b27      	ldr	r3, [pc, #156]	; (8009e64 <__lshift+0xd0>)
 8009dc6:	4828      	ldr	r0, [pc, #160]	; (8009e68 <__lshift+0xd4>)
 8009dc8:	f000 fb78 	bl	800a4bc <__assert_func>
 8009dcc:	3101      	adds	r1, #1
 8009dce:	005b      	lsls	r3, r3, #1
 8009dd0:	e7ee      	b.n	8009db0 <__lshift+0x1c>
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	f100 0114 	add.w	r1, r0, #20
 8009dd8:	f100 0210 	add.w	r2, r0, #16
 8009ddc:	4618      	mov	r0, r3
 8009dde:	4553      	cmp	r3, sl
 8009de0:	db33      	blt.n	8009e4a <__lshift+0xb6>
 8009de2:	6920      	ldr	r0, [r4, #16]
 8009de4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009de8:	f104 0314 	add.w	r3, r4, #20
 8009dec:	f019 091f 	ands.w	r9, r9, #31
 8009df0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009df4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009df8:	d02b      	beq.n	8009e52 <__lshift+0xbe>
 8009dfa:	468a      	mov	sl, r1
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	f1c9 0e20 	rsb	lr, r9, #32
 8009e02:	6818      	ldr	r0, [r3, #0]
 8009e04:	fa00 f009 	lsl.w	r0, r0, r9
 8009e08:	4302      	orrs	r2, r0
 8009e0a:	f84a 2b04 	str.w	r2, [sl], #4
 8009e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e12:	459c      	cmp	ip, r3
 8009e14:	fa22 f20e 	lsr.w	r2, r2, lr
 8009e18:	d8f3      	bhi.n	8009e02 <__lshift+0x6e>
 8009e1a:	ebac 0304 	sub.w	r3, ip, r4
 8009e1e:	3b15      	subs	r3, #21
 8009e20:	f023 0303 	bic.w	r3, r3, #3
 8009e24:	3304      	adds	r3, #4
 8009e26:	f104 0015 	add.w	r0, r4, #21
 8009e2a:	4584      	cmp	ip, r0
 8009e2c:	bf38      	it	cc
 8009e2e:	2304      	movcc	r3, #4
 8009e30:	50ca      	str	r2, [r1, r3]
 8009e32:	b10a      	cbz	r2, 8009e38 <__lshift+0xa4>
 8009e34:	f108 0602 	add.w	r6, r8, #2
 8009e38:	3e01      	subs	r6, #1
 8009e3a:	4638      	mov	r0, r7
 8009e3c:	4621      	mov	r1, r4
 8009e3e:	612e      	str	r6, [r5, #16]
 8009e40:	f7ff fdda 	bl	80099f8 <_Bfree>
 8009e44:	4628      	mov	r0, r5
 8009e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e4e:	3301      	adds	r3, #1
 8009e50:	e7c5      	b.n	8009dde <__lshift+0x4a>
 8009e52:	3904      	subs	r1, #4
 8009e54:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e58:	459c      	cmp	ip, r3
 8009e5a:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e5e:	d8f9      	bhi.n	8009e54 <__lshift+0xc0>
 8009e60:	e7ea      	b.n	8009e38 <__lshift+0xa4>
 8009e62:	bf00      	nop
 8009e64:	0800c67b 	.word	0x0800c67b
 8009e68:	0800c68c 	.word	0x0800c68c

08009e6c <__mcmp>:
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	690a      	ldr	r2, [r1, #16]
 8009e70:	6900      	ldr	r0, [r0, #16]
 8009e72:	b530      	push	{r4, r5, lr}
 8009e74:	1a80      	subs	r0, r0, r2
 8009e76:	d10d      	bne.n	8009e94 <__mcmp+0x28>
 8009e78:	3314      	adds	r3, #20
 8009e7a:	3114      	adds	r1, #20
 8009e7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009e80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009e84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009e88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009e8c:	4295      	cmp	r5, r2
 8009e8e:	d002      	beq.n	8009e96 <__mcmp+0x2a>
 8009e90:	d304      	bcc.n	8009e9c <__mcmp+0x30>
 8009e92:	2001      	movs	r0, #1
 8009e94:	bd30      	pop	{r4, r5, pc}
 8009e96:	42a3      	cmp	r3, r4
 8009e98:	d3f4      	bcc.n	8009e84 <__mcmp+0x18>
 8009e9a:	e7fb      	b.n	8009e94 <__mcmp+0x28>
 8009e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009ea0:	e7f8      	b.n	8009e94 <__mcmp+0x28>
	...

08009ea4 <__mdiff>:
 8009ea4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea8:	460c      	mov	r4, r1
 8009eaa:	4606      	mov	r6, r0
 8009eac:	4611      	mov	r1, r2
 8009eae:	4620      	mov	r0, r4
 8009eb0:	4692      	mov	sl, r2
 8009eb2:	f7ff ffdb 	bl	8009e6c <__mcmp>
 8009eb6:	1e05      	subs	r5, r0, #0
 8009eb8:	d111      	bne.n	8009ede <__mdiff+0x3a>
 8009eba:	4629      	mov	r1, r5
 8009ebc:	4630      	mov	r0, r6
 8009ebe:	f7ff fd5b 	bl	8009978 <_Balloc>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	b928      	cbnz	r0, 8009ed2 <__mdiff+0x2e>
 8009ec6:	f240 2132 	movw	r1, #562	; 0x232
 8009eca:	4b3c      	ldr	r3, [pc, #240]	; (8009fbc <__mdiff+0x118>)
 8009ecc:	483c      	ldr	r0, [pc, #240]	; (8009fc0 <__mdiff+0x11c>)
 8009ece:	f000 faf5 	bl	800a4bc <__assert_func>
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009ed8:	4610      	mov	r0, r2
 8009eda:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ede:	bfa4      	itt	ge
 8009ee0:	4653      	movge	r3, sl
 8009ee2:	46a2      	movge	sl, r4
 8009ee4:	4630      	mov	r0, r6
 8009ee6:	f8da 1004 	ldr.w	r1, [sl, #4]
 8009eea:	bfa6      	itte	ge
 8009eec:	461c      	movge	r4, r3
 8009eee:	2500      	movge	r5, #0
 8009ef0:	2501      	movlt	r5, #1
 8009ef2:	f7ff fd41 	bl	8009978 <_Balloc>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	b918      	cbnz	r0, 8009f02 <__mdiff+0x5e>
 8009efa:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009efe:	4b2f      	ldr	r3, [pc, #188]	; (8009fbc <__mdiff+0x118>)
 8009f00:	e7e4      	b.n	8009ecc <__mdiff+0x28>
 8009f02:	f100 0814 	add.w	r8, r0, #20
 8009f06:	f8da 7010 	ldr.w	r7, [sl, #16]
 8009f0a:	60c5      	str	r5, [r0, #12]
 8009f0c:	f04f 0c00 	mov.w	ip, #0
 8009f10:	f10a 0514 	add.w	r5, sl, #20
 8009f14:	f10a 0010 	add.w	r0, sl, #16
 8009f18:	46c2      	mov	sl, r8
 8009f1a:	6926      	ldr	r6, [r4, #16]
 8009f1c:	f104 0914 	add.w	r9, r4, #20
 8009f20:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8009f24:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009f28:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8009f2c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009f30:	fa1f f18b 	uxth.w	r1, fp
 8009f34:	4461      	add	r1, ip
 8009f36:	fa1f fc83 	uxth.w	ip, r3
 8009f3a:	0c1b      	lsrs	r3, r3, #16
 8009f3c:	eba1 010c 	sub.w	r1, r1, ip
 8009f40:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009f44:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009f48:	b289      	uxth	r1, r1
 8009f4a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009f4e:	454e      	cmp	r6, r9
 8009f50:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009f54:	f84a 3b04 	str.w	r3, [sl], #4
 8009f58:	d8e6      	bhi.n	8009f28 <__mdiff+0x84>
 8009f5a:	1b33      	subs	r3, r6, r4
 8009f5c:	3b15      	subs	r3, #21
 8009f5e:	f023 0303 	bic.w	r3, r3, #3
 8009f62:	3415      	adds	r4, #21
 8009f64:	3304      	adds	r3, #4
 8009f66:	42a6      	cmp	r6, r4
 8009f68:	bf38      	it	cc
 8009f6a:	2304      	movcc	r3, #4
 8009f6c:	441d      	add	r5, r3
 8009f6e:	4443      	add	r3, r8
 8009f70:	461e      	mov	r6, r3
 8009f72:	462c      	mov	r4, r5
 8009f74:	4574      	cmp	r4, lr
 8009f76:	d30e      	bcc.n	8009f96 <__mdiff+0xf2>
 8009f78:	f10e 0103 	add.w	r1, lr, #3
 8009f7c:	1b49      	subs	r1, r1, r5
 8009f7e:	f021 0103 	bic.w	r1, r1, #3
 8009f82:	3d03      	subs	r5, #3
 8009f84:	45ae      	cmp	lr, r5
 8009f86:	bf38      	it	cc
 8009f88:	2100      	movcc	r1, #0
 8009f8a:	4419      	add	r1, r3
 8009f8c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009f90:	b18b      	cbz	r3, 8009fb6 <__mdiff+0x112>
 8009f92:	6117      	str	r7, [r2, #16]
 8009f94:	e7a0      	b.n	8009ed8 <__mdiff+0x34>
 8009f96:	f854 8b04 	ldr.w	r8, [r4], #4
 8009f9a:	fa1f f188 	uxth.w	r1, r8
 8009f9e:	4461      	add	r1, ip
 8009fa0:	1408      	asrs	r0, r1, #16
 8009fa2:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8009fa6:	b289      	uxth	r1, r1
 8009fa8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009fac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009fb0:	f846 1b04 	str.w	r1, [r6], #4
 8009fb4:	e7de      	b.n	8009f74 <__mdiff+0xd0>
 8009fb6:	3f01      	subs	r7, #1
 8009fb8:	e7e8      	b.n	8009f8c <__mdiff+0xe8>
 8009fba:	bf00      	nop
 8009fbc:	0800c67b 	.word	0x0800c67b
 8009fc0:	0800c68c 	.word	0x0800c68c

08009fc4 <__d2b>:
 8009fc4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009fc8:	2101      	movs	r1, #1
 8009fca:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009fce:	4690      	mov	r8, r2
 8009fd0:	461d      	mov	r5, r3
 8009fd2:	f7ff fcd1 	bl	8009978 <_Balloc>
 8009fd6:	4604      	mov	r4, r0
 8009fd8:	b930      	cbnz	r0, 8009fe8 <__d2b+0x24>
 8009fda:	4602      	mov	r2, r0
 8009fdc:	f240 310a 	movw	r1, #778	; 0x30a
 8009fe0:	4b24      	ldr	r3, [pc, #144]	; (800a074 <__d2b+0xb0>)
 8009fe2:	4825      	ldr	r0, [pc, #148]	; (800a078 <__d2b+0xb4>)
 8009fe4:	f000 fa6a 	bl	800a4bc <__assert_func>
 8009fe8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009fec:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009ff0:	bb2d      	cbnz	r5, 800a03e <__d2b+0x7a>
 8009ff2:	9301      	str	r3, [sp, #4]
 8009ff4:	f1b8 0300 	subs.w	r3, r8, #0
 8009ff8:	d026      	beq.n	800a048 <__d2b+0x84>
 8009ffa:	4668      	mov	r0, sp
 8009ffc:	9300      	str	r3, [sp, #0]
 8009ffe:	f7ff fd87 	bl	8009b10 <__lo0bits>
 800a002:	9900      	ldr	r1, [sp, #0]
 800a004:	b1f0      	cbz	r0, 800a044 <__d2b+0x80>
 800a006:	9a01      	ldr	r2, [sp, #4]
 800a008:	f1c0 0320 	rsb	r3, r0, #32
 800a00c:	fa02 f303 	lsl.w	r3, r2, r3
 800a010:	430b      	orrs	r3, r1
 800a012:	40c2      	lsrs	r2, r0
 800a014:	6163      	str	r3, [r4, #20]
 800a016:	9201      	str	r2, [sp, #4]
 800a018:	9b01      	ldr	r3, [sp, #4]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	bf14      	ite	ne
 800a01e:	2102      	movne	r1, #2
 800a020:	2101      	moveq	r1, #1
 800a022:	61a3      	str	r3, [r4, #24]
 800a024:	6121      	str	r1, [r4, #16]
 800a026:	b1c5      	cbz	r5, 800a05a <__d2b+0x96>
 800a028:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a02c:	4405      	add	r5, r0
 800a02e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a032:	603d      	str	r5, [r7, #0]
 800a034:	6030      	str	r0, [r6, #0]
 800a036:	4620      	mov	r0, r4
 800a038:	b002      	add	sp, #8
 800a03a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a03e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a042:	e7d6      	b.n	8009ff2 <__d2b+0x2e>
 800a044:	6161      	str	r1, [r4, #20]
 800a046:	e7e7      	b.n	800a018 <__d2b+0x54>
 800a048:	a801      	add	r0, sp, #4
 800a04a:	f7ff fd61 	bl	8009b10 <__lo0bits>
 800a04e:	2101      	movs	r1, #1
 800a050:	9b01      	ldr	r3, [sp, #4]
 800a052:	6121      	str	r1, [r4, #16]
 800a054:	6163      	str	r3, [r4, #20]
 800a056:	3020      	adds	r0, #32
 800a058:	e7e5      	b.n	800a026 <__d2b+0x62>
 800a05a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a05e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a062:	6038      	str	r0, [r7, #0]
 800a064:	6918      	ldr	r0, [r3, #16]
 800a066:	f7ff fd33 	bl	8009ad0 <__hi0bits>
 800a06a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a06e:	6031      	str	r1, [r6, #0]
 800a070:	e7e1      	b.n	800a036 <__d2b+0x72>
 800a072:	bf00      	nop
 800a074:	0800c67b 	.word	0x0800c67b
 800a078:	0800c68c 	.word	0x0800c68c

0800a07c <_calloc_r>:
 800a07c:	b538      	push	{r3, r4, r5, lr}
 800a07e:	fb02 f501 	mul.w	r5, r2, r1
 800a082:	4629      	mov	r1, r5
 800a084:	f000 f854 	bl	800a130 <_malloc_r>
 800a088:	4604      	mov	r4, r0
 800a08a:	b118      	cbz	r0, 800a094 <_calloc_r+0x18>
 800a08c:	462a      	mov	r2, r5
 800a08e:	2100      	movs	r1, #0
 800a090:	f7fe f952 	bl	8008338 <memset>
 800a094:	4620      	mov	r0, r4
 800a096:	bd38      	pop	{r3, r4, r5, pc}

0800a098 <_free_r>:
 800a098:	b538      	push	{r3, r4, r5, lr}
 800a09a:	4605      	mov	r5, r0
 800a09c:	2900      	cmp	r1, #0
 800a09e:	d043      	beq.n	800a128 <_free_r+0x90>
 800a0a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0a4:	1f0c      	subs	r4, r1, #4
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	bfb8      	it	lt
 800a0aa:	18e4      	addlt	r4, r4, r3
 800a0ac:	f000 fa62 	bl	800a574 <__malloc_lock>
 800a0b0:	4a1e      	ldr	r2, [pc, #120]	; (800a12c <_free_r+0x94>)
 800a0b2:	6813      	ldr	r3, [r2, #0]
 800a0b4:	4610      	mov	r0, r2
 800a0b6:	b933      	cbnz	r3, 800a0c6 <_free_r+0x2e>
 800a0b8:	6063      	str	r3, [r4, #4]
 800a0ba:	6014      	str	r4, [r2, #0]
 800a0bc:	4628      	mov	r0, r5
 800a0be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0c2:	f000 ba5d 	b.w	800a580 <__malloc_unlock>
 800a0c6:	42a3      	cmp	r3, r4
 800a0c8:	d90a      	bls.n	800a0e0 <_free_r+0x48>
 800a0ca:	6821      	ldr	r1, [r4, #0]
 800a0cc:	1862      	adds	r2, r4, r1
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	bf01      	itttt	eq
 800a0d2:	681a      	ldreq	r2, [r3, #0]
 800a0d4:	685b      	ldreq	r3, [r3, #4]
 800a0d6:	1852      	addeq	r2, r2, r1
 800a0d8:	6022      	streq	r2, [r4, #0]
 800a0da:	6063      	str	r3, [r4, #4]
 800a0dc:	6004      	str	r4, [r0, #0]
 800a0de:	e7ed      	b.n	800a0bc <_free_r+0x24>
 800a0e0:	461a      	mov	r2, r3
 800a0e2:	685b      	ldr	r3, [r3, #4]
 800a0e4:	b10b      	cbz	r3, 800a0ea <_free_r+0x52>
 800a0e6:	42a3      	cmp	r3, r4
 800a0e8:	d9fa      	bls.n	800a0e0 <_free_r+0x48>
 800a0ea:	6811      	ldr	r1, [r2, #0]
 800a0ec:	1850      	adds	r0, r2, r1
 800a0ee:	42a0      	cmp	r0, r4
 800a0f0:	d10b      	bne.n	800a10a <_free_r+0x72>
 800a0f2:	6820      	ldr	r0, [r4, #0]
 800a0f4:	4401      	add	r1, r0
 800a0f6:	1850      	adds	r0, r2, r1
 800a0f8:	4283      	cmp	r3, r0
 800a0fa:	6011      	str	r1, [r2, #0]
 800a0fc:	d1de      	bne.n	800a0bc <_free_r+0x24>
 800a0fe:	6818      	ldr	r0, [r3, #0]
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	4401      	add	r1, r0
 800a104:	6011      	str	r1, [r2, #0]
 800a106:	6053      	str	r3, [r2, #4]
 800a108:	e7d8      	b.n	800a0bc <_free_r+0x24>
 800a10a:	d902      	bls.n	800a112 <_free_r+0x7a>
 800a10c:	230c      	movs	r3, #12
 800a10e:	602b      	str	r3, [r5, #0]
 800a110:	e7d4      	b.n	800a0bc <_free_r+0x24>
 800a112:	6820      	ldr	r0, [r4, #0]
 800a114:	1821      	adds	r1, r4, r0
 800a116:	428b      	cmp	r3, r1
 800a118:	bf01      	itttt	eq
 800a11a:	6819      	ldreq	r1, [r3, #0]
 800a11c:	685b      	ldreq	r3, [r3, #4]
 800a11e:	1809      	addeq	r1, r1, r0
 800a120:	6021      	streq	r1, [r4, #0]
 800a122:	6063      	str	r3, [r4, #4]
 800a124:	6054      	str	r4, [r2, #4]
 800a126:	e7c9      	b.n	800a0bc <_free_r+0x24>
 800a128:	bd38      	pop	{r3, r4, r5, pc}
 800a12a:	bf00      	nop
 800a12c:	20000620 	.word	0x20000620

0800a130 <_malloc_r>:
 800a130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a132:	1ccd      	adds	r5, r1, #3
 800a134:	f025 0503 	bic.w	r5, r5, #3
 800a138:	3508      	adds	r5, #8
 800a13a:	2d0c      	cmp	r5, #12
 800a13c:	bf38      	it	cc
 800a13e:	250c      	movcc	r5, #12
 800a140:	2d00      	cmp	r5, #0
 800a142:	4606      	mov	r6, r0
 800a144:	db01      	blt.n	800a14a <_malloc_r+0x1a>
 800a146:	42a9      	cmp	r1, r5
 800a148:	d903      	bls.n	800a152 <_malloc_r+0x22>
 800a14a:	230c      	movs	r3, #12
 800a14c:	6033      	str	r3, [r6, #0]
 800a14e:	2000      	movs	r0, #0
 800a150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a152:	f000 fa0f 	bl	800a574 <__malloc_lock>
 800a156:	4921      	ldr	r1, [pc, #132]	; (800a1dc <_malloc_r+0xac>)
 800a158:	680a      	ldr	r2, [r1, #0]
 800a15a:	4614      	mov	r4, r2
 800a15c:	b99c      	cbnz	r4, 800a186 <_malloc_r+0x56>
 800a15e:	4f20      	ldr	r7, [pc, #128]	; (800a1e0 <_malloc_r+0xb0>)
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	b923      	cbnz	r3, 800a16e <_malloc_r+0x3e>
 800a164:	4621      	mov	r1, r4
 800a166:	4630      	mov	r0, r6
 800a168:	f000 f998 	bl	800a49c <_sbrk_r>
 800a16c:	6038      	str	r0, [r7, #0]
 800a16e:	4629      	mov	r1, r5
 800a170:	4630      	mov	r0, r6
 800a172:	f000 f993 	bl	800a49c <_sbrk_r>
 800a176:	1c43      	adds	r3, r0, #1
 800a178:	d123      	bne.n	800a1c2 <_malloc_r+0x92>
 800a17a:	230c      	movs	r3, #12
 800a17c:	4630      	mov	r0, r6
 800a17e:	6033      	str	r3, [r6, #0]
 800a180:	f000 f9fe 	bl	800a580 <__malloc_unlock>
 800a184:	e7e3      	b.n	800a14e <_malloc_r+0x1e>
 800a186:	6823      	ldr	r3, [r4, #0]
 800a188:	1b5b      	subs	r3, r3, r5
 800a18a:	d417      	bmi.n	800a1bc <_malloc_r+0x8c>
 800a18c:	2b0b      	cmp	r3, #11
 800a18e:	d903      	bls.n	800a198 <_malloc_r+0x68>
 800a190:	6023      	str	r3, [r4, #0]
 800a192:	441c      	add	r4, r3
 800a194:	6025      	str	r5, [r4, #0]
 800a196:	e004      	b.n	800a1a2 <_malloc_r+0x72>
 800a198:	6863      	ldr	r3, [r4, #4]
 800a19a:	42a2      	cmp	r2, r4
 800a19c:	bf0c      	ite	eq
 800a19e:	600b      	streq	r3, [r1, #0]
 800a1a0:	6053      	strne	r3, [r2, #4]
 800a1a2:	4630      	mov	r0, r6
 800a1a4:	f000 f9ec 	bl	800a580 <__malloc_unlock>
 800a1a8:	f104 000b 	add.w	r0, r4, #11
 800a1ac:	1d23      	adds	r3, r4, #4
 800a1ae:	f020 0007 	bic.w	r0, r0, #7
 800a1b2:	1ac2      	subs	r2, r0, r3
 800a1b4:	d0cc      	beq.n	800a150 <_malloc_r+0x20>
 800a1b6:	1a1b      	subs	r3, r3, r0
 800a1b8:	50a3      	str	r3, [r4, r2]
 800a1ba:	e7c9      	b.n	800a150 <_malloc_r+0x20>
 800a1bc:	4622      	mov	r2, r4
 800a1be:	6864      	ldr	r4, [r4, #4]
 800a1c0:	e7cc      	b.n	800a15c <_malloc_r+0x2c>
 800a1c2:	1cc4      	adds	r4, r0, #3
 800a1c4:	f024 0403 	bic.w	r4, r4, #3
 800a1c8:	42a0      	cmp	r0, r4
 800a1ca:	d0e3      	beq.n	800a194 <_malloc_r+0x64>
 800a1cc:	1a21      	subs	r1, r4, r0
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	f000 f964 	bl	800a49c <_sbrk_r>
 800a1d4:	3001      	adds	r0, #1
 800a1d6:	d1dd      	bne.n	800a194 <_malloc_r+0x64>
 800a1d8:	e7cf      	b.n	800a17a <_malloc_r+0x4a>
 800a1da:	bf00      	nop
 800a1dc:	20000620 	.word	0x20000620
 800a1e0:	20000624 	.word	0x20000624

0800a1e4 <__ssputs_r>:
 800a1e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	688e      	ldr	r6, [r1, #8]
 800a1ea:	4682      	mov	sl, r0
 800a1ec:	429e      	cmp	r6, r3
 800a1ee:	460c      	mov	r4, r1
 800a1f0:	4690      	mov	r8, r2
 800a1f2:	461f      	mov	r7, r3
 800a1f4:	d838      	bhi.n	800a268 <__ssputs_r+0x84>
 800a1f6:	898a      	ldrh	r2, [r1, #12]
 800a1f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1fc:	d032      	beq.n	800a264 <__ssputs_r+0x80>
 800a1fe:	6825      	ldr	r5, [r4, #0]
 800a200:	6909      	ldr	r1, [r1, #16]
 800a202:	3301      	adds	r3, #1
 800a204:	eba5 0901 	sub.w	r9, r5, r1
 800a208:	6965      	ldr	r5, [r4, #20]
 800a20a:	444b      	add	r3, r9
 800a20c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a210:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a214:	106d      	asrs	r5, r5, #1
 800a216:	429d      	cmp	r5, r3
 800a218:	bf38      	it	cc
 800a21a:	461d      	movcc	r5, r3
 800a21c:	0553      	lsls	r3, r2, #21
 800a21e:	d531      	bpl.n	800a284 <__ssputs_r+0xa0>
 800a220:	4629      	mov	r1, r5
 800a222:	f7ff ff85 	bl	800a130 <_malloc_r>
 800a226:	4606      	mov	r6, r0
 800a228:	b950      	cbnz	r0, 800a240 <__ssputs_r+0x5c>
 800a22a:	230c      	movs	r3, #12
 800a22c:	f04f 30ff 	mov.w	r0, #4294967295
 800a230:	f8ca 3000 	str.w	r3, [sl]
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a23a:	81a3      	strh	r3, [r4, #12]
 800a23c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a240:	464a      	mov	r2, r9
 800a242:	6921      	ldr	r1, [r4, #16]
 800a244:	f7fe f86a 	bl	800831c <memcpy>
 800a248:	89a3      	ldrh	r3, [r4, #12]
 800a24a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a24e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a252:	81a3      	strh	r3, [r4, #12]
 800a254:	6126      	str	r6, [r4, #16]
 800a256:	444e      	add	r6, r9
 800a258:	6026      	str	r6, [r4, #0]
 800a25a:	463e      	mov	r6, r7
 800a25c:	6165      	str	r5, [r4, #20]
 800a25e:	eba5 0509 	sub.w	r5, r5, r9
 800a262:	60a5      	str	r5, [r4, #8]
 800a264:	42be      	cmp	r6, r7
 800a266:	d900      	bls.n	800a26a <__ssputs_r+0x86>
 800a268:	463e      	mov	r6, r7
 800a26a:	4632      	mov	r2, r6
 800a26c:	4641      	mov	r1, r8
 800a26e:	6820      	ldr	r0, [r4, #0]
 800a270:	f000 f966 	bl	800a540 <memmove>
 800a274:	68a3      	ldr	r3, [r4, #8]
 800a276:	6822      	ldr	r2, [r4, #0]
 800a278:	1b9b      	subs	r3, r3, r6
 800a27a:	4432      	add	r2, r6
 800a27c:	2000      	movs	r0, #0
 800a27e:	60a3      	str	r3, [r4, #8]
 800a280:	6022      	str	r2, [r4, #0]
 800a282:	e7db      	b.n	800a23c <__ssputs_r+0x58>
 800a284:	462a      	mov	r2, r5
 800a286:	f000 f981 	bl	800a58c <_realloc_r>
 800a28a:	4606      	mov	r6, r0
 800a28c:	2800      	cmp	r0, #0
 800a28e:	d1e1      	bne.n	800a254 <__ssputs_r+0x70>
 800a290:	4650      	mov	r0, sl
 800a292:	6921      	ldr	r1, [r4, #16]
 800a294:	f7ff ff00 	bl	800a098 <_free_r>
 800a298:	e7c7      	b.n	800a22a <__ssputs_r+0x46>
	...

0800a29c <_svfiprintf_r>:
 800a29c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a0:	4698      	mov	r8, r3
 800a2a2:	898b      	ldrh	r3, [r1, #12]
 800a2a4:	4607      	mov	r7, r0
 800a2a6:	061b      	lsls	r3, r3, #24
 800a2a8:	460d      	mov	r5, r1
 800a2aa:	4614      	mov	r4, r2
 800a2ac:	b09d      	sub	sp, #116	; 0x74
 800a2ae:	d50e      	bpl.n	800a2ce <_svfiprintf_r+0x32>
 800a2b0:	690b      	ldr	r3, [r1, #16]
 800a2b2:	b963      	cbnz	r3, 800a2ce <_svfiprintf_r+0x32>
 800a2b4:	2140      	movs	r1, #64	; 0x40
 800a2b6:	f7ff ff3b 	bl	800a130 <_malloc_r>
 800a2ba:	6028      	str	r0, [r5, #0]
 800a2bc:	6128      	str	r0, [r5, #16]
 800a2be:	b920      	cbnz	r0, 800a2ca <_svfiprintf_r+0x2e>
 800a2c0:	230c      	movs	r3, #12
 800a2c2:	603b      	str	r3, [r7, #0]
 800a2c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2c8:	e0d1      	b.n	800a46e <_svfiprintf_r+0x1d2>
 800a2ca:	2340      	movs	r3, #64	; 0x40
 800a2cc:	616b      	str	r3, [r5, #20]
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	9309      	str	r3, [sp, #36]	; 0x24
 800a2d2:	2320      	movs	r3, #32
 800a2d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2d8:	2330      	movs	r3, #48	; 0x30
 800a2da:	f04f 0901 	mov.w	r9, #1
 800a2de:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2e2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a488 <_svfiprintf_r+0x1ec>
 800a2e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2ea:	4623      	mov	r3, r4
 800a2ec:	469a      	mov	sl, r3
 800a2ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2f2:	b10a      	cbz	r2, 800a2f8 <_svfiprintf_r+0x5c>
 800a2f4:	2a25      	cmp	r2, #37	; 0x25
 800a2f6:	d1f9      	bne.n	800a2ec <_svfiprintf_r+0x50>
 800a2f8:	ebba 0b04 	subs.w	fp, sl, r4
 800a2fc:	d00b      	beq.n	800a316 <_svfiprintf_r+0x7a>
 800a2fe:	465b      	mov	r3, fp
 800a300:	4622      	mov	r2, r4
 800a302:	4629      	mov	r1, r5
 800a304:	4638      	mov	r0, r7
 800a306:	f7ff ff6d 	bl	800a1e4 <__ssputs_r>
 800a30a:	3001      	adds	r0, #1
 800a30c:	f000 80aa 	beq.w	800a464 <_svfiprintf_r+0x1c8>
 800a310:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a312:	445a      	add	r2, fp
 800a314:	9209      	str	r2, [sp, #36]	; 0x24
 800a316:	f89a 3000 	ldrb.w	r3, [sl]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	f000 80a2 	beq.w	800a464 <_svfiprintf_r+0x1c8>
 800a320:	2300      	movs	r3, #0
 800a322:	f04f 32ff 	mov.w	r2, #4294967295
 800a326:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a32a:	f10a 0a01 	add.w	sl, sl, #1
 800a32e:	9304      	str	r3, [sp, #16]
 800a330:	9307      	str	r3, [sp, #28]
 800a332:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a336:	931a      	str	r3, [sp, #104]	; 0x68
 800a338:	4654      	mov	r4, sl
 800a33a:	2205      	movs	r2, #5
 800a33c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a340:	4851      	ldr	r0, [pc, #324]	; (800a488 <_svfiprintf_r+0x1ec>)
 800a342:	f7ff fb0b 	bl	800995c <memchr>
 800a346:	9a04      	ldr	r2, [sp, #16]
 800a348:	b9d8      	cbnz	r0, 800a382 <_svfiprintf_r+0xe6>
 800a34a:	06d0      	lsls	r0, r2, #27
 800a34c:	bf44      	itt	mi
 800a34e:	2320      	movmi	r3, #32
 800a350:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a354:	0711      	lsls	r1, r2, #28
 800a356:	bf44      	itt	mi
 800a358:	232b      	movmi	r3, #43	; 0x2b
 800a35a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a35e:	f89a 3000 	ldrb.w	r3, [sl]
 800a362:	2b2a      	cmp	r3, #42	; 0x2a
 800a364:	d015      	beq.n	800a392 <_svfiprintf_r+0xf6>
 800a366:	4654      	mov	r4, sl
 800a368:	2000      	movs	r0, #0
 800a36a:	f04f 0c0a 	mov.w	ip, #10
 800a36e:	9a07      	ldr	r2, [sp, #28]
 800a370:	4621      	mov	r1, r4
 800a372:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a376:	3b30      	subs	r3, #48	; 0x30
 800a378:	2b09      	cmp	r3, #9
 800a37a:	d94e      	bls.n	800a41a <_svfiprintf_r+0x17e>
 800a37c:	b1b0      	cbz	r0, 800a3ac <_svfiprintf_r+0x110>
 800a37e:	9207      	str	r2, [sp, #28]
 800a380:	e014      	b.n	800a3ac <_svfiprintf_r+0x110>
 800a382:	eba0 0308 	sub.w	r3, r0, r8
 800a386:	fa09 f303 	lsl.w	r3, r9, r3
 800a38a:	4313      	orrs	r3, r2
 800a38c:	46a2      	mov	sl, r4
 800a38e:	9304      	str	r3, [sp, #16]
 800a390:	e7d2      	b.n	800a338 <_svfiprintf_r+0x9c>
 800a392:	9b03      	ldr	r3, [sp, #12]
 800a394:	1d19      	adds	r1, r3, #4
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	9103      	str	r1, [sp, #12]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	bfbb      	ittet	lt
 800a39e:	425b      	neglt	r3, r3
 800a3a0:	f042 0202 	orrlt.w	r2, r2, #2
 800a3a4:	9307      	strge	r3, [sp, #28]
 800a3a6:	9307      	strlt	r3, [sp, #28]
 800a3a8:	bfb8      	it	lt
 800a3aa:	9204      	strlt	r2, [sp, #16]
 800a3ac:	7823      	ldrb	r3, [r4, #0]
 800a3ae:	2b2e      	cmp	r3, #46	; 0x2e
 800a3b0:	d10c      	bne.n	800a3cc <_svfiprintf_r+0x130>
 800a3b2:	7863      	ldrb	r3, [r4, #1]
 800a3b4:	2b2a      	cmp	r3, #42	; 0x2a
 800a3b6:	d135      	bne.n	800a424 <_svfiprintf_r+0x188>
 800a3b8:	9b03      	ldr	r3, [sp, #12]
 800a3ba:	3402      	adds	r4, #2
 800a3bc:	1d1a      	adds	r2, r3, #4
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	9203      	str	r2, [sp, #12]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	bfb8      	it	lt
 800a3c6:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3ca:	9305      	str	r3, [sp, #20]
 800a3cc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a498 <_svfiprintf_r+0x1fc>
 800a3d0:	2203      	movs	r2, #3
 800a3d2:	4650      	mov	r0, sl
 800a3d4:	7821      	ldrb	r1, [r4, #0]
 800a3d6:	f7ff fac1 	bl	800995c <memchr>
 800a3da:	b140      	cbz	r0, 800a3ee <_svfiprintf_r+0x152>
 800a3dc:	2340      	movs	r3, #64	; 0x40
 800a3de:	eba0 000a 	sub.w	r0, r0, sl
 800a3e2:	fa03 f000 	lsl.w	r0, r3, r0
 800a3e6:	9b04      	ldr	r3, [sp, #16]
 800a3e8:	3401      	adds	r4, #1
 800a3ea:	4303      	orrs	r3, r0
 800a3ec:	9304      	str	r3, [sp, #16]
 800a3ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3f2:	2206      	movs	r2, #6
 800a3f4:	4825      	ldr	r0, [pc, #148]	; (800a48c <_svfiprintf_r+0x1f0>)
 800a3f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3fa:	f7ff faaf 	bl	800995c <memchr>
 800a3fe:	2800      	cmp	r0, #0
 800a400:	d038      	beq.n	800a474 <_svfiprintf_r+0x1d8>
 800a402:	4b23      	ldr	r3, [pc, #140]	; (800a490 <_svfiprintf_r+0x1f4>)
 800a404:	bb1b      	cbnz	r3, 800a44e <_svfiprintf_r+0x1b2>
 800a406:	9b03      	ldr	r3, [sp, #12]
 800a408:	3307      	adds	r3, #7
 800a40a:	f023 0307 	bic.w	r3, r3, #7
 800a40e:	3308      	adds	r3, #8
 800a410:	9303      	str	r3, [sp, #12]
 800a412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a414:	4433      	add	r3, r6
 800a416:	9309      	str	r3, [sp, #36]	; 0x24
 800a418:	e767      	b.n	800a2ea <_svfiprintf_r+0x4e>
 800a41a:	460c      	mov	r4, r1
 800a41c:	2001      	movs	r0, #1
 800a41e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a422:	e7a5      	b.n	800a370 <_svfiprintf_r+0xd4>
 800a424:	2300      	movs	r3, #0
 800a426:	f04f 0c0a 	mov.w	ip, #10
 800a42a:	4619      	mov	r1, r3
 800a42c:	3401      	adds	r4, #1
 800a42e:	9305      	str	r3, [sp, #20]
 800a430:	4620      	mov	r0, r4
 800a432:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a436:	3a30      	subs	r2, #48	; 0x30
 800a438:	2a09      	cmp	r2, #9
 800a43a:	d903      	bls.n	800a444 <_svfiprintf_r+0x1a8>
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d0c5      	beq.n	800a3cc <_svfiprintf_r+0x130>
 800a440:	9105      	str	r1, [sp, #20]
 800a442:	e7c3      	b.n	800a3cc <_svfiprintf_r+0x130>
 800a444:	4604      	mov	r4, r0
 800a446:	2301      	movs	r3, #1
 800a448:	fb0c 2101 	mla	r1, ip, r1, r2
 800a44c:	e7f0      	b.n	800a430 <_svfiprintf_r+0x194>
 800a44e:	ab03      	add	r3, sp, #12
 800a450:	9300      	str	r3, [sp, #0]
 800a452:	462a      	mov	r2, r5
 800a454:	4638      	mov	r0, r7
 800a456:	4b0f      	ldr	r3, [pc, #60]	; (800a494 <_svfiprintf_r+0x1f8>)
 800a458:	a904      	add	r1, sp, #16
 800a45a:	f7fe f813 	bl	8008484 <_printf_float>
 800a45e:	1c42      	adds	r2, r0, #1
 800a460:	4606      	mov	r6, r0
 800a462:	d1d6      	bne.n	800a412 <_svfiprintf_r+0x176>
 800a464:	89ab      	ldrh	r3, [r5, #12]
 800a466:	065b      	lsls	r3, r3, #25
 800a468:	f53f af2c 	bmi.w	800a2c4 <_svfiprintf_r+0x28>
 800a46c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a46e:	b01d      	add	sp, #116	; 0x74
 800a470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a474:	ab03      	add	r3, sp, #12
 800a476:	9300      	str	r3, [sp, #0]
 800a478:	462a      	mov	r2, r5
 800a47a:	4638      	mov	r0, r7
 800a47c:	4b05      	ldr	r3, [pc, #20]	; (800a494 <_svfiprintf_r+0x1f8>)
 800a47e:	a904      	add	r1, sp, #16
 800a480:	f7fe fa9c 	bl	80089bc <_printf_i>
 800a484:	e7eb      	b.n	800a45e <_svfiprintf_r+0x1c2>
 800a486:	bf00      	nop
 800a488:	0800c7ec 	.word	0x0800c7ec
 800a48c:	0800c7f6 	.word	0x0800c7f6
 800a490:	08008485 	.word	0x08008485
 800a494:	0800a1e5 	.word	0x0800a1e5
 800a498:	0800c7f2 	.word	0x0800c7f2

0800a49c <_sbrk_r>:
 800a49c:	b538      	push	{r3, r4, r5, lr}
 800a49e:	2300      	movs	r3, #0
 800a4a0:	4d05      	ldr	r5, [pc, #20]	; (800a4b8 <_sbrk_r+0x1c>)
 800a4a2:	4604      	mov	r4, r0
 800a4a4:	4608      	mov	r0, r1
 800a4a6:	602b      	str	r3, [r5, #0]
 800a4a8:	f7fd fe88 	bl	80081bc <_sbrk>
 800a4ac:	1c43      	adds	r3, r0, #1
 800a4ae:	d102      	bne.n	800a4b6 <_sbrk_r+0x1a>
 800a4b0:	682b      	ldr	r3, [r5, #0]
 800a4b2:	b103      	cbz	r3, 800a4b6 <_sbrk_r+0x1a>
 800a4b4:	6023      	str	r3, [r4, #0]
 800a4b6:	bd38      	pop	{r3, r4, r5, pc}
 800a4b8:	200008b0 	.word	0x200008b0

0800a4bc <__assert_func>:
 800a4bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a4be:	4614      	mov	r4, r2
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	4b09      	ldr	r3, [pc, #36]	; (800a4e8 <__assert_func+0x2c>)
 800a4c4:	4605      	mov	r5, r0
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	68d8      	ldr	r0, [r3, #12]
 800a4ca:	b14c      	cbz	r4, 800a4e0 <__assert_func+0x24>
 800a4cc:	4b07      	ldr	r3, [pc, #28]	; (800a4ec <__assert_func+0x30>)
 800a4ce:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a4d2:	9100      	str	r1, [sp, #0]
 800a4d4:	462b      	mov	r3, r5
 800a4d6:	4906      	ldr	r1, [pc, #24]	; (800a4f0 <__assert_func+0x34>)
 800a4d8:	f000 f80e 	bl	800a4f8 <fiprintf>
 800a4dc:	f000 faa2 	bl	800aa24 <abort>
 800a4e0:	4b04      	ldr	r3, [pc, #16]	; (800a4f4 <__assert_func+0x38>)
 800a4e2:	461c      	mov	r4, r3
 800a4e4:	e7f3      	b.n	800a4ce <__assert_func+0x12>
 800a4e6:	bf00      	nop
 800a4e8:	20000020 	.word	0x20000020
 800a4ec:	0800c7fd 	.word	0x0800c7fd
 800a4f0:	0800c80a 	.word	0x0800c80a
 800a4f4:	0800c838 	.word	0x0800c838

0800a4f8 <fiprintf>:
 800a4f8:	b40e      	push	{r1, r2, r3}
 800a4fa:	b503      	push	{r0, r1, lr}
 800a4fc:	4601      	mov	r1, r0
 800a4fe:	ab03      	add	r3, sp, #12
 800a500:	4805      	ldr	r0, [pc, #20]	; (800a518 <fiprintf+0x20>)
 800a502:	f853 2b04 	ldr.w	r2, [r3], #4
 800a506:	6800      	ldr	r0, [r0, #0]
 800a508:	9301      	str	r3, [sp, #4]
 800a50a:	f000 f88d 	bl	800a628 <_vfiprintf_r>
 800a50e:	b002      	add	sp, #8
 800a510:	f85d eb04 	ldr.w	lr, [sp], #4
 800a514:	b003      	add	sp, #12
 800a516:	4770      	bx	lr
 800a518:	20000020 	.word	0x20000020

0800a51c <__ascii_mbtowc>:
 800a51c:	b082      	sub	sp, #8
 800a51e:	b901      	cbnz	r1, 800a522 <__ascii_mbtowc+0x6>
 800a520:	a901      	add	r1, sp, #4
 800a522:	b142      	cbz	r2, 800a536 <__ascii_mbtowc+0x1a>
 800a524:	b14b      	cbz	r3, 800a53a <__ascii_mbtowc+0x1e>
 800a526:	7813      	ldrb	r3, [r2, #0]
 800a528:	600b      	str	r3, [r1, #0]
 800a52a:	7812      	ldrb	r2, [r2, #0]
 800a52c:	1e10      	subs	r0, r2, #0
 800a52e:	bf18      	it	ne
 800a530:	2001      	movne	r0, #1
 800a532:	b002      	add	sp, #8
 800a534:	4770      	bx	lr
 800a536:	4610      	mov	r0, r2
 800a538:	e7fb      	b.n	800a532 <__ascii_mbtowc+0x16>
 800a53a:	f06f 0001 	mvn.w	r0, #1
 800a53e:	e7f8      	b.n	800a532 <__ascii_mbtowc+0x16>

0800a540 <memmove>:
 800a540:	4288      	cmp	r0, r1
 800a542:	b510      	push	{r4, lr}
 800a544:	eb01 0402 	add.w	r4, r1, r2
 800a548:	d902      	bls.n	800a550 <memmove+0x10>
 800a54a:	4284      	cmp	r4, r0
 800a54c:	4623      	mov	r3, r4
 800a54e:	d807      	bhi.n	800a560 <memmove+0x20>
 800a550:	1e43      	subs	r3, r0, #1
 800a552:	42a1      	cmp	r1, r4
 800a554:	d008      	beq.n	800a568 <memmove+0x28>
 800a556:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a55a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a55e:	e7f8      	b.n	800a552 <memmove+0x12>
 800a560:	4601      	mov	r1, r0
 800a562:	4402      	add	r2, r0
 800a564:	428a      	cmp	r2, r1
 800a566:	d100      	bne.n	800a56a <memmove+0x2a>
 800a568:	bd10      	pop	{r4, pc}
 800a56a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a56e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a572:	e7f7      	b.n	800a564 <memmove+0x24>

0800a574 <__malloc_lock>:
 800a574:	4801      	ldr	r0, [pc, #4]	; (800a57c <__malloc_lock+0x8>)
 800a576:	f000 bc15 	b.w	800ada4 <__retarget_lock_acquire_recursive>
 800a57a:	bf00      	nop
 800a57c:	200008b8 	.word	0x200008b8

0800a580 <__malloc_unlock>:
 800a580:	4801      	ldr	r0, [pc, #4]	; (800a588 <__malloc_unlock+0x8>)
 800a582:	f000 bc10 	b.w	800ada6 <__retarget_lock_release_recursive>
 800a586:	bf00      	nop
 800a588:	200008b8 	.word	0x200008b8

0800a58c <_realloc_r>:
 800a58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a58e:	4607      	mov	r7, r0
 800a590:	4614      	mov	r4, r2
 800a592:	460e      	mov	r6, r1
 800a594:	b921      	cbnz	r1, 800a5a0 <_realloc_r+0x14>
 800a596:	4611      	mov	r1, r2
 800a598:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a59c:	f7ff bdc8 	b.w	800a130 <_malloc_r>
 800a5a0:	b922      	cbnz	r2, 800a5ac <_realloc_r+0x20>
 800a5a2:	f7ff fd79 	bl	800a098 <_free_r>
 800a5a6:	4625      	mov	r5, r4
 800a5a8:	4628      	mov	r0, r5
 800a5aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5ac:	f000 fc60 	bl	800ae70 <_malloc_usable_size_r>
 800a5b0:	42a0      	cmp	r0, r4
 800a5b2:	d20f      	bcs.n	800a5d4 <_realloc_r+0x48>
 800a5b4:	4621      	mov	r1, r4
 800a5b6:	4638      	mov	r0, r7
 800a5b8:	f7ff fdba 	bl	800a130 <_malloc_r>
 800a5bc:	4605      	mov	r5, r0
 800a5be:	2800      	cmp	r0, #0
 800a5c0:	d0f2      	beq.n	800a5a8 <_realloc_r+0x1c>
 800a5c2:	4631      	mov	r1, r6
 800a5c4:	4622      	mov	r2, r4
 800a5c6:	f7fd fea9 	bl	800831c <memcpy>
 800a5ca:	4631      	mov	r1, r6
 800a5cc:	4638      	mov	r0, r7
 800a5ce:	f7ff fd63 	bl	800a098 <_free_r>
 800a5d2:	e7e9      	b.n	800a5a8 <_realloc_r+0x1c>
 800a5d4:	4635      	mov	r5, r6
 800a5d6:	e7e7      	b.n	800a5a8 <_realloc_r+0x1c>

0800a5d8 <__sfputc_r>:
 800a5d8:	6893      	ldr	r3, [r2, #8]
 800a5da:	b410      	push	{r4}
 800a5dc:	3b01      	subs	r3, #1
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	6093      	str	r3, [r2, #8]
 800a5e2:	da07      	bge.n	800a5f4 <__sfputc_r+0x1c>
 800a5e4:	6994      	ldr	r4, [r2, #24]
 800a5e6:	42a3      	cmp	r3, r4
 800a5e8:	db01      	blt.n	800a5ee <__sfputc_r+0x16>
 800a5ea:	290a      	cmp	r1, #10
 800a5ec:	d102      	bne.n	800a5f4 <__sfputc_r+0x1c>
 800a5ee:	bc10      	pop	{r4}
 800a5f0:	f000 b94a 	b.w	800a888 <__swbuf_r>
 800a5f4:	6813      	ldr	r3, [r2, #0]
 800a5f6:	1c58      	adds	r0, r3, #1
 800a5f8:	6010      	str	r0, [r2, #0]
 800a5fa:	7019      	strb	r1, [r3, #0]
 800a5fc:	4608      	mov	r0, r1
 800a5fe:	bc10      	pop	{r4}
 800a600:	4770      	bx	lr

0800a602 <__sfputs_r>:
 800a602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a604:	4606      	mov	r6, r0
 800a606:	460f      	mov	r7, r1
 800a608:	4614      	mov	r4, r2
 800a60a:	18d5      	adds	r5, r2, r3
 800a60c:	42ac      	cmp	r4, r5
 800a60e:	d101      	bne.n	800a614 <__sfputs_r+0x12>
 800a610:	2000      	movs	r0, #0
 800a612:	e007      	b.n	800a624 <__sfputs_r+0x22>
 800a614:	463a      	mov	r2, r7
 800a616:	4630      	mov	r0, r6
 800a618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a61c:	f7ff ffdc 	bl	800a5d8 <__sfputc_r>
 800a620:	1c43      	adds	r3, r0, #1
 800a622:	d1f3      	bne.n	800a60c <__sfputs_r+0xa>
 800a624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a628 <_vfiprintf_r>:
 800a628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a62c:	460d      	mov	r5, r1
 800a62e:	4614      	mov	r4, r2
 800a630:	4698      	mov	r8, r3
 800a632:	4606      	mov	r6, r0
 800a634:	b09d      	sub	sp, #116	; 0x74
 800a636:	b118      	cbz	r0, 800a640 <_vfiprintf_r+0x18>
 800a638:	6983      	ldr	r3, [r0, #24]
 800a63a:	b90b      	cbnz	r3, 800a640 <_vfiprintf_r+0x18>
 800a63c:	f000 fb14 	bl	800ac68 <__sinit>
 800a640:	4b89      	ldr	r3, [pc, #548]	; (800a868 <_vfiprintf_r+0x240>)
 800a642:	429d      	cmp	r5, r3
 800a644:	d11b      	bne.n	800a67e <_vfiprintf_r+0x56>
 800a646:	6875      	ldr	r5, [r6, #4]
 800a648:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a64a:	07d9      	lsls	r1, r3, #31
 800a64c:	d405      	bmi.n	800a65a <_vfiprintf_r+0x32>
 800a64e:	89ab      	ldrh	r3, [r5, #12]
 800a650:	059a      	lsls	r2, r3, #22
 800a652:	d402      	bmi.n	800a65a <_vfiprintf_r+0x32>
 800a654:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a656:	f000 fba5 	bl	800ada4 <__retarget_lock_acquire_recursive>
 800a65a:	89ab      	ldrh	r3, [r5, #12]
 800a65c:	071b      	lsls	r3, r3, #28
 800a65e:	d501      	bpl.n	800a664 <_vfiprintf_r+0x3c>
 800a660:	692b      	ldr	r3, [r5, #16]
 800a662:	b9eb      	cbnz	r3, 800a6a0 <_vfiprintf_r+0x78>
 800a664:	4629      	mov	r1, r5
 800a666:	4630      	mov	r0, r6
 800a668:	f000 f96e 	bl	800a948 <__swsetup_r>
 800a66c:	b1c0      	cbz	r0, 800a6a0 <_vfiprintf_r+0x78>
 800a66e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a670:	07dc      	lsls	r4, r3, #31
 800a672:	d50e      	bpl.n	800a692 <_vfiprintf_r+0x6a>
 800a674:	f04f 30ff 	mov.w	r0, #4294967295
 800a678:	b01d      	add	sp, #116	; 0x74
 800a67a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a67e:	4b7b      	ldr	r3, [pc, #492]	; (800a86c <_vfiprintf_r+0x244>)
 800a680:	429d      	cmp	r5, r3
 800a682:	d101      	bne.n	800a688 <_vfiprintf_r+0x60>
 800a684:	68b5      	ldr	r5, [r6, #8]
 800a686:	e7df      	b.n	800a648 <_vfiprintf_r+0x20>
 800a688:	4b79      	ldr	r3, [pc, #484]	; (800a870 <_vfiprintf_r+0x248>)
 800a68a:	429d      	cmp	r5, r3
 800a68c:	bf08      	it	eq
 800a68e:	68f5      	ldreq	r5, [r6, #12]
 800a690:	e7da      	b.n	800a648 <_vfiprintf_r+0x20>
 800a692:	89ab      	ldrh	r3, [r5, #12]
 800a694:	0598      	lsls	r0, r3, #22
 800a696:	d4ed      	bmi.n	800a674 <_vfiprintf_r+0x4c>
 800a698:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a69a:	f000 fb84 	bl	800ada6 <__retarget_lock_release_recursive>
 800a69e:	e7e9      	b.n	800a674 <_vfiprintf_r+0x4c>
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	9309      	str	r3, [sp, #36]	; 0x24
 800a6a4:	2320      	movs	r3, #32
 800a6a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a6aa:	2330      	movs	r3, #48	; 0x30
 800a6ac:	f04f 0901 	mov.w	r9, #1
 800a6b0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6b4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a874 <_vfiprintf_r+0x24c>
 800a6b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a6bc:	4623      	mov	r3, r4
 800a6be:	469a      	mov	sl, r3
 800a6c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6c4:	b10a      	cbz	r2, 800a6ca <_vfiprintf_r+0xa2>
 800a6c6:	2a25      	cmp	r2, #37	; 0x25
 800a6c8:	d1f9      	bne.n	800a6be <_vfiprintf_r+0x96>
 800a6ca:	ebba 0b04 	subs.w	fp, sl, r4
 800a6ce:	d00b      	beq.n	800a6e8 <_vfiprintf_r+0xc0>
 800a6d0:	465b      	mov	r3, fp
 800a6d2:	4622      	mov	r2, r4
 800a6d4:	4629      	mov	r1, r5
 800a6d6:	4630      	mov	r0, r6
 800a6d8:	f7ff ff93 	bl	800a602 <__sfputs_r>
 800a6dc:	3001      	adds	r0, #1
 800a6de:	f000 80aa 	beq.w	800a836 <_vfiprintf_r+0x20e>
 800a6e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6e4:	445a      	add	r2, fp
 800a6e6:	9209      	str	r2, [sp, #36]	; 0x24
 800a6e8:	f89a 3000 	ldrb.w	r3, [sl]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	f000 80a2 	beq.w	800a836 <_vfiprintf_r+0x20e>
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6fc:	f10a 0a01 	add.w	sl, sl, #1
 800a700:	9304      	str	r3, [sp, #16]
 800a702:	9307      	str	r3, [sp, #28]
 800a704:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a708:	931a      	str	r3, [sp, #104]	; 0x68
 800a70a:	4654      	mov	r4, sl
 800a70c:	2205      	movs	r2, #5
 800a70e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a712:	4858      	ldr	r0, [pc, #352]	; (800a874 <_vfiprintf_r+0x24c>)
 800a714:	f7ff f922 	bl	800995c <memchr>
 800a718:	9a04      	ldr	r2, [sp, #16]
 800a71a:	b9d8      	cbnz	r0, 800a754 <_vfiprintf_r+0x12c>
 800a71c:	06d1      	lsls	r1, r2, #27
 800a71e:	bf44      	itt	mi
 800a720:	2320      	movmi	r3, #32
 800a722:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a726:	0713      	lsls	r3, r2, #28
 800a728:	bf44      	itt	mi
 800a72a:	232b      	movmi	r3, #43	; 0x2b
 800a72c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a730:	f89a 3000 	ldrb.w	r3, [sl]
 800a734:	2b2a      	cmp	r3, #42	; 0x2a
 800a736:	d015      	beq.n	800a764 <_vfiprintf_r+0x13c>
 800a738:	4654      	mov	r4, sl
 800a73a:	2000      	movs	r0, #0
 800a73c:	f04f 0c0a 	mov.w	ip, #10
 800a740:	9a07      	ldr	r2, [sp, #28]
 800a742:	4621      	mov	r1, r4
 800a744:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a748:	3b30      	subs	r3, #48	; 0x30
 800a74a:	2b09      	cmp	r3, #9
 800a74c:	d94e      	bls.n	800a7ec <_vfiprintf_r+0x1c4>
 800a74e:	b1b0      	cbz	r0, 800a77e <_vfiprintf_r+0x156>
 800a750:	9207      	str	r2, [sp, #28]
 800a752:	e014      	b.n	800a77e <_vfiprintf_r+0x156>
 800a754:	eba0 0308 	sub.w	r3, r0, r8
 800a758:	fa09 f303 	lsl.w	r3, r9, r3
 800a75c:	4313      	orrs	r3, r2
 800a75e:	46a2      	mov	sl, r4
 800a760:	9304      	str	r3, [sp, #16]
 800a762:	e7d2      	b.n	800a70a <_vfiprintf_r+0xe2>
 800a764:	9b03      	ldr	r3, [sp, #12]
 800a766:	1d19      	adds	r1, r3, #4
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	9103      	str	r1, [sp, #12]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	bfbb      	ittet	lt
 800a770:	425b      	neglt	r3, r3
 800a772:	f042 0202 	orrlt.w	r2, r2, #2
 800a776:	9307      	strge	r3, [sp, #28]
 800a778:	9307      	strlt	r3, [sp, #28]
 800a77a:	bfb8      	it	lt
 800a77c:	9204      	strlt	r2, [sp, #16]
 800a77e:	7823      	ldrb	r3, [r4, #0]
 800a780:	2b2e      	cmp	r3, #46	; 0x2e
 800a782:	d10c      	bne.n	800a79e <_vfiprintf_r+0x176>
 800a784:	7863      	ldrb	r3, [r4, #1]
 800a786:	2b2a      	cmp	r3, #42	; 0x2a
 800a788:	d135      	bne.n	800a7f6 <_vfiprintf_r+0x1ce>
 800a78a:	9b03      	ldr	r3, [sp, #12]
 800a78c:	3402      	adds	r4, #2
 800a78e:	1d1a      	adds	r2, r3, #4
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	9203      	str	r2, [sp, #12]
 800a794:	2b00      	cmp	r3, #0
 800a796:	bfb8      	it	lt
 800a798:	f04f 33ff 	movlt.w	r3, #4294967295
 800a79c:	9305      	str	r3, [sp, #20]
 800a79e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a884 <_vfiprintf_r+0x25c>
 800a7a2:	2203      	movs	r2, #3
 800a7a4:	4650      	mov	r0, sl
 800a7a6:	7821      	ldrb	r1, [r4, #0]
 800a7a8:	f7ff f8d8 	bl	800995c <memchr>
 800a7ac:	b140      	cbz	r0, 800a7c0 <_vfiprintf_r+0x198>
 800a7ae:	2340      	movs	r3, #64	; 0x40
 800a7b0:	eba0 000a 	sub.w	r0, r0, sl
 800a7b4:	fa03 f000 	lsl.w	r0, r3, r0
 800a7b8:	9b04      	ldr	r3, [sp, #16]
 800a7ba:	3401      	adds	r4, #1
 800a7bc:	4303      	orrs	r3, r0
 800a7be:	9304      	str	r3, [sp, #16]
 800a7c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7c4:	2206      	movs	r2, #6
 800a7c6:	482c      	ldr	r0, [pc, #176]	; (800a878 <_vfiprintf_r+0x250>)
 800a7c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a7cc:	f7ff f8c6 	bl	800995c <memchr>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	d03f      	beq.n	800a854 <_vfiprintf_r+0x22c>
 800a7d4:	4b29      	ldr	r3, [pc, #164]	; (800a87c <_vfiprintf_r+0x254>)
 800a7d6:	bb1b      	cbnz	r3, 800a820 <_vfiprintf_r+0x1f8>
 800a7d8:	9b03      	ldr	r3, [sp, #12]
 800a7da:	3307      	adds	r3, #7
 800a7dc:	f023 0307 	bic.w	r3, r3, #7
 800a7e0:	3308      	adds	r3, #8
 800a7e2:	9303      	str	r3, [sp, #12]
 800a7e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7e6:	443b      	add	r3, r7
 800a7e8:	9309      	str	r3, [sp, #36]	; 0x24
 800a7ea:	e767      	b.n	800a6bc <_vfiprintf_r+0x94>
 800a7ec:	460c      	mov	r4, r1
 800a7ee:	2001      	movs	r0, #1
 800a7f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7f4:	e7a5      	b.n	800a742 <_vfiprintf_r+0x11a>
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	f04f 0c0a 	mov.w	ip, #10
 800a7fc:	4619      	mov	r1, r3
 800a7fe:	3401      	adds	r4, #1
 800a800:	9305      	str	r3, [sp, #20]
 800a802:	4620      	mov	r0, r4
 800a804:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a808:	3a30      	subs	r2, #48	; 0x30
 800a80a:	2a09      	cmp	r2, #9
 800a80c:	d903      	bls.n	800a816 <_vfiprintf_r+0x1ee>
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d0c5      	beq.n	800a79e <_vfiprintf_r+0x176>
 800a812:	9105      	str	r1, [sp, #20]
 800a814:	e7c3      	b.n	800a79e <_vfiprintf_r+0x176>
 800a816:	4604      	mov	r4, r0
 800a818:	2301      	movs	r3, #1
 800a81a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a81e:	e7f0      	b.n	800a802 <_vfiprintf_r+0x1da>
 800a820:	ab03      	add	r3, sp, #12
 800a822:	9300      	str	r3, [sp, #0]
 800a824:	462a      	mov	r2, r5
 800a826:	4630      	mov	r0, r6
 800a828:	4b15      	ldr	r3, [pc, #84]	; (800a880 <_vfiprintf_r+0x258>)
 800a82a:	a904      	add	r1, sp, #16
 800a82c:	f7fd fe2a 	bl	8008484 <_printf_float>
 800a830:	4607      	mov	r7, r0
 800a832:	1c78      	adds	r0, r7, #1
 800a834:	d1d6      	bne.n	800a7e4 <_vfiprintf_r+0x1bc>
 800a836:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a838:	07d9      	lsls	r1, r3, #31
 800a83a:	d405      	bmi.n	800a848 <_vfiprintf_r+0x220>
 800a83c:	89ab      	ldrh	r3, [r5, #12]
 800a83e:	059a      	lsls	r2, r3, #22
 800a840:	d402      	bmi.n	800a848 <_vfiprintf_r+0x220>
 800a842:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a844:	f000 faaf 	bl	800ada6 <__retarget_lock_release_recursive>
 800a848:	89ab      	ldrh	r3, [r5, #12]
 800a84a:	065b      	lsls	r3, r3, #25
 800a84c:	f53f af12 	bmi.w	800a674 <_vfiprintf_r+0x4c>
 800a850:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a852:	e711      	b.n	800a678 <_vfiprintf_r+0x50>
 800a854:	ab03      	add	r3, sp, #12
 800a856:	9300      	str	r3, [sp, #0]
 800a858:	462a      	mov	r2, r5
 800a85a:	4630      	mov	r0, r6
 800a85c:	4b08      	ldr	r3, [pc, #32]	; (800a880 <_vfiprintf_r+0x258>)
 800a85e:	a904      	add	r1, sp, #16
 800a860:	f7fe f8ac 	bl	80089bc <_printf_i>
 800a864:	e7e4      	b.n	800a830 <_vfiprintf_r+0x208>
 800a866:	bf00      	nop
 800a868:	0800c964 	.word	0x0800c964
 800a86c:	0800c984 	.word	0x0800c984
 800a870:	0800c944 	.word	0x0800c944
 800a874:	0800c7ec 	.word	0x0800c7ec
 800a878:	0800c7f6 	.word	0x0800c7f6
 800a87c:	08008485 	.word	0x08008485
 800a880:	0800a603 	.word	0x0800a603
 800a884:	0800c7f2 	.word	0x0800c7f2

0800a888 <__swbuf_r>:
 800a888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a88a:	460e      	mov	r6, r1
 800a88c:	4614      	mov	r4, r2
 800a88e:	4605      	mov	r5, r0
 800a890:	b118      	cbz	r0, 800a89a <__swbuf_r+0x12>
 800a892:	6983      	ldr	r3, [r0, #24]
 800a894:	b90b      	cbnz	r3, 800a89a <__swbuf_r+0x12>
 800a896:	f000 f9e7 	bl	800ac68 <__sinit>
 800a89a:	4b21      	ldr	r3, [pc, #132]	; (800a920 <__swbuf_r+0x98>)
 800a89c:	429c      	cmp	r4, r3
 800a89e:	d12b      	bne.n	800a8f8 <__swbuf_r+0x70>
 800a8a0:	686c      	ldr	r4, [r5, #4]
 800a8a2:	69a3      	ldr	r3, [r4, #24]
 800a8a4:	60a3      	str	r3, [r4, #8]
 800a8a6:	89a3      	ldrh	r3, [r4, #12]
 800a8a8:	071a      	lsls	r2, r3, #28
 800a8aa:	d52f      	bpl.n	800a90c <__swbuf_r+0x84>
 800a8ac:	6923      	ldr	r3, [r4, #16]
 800a8ae:	b36b      	cbz	r3, 800a90c <__swbuf_r+0x84>
 800a8b0:	6923      	ldr	r3, [r4, #16]
 800a8b2:	6820      	ldr	r0, [r4, #0]
 800a8b4:	b2f6      	uxtb	r6, r6
 800a8b6:	1ac0      	subs	r0, r0, r3
 800a8b8:	6963      	ldr	r3, [r4, #20]
 800a8ba:	4637      	mov	r7, r6
 800a8bc:	4283      	cmp	r3, r0
 800a8be:	dc04      	bgt.n	800a8ca <__swbuf_r+0x42>
 800a8c0:	4621      	mov	r1, r4
 800a8c2:	4628      	mov	r0, r5
 800a8c4:	f000 f93c 	bl	800ab40 <_fflush_r>
 800a8c8:	bb30      	cbnz	r0, 800a918 <__swbuf_r+0x90>
 800a8ca:	68a3      	ldr	r3, [r4, #8]
 800a8cc:	3001      	adds	r0, #1
 800a8ce:	3b01      	subs	r3, #1
 800a8d0:	60a3      	str	r3, [r4, #8]
 800a8d2:	6823      	ldr	r3, [r4, #0]
 800a8d4:	1c5a      	adds	r2, r3, #1
 800a8d6:	6022      	str	r2, [r4, #0]
 800a8d8:	701e      	strb	r6, [r3, #0]
 800a8da:	6963      	ldr	r3, [r4, #20]
 800a8dc:	4283      	cmp	r3, r0
 800a8de:	d004      	beq.n	800a8ea <__swbuf_r+0x62>
 800a8e0:	89a3      	ldrh	r3, [r4, #12]
 800a8e2:	07db      	lsls	r3, r3, #31
 800a8e4:	d506      	bpl.n	800a8f4 <__swbuf_r+0x6c>
 800a8e6:	2e0a      	cmp	r6, #10
 800a8e8:	d104      	bne.n	800a8f4 <__swbuf_r+0x6c>
 800a8ea:	4621      	mov	r1, r4
 800a8ec:	4628      	mov	r0, r5
 800a8ee:	f000 f927 	bl	800ab40 <_fflush_r>
 800a8f2:	b988      	cbnz	r0, 800a918 <__swbuf_r+0x90>
 800a8f4:	4638      	mov	r0, r7
 800a8f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8f8:	4b0a      	ldr	r3, [pc, #40]	; (800a924 <__swbuf_r+0x9c>)
 800a8fa:	429c      	cmp	r4, r3
 800a8fc:	d101      	bne.n	800a902 <__swbuf_r+0x7a>
 800a8fe:	68ac      	ldr	r4, [r5, #8]
 800a900:	e7cf      	b.n	800a8a2 <__swbuf_r+0x1a>
 800a902:	4b09      	ldr	r3, [pc, #36]	; (800a928 <__swbuf_r+0xa0>)
 800a904:	429c      	cmp	r4, r3
 800a906:	bf08      	it	eq
 800a908:	68ec      	ldreq	r4, [r5, #12]
 800a90a:	e7ca      	b.n	800a8a2 <__swbuf_r+0x1a>
 800a90c:	4621      	mov	r1, r4
 800a90e:	4628      	mov	r0, r5
 800a910:	f000 f81a 	bl	800a948 <__swsetup_r>
 800a914:	2800      	cmp	r0, #0
 800a916:	d0cb      	beq.n	800a8b0 <__swbuf_r+0x28>
 800a918:	f04f 37ff 	mov.w	r7, #4294967295
 800a91c:	e7ea      	b.n	800a8f4 <__swbuf_r+0x6c>
 800a91e:	bf00      	nop
 800a920:	0800c964 	.word	0x0800c964
 800a924:	0800c984 	.word	0x0800c984
 800a928:	0800c944 	.word	0x0800c944

0800a92c <__ascii_wctomb>:
 800a92c:	4603      	mov	r3, r0
 800a92e:	4608      	mov	r0, r1
 800a930:	b141      	cbz	r1, 800a944 <__ascii_wctomb+0x18>
 800a932:	2aff      	cmp	r2, #255	; 0xff
 800a934:	d904      	bls.n	800a940 <__ascii_wctomb+0x14>
 800a936:	228a      	movs	r2, #138	; 0x8a
 800a938:	f04f 30ff 	mov.w	r0, #4294967295
 800a93c:	601a      	str	r2, [r3, #0]
 800a93e:	4770      	bx	lr
 800a940:	2001      	movs	r0, #1
 800a942:	700a      	strb	r2, [r1, #0]
 800a944:	4770      	bx	lr
	...

0800a948 <__swsetup_r>:
 800a948:	4b32      	ldr	r3, [pc, #200]	; (800aa14 <__swsetup_r+0xcc>)
 800a94a:	b570      	push	{r4, r5, r6, lr}
 800a94c:	681d      	ldr	r5, [r3, #0]
 800a94e:	4606      	mov	r6, r0
 800a950:	460c      	mov	r4, r1
 800a952:	b125      	cbz	r5, 800a95e <__swsetup_r+0x16>
 800a954:	69ab      	ldr	r3, [r5, #24]
 800a956:	b913      	cbnz	r3, 800a95e <__swsetup_r+0x16>
 800a958:	4628      	mov	r0, r5
 800a95a:	f000 f985 	bl	800ac68 <__sinit>
 800a95e:	4b2e      	ldr	r3, [pc, #184]	; (800aa18 <__swsetup_r+0xd0>)
 800a960:	429c      	cmp	r4, r3
 800a962:	d10f      	bne.n	800a984 <__swsetup_r+0x3c>
 800a964:	686c      	ldr	r4, [r5, #4]
 800a966:	89a3      	ldrh	r3, [r4, #12]
 800a968:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a96c:	0719      	lsls	r1, r3, #28
 800a96e:	d42c      	bmi.n	800a9ca <__swsetup_r+0x82>
 800a970:	06dd      	lsls	r5, r3, #27
 800a972:	d411      	bmi.n	800a998 <__swsetup_r+0x50>
 800a974:	2309      	movs	r3, #9
 800a976:	6033      	str	r3, [r6, #0]
 800a978:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a97c:	f04f 30ff 	mov.w	r0, #4294967295
 800a980:	81a3      	strh	r3, [r4, #12]
 800a982:	e03e      	b.n	800aa02 <__swsetup_r+0xba>
 800a984:	4b25      	ldr	r3, [pc, #148]	; (800aa1c <__swsetup_r+0xd4>)
 800a986:	429c      	cmp	r4, r3
 800a988:	d101      	bne.n	800a98e <__swsetup_r+0x46>
 800a98a:	68ac      	ldr	r4, [r5, #8]
 800a98c:	e7eb      	b.n	800a966 <__swsetup_r+0x1e>
 800a98e:	4b24      	ldr	r3, [pc, #144]	; (800aa20 <__swsetup_r+0xd8>)
 800a990:	429c      	cmp	r4, r3
 800a992:	bf08      	it	eq
 800a994:	68ec      	ldreq	r4, [r5, #12]
 800a996:	e7e6      	b.n	800a966 <__swsetup_r+0x1e>
 800a998:	0758      	lsls	r0, r3, #29
 800a99a:	d512      	bpl.n	800a9c2 <__swsetup_r+0x7a>
 800a99c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a99e:	b141      	cbz	r1, 800a9b2 <__swsetup_r+0x6a>
 800a9a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a9a4:	4299      	cmp	r1, r3
 800a9a6:	d002      	beq.n	800a9ae <__swsetup_r+0x66>
 800a9a8:	4630      	mov	r0, r6
 800a9aa:	f7ff fb75 	bl	800a098 <_free_r>
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	6363      	str	r3, [r4, #52]	; 0x34
 800a9b2:	89a3      	ldrh	r3, [r4, #12]
 800a9b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a9b8:	81a3      	strh	r3, [r4, #12]
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	6063      	str	r3, [r4, #4]
 800a9be:	6923      	ldr	r3, [r4, #16]
 800a9c0:	6023      	str	r3, [r4, #0]
 800a9c2:	89a3      	ldrh	r3, [r4, #12]
 800a9c4:	f043 0308 	orr.w	r3, r3, #8
 800a9c8:	81a3      	strh	r3, [r4, #12]
 800a9ca:	6923      	ldr	r3, [r4, #16]
 800a9cc:	b94b      	cbnz	r3, 800a9e2 <__swsetup_r+0x9a>
 800a9ce:	89a3      	ldrh	r3, [r4, #12]
 800a9d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a9d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a9d8:	d003      	beq.n	800a9e2 <__swsetup_r+0x9a>
 800a9da:	4621      	mov	r1, r4
 800a9dc:	4630      	mov	r0, r6
 800a9de:	f000 fa07 	bl	800adf0 <__smakebuf_r>
 800a9e2:	89a0      	ldrh	r0, [r4, #12]
 800a9e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a9e8:	f010 0301 	ands.w	r3, r0, #1
 800a9ec:	d00a      	beq.n	800aa04 <__swsetup_r+0xbc>
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	60a3      	str	r3, [r4, #8]
 800a9f2:	6963      	ldr	r3, [r4, #20]
 800a9f4:	425b      	negs	r3, r3
 800a9f6:	61a3      	str	r3, [r4, #24]
 800a9f8:	6923      	ldr	r3, [r4, #16]
 800a9fa:	b943      	cbnz	r3, 800aa0e <__swsetup_r+0xc6>
 800a9fc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800aa00:	d1ba      	bne.n	800a978 <__swsetup_r+0x30>
 800aa02:	bd70      	pop	{r4, r5, r6, pc}
 800aa04:	0781      	lsls	r1, r0, #30
 800aa06:	bf58      	it	pl
 800aa08:	6963      	ldrpl	r3, [r4, #20]
 800aa0a:	60a3      	str	r3, [r4, #8]
 800aa0c:	e7f4      	b.n	800a9f8 <__swsetup_r+0xb0>
 800aa0e:	2000      	movs	r0, #0
 800aa10:	e7f7      	b.n	800aa02 <__swsetup_r+0xba>
 800aa12:	bf00      	nop
 800aa14:	20000020 	.word	0x20000020
 800aa18:	0800c964 	.word	0x0800c964
 800aa1c:	0800c984 	.word	0x0800c984
 800aa20:	0800c944 	.word	0x0800c944

0800aa24 <abort>:
 800aa24:	2006      	movs	r0, #6
 800aa26:	b508      	push	{r3, lr}
 800aa28:	f000 fa52 	bl	800aed0 <raise>
 800aa2c:	2001      	movs	r0, #1
 800aa2e:	f7fd fb52 	bl	80080d6 <_exit>
	...

0800aa34 <__sflush_r>:
 800aa34:	898a      	ldrh	r2, [r1, #12]
 800aa36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa3a:	4605      	mov	r5, r0
 800aa3c:	0710      	lsls	r0, r2, #28
 800aa3e:	460c      	mov	r4, r1
 800aa40:	d458      	bmi.n	800aaf4 <__sflush_r+0xc0>
 800aa42:	684b      	ldr	r3, [r1, #4]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	dc05      	bgt.n	800aa54 <__sflush_r+0x20>
 800aa48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	dc02      	bgt.n	800aa54 <__sflush_r+0x20>
 800aa4e:	2000      	movs	r0, #0
 800aa50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa56:	2e00      	cmp	r6, #0
 800aa58:	d0f9      	beq.n	800aa4e <__sflush_r+0x1a>
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aa60:	682f      	ldr	r7, [r5, #0]
 800aa62:	602b      	str	r3, [r5, #0]
 800aa64:	d032      	beq.n	800aacc <__sflush_r+0x98>
 800aa66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aa68:	89a3      	ldrh	r3, [r4, #12]
 800aa6a:	075a      	lsls	r2, r3, #29
 800aa6c:	d505      	bpl.n	800aa7a <__sflush_r+0x46>
 800aa6e:	6863      	ldr	r3, [r4, #4]
 800aa70:	1ac0      	subs	r0, r0, r3
 800aa72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa74:	b10b      	cbz	r3, 800aa7a <__sflush_r+0x46>
 800aa76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aa78:	1ac0      	subs	r0, r0, r3
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	4602      	mov	r2, r0
 800aa7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa80:	4628      	mov	r0, r5
 800aa82:	6a21      	ldr	r1, [r4, #32]
 800aa84:	47b0      	blx	r6
 800aa86:	1c43      	adds	r3, r0, #1
 800aa88:	89a3      	ldrh	r3, [r4, #12]
 800aa8a:	d106      	bne.n	800aa9a <__sflush_r+0x66>
 800aa8c:	6829      	ldr	r1, [r5, #0]
 800aa8e:	291d      	cmp	r1, #29
 800aa90:	d82c      	bhi.n	800aaec <__sflush_r+0xb8>
 800aa92:	4a2a      	ldr	r2, [pc, #168]	; (800ab3c <__sflush_r+0x108>)
 800aa94:	40ca      	lsrs	r2, r1
 800aa96:	07d6      	lsls	r6, r2, #31
 800aa98:	d528      	bpl.n	800aaec <__sflush_r+0xb8>
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	6062      	str	r2, [r4, #4]
 800aa9e:	6922      	ldr	r2, [r4, #16]
 800aaa0:	04d9      	lsls	r1, r3, #19
 800aaa2:	6022      	str	r2, [r4, #0]
 800aaa4:	d504      	bpl.n	800aab0 <__sflush_r+0x7c>
 800aaa6:	1c42      	adds	r2, r0, #1
 800aaa8:	d101      	bne.n	800aaae <__sflush_r+0x7a>
 800aaaa:	682b      	ldr	r3, [r5, #0]
 800aaac:	b903      	cbnz	r3, 800aab0 <__sflush_r+0x7c>
 800aaae:	6560      	str	r0, [r4, #84]	; 0x54
 800aab0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aab2:	602f      	str	r7, [r5, #0]
 800aab4:	2900      	cmp	r1, #0
 800aab6:	d0ca      	beq.n	800aa4e <__sflush_r+0x1a>
 800aab8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aabc:	4299      	cmp	r1, r3
 800aabe:	d002      	beq.n	800aac6 <__sflush_r+0x92>
 800aac0:	4628      	mov	r0, r5
 800aac2:	f7ff fae9 	bl	800a098 <_free_r>
 800aac6:	2000      	movs	r0, #0
 800aac8:	6360      	str	r0, [r4, #52]	; 0x34
 800aaca:	e7c1      	b.n	800aa50 <__sflush_r+0x1c>
 800aacc:	6a21      	ldr	r1, [r4, #32]
 800aace:	2301      	movs	r3, #1
 800aad0:	4628      	mov	r0, r5
 800aad2:	47b0      	blx	r6
 800aad4:	1c41      	adds	r1, r0, #1
 800aad6:	d1c7      	bne.n	800aa68 <__sflush_r+0x34>
 800aad8:	682b      	ldr	r3, [r5, #0]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d0c4      	beq.n	800aa68 <__sflush_r+0x34>
 800aade:	2b1d      	cmp	r3, #29
 800aae0:	d001      	beq.n	800aae6 <__sflush_r+0xb2>
 800aae2:	2b16      	cmp	r3, #22
 800aae4:	d101      	bne.n	800aaea <__sflush_r+0xb6>
 800aae6:	602f      	str	r7, [r5, #0]
 800aae8:	e7b1      	b.n	800aa4e <__sflush_r+0x1a>
 800aaea:	89a3      	ldrh	r3, [r4, #12]
 800aaec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaf0:	81a3      	strh	r3, [r4, #12]
 800aaf2:	e7ad      	b.n	800aa50 <__sflush_r+0x1c>
 800aaf4:	690f      	ldr	r7, [r1, #16]
 800aaf6:	2f00      	cmp	r7, #0
 800aaf8:	d0a9      	beq.n	800aa4e <__sflush_r+0x1a>
 800aafa:	0793      	lsls	r3, r2, #30
 800aafc:	bf18      	it	ne
 800aafe:	2300      	movne	r3, #0
 800ab00:	680e      	ldr	r6, [r1, #0]
 800ab02:	bf08      	it	eq
 800ab04:	694b      	ldreq	r3, [r1, #20]
 800ab06:	eba6 0807 	sub.w	r8, r6, r7
 800ab0a:	600f      	str	r7, [r1, #0]
 800ab0c:	608b      	str	r3, [r1, #8]
 800ab0e:	f1b8 0f00 	cmp.w	r8, #0
 800ab12:	dd9c      	ble.n	800aa4e <__sflush_r+0x1a>
 800ab14:	4643      	mov	r3, r8
 800ab16:	463a      	mov	r2, r7
 800ab18:	4628      	mov	r0, r5
 800ab1a:	6a21      	ldr	r1, [r4, #32]
 800ab1c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ab1e:	47b0      	blx	r6
 800ab20:	2800      	cmp	r0, #0
 800ab22:	dc06      	bgt.n	800ab32 <__sflush_r+0xfe>
 800ab24:	89a3      	ldrh	r3, [r4, #12]
 800ab26:	f04f 30ff 	mov.w	r0, #4294967295
 800ab2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab2e:	81a3      	strh	r3, [r4, #12]
 800ab30:	e78e      	b.n	800aa50 <__sflush_r+0x1c>
 800ab32:	4407      	add	r7, r0
 800ab34:	eba8 0800 	sub.w	r8, r8, r0
 800ab38:	e7e9      	b.n	800ab0e <__sflush_r+0xda>
 800ab3a:	bf00      	nop
 800ab3c:	20400001 	.word	0x20400001

0800ab40 <_fflush_r>:
 800ab40:	b538      	push	{r3, r4, r5, lr}
 800ab42:	690b      	ldr	r3, [r1, #16]
 800ab44:	4605      	mov	r5, r0
 800ab46:	460c      	mov	r4, r1
 800ab48:	b913      	cbnz	r3, 800ab50 <_fflush_r+0x10>
 800ab4a:	2500      	movs	r5, #0
 800ab4c:	4628      	mov	r0, r5
 800ab4e:	bd38      	pop	{r3, r4, r5, pc}
 800ab50:	b118      	cbz	r0, 800ab5a <_fflush_r+0x1a>
 800ab52:	6983      	ldr	r3, [r0, #24]
 800ab54:	b90b      	cbnz	r3, 800ab5a <_fflush_r+0x1a>
 800ab56:	f000 f887 	bl	800ac68 <__sinit>
 800ab5a:	4b14      	ldr	r3, [pc, #80]	; (800abac <_fflush_r+0x6c>)
 800ab5c:	429c      	cmp	r4, r3
 800ab5e:	d11b      	bne.n	800ab98 <_fflush_r+0x58>
 800ab60:	686c      	ldr	r4, [r5, #4]
 800ab62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d0ef      	beq.n	800ab4a <_fflush_r+0xa>
 800ab6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ab6c:	07d0      	lsls	r0, r2, #31
 800ab6e:	d404      	bmi.n	800ab7a <_fflush_r+0x3a>
 800ab70:	0599      	lsls	r1, r3, #22
 800ab72:	d402      	bmi.n	800ab7a <_fflush_r+0x3a>
 800ab74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab76:	f000 f915 	bl	800ada4 <__retarget_lock_acquire_recursive>
 800ab7a:	4628      	mov	r0, r5
 800ab7c:	4621      	mov	r1, r4
 800ab7e:	f7ff ff59 	bl	800aa34 <__sflush_r>
 800ab82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab84:	4605      	mov	r5, r0
 800ab86:	07da      	lsls	r2, r3, #31
 800ab88:	d4e0      	bmi.n	800ab4c <_fflush_r+0xc>
 800ab8a:	89a3      	ldrh	r3, [r4, #12]
 800ab8c:	059b      	lsls	r3, r3, #22
 800ab8e:	d4dd      	bmi.n	800ab4c <_fflush_r+0xc>
 800ab90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab92:	f000 f908 	bl	800ada6 <__retarget_lock_release_recursive>
 800ab96:	e7d9      	b.n	800ab4c <_fflush_r+0xc>
 800ab98:	4b05      	ldr	r3, [pc, #20]	; (800abb0 <_fflush_r+0x70>)
 800ab9a:	429c      	cmp	r4, r3
 800ab9c:	d101      	bne.n	800aba2 <_fflush_r+0x62>
 800ab9e:	68ac      	ldr	r4, [r5, #8]
 800aba0:	e7df      	b.n	800ab62 <_fflush_r+0x22>
 800aba2:	4b04      	ldr	r3, [pc, #16]	; (800abb4 <_fflush_r+0x74>)
 800aba4:	429c      	cmp	r4, r3
 800aba6:	bf08      	it	eq
 800aba8:	68ec      	ldreq	r4, [r5, #12]
 800abaa:	e7da      	b.n	800ab62 <_fflush_r+0x22>
 800abac:	0800c964 	.word	0x0800c964
 800abb0:	0800c984 	.word	0x0800c984
 800abb4:	0800c944 	.word	0x0800c944

0800abb8 <std>:
 800abb8:	2300      	movs	r3, #0
 800abba:	b510      	push	{r4, lr}
 800abbc:	4604      	mov	r4, r0
 800abbe:	e9c0 3300 	strd	r3, r3, [r0]
 800abc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abc6:	6083      	str	r3, [r0, #8]
 800abc8:	8181      	strh	r1, [r0, #12]
 800abca:	6643      	str	r3, [r0, #100]	; 0x64
 800abcc:	81c2      	strh	r2, [r0, #14]
 800abce:	6183      	str	r3, [r0, #24]
 800abd0:	4619      	mov	r1, r3
 800abd2:	2208      	movs	r2, #8
 800abd4:	305c      	adds	r0, #92	; 0x5c
 800abd6:	f7fd fbaf 	bl	8008338 <memset>
 800abda:	4b05      	ldr	r3, [pc, #20]	; (800abf0 <std+0x38>)
 800abdc:	6224      	str	r4, [r4, #32]
 800abde:	6263      	str	r3, [r4, #36]	; 0x24
 800abe0:	4b04      	ldr	r3, [pc, #16]	; (800abf4 <std+0x3c>)
 800abe2:	62a3      	str	r3, [r4, #40]	; 0x28
 800abe4:	4b04      	ldr	r3, [pc, #16]	; (800abf8 <std+0x40>)
 800abe6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800abe8:	4b04      	ldr	r3, [pc, #16]	; (800abfc <std+0x44>)
 800abea:	6323      	str	r3, [r4, #48]	; 0x30
 800abec:	bd10      	pop	{r4, pc}
 800abee:	bf00      	nop
 800abf0:	0800af09 	.word	0x0800af09
 800abf4:	0800af2b 	.word	0x0800af2b
 800abf8:	0800af63 	.word	0x0800af63
 800abfc:	0800af87 	.word	0x0800af87

0800ac00 <_cleanup_r>:
 800ac00:	4901      	ldr	r1, [pc, #4]	; (800ac08 <_cleanup_r+0x8>)
 800ac02:	f000 b8af 	b.w	800ad64 <_fwalk_reent>
 800ac06:	bf00      	nop
 800ac08:	0800ab41 	.word	0x0800ab41

0800ac0c <__sfmoreglue>:
 800ac0c:	b570      	push	{r4, r5, r6, lr}
 800ac0e:	2568      	movs	r5, #104	; 0x68
 800ac10:	1e4a      	subs	r2, r1, #1
 800ac12:	4355      	muls	r5, r2
 800ac14:	460e      	mov	r6, r1
 800ac16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ac1a:	f7ff fa89 	bl	800a130 <_malloc_r>
 800ac1e:	4604      	mov	r4, r0
 800ac20:	b140      	cbz	r0, 800ac34 <__sfmoreglue+0x28>
 800ac22:	2100      	movs	r1, #0
 800ac24:	e9c0 1600 	strd	r1, r6, [r0]
 800ac28:	300c      	adds	r0, #12
 800ac2a:	60a0      	str	r0, [r4, #8]
 800ac2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ac30:	f7fd fb82 	bl	8008338 <memset>
 800ac34:	4620      	mov	r0, r4
 800ac36:	bd70      	pop	{r4, r5, r6, pc}

0800ac38 <__sfp_lock_acquire>:
 800ac38:	4801      	ldr	r0, [pc, #4]	; (800ac40 <__sfp_lock_acquire+0x8>)
 800ac3a:	f000 b8b3 	b.w	800ada4 <__retarget_lock_acquire_recursive>
 800ac3e:	bf00      	nop
 800ac40:	200008bc 	.word	0x200008bc

0800ac44 <__sfp_lock_release>:
 800ac44:	4801      	ldr	r0, [pc, #4]	; (800ac4c <__sfp_lock_release+0x8>)
 800ac46:	f000 b8ae 	b.w	800ada6 <__retarget_lock_release_recursive>
 800ac4a:	bf00      	nop
 800ac4c:	200008bc 	.word	0x200008bc

0800ac50 <__sinit_lock_acquire>:
 800ac50:	4801      	ldr	r0, [pc, #4]	; (800ac58 <__sinit_lock_acquire+0x8>)
 800ac52:	f000 b8a7 	b.w	800ada4 <__retarget_lock_acquire_recursive>
 800ac56:	bf00      	nop
 800ac58:	200008b7 	.word	0x200008b7

0800ac5c <__sinit_lock_release>:
 800ac5c:	4801      	ldr	r0, [pc, #4]	; (800ac64 <__sinit_lock_release+0x8>)
 800ac5e:	f000 b8a2 	b.w	800ada6 <__retarget_lock_release_recursive>
 800ac62:	bf00      	nop
 800ac64:	200008b7 	.word	0x200008b7

0800ac68 <__sinit>:
 800ac68:	b510      	push	{r4, lr}
 800ac6a:	4604      	mov	r4, r0
 800ac6c:	f7ff fff0 	bl	800ac50 <__sinit_lock_acquire>
 800ac70:	69a3      	ldr	r3, [r4, #24]
 800ac72:	b11b      	cbz	r3, 800ac7c <__sinit+0x14>
 800ac74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac78:	f7ff bff0 	b.w	800ac5c <__sinit_lock_release>
 800ac7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ac80:	6523      	str	r3, [r4, #80]	; 0x50
 800ac82:	4b13      	ldr	r3, [pc, #76]	; (800acd0 <__sinit+0x68>)
 800ac84:	4a13      	ldr	r2, [pc, #76]	; (800acd4 <__sinit+0x6c>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	62a2      	str	r2, [r4, #40]	; 0x28
 800ac8a:	42a3      	cmp	r3, r4
 800ac8c:	bf08      	it	eq
 800ac8e:	2301      	moveq	r3, #1
 800ac90:	4620      	mov	r0, r4
 800ac92:	bf08      	it	eq
 800ac94:	61a3      	streq	r3, [r4, #24]
 800ac96:	f000 f81f 	bl	800acd8 <__sfp>
 800ac9a:	6060      	str	r0, [r4, #4]
 800ac9c:	4620      	mov	r0, r4
 800ac9e:	f000 f81b 	bl	800acd8 <__sfp>
 800aca2:	60a0      	str	r0, [r4, #8]
 800aca4:	4620      	mov	r0, r4
 800aca6:	f000 f817 	bl	800acd8 <__sfp>
 800acaa:	2200      	movs	r2, #0
 800acac:	2104      	movs	r1, #4
 800acae:	60e0      	str	r0, [r4, #12]
 800acb0:	6860      	ldr	r0, [r4, #4]
 800acb2:	f7ff ff81 	bl	800abb8 <std>
 800acb6:	2201      	movs	r2, #1
 800acb8:	2109      	movs	r1, #9
 800acba:	68a0      	ldr	r0, [r4, #8]
 800acbc:	f7ff ff7c 	bl	800abb8 <std>
 800acc0:	2202      	movs	r2, #2
 800acc2:	2112      	movs	r1, #18
 800acc4:	68e0      	ldr	r0, [r4, #12]
 800acc6:	f7ff ff77 	bl	800abb8 <std>
 800acca:	2301      	movs	r3, #1
 800accc:	61a3      	str	r3, [r4, #24]
 800acce:	e7d1      	b.n	800ac74 <__sinit+0xc>
 800acd0:	0800c5c0 	.word	0x0800c5c0
 800acd4:	0800ac01 	.word	0x0800ac01

0800acd8 <__sfp>:
 800acd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acda:	4607      	mov	r7, r0
 800acdc:	f7ff ffac 	bl	800ac38 <__sfp_lock_acquire>
 800ace0:	4b1e      	ldr	r3, [pc, #120]	; (800ad5c <__sfp+0x84>)
 800ace2:	681e      	ldr	r6, [r3, #0]
 800ace4:	69b3      	ldr	r3, [r6, #24]
 800ace6:	b913      	cbnz	r3, 800acee <__sfp+0x16>
 800ace8:	4630      	mov	r0, r6
 800acea:	f7ff ffbd 	bl	800ac68 <__sinit>
 800acee:	3648      	adds	r6, #72	; 0x48
 800acf0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800acf4:	3b01      	subs	r3, #1
 800acf6:	d503      	bpl.n	800ad00 <__sfp+0x28>
 800acf8:	6833      	ldr	r3, [r6, #0]
 800acfa:	b30b      	cbz	r3, 800ad40 <__sfp+0x68>
 800acfc:	6836      	ldr	r6, [r6, #0]
 800acfe:	e7f7      	b.n	800acf0 <__sfp+0x18>
 800ad00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ad04:	b9d5      	cbnz	r5, 800ad3c <__sfp+0x64>
 800ad06:	4b16      	ldr	r3, [pc, #88]	; (800ad60 <__sfp+0x88>)
 800ad08:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ad0c:	60e3      	str	r3, [r4, #12]
 800ad0e:	6665      	str	r5, [r4, #100]	; 0x64
 800ad10:	f000 f847 	bl	800ada2 <__retarget_lock_init_recursive>
 800ad14:	f7ff ff96 	bl	800ac44 <__sfp_lock_release>
 800ad18:	2208      	movs	r2, #8
 800ad1a:	4629      	mov	r1, r5
 800ad1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ad20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ad24:	6025      	str	r5, [r4, #0]
 800ad26:	61a5      	str	r5, [r4, #24]
 800ad28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ad2c:	f7fd fb04 	bl	8008338 <memset>
 800ad30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ad34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ad38:	4620      	mov	r0, r4
 800ad3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad3c:	3468      	adds	r4, #104	; 0x68
 800ad3e:	e7d9      	b.n	800acf4 <__sfp+0x1c>
 800ad40:	2104      	movs	r1, #4
 800ad42:	4638      	mov	r0, r7
 800ad44:	f7ff ff62 	bl	800ac0c <__sfmoreglue>
 800ad48:	4604      	mov	r4, r0
 800ad4a:	6030      	str	r0, [r6, #0]
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	d1d5      	bne.n	800acfc <__sfp+0x24>
 800ad50:	f7ff ff78 	bl	800ac44 <__sfp_lock_release>
 800ad54:	230c      	movs	r3, #12
 800ad56:	603b      	str	r3, [r7, #0]
 800ad58:	e7ee      	b.n	800ad38 <__sfp+0x60>
 800ad5a:	bf00      	nop
 800ad5c:	0800c5c0 	.word	0x0800c5c0
 800ad60:	ffff0001 	.word	0xffff0001

0800ad64 <_fwalk_reent>:
 800ad64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad68:	4606      	mov	r6, r0
 800ad6a:	4688      	mov	r8, r1
 800ad6c:	2700      	movs	r7, #0
 800ad6e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ad72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad76:	f1b9 0901 	subs.w	r9, r9, #1
 800ad7a:	d505      	bpl.n	800ad88 <_fwalk_reent+0x24>
 800ad7c:	6824      	ldr	r4, [r4, #0]
 800ad7e:	2c00      	cmp	r4, #0
 800ad80:	d1f7      	bne.n	800ad72 <_fwalk_reent+0xe>
 800ad82:	4638      	mov	r0, r7
 800ad84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad88:	89ab      	ldrh	r3, [r5, #12]
 800ad8a:	2b01      	cmp	r3, #1
 800ad8c:	d907      	bls.n	800ad9e <_fwalk_reent+0x3a>
 800ad8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad92:	3301      	adds	r3, #1
 800ad94:	d003      	beq.n	800ad9e <_fwalk_reent+0x3a>
 800ad96:	4629      	mov	r1, r5
 800ad98:	4630      	mov	r0, r6
 800ad9a:	47c0      	blx	r8
 800ad9c:	4307      	orrs	r7, r0
 800ad9e:	3568      	adds	r5, #104	; 0x68
 800ada0:	e7e9      	b.n	800ad76 <_fwalk_reent+0x12>

0800ada2 <__retarget_lock_init_recursive>:
 800ada2:	4770      	bx	lr

0800ada4 <__retarget_lock_acquire_recursive>:
 800ada4:	4770      	bx	lr

0800ada6 <__retarget_lock_release_recursive>:
 800ada6:	4770      	bx	lr

0800ada8 <__swhatbuf_r>:
 800ada8:	b570      	push	{r4, r5, r6, lr}
 800adaa:	460e      	mov	r6, r1
 800adac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adb0:	4614      	mov	r4, r2
 800adb2:	2900      	cmp	r1, #0
 800adb4:	461d      	mov	r5, r3
 800adb6:	b096      	sub	sp, #88	; 0x58
 800adb8:	da07      	bge.n	800adca <__swhatbuf_r+0x22>
 800adba:	2300      	movs	r3, #0
 800adbc:	602b      	str	r3, [r5, #0]
 800adbe:	89b3      	ldrh	r3, [r6, #12]
 800adc0:	061a      	lsls	r2, r3, #24
 800adc2:	d410      	bmi.n	800ade6 <__swhatbuf_r+0x3e>
 800adc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adc8:	e00e      	b.n	800ade8 <__swhatbuf_r+0x40>
 800adca:	466a      	mov	r2, sp
 800adcc:	f000 f902 	bl	800afd4 <_fstat_r>
 800add0:	2800      	cmp	r0, #0
 800add2:	dbf2      	blt.n	800adba <__swhatbuf_r+0x12>
 800add4:	9a01      	ldr	r2, [sp, #4]
 800add6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800adda:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800adde:	425a      	negs	r2, r3
 800ade0:	415a      	adcs	r2, r3
 800ade2:	602a      	str	r2, [r5, #0]
 800ade4:	e7ee      	b.n	800adc4 <__swhatbuf_r+0x1c>
 800ade6:	2340      	movs	r3, #64	; 0x40
 800ade8:	2000      	movs	r0, #0
 800adea:	6023      	str	r3, [r4, #0]
 800adec:	b016      	add	sp, #88	; 0x58
 800adee:	bd70      	pop	{r4, r5, r6, pc}

0800adf0 <__smakebuf_r>:
 800adf0:	898b      	ldrh	r3, [r1, #12]
 800adf2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800adf4:	079d      	lsls	r5, r3, #30
 800adf6:	4606      	mov	r6, r0
 800adf8:	460c      	mov	r4, r1
 800adfa:	d507      	bpl.n	800ae0c <__smakebuf_r+0x1c>
 800adfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ae00:	6023      	str	r3, [r4, #0]
 800ae02:	6123      	str	r3, [r4, #16]
 800ae04:	2301      	movs	r3, #1
 800ae06:	6163      	str	r3, [r4, #20]
 800ae08:	b002      	add	sp, #8
 800ae0a:	bd70      	pop	{r4, r5, r6, pc}
 800ae0c:	466a      	mov	r2, sp
 800ae0e:	ab01      	add	r3, sp, #4
 800ae10:	f7ff ffca 	bl	800ada8 <__swhatbuf_r>
 800ae14:	9900      	ldr	r1, [sp, #0]
 800ae16:	4605      	mov	r5, r0
 800ae18:	4630      	mov	r0, r6
 800ae1a:	f7ff f989 	bl	800a130 <_malloc_r>
 800ae1e:	b948      	cbnz	r0, 800ae34 <__smakebuf_r+0x44>
 800ae20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae24:	059a      	lsls	r2, r3, #22
 800ae26:	d4ef      	bmi.n	800ae08 <__smakebuf_r+0x18>
 800ae28:	f023 0303 	bic.w	r3, r3, #3
 800ae2c:	f043 0302 	orr.w	r3, r3, #2
 800ae30:	81a3      	strh	r3, [r4, #12]
 800ae32:	e7e3      	b.n	800adfc <__smakebuf_r+0xc>
 800ae34:	4b0d      	ldr	r3, [pc, #52]	; (800ae6c <__smakebuf_r+0x7c>)
 800ae36:	62b3      	str	r3, [r6, #40]	; 0x28
 800ae38:	89a3      	ldrh	r3, [r4, #12]
 800ae3a:	6020      	str	r0, [r4, #0]
 800ae3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae40:	81a3      	strh	r3, [r4, #12]
 800ae42:	9b00      	ldr	r3, [sp, #0]
 800ae44:	6120      	str	r0, [r4, #16]
 800ae46:	6163      	str	r3, [r4, #20]
 800ae48:	9b01      	ldr	r3, [sp, #4]
 800ae4a:	b15b      	cbz	r3, 800ae64 <__smakebuf_r+0x74>
 800ae4c:	4630      	mov	r0, r6
 800ae4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae52:	f000 f8d1 	bl	800aff8 <_isatty_r>
 800ae56:	b128      	cbz	r0, 800ae64 <__smakebuf_r+0x74>
 800ae58:	89a3      	ldrh	r3, [r4, #12]
 800ae5a:	f023 0303 	bic.w	r3, r3, #3
 800ae5e:	f043 0301 	orr.w	r3, r3, #1
 800ae62:	81a3      	strh	r3, [r4, #12]
 800ae64:	89a0      	ldrh	r0, [r4, #12]
 800ae66:	4305      	orrs	r5, r0
 800ae68:	81a5      	strh	r5, [r4, #12]
 800ae6a:	e7cd      	b.n	800ae08 <__smakebuf_r+0x18>
 800ae6c:	0800ac01 	.word	0x0800ac01

0800ae70 <_malloc_usable_size_r>:
 800ae70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae74:	1f18      	subs	r0, r3, #4
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	bfbc      	itt	lt
 800ae7a:	580b      	ldrlt	r3, [r1, r0]
 800ae7c:	18c0      	addlt	r0, r0, r3
 800ae7e:	4770      	bx	lr

0800ae80 <_raise_r>:
 800ae80:	291f      	cmp	r1, #31
 800ae82:	b538      	push	{r3, r4, r5, lr}
 800ae84:	4604      	mov	r4, r0
 800ae86:	460d      	mov	r5, r1
 800ae88:	d904      	bls.n	800ae94 <_raise_r+0x14>
 800ae8a:	2316      	movs	r3, #22
 800ae8c:	6003      	str	r3, [r0, #0]
 800ae8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ae92:	bd38      	pop	{r3, r4, r5, pc}
 800ae94:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ae96:	b112      	cbz	r2, 800ae9e <_raise_r+0x1e>
 800ae98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae9c:	b94b      	cbnz	r3, 800aeb2 <_raise_r+0x32>
 800ae9e:	4620      	mov	r0, r4
 800aea0:	f000 f830 	bl	800af04 <_getpid_r>
 800aea4:	462a      	mov	r2, r5
 800aea6:	4601      	mov	r1, r0
 800aea8:	4620      	mov	r0, r4
 800aeaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aeae:	f000 b817 	b.w	800aee0 <_kill_r>
 800aeb2:	2b01      	cmp	r3, #1
 800aeb4:	d00a      	beq.n	800aecc <_raise_r+0x4c>
 800aeb6:	1c59      	adds	r1, r3, #1
 800aeb8:	d103      	bne.n	800aec2 <_raise_r+0x42>
 800aeba:	2316      	movs	r3, #22
 800aebc:	6003      	str	r3, [r0, #0]
 800aebe:	2001      	movs	r0, #1
 800aec0:	e7e7      	b.n	800ae92 <_raise_r+0x12>
 800aec2:	2400      	movs	r4, #0
 800aec4:	4628      	mov	r0, r5
 800aec6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aeca:	4798      	blx	r3
 800aecc:	2000      	movs	r0, #0
 800aece:	e7e0      	b.n	800ae92 <_raise_r+0x12>

0800aed0 <raise>:
 800aed0:	4b02      	ldr	r3, [pc, #8]	; (800aedc <raise+0xc>)
 800aed2:	4601      	mov	r1, r0
 800aed4:	6818      	ldr	r0, [r3, #0]
 800aed6:	f7ff bfd3 	b.w	800ae80 <_raise_r>
 800aeda:	bf00      	nop
 800aedc:	20000020 	.word	0x20000020

0800aee0 <_kill_r>:
 800aee0:	b538      	push	{r3, r4, r5, lr}
 800aee2:	2300      	movs	r3, #0
 800aee4:	4d06      	ldr	r5, [pc, #24]	; (800af00 <_kill_r+0x20>)
 800aee6:	4604      	mov	r4, r0
 800aee8:	4608      	mov	r0, r1
 800aeea:	4611      	mov	r1, r2
 800aeec:	602b      	str	r3, [r5, #0]
 800aeee:	f7fd f8e2 	bl	80080b6 <_kill>
 800aef2:	1c43      	adds	r3, r0, #1
 800aef4:	d102      	bne.n	800aefc <_kill_r+0x1c>
 800aef6:	682b      	ldr	r3, [r5, #0]
 800aef8:	b103      	cbz	r3, 800aefc <_kill_r+0x1c>
 800aefa:	6023      	str	r3, [r4, #0]
 800aefc:	bd38      	pop	{r3, r4, r5, pc}
 800aefe:	bf00      	nop
 800af00:	200008b0 	.word	0x200008b0

0800af04 <_getpid_r>:
 800af04:	f7fd b8d0 	b.w	80080a8 <_getpid>

0800af08 <__sread>:
 800af08:	b510      	push	{r4, lr}
 800af0a:	460c      	mov	r4, r1
 800af0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af10:	f000 f894 	bl	800b03c <_read_r>
 800af14:	2800      	cmp	r0, #0
 800af16:	bfab      	itete	ge
 800af18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800af1a:	89a3      	ldrhlt	r3, [r4, #12]
 800af1c:	181b      	addge	r3, r3, r0
 800af1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800af22:	bfac      	ite	ge
 800af24:	6563      	strge	r3, [r4, #84]	; 0x54
 800af26:	81a3      	strhlt	r3, [r4, #12]
 800af28:	bd10      	pop	{r4, pc}

0800af2a <__swrite>:
 800af2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af2e:	461f      	mov	r7, r3
 800af30:	898b      	ldrh	r3, [r1, #12]
 800af32:	4605      	mov	r5, r0
 800af34:	05db      	lsls	r3, r3, #23
 800af36:	460c      	mov	r4, r1
 800af38:	4616      	mov	r6, r2
 800af3a:	d505      	bpl.n	800af48 <__swrite+0x1e>
 800af3c:	2302      	movs	r3, #2
 800af3e:	2200      	movs	r2, #0
 800af40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af44:	f000 f868 	bl	800b018 <_lseek_r>
 800af48:	89a3      	ldrh	r3, [r4, #12]
 800af4a:	4632      	mov	r2, r6
 800af4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af50:	81a3      	strh	r3, [r4, #12]
 800af52:	4628      	mov	r0, r5
 800af54:	463b      	mov	r3, r7
 800af56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af5e:	f000 b817 	b.w	800af90 <_write_r>

0800af62 <__sseek>:
 800af62:	b510      	push	{r4, lr}
 800af64:	460c      	mov	r4, r1
 800af66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af6a:	f000 f855 	bl	800b018 <_lseek_r>
 800af6e:	1c43      	adds	r3, r0, #1
 800af70:	89a3      	ldrh	r3, [r4, #12]
 800af72:	bf15      	itete	ne
 800af74:	6560      	strne	r0, [r4, #84]	; 0x54
 800af76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af7e:	81a3      	strheq	r3, [r4, #12]
 800af80:	bf18      	it	ne
 800af82:	81a3      	strhne	r3, [r4, #12]
 800af84:	bd10      	pop	{r4, pc}

0800af86 <__sclose>:
 800af86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af8a:	f000 b813 	b.w	800afb4 <_close_r>
	...

0800af90 <_write_r>:
 800af90:	b538      	push	{r3, r4, r5, lr}
 800af92:	4604      	mov	r4, r0
 800af94:	4608      	mov	r0, r1
 800af96:	4611      	mov	r1, r2
 800af98:	2200      	movs	r2, #0
 800af9a:	4d05      	ldr	r5, [pc, #20]	; (800afb0 <_write_r+0x20>)
 800af9c:	602a      	str	r2, [r5, #0]
 800af9e:	461a      	mov	r2, r3
 800afa0:	f7fd f8c0 	bl	8008124 <_write>
 800afa4:	1c43      	adds	r3, r0, #1
 800afa6:	d102      	bne.n	800afae <_write_r+0x1e>
 800afa8:	682b      	ldr	r3, [r5, #0]
 800afaa:	b103      	cbz	r3, 800afae <_write_r+0x1e>
 800afac:	6023      	str	r3, [r4, #0]
 800afae:	bd38      	pop	{r3, r4, r5, pc}
 800afb0:	200008b0 	.word	0x200008b0

0800afb4 <_close_r>:
 800afb4:	b538      	push	{r3, r4, r5, lr}
 800afb6:	2300      	movs	r3, #0
 800afb8:	4d05      	ldr	r5, [pc, #20]	; (800afd0 <_close_r+0x1c>)
 800afba:	4604      	mov	r4, r0
 800afbc:	4608      	mov	r0, r1
 800afbe:	602b      	str	r3, [r5, #0]
 800afc0:	f7fd f8cc 	bl	800815c <_close>
 800afc4:	1c43      	adds	r3, r0, #1
 800afc6:	d102      	bne.n	800afce <_close_r+0x1a>
 800afc8:	682b      	ldr	r3, [r5, #0]
 800afca:	b103      	cbz	r3, 800afce <_close_r+0x1a>
 800afcc:	6023      	str	r3, [r4, #0]
 800afce:	bd38      	pop	{r3, r4, r5, pc}
 800afd0:	200008b0 	.word	0x200008b0

0800afd4 <_fstat_r>:
 800afd4:	b538      	push	{r3, r4, r5, lr}
 800afd6:	2300      	movs	r3, #0
 800afd8:	4d06      	ldr	r5, [pc, #24]	; (800aff4 <_fstat_r+0x20>)
 800afda:	4604      	mov	r4, r0
 800afdc:	4608      	mov	r0, r1
 800afde:	4611      	mov	r1, r2
 800afe0:	602b      	str	r3, [r5, #0]
 800afe2:	f7fd f8c6 	bl	8008172 <_fstat>
 800afe6:	1c43      	adds	r3, r0, #1
 800afe8:	d102      	bne.n	800aff0 <_fstat_r+0x1c>
 800afea:	682b      	ldr	r3, [r5, #0]
 800afec:	b103      	cbz	r3, 800aff0 <_fstat_r+0x1c>
 800afee:	6023      	str	r3, [r4, #0]
 800aff0:	bd38      	pop	{r3, r4, r5, pc}
 800aff2:	bf00      	nop
 800aff4:	200008b0 	.word	0x200008b0

0800aff8 <_isatty_r>:
 800aff8:	b538      	push	{r3, r4, r5, lr}
 800affa:	2300      	movs	r3, #0
 800affc:	4d05      	ldr	r5, [pc, #20]	; (800b014 <_isatty_r+0x1c>)
 800affe:	4604      	mov	r4, r0
 800b000:	4608      	mov	r0, r1
 800b002:	602b      	str	r3, [r5, #0]
 800b004:	f7fd f8c4 	bl	8008190 <_isatty>
 800b008:	1c43      	adds	r3, r0, #1
 800b00a:	d102      	bne.n	800b012 <_isatty_r+0x1a>
 800b00c:	682b      	ldr	r3, [r5, #0]
 800b00e:	b103      	cbz	r3, 800b012 <_isatty_r+0x1a>
 800b010:	6023      	str	r3, [r4, #0]
 800b012:	bd38      	pop	{r3, r4, r5, pc}
 800b014:	200008b0 	.word	0x200008b0

0800b018 <_lseek_r>:
 800b018:	b538      	push	{r3, r4, r5, lr}
 800b01a:	4604      	mov	r4, r0
 800b01c:	4608      	mov	r0, r1
 800b01e:	4611      	mov	r1, r2
 800b020:	2200      	movs	r2, #0
 800b022:	4d05      	ldr	r5, [pc, #20]	; (800b038 <_lseek_r+0x20>)
 800b024:	602a      	str	r2, [r5, #0]
 800b026:	461a      	mov	r2, r3
 800b028:	f7fd f8bc 	bl	80081a4 <_lseek>
 800b02c:	1c43      	adds	r3, r0, #1
 800b02e:	d102      	bne.n	800b036 <_lseek_r+0x1e>
 800b030:	682b      	ldr	r3, [r5, #0]
 800b032:	b103      	cbz	r3, 800b036 <_lseek_r+0x1e>
 800b034:	6023      	str	r3, [r4, #0]
 800b036:	bd38      	pop	{r3, r4, r5, pc}
 800b038:	200008b0 	.word	0x200008b0

0800b03c <_read_r>:
 800b03c:	b538      	push	{r3, r4, r5, lr}
 800b03e:	4604      	mov	r4, r0
 800b040:	4608      	mov	r0, r1
 800b042:	4611      	mov	r1, r2
 800b044:	2200      	movs	r2, #0
 800b046:	4d05      	ldr	r5, [pc, #20]	; (800b05c <_read_r+0x20>)
 800b048:	602a      	str	r2, [r5, #0]
 800b04a:	461a      	mov	r2, r3
 800b04c:	f7fd f84d 	bl	80080ea <_read>
 800b050:	1c43      	adds	r3, r0, #1
 800b052:	d102      	bne.n	800b05a <_read_r+0x1e>
 800b054:	682b      	ldr	r3, [r5, #0]
 800b056:	b103      	cbz	r3, 800b05a <_read_r+0x1e>
 800b058:	6023      	str	r3, [r4, #0]
 800b05a:	bd38      	pop	{r3, r4, r5, pc}
 800b05c:	200008b0 	.word	0x200008b0

0800b060 <_init>:
 800b060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b062:	bf00      	nop
 800b064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b066:	bc08      	pop	{r3}
 800b068:	469e      	mov	lr, r3
 800b06a:	4770      	bx	lr

0800b06c <_fini>:
 800b06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b06e:	bf00      	nop
 800b070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b072:	bc08      	pop	{r3}
 800b074:	469e      	mov	lr, r3
 800b076:	4770      	bx	lr
