[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortInitVal/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PortInitVal/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<99> s<98> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<28> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<28> s<27> l<1:8> el<1:11>
n<> u<4> t<PortDir_Inp> p<8> s<7> l<1:13> el<1:18>
n<> u<5> t<NetType_Wire> p<7> s<6> l<1:19> el<1:23>
n<> u<6> t<Data_type_or_implicit> p<7> l<1:24> el<1:24>
n<> u<7> t<Net_port_type> p<8> c<5> l<1:19> el<1:23>
n<> u<8> t<Net_port_header> p<14> c<4> s<9> l<1:13> el<1:23>
n<a> u<9> t<StringConst> p<14> s<13> l<1:24> el<1:25>
n<0> u<10> t<IntConst> p<11> l<1:28> el<1:29>
n<> u<11> t<Primary_literal> p<12> c<10> l<1:28> el<1:29>
n<> u<12> t<Constant_primary> p<13> c<11> l<1:28> el<1:29>
n<> u<13> t<Constant_expression> p<14> c<12> l<1:28> el<1:29>
n<> u<14> t<Ansi_port_declaration> p<27> c<8> s<26> l<1:13> el<1:29>
n<> u<15> t<PortDir_Out> p<20> s<19> l<1:31> el<1:37>
n<> u<16> t<IntVec_TypeReg> p<17> l<1:38> el<1:41>
n<> u<17> t<Data_type> p<18> c<16> l<1:38> el<1:41>
n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<1:38> el<1:41>
n<> u<19> t<Net_port_type> p<20> c<18> l<1:38> el<1:41>
n<> u<20> t<Net_port_header> p<26> c<15> s<21> l<1:31> el<1:41>
n<b> u<21> t<StringConst> p<26> s<25> l<1:42> el<1:43>
n<0> u<22> t<IntConst> p<23> l<1:46> el<1:47>
n<> u<23> t<Primary_literal> p<24> c<22> l<1:46> el<1:47>
n<> u<24> t<Constant_primary> p<25> c<23> l<1:46> el<1:47>
n<> u<25> t<Constant_expression> p<26> c<24> l<1:46> el<1:47>
n<> u<26> t<Ansi_port_declaration> p<27> c<20> l<1:31> el<1:47>
n<> u<27> t<List_of_port_declarations> p<28> c<14> l<1:12> el<1:48>
n<> u<28> t<Module_ansi_header> p<96> c<2> s<39> l<1:1> el<1:49>
n<> u<29> t<NetType_Wire> p<34> s<30> l<2:5> el<2:9>
n<> u<30> t<Data_type_or_implicit> p<34> s<33> l<2:21> el<2:21>
n<c> u<31> t<StringConst> p<32> l<2:21> el<2:22>
n<> u<32> t<Net_decl_assignment> p<33> c<31> l<2:21> el<2:22>
n<> u<33> t<List_of_net_decl_assignments> p<34> c<32> l<2:21> el<2:22>
n<> u<34> t<Net_declaration> p<35> c<29> l<2:5> el<2:23>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:5> el<2:23>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<2:5> el<2:23>
n<> u<37> t<Module_common_item> p<38> c<36> l<2:5> el<2:23>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<2:5> el<2:23>
n<> u<39> t<Non_port_module_item> p<96> c<38> s<79> l<2:5> el<2:23>
n<> u<40> t<ALWAYS> p<76> s<75> l<4:9> el<4:15>
n<> u<41> t<Event_control> p<42> l<4:16> el<4:18>
n<> u<42> t<Procedural_timing_control> p<73> c<41> s<72> l<4:16> el<4:18>
n<a> u<43> t<StringConst> p<44> l<5:20> el<5:21>
n<> u<44> t<Primary_literal> p<45> c<43> l<5:20> el<5:21>
n<> u<45> t<Primary> p<46> c<44> l<5:20> el<5:21>
n<> u<46> t<Expression> p<47> c<45> l<5:20> el<5:21>
n<> u<47> t<Expression_or_cond_pattern> p<48> c<46> l<5:20> el<5:21>
n<> u<48> t<Cond_predicate> p<64> c<47> s<63> l<5:20> el<5:21>
n<b> u<49> t<StringConst> p<50> l<5:23> el<5:24>
n<> u<50> t<Ps_or_hierarchical_identifier> p<53> c<49> s<52> l<5:23> el<5:24>
n<> u<51> t<Bit_select> p<52> l<5:25> el<5:25>
n<> u<52> t<Select> p<53> c<51> l<5:25> el<5:25>
n<> u<53> t<Variable_lvalue> p<59> c<50> s<54> l<5:23> el<5:24>
n<> u<54> t<AssignOp_Assign> p<59> s<58> l<5:25> el<5:26>
n<1> u<55> t<IntConst> p<56> l<5:27> el<5:28>
n<> u<56> t<Primary_literal> p<57> c<55> l<5:27> el<5:28>
n<> u<57> t<Primary> p<58> c<56> l<5:27> el<5:28>
n<> u<58> t<Expression> p<59> c<57> l<5:27> el<5:28>
n<> u<59> t<Operator_assignment> p<60> c<53> l<5:23> el<5:28>
n<> u<60> t<Blocking_assignment> p<61> c<59> l<5:23> el<5:28>
n<> u<61> t<Statement_item> p<62> c<60> l<5:23> el<5:29>
n<> u<62> t<Statement> p<63> c<61> l<5:23> el<5:29>
n<> u<63> t<Statement_or_null> p<64> c<62> l<5:23> el<5:29>
n<> u<64> t<Conditional_statement> p<65> c<48> l<5:17> el<5:29>
n<> u<65> t<Statement_item> p<66> c<64> l<5:17> el<5:29>
n<> u<66> t<Statement> p<67> c<65> l<5:17> el<5:29>
n<> u<67> t<Statement_or_null> p<69> c<66> s<68> l<5:17> el<5:29>
n<> u<68> t<END> p<69> l<6:9> el<6:12>
n<> u<69> t<Seq_block> p<70> c<67> l<4:19> el<6:12>
n<> u<70> t<Statement_item> p<71> c<69> l<4:19> el<6:12>
n<> u<71> t<Statement> p<72> c<70> l<4:19> el<6:12>
n<> u<72> t<Statement_or_null> p<73> c<71> l<4:19> el<6:12>
n<> u<73> t<Procedural_timing_control_statement> p<74> c<42> l<4:16> el<6:12>
n<> u<74> t<Statement_item> p<75> c<73> l<4:16> el<6:12>
n<> u<75> t<Statement> p<76> c<74> l<4:16> el<6:12>
n<> u<76> t<Always_construct> p<77> c<40> l<4:9> el<6:12>
n<> u<77> t<Module_common_item> p<78> c<76> l<4:9> el<6:12>
n<> u<78> t<Module_or_generate_item> p<79> c<77> l<4:9> el<6:12>
n<> u<79> t<Non_port_module_item> p<96> c<78> s<94> l<4:9> el<6:12>
n<c> u<80> t<StringConst> p<81> l<7:11> el<7:12>
n<> u<81> t<Ps_or_hierarchical_identifier> p<84> c<80> s<83> l<7:11> el<7:12>
n<> u<82> t<Constant_bit_select> p<83> l<7:13> el<7:13>
n<> u<83> t<Constant_select> p<84> c<82> l<7:13> el<7:13>
n<> u<84> t<Net_lvalue> p<89> c<81> s<88> l<7:11> el<7:12>
n<a> u<85> t<StringConst> p<86> l<7:15> el<7:16>
n<> u<86> t<Primary_literal> p<87> c<85> l<7:15> el<7:16>
n<> u<87> t<Primary> p<88> c<86> l<7:15> el<7:16>
n<> u<88> t<Expression> p<89> c<87> l<7:15> el<7:16>
n<> u<89> t<Net_assignment> p<90> c<84> l<7:11> el<7:16>
n<> u<90> t<List_of_net_assignments> p<91> c<89> l<7:11> el<7:16>
n<> u<91> t<Continuous_assign> p<92> c<90> l<7:4> el<7:17>
n<> u<92> t<Module_common_item> p<93> c<91> l<7:4> el<7:17>
n<> u<93> t<Module_or_generate_item> p<94> c<92> l<7:4> el<7:17>
n<> u<94> t<Non_port_module_item> p<96> c<93> s<95> l<7:4> el<7:17>
n<> u<95> t<ENDMODULE> p<96> l<9:1> el<9:10>
n<> u<96> t<Module_declaration> p<97> c<28> l<1:1> el<9:10>
n<> u<97> t<Description> p<98> c<96> l<1:1> el<9:10>
n<> u<98> t<Source_text> p<99> c<97> l<1:1> el<9:10>
n<> u<99> t<Top_level_rule> c<1> l<1:1> el<10:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortInitVal/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortInitVal/dut.sv:1:1: Compile module "work@dut".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PortInitVal/dut.sv:1:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             2
begin                                                  1
constant                                               9
cont_assign                                            3
design                                                 1
event_control                                          1
if_stmt                                                1
initial                                                1
logic_net                                              7
logic_typespec                                         9
module_inst                                            4
port                                                   4
ref_obj                                                9
ref_typespec                                           9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             3
begin                                                  2
constant                                               9
cont_assign                                            5
design                                                 1
event_control                                          2
if_stmt                                                2
initial                                                1
logic_net                                              7
logic_typespec                                         9
module_inst                                            4
port                                                   6
ref_obj                                               15
ref_typespec                                          11
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortInitVal/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortInitVal/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortInitVal/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.b), line:1:42, endln:1:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.c), line:2:21, endln:2:22
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.c)
      |vpiParent:
      \_logic_net: (work@dut.c), line:2:21, endln:2:22
      |vpiFullName:work@dut.c
      |vpiActual:
      \_logic_typespec: , line:2:5, endln:2:9
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:1
  |vpiPort:
  \_port: (a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiName:a
    |vpiDirection:1
    |vpiHighConn:
    \_constant: , line:1:28, endln:1:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLowConn:
    \_ref_obj: (work@dut.a.a), line:1:24, endln:1:25
      |vpiParent:
      \_port: (a), line:1:24, endln:1:25
      |vpiName:a
      |vpiFullName:work@dut.a.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiTypedef:
    \_ref_typespec: (work@dut.a)
      |vpiParent:
      \_port: (a), line:1:24, endln:1:25
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:23
  |vpiPort:
  \_port: (b), line:1:42, endln:1:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiName:b
    |vpiDirection:2
    |vpiHighConn:
    \_constant: , line:1:46, endln:1:47
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLowConn:
    \_ref_obj: (work@dut.b.b), line:1:42, endln:1:43
      |vpiParent:
      \_port: (b), line:1:42, endln:1:43
      |vpiName:b
      |vpiFullName:work@dut.b.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:1:42, endln:1:43
    |vpiTypedef:
    \_ref_typespec: (work@dut.b)
      |vpiParent:
      \_port: (b), line:1:42, endln:1:43
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_typespec: , line:1:38, endln:1:41
  |vpiProcess:
  \_always: , line:4:9, endln:6:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_event_control: , line:4:16, endln:4:18
      |vpiParent:
      \_always: , line:4:9, endln:6:12
      |vpiStmt:
      \_begin: (work@dut), line:4:19, endln:6:12
        |vpiParent:
        \_event_control: , line:4:16, endln:4:18
        |vpiFullName:work@dut
        |vpiStmt:
        \_if_stmt: , line:5:17, endln:5:29
          |vpiParent:
          \_begin: (work@dut), line:4:19, endln:6:12
          |vpiCondition:
          \_ref_obj: (work@dut.a), line:5:20, endln:5:21
            |vpiParent:
            \_begin: (work@dut), line:4:19, endln:6:12
            |vpiName:a
            |vpiFullName:work@dut.a
            |vpiActual:
            \_logic_net: (work@dut.a), line:1:24, endln:1:25
          |vpiStmt:
          \_assignment: , line:5:23, endln:5:28
            |vpiParent:
            \_if_stmt: , line:5:17, endln:5:29
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:5:27, endln:5:28
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@dut.b), line:5:23, endln:5:24
              |vpiParent:
              \_assignment: , line:5:23, endln:5:28
              |vpiName:b
              |vpiFullName:work@dut.b
              |vpiActual:
              \_logic_net: (work@dut.b), line:1:42, endln:1:43
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:16
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_ref_obj: (work@dut.a), line:7:15, endln:7:16
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:16
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiLhs:
    \_ref_obj: (work@dut.c), line:7:11, endln:7:12
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:16
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_logic_net: (work@dut.c), line:2:21, endln:2:22
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_design: (work@dut)
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.a)
      |vpiParent:
      \_logic_net: (work@dut.a), line:1:24, endln:1:25
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:23
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.b), line:1:42, endln:1:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.b)
      |vpiParent:
      \_logic_net: (work@dut.b), line:1:42, endln:1:43
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_typespec: , line:1:38, endln:1:41
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.c), line:2:21, endln:2:22
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.c)
      |vpiParent:
      \_logic_net: (work@dut.c), line:2:21, endln:2:22
      |vpiFullName:work@dut.c
      |vpiActual:
      \_logic_typespec: , line:2:5, endln:2:9
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiName:a
    |vpiDirection:1
    |vpiHighConn:
    \_constant: , line:1:28, endln:1:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLowConn:
    \_ref_obj: (work@dut.a), line:1:24, endln:1:25
      |vpiParent:
      \_port: (a), line:1:24, endln:1:25
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiTypedef:
    \_ref_typespec: (work@dut.a)
      |vpiParent:
      \_port: (a), line:1:24, endln:1:25
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:23
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
  |vpiPort:
  \_port: (b), line:1:42, endln:1:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiName:b
    |vpiDirection:2
    |vpiHighConn:
    \_constant: , line:1:46, endln:1:47
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLowConn:
    \_ref_obj: (work@dut.b), line:1:42, endln:1:43
      |vpiParent:
      \_port: (b), line:1:42, endln:1:43
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_net: (work@dut.b), line:1:42, endln:1:43
    |vpiTypedef:
    \_ref_typespec: (work@dut.b)
      |vpiParent:
      \_port: (b), line:1:42, endln:1:43
      |vpiFullName:work@dut.b
      |vpiActual:
      \_logic_typespec: , line:1:38, endln:1:41
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
  |vpiProcess:
  \_always: , line:4:9, endln:6:12
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiStmt:
    \_event_control: , line:4:16, endln:4:18
      |vpiParent:
      \_always: , line:4:9, endln:6:12
      |vpiStmt:
      \_begin: (work@dut), line:4:19, endln:6:12
        |vpiParent:
        \_event_control: , line:4:16, endln:4:18
        |vpiFullName:work@dut
        |vpiStmt:
        \_if_stmt: , line:5:17, endln:5:29
          |vpiParent:
          \_begin: (work@dut), line:4:19, endln:6:12
          |vpiCondition:
          \_ref_obj: (work@dut.a), line:5:20, endln:5:21
            |vpiParent:
            \_if_stmt: , line:5:17, endln:5:29
            |vpiName:a
            |vpiFullName:work@dut.a
            |vpiActual:
            \_logic_net: (work@dut.a), line:1:24, endln:1:25
          |vpiStmt:
          \_assignment: , line:5:23, endln:5:28
            |vpiParent:
            \_if_stmt: , line:5:17, endln:5:29
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:5:27, endln:5:28
            |vpiLhs:
            \_ref_obj: (work@dut.b), line:5:23, endln:5:24
              |vpiParent:
              \_assignment: , line:5:23, endln:5:28
              |vpiName:b
              |vpiFullName:work@dut.b
              |vpiActual:
              \_logic_net: (work@dut.b), line:1:42, endln:1:43
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:1:24, endln:1:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:1:28, endln:1:29
      |vpiParent:
      \_cont_assign: , line:1:24, endln:1:25
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_logic_net: (work@dut.a), line:1:24, endln:1:25
  |vpiContAssign:
  \_cont_assign: , line:7:11, endln:7:16
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_ref_obj: (work@dut.a), line:7:15, endln:7:16
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:16
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiLhs:
    \_ref_obj: (work@dut.c), line:7:11, endln:7:12
      |vpiParent:
      \_cont_assign: , line:7:11, endln:7:16
      |vpiName:c
      |vpiFullName:work@dut.c
      |vpiActual:
      \_logic_net: (work@dut.c), line:2:21, endln:2:22
\_weaklyReferenced:
\_logic_typespec: , line:1:19, endln:1:23
\_logic_typespec: , line:1:38, endln:1:41
\_logic_typespec: , line:1:19, endln:1:23
\_logic_typespec: , line:1:38, endln:1:41
  |vpiParent:
  \_logic_net: (work@dut.b), line:1:42, endln:1:43
\_logic_typespec: , line:2:5, endln:2:9
\_logic_typespec: , line:1:19, endln:1:23
\_logic_typespec: , line:1:38, endln:1:41
\_logic_typespec: , line:2:5, endln:2:9
\_cont_assign: , line:1:24, endln:1:25
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/PortInitVal/dut.sv, line:1:1, endln:9:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:1:28, endln:1:29
  |vpiLhs:
  \_logic_net: (work@dut.a), line:1:24, endln:1:25
    |vpiParent:
    \_cont_assign: , line:1:24, endln:1:25
    |vpiTypespec:
    \_ref_typespec: (work@dut.a)
      |vpiParent:
      \_logic_net: (work@dut.a), line:1:24, endln:1:25
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_typespec: , line:1:19, endln:1:23
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
\_logic_typespec: , line:1:19, endln:1:23
  |vpiParent:
  \_ref_typespec: (work@dut.a)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PortInitVal/dut.sv | ${SURELOG_DIR}/build/regression/PortInitVal/roundtrip/dut_000.sv | 3 | 9 |
============================== End RoundTrip Results ==============================
