# //  Questa Sim-64
# //  Version 2023.4_2 linux_x86_64 Dec 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project warmup
ls
# aula1911
# vsim.wlf
# warmup.cr.mti
# warmup.mpf
# warmup.v
# warmup.v.bak
cd ..
# reading /tools/siemens/amsv/amsv_2023.4_2/amsv/questasim/linux_x86_64/../modelsim.ini
ls
# ChaveCarro
# contador5
# contador8
# ContadorDe1
# ContDe1_1always
# div
# duplica
# exemplo_aula_25_11
# fatorial
# FFD
# freqdiv4
# interp
# LatchD
# maquinaVenda
# memory
# mult
# Parity_Partes
# pcpo
# primeiro
# Roteiro 2
# SAD
# SAD_generate
# SAD_module_reg
# SAD_module_reg_mem
# SAD_modules
# somatorio
# SPI
# sum_difabs
# swap
# testeflecha
# ula
# warmup
cd ../..
ls
# coamndo
# comandos
# Desktop
# Documents
# Downloads
# Music
# Pictures
# Public
# quartus
# quartus.zip
# simuladores
# Templates
# Videos
cd simuladores/nano_CPU/questa
do sim.do
# QuestaSim-64 vmap 2023.4_2 Lib Mapping Utility 2023.12 Dec 18 2023
# vmap work work 
# Copying /tools/siemens/amsv/amsv_2023.4_2/amsv/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4_2 Compiler 2023.12 Dec 18 2023
# Start time: 15:46:49 on Dec 12,2024
# vlog -reportprogress 300 ../rtl/nanoCPU.sv 
# -- Compiling module Reg16bit
# -- Compiling module NanoCPU
# 
# Top level modules:
# 	NanoCPU
# End time: 15:46:49 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4_2 Compiler 2023.12 Dec 18 2023
# Start time: 15:46:49 on Dec 12,2024
# vlog -reportprogress 300 ../tb/nanoTB.sv 
# ** Error: (vlog-7) Failed to open design unit file "../tb/nanoTB.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:46:49 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /tools/siemens/amsv/amsv_2023.4_2/amsv/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim.do line 5
# /tools/siemens/amsv/amsv_2023.4_2/amsv/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog ../tb/nanoTB.sv"
do sim.do
# QuestaSim-64 vmap 2023.4_2 Lib Mapping Utility 2023.12 Dec 18 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4_2 Compiler 2023.12 Dec 18 2023
# Start time: 15:47:15 on Dec 12,2024
# vlog -reportprogress 300 ../rtl/nanoCPU.sv 
# -- Compiling module Reg16bit
# -- Compiling module NanoCPU
# 
# Top level modules:
# 	NanoCPU
# End time: 15:47:15 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4_2 Compiler 2023.12 Dec 18 2023
# Start time: 15:47:15 on Dec 12,2024
# vlog -reportprogress 300 ../tb/nanoTB.sv 
# -- Compiling module nanoCPU_TB
# 
# Top level modules:
# 	nanoCPU_TB
# End time: 15:47:15 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.nanoCPU_TB 
# Start time: 15:47:15 on Dec 12,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "NanoCPU(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.nanoCPU_TB(fast)
# Loading work.NanoCPU(fast)
# Loading work.Reg16bit(fast)
add wave -position insertpoint  \
sim:/nanoCPU_TB/ck
add wave -position insertpoint  \
sim:/nanoCPU_TB/rst
add wave -position insertpoint  \
sim:/nanoCPU_TB/we
add wave -position insertpoint  \
sim:/nanoCPU_TB/CPU/ck \
sim:/nanoCPU_TB/CPU/rst \
sim:/nanoCPU_TB/CPU/address \
sim:/nanoCPU_TB/CPU/dataR \
sim:/nanoCPU_TB/CPU/dataW
add wave -position insertpoint  \
sim:/nanoCPU_TB/CPU/we \
sim:/nanoCPU_TB/CPU/inst \
sim:/nanoCPU_TB/CPU/state \
sim:/nanoCPU_TB/CPU/reg_bank \
sim:/nanoCPU_TB/CPU/IR \
sim:/nanoCPU_TB/CPU/PC
add wave -position insertpoint  \
{sim:/nanoCPU_TB/memory[20]} \
{sim:/nanoCPU_TB/memory[21]} \
{sim:/nanoCPU_TB/memory[22]} \
{sim:/nanoCPU_TB/memory[23]} \
{sim:/nanoCPU_TB/memory[24]} \
{sim:/nanoCPU_TB/memory[25]} \
{sim:/nanoCPU_TB/memory[26]} \
{sim:/nanoCPU_TB/memory[27]} \
{sim:/nanoCPU_TB/memory[28]} \
{sim:/nanoCPU_TB/memory[29]}
# Causality operation skipped due to absence of debug database file
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/gme/guilherme.manske/simuladores/nano_CPU/questa/wave.do
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is guilherme.manske@cadmicro-inf-el8-623207.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2023.4_2 Lib Mapping Utility 2023.12 Dec 18 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4_2 Compiler 2023.12 Dec 18 2023
# Start time: 16:09:13 on Dec 12,2024
# vlog -reportprogress 300 ../rtl/nanoCPU.sv 
# -- Compiling module Reg16bit
# -- Compiling module NanoCPU
# 
# Top level modules:
# 	NanoCPU
# End time: 16:09:13 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4_2 Compiler 2023.12 Dec 18 2023
# Start time: 16:09:13 on Dec 12,2024
# vlog -reportprogress 300 ../tb/nanoTB.sv 
# -- Compiling module nanoCPU_TB
# 
# Top level modules:
# 	nanoCPU_TB
# End time: 16:09:13 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:09:13 on Dec 12,2024, Elapsed time: 0:21:58
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.nanoCPU_TB 
# Start time: 16:09:13 on Dec 12,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.nanoCPU_TB(fast)
# Loading work.NanoCPU(fast)
# Loading work.Reg16bit(fast)
# End time: 16:11:13 on Dec 12,2024, Elapsed time: 0:02:00
# Errors: 0, Warnings: 0
