# The postsynaptic dictionary contains the accumulated weighted values as the
# connectome is executed
postsynaptic = {}

global nextState
global nextState
#global iterration
#iterration = 0
nextState = 0
nextState = 1

# The Threshold is the maximum sccumulated value that must be exceeded before
# the Neurite will fire


# Activation 35mV
# Repos -70mV
# Hyperpolarisation -80/-90mV

threshold = 105 #35 # 35 # 30 # 35

Negthreshold = 20 #-70 # -40 # -70
NegthresholdHyperpolarisation =  0 # -90 # -50 # -90
# Accumulators are used to decide the value to send to the Left and Right motors
# of the GoPiGo robot
accumleft = 0
accumright = 0

# Used to remove from Axon firing since muscles cannot fire.
muscles = ['MVU', 'MVL', 'MDL', 'MVR', 'MDR']

# Used to accumulate muscle weighted values in body muscles 07-23 = worm locomotion
musDleft = ['MDL07', 'MDL08', 'MDL09', 'MDL10', 'MDL11', 'MDL12', 'MDL13', 'MDL14', 'MDL15', 'MDL16', 'MDL17', 'MDL18', 'MDL19', 'MDL20', 'MDL21', 'MDL22', 'MDL23']
musVleft = ['MVL07', 'MVL08', 'MVL09', 'MVL10', 'MVL11', 'MVL12', 'MVL13', 'MVL14', 'MVL15', 'MVL16', 'MVL17', 'MVL18', 'MVL19', 'MVL20', 'MVL21', 'MVL22', 'MVL23']
musDright = ['MDR07', 'MDR08', 'MDR09', 'MDR10', 'MDR11', 'MDR12', 'MDR13', 'MDR14', 'MDR15', 'MDR16', 'MDR17', 'MDR18', 'MDR19', 'MDR20', 'MDR21', 'MDR22', 'MDR23']
musVright = ['MVR07', 'MVR08', 'MVR09', 'MVR10', 'MVR11', 'MVR12', 'MVR13', 'MVR14', 'MVR15', 'MVR16', 'MVR17', 'MVR18', 'MVR19', 'MVR20', 'MVR21', 'MVR22', 'MVR23']

# This is the full C Elegans Connectome as expresed in the form of the Presynatptic
# neurite and the postsynaptic neurites
# postsynaptic['ADAR'][nextState] = (2 + postsynaptic['ADAR'][nextState])
# arr=postsynaptic['AIBR'] potential optimization


def ADAL():
        postsynaptic['ADAR'][nextState] = 2 + postsynaptic['ADAR'][nextState]
        postsynaptic['ADFL'][nextState] = 1 + postsynaptic['ADFL'][nextState]
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 2 + postsynaptic['AIBR'][nextState]
        postsynaptic['ASHL'][nextState] = 1 + postsynaptic['ASHL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 4 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 7 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVJR'][nextState] = 5 + postsynaptic['AVJR'][nextState]
        postsynaptic['FLPR'][nextState] = 1 + postsynaptic['FLPR'][nextState]
        postsynaptic['PVQL'][nextState] = 1 + postsynaptic['PVQL'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]
        postsynaptic['RIML'][nextState] = 3 + postsynaptic['RIML'][nextState]
        postsynaptic['RIPL'][nextState] = 1 + postsynaptic['RIPL'][nextState]
        postsynaptic['SMDVR'][nextState] = 2 + postsynaptic['SMDVR'][nextState]

def ADAR():
        postsynaptic['ADAL'][nextState] = 1 + postsynaptic['ADAL'][nextState]
        postsynaptic['ADFR'][nextState] = 1 + postsynaptic['ADFR'][nextState]
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['ASHR'][nextState] = 1 + postsynaptic['ASHR'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 5 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 2 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVJL'][nextState] = 3 + postsynaptic['AVJL'][nextState]
        postsynaptic['PVQR'][nextState] = 1 + postsynaptic['PVQR'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RIMR'][nextState] = 5 + postsynaptic['RIMR'][nextState]
        postsynaptic['RIPR'][nextState] = 1 + postsynaptic['RIPR'][nextState]
        postsynaptic['RIVR'][nextState] = 1 + postsynaptic['RIVR'][nextState]
        postsynaptic['SMDVL'][nextState] = 2 + postsynaptic['SMDVL'][nextState]

def ADEL():
        postsynaptic['ADAL'][nextState] = 1 + postsynaptic['ADAL'][nextState]
        postsynaptic['ADER'][nextState] = 1 + postsynaptic['ADER'][nextState]
        postsynaptic['AINL'][nextState] = 1 + postsynaptic['AINL'][nextState]
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 3 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVKR'][nextState] = 1 + postsynaptic['AVKR'][nextState]
        postsynaptic['AVL'][nextState] = 1 + postsynaptic['AVL'][nextState]
        postsynaptic['BDUL'][nextState] = 1 + postsynaptic['BDUL'][nextState]
        postsynaptic['CEPDL'][nextState] = 1 + postsynaptic['CEPDL'][nextState]
        postsynaptic['FLPL'][nextState] = 1 + postsynaptic['FLPL'][nextState]
        postsynaptic['IL1L'][nextState] = 1 + postsynaptic['IL1L'][nextState]
        postsynaptic['IL2L'][nextState] = 1 + postsynaptic['IL2L'][nextState]
        postsynaptic['MDL05'][nextState] = 1 + postsynaptic['MDL05'][nextState]
        postsynaptic['OLLL'][nextState] = 1 + postsynaptic['OLLL'][nextState]
        postsynaptic['RIAL'][nextState] = 1 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIFL'][nextState] = 1 + postsynaptic['RIFL'][nextState]
        postsynaptic['RIGL'][nextState] = 5 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIGR'][nextState] = 3 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIH'][nextState] = 2 + postsynaptic['RIH'][nextState]
        postsynaptic['RIVL'][nextState] = 1 + postsynaptic['RIVL'][nextState]
        postsynaptic['RIVR'][nextState] = 1 + postsynaptic['RIVR'][nextState]
        postsynaptic['RMDL'][nextState] = 2 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]
        postsynaptic['RMHL'][nextState] = 1 + postsynaptic['RMHL'][nextState]
        postsynaptic['SIADR'][nextState] = 1 + postsynaptic['SIADR'][nextState]
        postsynaptic['SIBDR'][nextState] = 1 + postsynaptic['SIBDR'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]
        postsynaptic['URBL'][nextState] = 1 + postsynaptic['URBL'][nextState]

def ADER():
        postsynaptic['ADAR'][nextState] = 1 + postsynaptic['ADAR'][nextState]
        postsynaptic['ADEL'][nextState] = 2 + postsynaptic['ADEL'][nextState]
        postsynaptic['ALA'][nextState] = 1 + postsynaptic['ALA'][nextState]
        postsynaptic['AVAL'][nextState] = 5 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['AVJR'][nextState] = 1 + postsynaptic['AVJR'][nextState]
        postsynaptic['AVKL'][nextState] = 2 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 1 + postsynaptic['AVKR'][nextState]
        postsynaptic['CEPDR'][nextState] = 1 + postsynaptic['CEPDR'][nextState]
        postsynaptic['FLPL'][nextState] = 1 + postsynaptic['FLPL'][nextState]
        postsynaptic['FLPR'][nextState] = 1 + postsynaptic['FLPR'][nextState]
        postsynaptic['OLLR'][nextState] = 2 + postsynaptic['OLLR'][nextState]
        postsynaptic['PVR'][nextState] = 1 + postsynaptic['PVR'][nextState]
        postsynaptic['RIGL'][nextState] = 7 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIGR'][nextState] = 4 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['RMDR'][nextState] = 2 + postsynaptic['RMDR'][nextState]
        postsynaptic['SAAVR'][nextState] = 1 + postsynaptic['SAAVR'][nextState]

def ADFL():
        postsynaptic['ADAL'][nextState] = 2 + postsynaptic['ADAL'][nextState]
        postsynaptic['AIZL'][nextState] = 12 + postsynaptic['AIZL'][nextState]
        postsynaptic['AUAL'][nextState] = 5 + postsynaptic['AUAL'][nextState]
        postsynaptic['OLQVL'][nextState] = 1 + postsynaptic['OLQVL'][nextState]
        postsynaptic['RIAL'][nextState] = 15 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIR'][nextState] = 2 + postsynaptic['RIR'][nextState]
        postsynaptic['SMBVL'][nextState] = 2 + postsynaptic['SMBVL'][nextState]

def ADFR():
        postsynaptic['ADAR'][nextState] = 2 + postsynaptic['ADAR'][nextState]
        postsynaptic['AIAR'][nextState] = 1 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIYR'][nextState] = 1 + postsynaptic['AIYR'][nextState]
        postsynaptic['AIZR'][nextState] = 8 + postsynaptic['AIZR'][nextState]
        postsynaptic['ASHR'][nextState] = 1 + postsynaptic['ASHR'][nextState]
        postsynaptic['AUAR'][nextState] = 4 + postsynaptic['AUAR'][nextState]
        postsynaptic['AWBR'][nextState] = 1 + postsynaptic['AWBR'][nextState]
        postsynaptic['PVPR'][nextState] = 1 + postsynaptic['PVPR'][nextState]
        postsynaptic['RIAR'][nextState] = 16 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIGR'][nextState] = 3 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIR'][nextState] = 3 + postsynaptic['RIR'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]
        postsynaptic['SMBVR'][nextState] = 2 + postsynaptic['SMBVR'][nextState]
        postsynaptic['URXR'][nextState] = 1 + postsynaptic['URXR'][nextState]

def ADLL():
        postsynaptic['ADLR'][nextState] = 1 + postsynaptic['ADLR'][nextState]
        postsynaptic['AIAL'][nextState] = 6 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIBL'][nextState] = 7 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['ALA'][nextState] = 2 + postsynaptic['ALA'][nextState]
        postsynaptic['ASER'][nextState] = 3 + postsynaptic['ASER'][nextState]
        postsynaptic['ASHL'][nextState] = 2 + postsynaptic['ASHL'][nextState]
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 3 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 4 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVJR'][nextState] = 3 + postsynaptic['AVJR'][nextState]
        postsynaptic['AWBL'][nextState] = 2 + postsynaptic['AWBL'][nextState]
        postsynaptic['OLQVL'][nextState] = 2 + postsynaptic['OLQVL'][nextState]
        postsynaptic['RIPL'][nextState] = 1 + postsynaptic['RIPL'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]

def ADLR():
        postsynaptic['ADLL'][nextState] = 1 + postsynaptic['ADLL'][nextState]
        postsynaptic['AIAR'][nextState] = 10 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIBR'][nextState] = 10 + postsynaptic['AIBR'][nextState]
        postsynaptic['ASER'][nextState] = 1 + postsynaptic['ASER'][nextState]
        postsynaptic['ASHR'][nextState] = 3 + postsynaptic['ASHR'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 5 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVJR'][nextState] = 1 + postsynaptic['AVJR'][nextState]
        postsynaptic['AWCR'][nextState] = 3 + postsynaptic['AWCR'][nextState]
        postsynaptic['OLLR'][nextState] = 1 + postsynaptic['OLLR'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]

def AFDL():
        postsynaptic['AFDR'][nextState] = 1 + postsynaptic['AFDR'][nextState]
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AINR'][nextState] = 1 + postsynaptic['AINR'][nextState]
        postsynaptic['AIYL'][nextState] = 7 + postsynaptic['AIYL'][nextState]

def AFDR():
        postsynaptic['AFDL'][nextState] = 1 + postsynaptic['AFDL'][nextState]
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIYR'][nextState] = 13 + postsynaptic['AIYR'][nextState]
        postsynaptic['ASER'][nextState] = 1 + postsynaptic['ASER'][nextState]
                   
def AIAL():
        postsynaptic['ADAL'][nextState] = 1 + postsynaptic['ADAL'][nextState]
        postsynaptic['AIAR'][nextState] = 1 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIBL'][nextState] = 10 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIML'][nextState] = 2 + postsynaptic['AIML'][nextState]
        postsynaptic['AIZL'][nextState] = 1 + postsynaptic['AIZL'][nextState]
        postsynaptic['ASER'][nextState] = 3 + postsynaptic['ASER'][nextState]
        postsynaptic['ASGL'][nextState] = 1 + postsynaptic['ASGL'][nextState]
        postsynaptic['ASHL'][nextState] = 1 + postsynaptic['ASHL'][nextState]
        postsynaptic['ASIL'][nextState] = 2 + postsynaptic['ASIL'][nextState]
        postsynaptic['ASKL'][nextState] = 3 + postsynaptic['ASKL'][nextState]
        postsynaptic['AWAL'][nextState] = 1 + postsynaptic['AWAL'][nextState]
        postsynaptic['AWCR'][nextState] = 1 + postsynaptic['AWCR'][nextState]
        postsynaptic['HSNL'][nextState] = 1 + postsynaptic['HSNL'][nextState]
        postsynaptic['RIFL'][nextState] = 1 + postsynaptic['RIFL'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]

def AIAR():
        postsynaptic['ADAR'][nextState] = 1 + postsynaptic['ADAR'][nextState]
        postsynaptic['ADFR'][nextState] = 1 + postsynaptic['ADFR'][nextState]
        postsynaptic['ADLR'][nextState] = 2 + postsynaptic['ADLR'][nextState]
        postsynaptic['AIAL'][nextState] = 1 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIBR'][nextState] = 14 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIZR'][nextState] = 1 + postsynaptic['AIZR'][nextState]
        postsynaptic['ASER'][nextState] = 1 + postsynaptic['ASER'][nextState]
        postsynaptic['ASGR'][nextState] = 1 + postsynaptic['ASGR'][nextState]
        postsynaptic['ASIR'][nextState] = 2 + postsynaptic['ASIR'][nextState]
        postsynaptic['AWAR'][nextState] = 2 + postsynaptic['AWAR'][nextState]
        postsynaptic['AWCL'][nextState] = 1 + postsynaptic['AWCL'][nextState]
        postsynaptic['AWCR'][nextState] = 3 + postsynaptic['AWCR'][nextState]
        postsynaptic['RIFR'][nextState] = 2 + postsynaptic['RIFR'][nextState]

def AIBL():
        postsynaptic['AFDL'][nextState] = 1 + postsynaptic['AFDL'][nextState]
        postsynaptic['AIYL'][nextState] = 1 + postsynaptic['AIYL'][nextState]
        postsynaptic['ASER'][nextState] = 1 + postsynaptic['ASER'][nextState]
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBL'][nextState] = 5 + postsynaptic['AVBL'][nextState]
        postsynaptic['DVC'][nextState] = 1 + postsynaptic['DVC'][nextState]
        postsynaptic['FLPL'][nextState] = 1 + postsynaptic['FLPL'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['RIBR'][nextState] = 4 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIFL'][nextState] = 1 + postsynaptic['RIFL'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIGR'][nextState] = 3 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIML'][nextState] = 2 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 13 + postsynaptic['RIMR'][nextState]
        postsynaptic['RIMR'][nextState] = 1 + postsynaptic['RIMR'][nextState]
        postsynaptic['RIVL'][nextState] = 1 + postsynaptic['RIVL'][nextState]
        postsynaptic['SAADL'][nextState] = 2 + postsynaptic['SAADL'][nextState]
        postsynaptic['SAADR'][nextState] = 2 + postsynaptic['SAADR'][nextState]
        postsynaptic['SMDDR'][nextState] = 4 + postsynaptic['SMDDR'][nextState]

def AIBR():
        postsynaptic['AFDR'][nextState] = 1 + postsynaptic['AFDR'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBR'][nextState] = 3 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['DB1'][nextState] = 1 + postsynaptic['DB1'][nextState]
        postsynaptic['DVC'][nextState] = 2 + postsynaptic['DVC'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['RIAL'][nextState] = 1 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIBL'][nextState] = 4 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIGL'][nextState] = 3 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIML'][nextState] = 16 + postsynaptic['RIML'][nextState]
        postsynaptic['RIML'][nextState] = 1 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 1 + postsynaptic['RIMR'][nextState]
        postsynaptic['RIS'][nextState] = 1 + postsynaptic['RIS'][nextState]
        postsynaptic['RIVR'][nextState] = 1 + postsynaptic['RIVR'][nextState]
        postsynaptic['SAADL'][nextState] = 1 + postsynaptic['SAADL'][nextState]
        postsynaptic['SMDDL'][nextState] = 3 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDVL'][nextState] = 1 + postsynaptic['SMDVL'][nextState]
        postsynaptic['VB1'][nextState] = 3 + postsynaptic['VB1'][nextState]

def AIML():
        postsynaptic['AIAL'][nextState] = 5 + postsynaptic['AIAL'][nextState]
        postsynaptic['ALML'][nextState] = 1 + postsynaptic['ALML'][nextState]
        postsynaptic['ASGL'][nextState] = 2 + postsynaptic['ASGL'][nextState]
        postsynaptic['ASKL'][nextState] = 2 + postsynaptic['ASKL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['AVFL'][nextState] = 4 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVFR'][nextState] = 1 + postsynaptic['AVFR'][nextState]
        postsynaptic['AVHL'][nextState] = 2 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVHR'][nextState] = 1 + postsynaptic['AVHR'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['PVQL'][nextState] = 1 + postsynaptic['PVQL'][nextState]
        postsynaptic['RIFL'][nextState] = 1 + postsynaptic['RIFL'][nextState]
        postsynaptic['SIBDR'][nextState] = 1 + postsynaptic['SIBDR'][nextState]
        postsynaptic['SMBVL'][nextState] = 1 + postsynaptic['SMBVL'][nextState]

def AIMR():
        postsynaptic['AIAR'][nextState] = 5 + postsynaptic['AIAR'][nextState]
        postsynaptic['ASGR'][nextState] = 2 + postsynaptic['ASGR'][nextState]
        postsynaptic['ASJR'][nextState] = 2 + postsynaptic['ASJR'][nextState]
        postsynaptic['ASKR'][nextState] = 3 + postsynaptic['ASKR'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVFL'][nextState] = 1 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVFR'][nextState] = 1 + postsynaptic['AVFR'][nextState]
        postsynaptic['HSNL'][nextState] = 1 + postsynaptic['HSNL'][nextState]
        postsynaptic['HSNR'][nextState] = 2 + postsynaptic['HSNR'][nextState]
        postsynaptic['OLQDR'][nextState] = 1 + postsynaptic['OLQDR'][nextState]
        postsynaptic['PVNR'][nextState] = 1 + postsynaptic['PVNR'][nextState]
        postsynaptic['RIFR'][nextState] = 1 + postsynaptic['RIFR'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]

def AINL():
        postsynaptic['ADEL'][nextState] = 1 + postsynaptic['ADEL'][nextState]
        postsynaptic['AFDR'][nextState] = 5 + postsynaptic['AFDR'][nextState]
        postsynaptic['AINR'][nextState] = 2 + postsynaptic['AINR'][nextState]
        postsynaptic['ASEL'][nextState] = 3 + postsynaptic['ASEL'][nextState]
        postsynaptic['ASGR'][nextState] = 2 + postsynaptic['ASGR'][nextState]
        postsynaptic['AUAR'][nextState] = 2 + postsynaptic['AUAR'][nextState]
        postsynaptic['BAGL'][nextState] = 3 + postsynaptic['BAGL'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 2 + postsynaptic['RIBR'][nextState]

def AINR():
        postsynaptic['AFDL'][nextState] = 4 + postsynaptic['AFDL'][nextState]
        postsynaptic['AFDR'][nextState] = 1 + postsynaptic['AFDR'][nextState]
        postsynaptic['AIAL'][nextState] = 2 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIBL'][nextState] = 2 + postsynaptic['AIBL'][nextState]
        postsynaptic['AINL'][nextState] = 2 + postsynaptic['AINL'][nextState]
        postsynaptic['ASEL'][nextState] = 1 + postsynaptic['ASEL'][nextState]
        postsynaptic['ASER'][nextState] = 1 + postsynaptic['ASER'][nextState]
        postsynaptic['ASGL'][nextState] = 1 + postsynaptic['ASGL'][nextState]
        postsynaptic['AUAL'][nextState] = 1 + postsynaptic['AUAL'][nextState]
        postsynaptic['AUAR'][nextState] = 1 + postsynaptic['AUAR'][nextState]
        postsynaptic['BAGR'][nextState] = 3 + postsynaptic['BAGR'][nextState]
        postsynaptic['RIBL'][nextState] = 2 + postsynaptic['RIBL'][nextState]
        postsynaptic['RID'][nextState] = 1 + postsynaptic['RID'][nextState]

def AIYL():
        postsynaptic['AIYR'][nextState] = 1 + postsynaptic['AIYR'][nextState]
        postsynaptic['AIZL'][nextState] = 13 + postsynaptic['AIZL'][nextState]
        postsynaptic['AWAL'][nextState] = 3 + postsynaptic['AWAL'][nextState]
        postsynaptic['AWCL'][nextState] = 1 + postsynaptic['AWCL'][nextState]
        postsynaptic['AWCR'][nextState] = 1 + postsynaptic['AWCR'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['RIAL'][nextState] = 7 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIBL'][nextState] = 4 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIML'][nextState] = 1 + postsynaptic['RIML'][nextState]

def AIYR():
        postsynaptic['ADFR'][nextState] = 1 + postsynaptic['ADFR'][nextState]
        postsynaptic['AIYL'][nextState] = 1 + postsynaptic['AIYL'][nextState]
        postsynaptic['AIZR'][nextState] = 8 + postsynaptic['AIZR'][nextState]
        postsynaptic['AWAR'][nextState] = 1 + postsynaptic['AWAR'][nextState]
        postsynaptic['HSNL'][nextState] = 1 + postsynaptic['HSNL'][nextState]
        postsynaptic['RIAR'][nextState] = 6 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIBR'][nextState] = 2 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIMR'][nextState] = 1 + postsynaptic['RIMR'][nextState]

def AIZL():
        postsynaptic['AIAL'][nextState] = 3 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIBL'][nextState] = 2 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 8 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIZR'][nextState] = 2 + postsynaptic['AIZR'][nextState]
        postsynaptic['ASEL'][nextState] = 1 + postsynaptic['ASEL'][nextState]
        postsynaptic['ASGL'][nextState] = 1 + postsynaptic['ASGL'][nextState]
        postsynaptic['ASHL'][nextState] = 1 + postsynaptic['ASHL'][nextState]
        postsynaptic['AVER'][nextState] = 5 + postsynaptic['AVER'][nextState]
        postsynaptic['DVA'][nextState] = 1 + postsynaptic['DVA'][nextState]
        postsynaptic['RIAL'][nextState] = 8 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIML'][nextState] = 4 + postsynaptic['RIML'][nextState]
        postsynaptic['SMBDL'][nextState] = 9 + postsynaptic['SMBDL'][nextState]
        postsynaptic['SMBVL'][nextState] = 7 + postsynaptic['SMBVL'][nextState]
        postsynaptic['VB2'][nextState] = 1 + postsynaptic['VB2'][nextState]

def AIZR():
        postsynaptic['AIAR'][nextState] = 1 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIBL'][nextState] = 8 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIZL'][nextState] = 2 + postsynaptic['AIZL'][nextState]
        postsynaptic['ASGR'][nextState] = 1 + postsynaptic['ASGR'][nextState]
        postsynaptic['ASHR'][nextState] = 1 + postsynaptic['ASHR'][nextState]
        postsynaptic['AVEL'][nextState] = 4 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['AWAR'][nextState] = 1 + postsynaptic['AWAR'][nextState]
        postsynaptic['DVA'][nextState] = 1 + postsynaptic['DVA'][nextState]
        postsynaptic['RIAR'][nextState] = 7 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIMR'][nextState] = 4 + postsynaptic['RIMR'][nextState]
        postsynaptic['SMBDR'][nextState] = 5 + postsynaptic['SMBDR'][nextState]
        postsynaptic['SMBVR'][nextState] = 3 + postsynaptic['SMBVR'][nextState]
        postsynaptic['SMDDR'][nextState] = 1 + postsynaptic['SMDDR'][nextState]

def ALA():
        postsynaptic['ADEL'][nextState] = 1 + postsynaptic['ADEL'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVEL'][nextState] = 2 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['RID'][nextState] = 1 + postsynaptic['RID'][nextState]
        postsynaptic['RMDR'][nextState] = 1 + postsynaptic['RMDR'][nextState]

def ALML():
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVM'][nextState] = 1 + postsynaptic['AVM'][nextState]
        postsynaptic['BDUL'][nextState] = 6 + postsynaptic['BDUL'][nextState]
        postsynaptic['CEPDL'][nextState] = 3 + postsynaptic['CEPDL'][nextState]
        postsynaptic['CEPVL'][nextState] = 2 + postsynaptic['CEPVL'][nextState]
        postsynaptic['PVCL'][nextState] = 2 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVR'][nextState] = 1 + postsynaptic['PVR'][nextState]
        postsynaptic['RMDDR'][nextState] = 1 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]
        postsynaptic['SDQL'][nextState] = 1 + postsynaptic['SDQL'][nextState]

def ALMR():
        postsynaptic['AVM'][nextState] = 1 + postsynaptic['AVM'][nextState]
        postsynaptic['BDUR'][nextState] = 5 + postsynaptic['BDUR'][nextState]
        postsynaptic['CEPDR'][nextState] = 1 + postsynaptic['CEPDR'][nextState]
        postsynaptic['CEPVR'][nextState] = 1 + postsynaptic['CEPVR'][nextState]
        postsynaptic['PVCR'][nextState] = 3 + postsynaptic['PVCR'][nextState]
        postsynaptic['RMDDL'][nextState] = 1 + postsynaptic['RMDDL'][nextState]
        postsynaptic['SIADL'][nextState] = 1 + postsynaptic['SIADL'][nextState]

def ALNL():
        postsynaptic['SAAVL'][nextState] = 3 + postsynaptic['SAAVL'][nextState]
        postsynaptic['SMBDR'][nextState] = 2 + postsynaptic['SMBDR'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]
        postsynaptic['SMDVL'][nextState] = 1 + postsynaptic['SMDVL'][nextState]

def ALNR():
        postsynaptic['ADER'][nextState] = 1 + postsynaptic['ADER'][nextState]
        postsynaptic['RMHR'][nextState] = 1 + postsynaptic['RMHR'][nextState]
        postsynaptic['SAAVR'][nextState] = 2 + postsynaptic['SAAVR'][nextState]
        postsynaptic['SMBDL'][nextState] = 2 + postsynaptic['SMBDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 1 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVL'][nextState] = 1 + postsynaptic['SMDVL'][nextState]

def AQR():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 3 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 3 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 4 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVKL'][nextState] = 2 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 1 + postsynaptic['AVKR'][nextState]
        postsynaptic['BAGL'][nextState] = 2 + postsynaptic['BAGL'][nextState]
        postsynaptic['BAGR'][nextState] = 2 + postsynaptic['BAGR'][nextState]
        postsynaptic['PVCR'][nextState] = 2 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVPL'][nextState] = 1 + postsynaptic['PVPL'][nextState]
        postsynaptic['PVPL'][nextState] = 7 + postsynaptic['PVPL'][nextState]
        postsynaptic['PVPR'][nextState] = 9 + postsynaptic['PVPR'][nextState]
        postsynaptic['RIAL'][nextState] = 3 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIGL'][nextState] = 2 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['URXL'][nextState] = 1 + postsynaptic['URXL'][nextState]

def AS1():
        postsynaptic['AVAL'][nextState] = 3 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['DA1'][nextState] = 2 + postsynaptic['DA1'][nextState]
        postsynaptic['MDL05'][nextState] = 3 + postsynaptic['MDL05'][nextState]
        postsynaptic['MDL08'][nextState] = 3 + postsynaptic['MDL08'][nextState]
        postsynaptic['MDR05'][nextState] = 3 + postsynaptic['MDR05'][nextState]
        postsynaptic['MDR08'][nextState] = 4 + postsynaptic['MDR08'][nextState]
        postsynaptic['VA3'][nextState] = 1 + postsynaptic['VA3'][nextState]
        postsynaptic['VD1'][nextState] = 5 + postsynaptic['VD1'][nextState]
        postsynaptic['VD2'][nextState] = 1 + postsynaptic['VD2'][nextState]

def AS2():
        postsynaptic['DA2'][nextState] = 1 + postsynaptic['DA2'][nextState]
        postsynaptic['DB1'][nextState] = 1 + postsynaptic['DB1'][nextState]
        postsynaptic['DD1'][nextState] = 1 + postsynaptic['DD1'][nextState]
        postsynaptic['MDL07'][nextState] = 3 + postsynaptic['MDL07'][nextState]
        postsynaptic['MDL08'][nextState] = 2 + postsynaptic['MDL08'][nextState]
        postsynaptic['MDR07'][nextState] = 3 + postsynaptic['MDR07'][nextState]
        postsynaptic['MDR08'][nextState] = 3 + postsynaptic['MDR08'][nextState]
        postsynaptic['VA4'][nextState] = 2 + postsynaptic['VA4'][nextState]
        postsynaptic['VD2'][nextState] = 10 + postsynaptic['VD2'][nextState]

def AS3():
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['DA2'][nextState] = 1 + postsynaptic['DA2'][nextState]
        postsynaptic['DA3'][nextState] = 1 + postsynaptic['DA3'][nextState]
        postsynaptic['DD1'][nextState] = 1 + postsynaptic['DD1'][nextState]
        postsynaptic['MDL09'][nextState] = 3 + postsynaptic['MDL09'][nextState]
        postsynaptic['MDL10'][nextState] = 3 + postsynaptic['MDL10'][nextState]
        postsynaptic['MDR09'][nextState] = 3 + postsynaptic['MDR09'][nextState]
        postsynaptic['MDR10'][nextState] = 3 + postsynaptic['MDR10'][nextState]
        postsynaptic['VA5'][nextState] = 2 + postsynaptic['VA5'][nextState]
        postsynaptic['VD2'][nextState] = 1 + postsynaptic['VD2'][nextState]
        postsynaptic['VD3'][nextState] = 15 + postsynaptic['VD3'][nextState]

def AS4():
        postsynaptic['AS5'][nextState] = 1 + postsynaptic['AS5'][nextState]
        postsynaptic['DA3'][nextState] = 1 + postsynaptic['DA3'][nextState]
        postsynaptic['MDL11'][nextState] = 2 + postsynaptic['MDL11'][nextState]
        postsynaptic['MDL12'][nextState] = 2 + postsynaptic['MDL12'][nextState]
        postsynaptic['MDR11'][nextState] = 3 + postsynaptic['MDR11'][nextState]
        postsynaptic['MDR12'][nextState] = 2 + postsynaptic['MDR12'][nextState]
        postsynaptic['VD4'][nextState] = 11 + postsynaptic['VD4'][nextState]

def AS5():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['DD2'][nextState] = 1 + postsynaptic['DD2'][nextState]
        postsynaptic['MDL11'][nextState] = 2 + postsynaptic['MDL11'][nextState]
        postsynaptic['MDL14'][nextState] = 3 + postsynaptic['MDL14'][nextState]
        postsynaptic['MDR11'][nextState] = 2 + postsynaptic['MDR11'][nextState]
        postsynaptic['MDR14'][nextState] = 3 + postsynaptic['MDR14'][nextState]
        postsynaptic['VA7'][nextState] = 1 + postsynaptic['VA7'][nextState]
        postsynaptic['VD5'][nextState] = 9 + postsynaptic['VD5'][nextState]

def AS6():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DA5'][nextState] = 2 + postsynaptic['DA5'][nextState]
        postsynaptic['MDL13'][nextState] = 3 + postsynaptic['MDL13'][nextState]
        postsynaptic['MDL14'][nextState] = 2 + postsynaptic['MDL14'][nextState]
        postsynaptic['MDR13'][nextState] = 3 + postsynaptic['MDR13'][nextState]
        postsynaptic['MDR14'][nextState] = 2 + postsynaptic['MDR14'][nextState]
        postsynaptic['VA8'][nextState] = 1 + postsynaptic['VA8'][nextState]
        postsynaptic['VD6'][nextState] = 13 + postsynaptic['VD6'][nextState]

def AS7():
        postsynaptic['AVAL'][nextState] = 6 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 5 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['MDL13'][nextState] = 2 + postsynaptic['MDL13'][nextState]
        postsynaptic['MDL16'][nextState] = 3 + postsynaptic['MDL16'][nextState]
        postsynaptic['MDR13'][nextState] = 2 + postsynaptic['MDR13'][nextState]
        postsynaptic['MDR16'][nextState] = 3 + postsynaptic['MDR16'][nextState]

def AS8():
        postsynaptic['AVAL'][nextState] = 4 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 3 + postsynaptic['AVAR'][nextState]
        postsynaptic['MDL15'][nextState] = 2 + postsynaptic['MDL15'][nextState]
        postsynaptic['MDL18'][nextState] = 3 + postsynaptic['MDL18'][nextState]
        postsynaptic['MDR15'][nextState] = 2 + postsynaptic['MDR15'][nextState]
        postsynaptic['MDR18'][nextState] = 3 + postsynaptic['MDR18'][nextState]

def AS9():
        postsynaptic['AVAL'][nextState] = 4 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['DVB'][nextState] = 7 + postsynaptic['DVB'][nextState]
        postsynaptic['MDL17'][nextState] = 2 + postsynaptic['MDL17'][nextState]
        postsynaptic['MDL20'][nextState] = 3 + postsynaptic['MDL20'][nextState]
        postsynaptic['MDR17'][nextState] = 2 + postsynaptic['MDR17'][nextState]
        postsynaptic['MDR20'][nextState] = 3 + postsynaptic['MDR20'][nextState]

def AS10():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['MDL19'][nextState] = 3 + postsynaptic['MDL19'][nextState]
        postsynaptic['MDL20'][nextState] = 2 + postsynaptic['MDL20'][nextState]
        postsynaptic['MDR19'][nextState] = 3 + postsynaptic['MDR19'][nextState]
        postsynaptic['MDR20'][nextState] = 2 + postsynaptic['MDR20'][nextState]

def AS11():
        postsynaptic['MDL21'][nextState] = 1 + postsynaptic['MDL21'][nextState]
        postsynaptic['MDL22'][nextState] = 1 + postsynaptic['MDL22'][nextState]
        postsynaptic['MDL23'][nextState] = 1 + postsynaptic['MDL23'][nextState]
        postsynaptic['MDL24'][nextState] = 1 + postsynaptic['MDL24'][nextState]
        postsynaptic['MDR21'][nextState] = 1 + postsynaptic['MDR21'][nextState]
        postsynaptic['MDR22'][nextState] = 1 + postsynaptic['MDR22'][nextState]
        postsynaptic['MDR23'][nextState] = 1 + postsynaptic['MDR23'][nextState]
        postsynaptic['MDR24'][nextState] = 1 + postsynaptic['MDR24'][nextState]
        postsynaptic['PDA'][nextState] = 1 + postsynaptic['PDA'][nextState]
        postsynaptic['PDB'][nextState] = 1 + postsynaptic['PDB'][nextState]
        postsynaptic['PDB'][nextState] = 2 + postsynaptic['PDB'][nextState]
        postsynaptic['VD13'][nextState] = 2 + postsynaptic['VD13'][nextState]

def ASEL():
        postsynaptic['ADFR'][nextState] = 1 + postsynaptic['ADFR'][nextState]
        postsynaptic['AIAL'][nextState] = 3 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIBL'][nextState] = 7 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 2 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIYL'][nextState] = 13 + postsynaptic['AIYL'][nextState]
        postsynaptic['AIYR'][nextState] = 6 + postsynaptic['AIYR'][nextState]
        postsynaptic['AWCL'][nextState] = 4 + postsynaptic['AWCL'][nextState]
        postsynaptic['AWCR'][nextState] = 1 + postsynaptic['AWCR'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]

def ASER():
        postsynaptic['AFDL'][nextState] = 1 + postsynaptic['AFDL'][nextState]
        postsynaptic['AFDR'][nextState] = 2 + postsynaptic['AFDR'][nextState]
        postsynaptic['AIAL'][nextState] = 1 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIAR'][nextState] = 3 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIBL'][nextState] = 2 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 10 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIYL'][nextState] = 2 + postsynaptic['AIYL'][nextState]
        postsynaptic['AIYR'][nextState] = 14 + postsynaptic['AIYR'][nextState]
        postsynaptic['AWAR'][nextState] = 1 + postsynaptic['AWAR'][nextState]
        postsynaptic['AWCL'][nextState] = 1 + postsynaptic['AWCL'][nextState]
        postsynaptic['AWCR'][nextState] = 1 + postsynaptic['AWCR'][nextState]

def ASGL():
        postsynaptic['AIAL'][nextState] = 9 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIBL'][nextState] = 3 + postsynaptic['AIBL'][nextState]
        postsynaptic['AINR'][nextState] = 2 + postsynaptic['AINR'][nextState]
        postsynaptic['AIZL'][nextState] = 1 + postsynaptic['AIZL'][nextState]
        postsynaptic['ASKL'][nextState] = 1 + postsynaptic['ASKL'][nextState]

def ASGR():
        postsynaptic['AIAR'][nextState] = 10 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIBR'][nextState] = 2 + postsynaptic['AIBR'][nextState]
        postsynaptic['AINL'][nextState] = 1 + postsynaptic['AINL'][nextState]
        postsynaptic['AIYR'][nextState] = 1 + postsynaptic['AIYR'][nextState]
        postsynaptic['AIZR'][nextState] = 1 + postsynaptic['AIZR'][nextState]

def ASHL():
        postsynaptic['ADAL'][nextState] = 2 + postsynaptic['ADAL'][nextState]
        postsynaptic['ADFL'][nextState] = 3 + postsynaptic['ADFL'][nextState]
        postsynaptic['AIAL'][nextState] = 7 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIBL'][nextState] = 5 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIZL'][nextState] = 1 + postsynaptic['AIZL'][nextState]
        postsynaptic['ASHR'][nextState] = 1 + postsynaptic['ASHR'][nextState]
        postsynaptic['ASKL'][nextState] = 1 + postsynaptic['ASKL'][nextState]
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBL'][nextState] = 6 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVDL'][nextState] = 2 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['RIAL'][nextState] = 4 + postsynaptic['RIAL'][nextState]
        postsynaptic['RICL'][nextState] = 2 + postsynaptic['RICL'][nextState]
        postsynaptic['RIML'][nextState] = 1 + postsynaptic['RIML'][nextState]
        postsynaptic['RIPL'][nextState] = 1 + postsynaptic['RIPL'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]

def ASHR():
        postsynaptic['ADAR'][nextState] = 3 + postsynaptic['ADAR'][nextState]
        postsynaptic['ADFR'][nextState] = 2 + postsynaptic['ADFR'][nextState]
        postsynaptic['AIAR'][nextState] = 10 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIBR'][nextState] = 3 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIZR'][nextState] = 1 + postsynaptic['AIZR'][nextState]
        postsynaptic['ASHL'][nextState] = 1 + postsynaptic['ASHL'][nextState]
        postsynaptic['ASKR'][nextState] = 1 + postsynaptic['ASKR'][nextState]
        postsynaptic['AVAR'][nextState] = 5 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBR'][nextState] = 3 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 5 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVER'][nextState] = 3 + postsynaptic['AVER'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['PVPR'][nextState] = 1 + postsynaptic['PVPR'][nextState]
        postsynaptic['RIAR'][nextState] = 2 + postsynaptic['RIAR'][nextState]
        postsynaptic['RICR'][nextState] = 2 + postsynaptic['RICR'][nextState]
        postsynaptic['RMGR'][nextState] = 2 + postsynaptic['RMGR'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]

def ASIL():
        postsynaptic['AIAL'][nextState] = 2 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIYL'][nextState] = 2 + postsynaptic['AIYL'][nextState]
        postsynaptic['AIZL'][nextState] = 1 + postsynaptic['AIZL'][nextState]
        postsynaptic['ASER'][nextState] = 1 + postsynaptic['ASER'][nextState]
        postsynaptic['ASIR'][nextState] = 1 + postsynaptic['ASIR'][nextState]
        postsynaptic['ASKL'][nextState] = 2 + postsynaptic['ASKL'][nextState]
        postsynaptic['AWCL'][nextState] = 1 + postsynaptic['AWCL'][nextState]
        postsynaptic['AWCR'][nextState] = 1 + postsynaptic['AWCR'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]

def ASIR():
        postsynaptic['AIAL'][nextState] = 1 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIAR'][nextState] = 3 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIAR'][nextState] = 2 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['ASEL'][nextState] = 2 + postsynaptic['ASEL'][nextState]
        postsynaptic['ASHR'][nextState] = 1 + postsynaptic['ASHR'][nextState]
        postsynaptic['ASIL'][nextState] = 1 + postsynaptic['ASIL'][nextState]
        postsynaptic['AWCL'][nextState] = 1 + postsynaptic['AWCL'][nextState]
        postsynaptic['AWCR'][nextState] = 1 + postsynaptic['AWCR'][nextState]

def ASJL():
        postsynaptic['ASJR'][nextState] = 1 + postsynaptic['ASJR'][nextState]
        postsynaptic['ASKL'][nextState] = 4 + postsynaptic['ASKL'][nextState]
        postsynaptic['HSNL'][nextState] = 1 + postsynaptic['HSNL'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['PVQL'][nextState] = 14 + postsynaptic['PVQL'][nextState]

def ASJR():
        postsynaptic['ASJL'][nextState] = 1 + postsynaptic['ASJL'][nextState]
        postsynaptic['ASKR'][nextState] = 4 + postsynaptic['ASKR'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['PVQR'][nextState] = 13 + postsynaptic['PVQR'][nextState]

def ASKL():
        postsynaptic['AIAL'][nextState] = 11 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIBL'][nextState] = 2 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIML'][nextState] = 2 + postsynaptic['AIML'][nextState]
        postsynaptic['ASKR'][nextState] = 1 + postsynaptic['ASKR'][nextState]
        postsynaptic['PVQL'][nextState] = 5 + postsynaptic['PVQL'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]

def ASKR():
        postsynaptic['AIAR'][nextState] = 11 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIMR'][nextState] = 1 + postsynaptic['AIMR'][nextState]
        postsynaptic['ASHR'][nextState] = 1 + postsynaptic['ASHR'][nextState]
        postsynaptic['ASKL'][nextState] = 1 + postsynaptic['ASKL'][nextState]
        postsynaptic['AWAR'][nextState] = 1 + postsynaptic['AWAR'][nextState]
        postsynaptic['CEPVR'][nextState] = 1 + postsynaptic['CEPVR'][nextState]
        postsynaptic['PVQR'][nextState] = 4 + postsynaptic['PVQR'][nextState]
        postsynaptic['RIFR'][nextState] = 1 + postsynaptic['RIFR'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]

def AUAL():
        postsynaptic['AINR'][nextState] = 1 + postsynaptic['AINR'][nextState]
        postsynaptic['AUAR'][nextState] = 1 + postsynaptic['AUAR'][nextState]
        postsynaptic['AVAL'][nextState] = 3 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 3 + postsynaptic['AVEL'][nextState]
        postsynaptic['AWBL'][nextState] = 1 + postsynaptic['AWBL'][nextState]
        postsynaptic['RIAL'][nextState] = 5 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIBL'][nextState] = 9 + postsynaptic['RIBL'][nextState]

def AUAR():
        postsynaptic['AINL'][nextState] = 1 + postsynaptic['AINL'][nextState]
        postsynaptic['AIYR'][nextState] = 1 + postsynaptic['AIYR'][nextState]
        postsynaptic['AUAL'][nextState] = 1 + postsynaptic['AUAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVER'][nextState] = 4 + postsynaptic['AVER'][nextState]
        postsynaptic['AWBR'][nextState] = 1 + postsynaptic['AWBR'][nextState]
        postsynaptic['RIAR'][nextState] = 6 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIBR'][nextState] = 13 + postsynaptic['RIBR'][nextState]
        postsynaptic['URXR'][nextState] = 1 + postsynaptic['URXR'][nextState]

def AVAL():
        postsynaptic['AS1'][nextState] = 3 + postsynaptic['AS1'][nextState]
        postsynaptic['AS10'][nextState] = 3 + postsynaptic['AS10'][nextState]
        postsynaptic['AS11'][nextState] = 4 + postsynaptic['AS11'][nextState]
        postsynaptic['AS2'][nextState] = 1 + postsynaptic['AS2'][nextState]
        postsynaptic['AS3'][nextState] = 3 + postsynaptic['AS3'][nextState]
        postsynaptic['AS4'][nextState] = 1 + postsynaptic['AS4'][nextState]
        postsynaptic['AS5'][nextState] = 4 + postsynaptic['AS5'][nextState]
        postsynaptic['AS6'][nextState] = 1 + postsynaptic['AS6'][nextState]
        postsynaptic['AS7'][nextState] = 14 + postsynaptic['AS7'][nextState]
        postsynaptic['AS8'][nextState] = 9 + postsynaptic['AS8'][nextState]
        postsynaptic['AS9'][nextState] = 12 + postsynaptic['AS9'][nextState]
        postsynaptic['AVAR'][nextState] = 7 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVHL'][nextState] = 1 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVJL'][nextState] = 2 + postsynaptic['AVJL'][nextState]
        postsynaptic['DA1'][nextState] = 4 + postsynaptic['DA1'][nextState]
        postsynaptic['DA2'][nextState] = 4 + postsynaptic['DA2'][nextState]
        postsynaptic['DA3'][nextState] = 6 + postsynaptic['DA3'][nextState]
        postsynaptic['DA4'][nextState] = 10 + postsynaptic['DA4'][nextState]
        postsynaptic['DA5'][nextState] = 8 + postsynaptic['DA5'][nextState]
        postsynaptic['DA6'][nextState] = 21 + postsynaptic['DA6'][nextState]
        postsynaptic['DA7'][nextState] = 4 + postsynaptic['DA7'][nextState]
        postsynaptic['DA8'][nextState] = 4 + postsynaptic['DA8'][nextState]
        postsynaptic['DA9'][nextState] = 3 + postsynaptic['DA9'][nextState]
        postsynaptic['DB5'][nextState] = 2 + postsynaptic['DB5'][nextState]
        postsynaptic['DB6'][nextState] = 4 + postsynaptic['DB6'][nextState]
        postsynaptic['FLPL'][nextState] = 1 + postsynaptic['FLPL'][nextState]
        postsynaptic['LUAL'][nextState] = 2 + postsynaptic['LUAL'][nextState]
        postsynaptic['PVCL'][nextState] = 12 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 11 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVPL'][nextState] = 1 + postsynaptic['PVPL'][nextState]
        postsynaptic['RIMR'][nextState] = 3 + postsynaptic['RIMR'][nextState]
        postsynaptic['SABD'][nextState] = 4 + postsynaptic['SABD'][nextState]
        postsynaptic['SABVR'][nextState] = 1 + postsynaptic['SABVR'][nextState]
        postsynaptic['SDQR'][nextState] = 1 + postsynaptic['SDQR'][nextState]
        postsynaptic['URYDL'][nextState] = 1 + postsynaptic['URYDL'][nextState]
        postsynaptic['URYVR'][nextState] = 1 + postsynaptic['URYVR'][nextState]
        postsynaptic['VA1'][nextState] = 3 + postsynaptic['VA1'][nextState]
        postsynaptic['VA10'][nextState] = 6 + postsynaptic['VA10'][nextState]
        postsynaptic['VA11'][nextState] = 7 + postsynaptic['VA11'][nextState]
        postsynaptic['VA12'][nextState] = 2 + postsynaptic['VA12'][nextState]
        postsynaptic['VA2'][nextState] = 5 + postsynaptic['VA2'][nextState]
        postsynaptic['VA3'][nextState] = 3 + postsynaptic['VA3'][nextState]
        postsynaptic['VA4'][nextState] = 3 + postsynaptic['VA4'][nextState]
        postsynaptic['VA5'][nextState] = 8 + postsynaptic['VA5'][nextState]
        postsynaptic['VA6'][nextState] = 10 + postsynaptic['VA6'][nextState]
        postsynaptic['VA7'][nextState] = 2 + postsynaptic['VA7'][nextState]
        postsynaptic['VA8'][nextState] = 19 + postsynaptic['VA8'][nextState]
        postsynaptic['VA9'][nextState] = 8 + postsynaptic['VA9'][nextState]
        postsynaptic['VB9'][nextState] = 5 + postsynaptic['VB9'][nextState]

def AVAR():
        postsynaptic['ADER'][nextState] = 1 + postsynaptic['ADER'][nextState]
        postsynaptic['AS1'][nextState] = 3 + postsynaptic['AS1'][nextState]
        postsynaptic['AS10'][nextState] = 2 + postsynaptic['AS10'][nextState]
        postsynaptic['AS11'][nextState] = 6 + postsynaptic['AS11'][nextState]
        postsynaptic['AS2'][nextState] = 2 + postsynaptic['AS2'][nextState]
        postsynaptic['AS3'][nextState] = 2 + postsynaptic['AS3'][nextState]
        postsynaptic['AS4'][nextState] = 1 + postsynaptic['AS4'][nextState]
        postsynaptic['AS5'][nextState] = 2 + postsynaptic['AS5'][nextState]
        postsynaptic['AS6'][nextState] = 3 + postsynaptic['AS6'][nextState]
        postsynaptic['AS7'][nextState] = 8 + postsynaptic['AS7'][nextState]
        postsynaptic['AS8'][nextState] = 9 + postsynaptic['AS8'][nextState]
        postsynaptic['AS9'][nextState] = 6 + postsynaptic['AS9'][nextState]
        postsynaptic['AVAL'][nextState] = 6 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 2 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 2 + postsynaptic['AVER'][nextState]
        postsynaptic['DA1'][nextState] = 8 + postsynaptic['DA1'][nextState]
        postsynaptic['DA2'][nextState] = 4 + postsynaptic['DA2'][nextState]
        postsynaptic['DA3'][nextState] = 5 + postsynaptic['DA3'][nextState]
        postsynaptic['DA4'][nextState] = 8 + postsynaptic['DA4'][nextState]
        postsynaptic['DA5'][nextState] = 7 + postsynaptic['DA5'][nextState]
        postsynaptic['DA6'][nextState] = 13 + postsynaptic['DA6'][nextState]
        postsynaptic['DA7'][nextState] = 3 + postsynaptic['DA7'][nextState]
        postsynaptic['DA8'][nextState] = 9 + postsynaptic['DA8'][nextState]
        postsynaptic['DA9'][nextState] = 2 + postsynaptic['DA9'][nextState]
        postsynaptic['DB3'][nextState] = 1 + postsynaptic['DB3'][nextState]
        postsynaptic['DB5'][nextState] = 3 + postsynaptic['DB5'][nextState]
        postsynaptic['DB6'][nextState] = 5 + postsynaptic['DB6'][nextState]
        postsynaptic['LUAL'][nextState] = 1 + postsynaptic['LUAL'][nextState]
        postsynaptic['LUAR'][nextState] = 3 + postsynaptic['LUAR'][nextState]
        postsynaptic['PDEL'][nextState] = 1 + postsynaptic['PDEL'][nextState]
        postsynaptic['PDER'][nextState] = 1 + postsynaptic['PDER'][nextState]
        postsynaptic['PVCL'][nextState] = 7 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 8 + postsynaptic['PVCR'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIML'][nextState] = 2 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 1 + postsynaptic['RIMR'][nextState]
        postsynaptic['SABD'][nextState] = 1 + postsynaptic['SABD'][nextState]
        postsynaptic['SABVL'][nextState] = 6 + postsynaptic['SABVL'][nextState]
        postsynaptic['SABVR'][nextState] = 1 + postsynaptic['SABVR'][nextState]
        postsynaptic['URYDR'][nextState] = 1 + postsynaptic['URYDR'][nextState]
        postsynaptic['URYVL'][nextState] = 1 + postsynaptic['URYVL'][nextState]
        postsynaptic['VA10'][nextState] = 5 + postsynaptic['VA10'][nextState]
        postsynaptic['VA11'][nextState] = 15 + postsynaptic['VA11'][nextState]
        postsynaptic['VA12'][nextState] = 1 + postsynaptic['VA12'][nextState]
        postsynaptic['VA2'][nextState] = 2 + postsynaptic['VA2'][nextState]
        postsynaptic['VA3'][nextState] = 7 + postsynaptic['VA3'][nextState]
        postsynaptic['VA4'][nextState] = 5 + postsynaptic['VA4'][nextState]
        postsynaptic['VA5'][nextState] = 4 + postsynaptic['VA5'][nextState]
        postsynaptic['VA6'][nextState] = 5 + postsynaptic['VA6'][nextState]
        postsynaptic['VA7'][nextState] = 4 + postsynaptic['VA7'][nextState]
        postsynaptic['VA8'][nextState] = 16 + postsynaptic['VA8'][nextState]
        postsynaptic['VB9'][nextState] = 10 + postsynaptic['VB9'][nextState]
        postsynaptic['VD13'][nextState] = 2 + postsynaptic['VD13'][nextState]

def AVBL():
        postsynaptic['AQR'][nextState] = 1 + postsynaptic['AQR'][nextState]
        postsynaptic['AS10'][nextState] = 1 + postsynaptic['AS10'][nextState]
        postsynaptic['AS3'][nextState] = 1 + postsynaptic['AS3'][nextState]
        postsynaptic['AS4'][nextState] = 1 + postsynaptic['AS4'][nextState]
        postsynaptic['AS5'][nextState] = 1 + postsynaptic['AS5'][nextState]
        postsynaptic['AS6'][nextState] = 1 + postsynaptic['AS6'][nextState]
        postsynaptic['AS7'][nextState] = 2 + postsynaptic['AS7'][nextState]
        postsynaptic['AS9'][nextState] = 1 + postsynaptic['AS9'][nextState]
        postsynaptic['AVAL'][nextState] = 7 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 7 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBR'][nextState] = 4 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 2 + postsynaptic['AVER'][nextState]
        postsynaptic['AVL'][nextState] = 1 + postsynaptic['AVL'][nextState]
        postsynaptic['DB3'][nextState] = 1 + postsynaptic['DB3'][nextState]
        postsynaptic['DB4'][nextState] = 1 + postsynaptic['DB4'][nextState]
        postsynaptic['DB5'][nextState] = 1 + postsynaptic['DB5'][nextState]
        postsynaptic['DB6'][nextState] = 2 + postsynaptic['DB6'][nextState]
        postsynaptic['DB7'][nextState] = 2 + postsynaptic['DB7'][nextState]
        postsynaptic['DVA'][nextState] = 1 + postsynaptic['DVA'][nextState]
        postsynaptic['PVNR'][nextState] = 1 + postsynaptic['PVNR'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RID'][nextState] = 1 + postsynaptic['RID'][nextState]
        postsynaptic['SDQR'][nextState] = 1 + postsynaptic['SDQR'][nextState]
        postsynaptic['SIBVL'][nextState] = 1 + postsynaptic['SIBVL'][nextState]
        postsynaptic['VA10'][nextState] = 1 + postsynaptic['VA10'][nextState]
        postsynaptic['VA2'][nextState] = 1 + postsynaptic['VA2'][nextState]
        postsynaptic['VA7'][nextState] = 1 + postsynaptic['VA7'][nextState]
        postsynaptic['VB1'][nextState] = 1 + postsynaptic['VB1'][nextState]
        postsynaptic['VB10'][nextState] = 2 + postsynaptic['VB10'][nextState]
        postsynaptic['VB11'][nextState] = 2 + postsynaptic['VB11'][nextState]
        postsynaptic['VB2'][nextState] = 4 + postsynaptic['VB2'][nextState]
        postsynaptic['VB4'][nextState] = 1 + postsynaptic['VB4'][nextState]
        postsynaptic['VB5'][nextState] = 1 + postsynaptic['VB5'][nextState]
        postsynaptic['VB6'][nextState] = 1 + postsynaptic['VB6'][nextState]
        postsynaptic['VB7'][nextState] = 2 + postsynaptic['VB7'][nextState]
        postsynaptic['VB8'][nextState] = 7 + postsynaptic['VB8'][nextState]
        postsynaptic['VB9'][nextState] = 1 + postsynaptic['VB9'][nextState]
        postsynaptic['VC3'][nextState] = 1 + postsynaptic['VC3'][nextState]

def AVBR():
        postsynaptic['AS1'][nextState] = 1 + postsynaptic['AS1'][nextState]
        postsynaptic['AS10'][nextState] = 1 + postsynaptic['AS10'][nextState]
        postsynaptic['AS3'][nextState] = 1 + postsynaptic['AS3'][nextState]
        postsynaptic['AS4'][nextState] = 1 + postsynaptic['AS4'][nextState]
        postsynaptic['AS5'][nextState] = 1 + postsynaptic['AS5'][nextState]
        postsynaptic['AS6'][nextState] = 2 + postsynaptic['AS6'][nextState]
        postsynaptic['AS7'][nextState] = 3 + postsynaptic['AS7'][nextState]
        postsynaptic['AVAL'][nextState] = 6 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 7 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 4 + postsynaptic['AVBL'][nextState]
        postsynaptic['DA5'][nextState] = 1 + postsynaptic['DA5'][nextState]
        postsynaptic['DB1'][nextState] = 3 + postsynaptic['DB1'][nextState]
        postsynaptic['DB2'][nextState] = 1 + postsynaptic['DB2'][nextState]
        postsynaptic['DB3'][nextState] = 1 + postsynaptic['DB3'][nextState]
        postsynaptic['DB4'][nextState] = 1 + postsynaptic['DB4'][nextState]
        postsynaptic['DB5'][nextState] = 1 + postsynaptic['DB5'][nextState]
        postsynaptic['DB6'][nextState] = 1 + postsynaptic['DB6'][nextState]
        postsynaptic['DB7'][nextState] = 1 + postsynaptic['DB7'][nextState]
        postsynaptic['DD1'][nextState] = 1 + postsynaptic['DD1'][nextState]
        postsynaptic['DVA'][nextState] = 1 + postsynaptic['DVA'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['PVNL'][nextState] = 2 + postsynaptic['PVNL'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RID'][nextState] = 2 + postsynaptic['RID'][nextState]
        postsynaptic['SIBVL'][nextState] = 1 + postsynaptic['SIBVL'][nextState]
        postsynaptic['VA4'][nextState] = 1 + postsynaptic['VA4'][nextState]
        postsynaptic['VA8'][nextState] = 1 + postsynaptic['VA8'][nextState]
        postsynaptic['VA9'][nextState] = 2 + postsynaptic['VA9'][nextState]
        postsynaptic['VB10'][nextState] = 1 + postsynaptic['VB10'][nextState]
        postsynaptic['VB11'][nextState] = 1 + postsynaptic['VB11'][nextState]
        postsynaptic['VB2'][nextState] = 1 + postsynaptic['VB2'][nextState]
        postsynaptic['VB3'][nextState] = 1 + postsynaptic['VB3'][nextState]
        postsynaptic['VB4'][nextState] = 1 + postsynaptic['VB4'][nextState]
        postsynaptic['VB6'][nextState] = 2 + postsynaptic['VB6'][nextState]
        postsynaptic['VB7'][nextState] = 2 + postsynaptic['VB7'][nextState]
        postsynaptic['VB8'][nextState] = 3 + postsynaptic['VB8'][nextState]
        postsynaptic['VB9'][nextState] = 6 + postsynaptic['VB9'][nextState]
        postsynaptic['VD10'][nextState] = 1 + postsynaptic['VD10'][nextState]
        postsynaptic['VD3'][nextState] = 1 + postsynaptic['VD3'][nextState]

def AVDL():
        postsynaptic['ADAR'][nextState] = 2 + postsynaptic['ADAR'][nextState]
        postsynaptic['AS1'][nextState] = 1 + postsynaptic['AS1'][nextState]
        postsynaptic['AS10'][nextState] = 1 + postsynaptic['AS10'][nextState]
        postsynaptic['AS11'][nextState] = 2 + postsynaptic['AS11'][nextState]
        postsynaptic['AS4'][nextState] = 1 + postsynaptic['AS4'][nextState]
        postsynaptic['AS5'][nextState] = 1 + postsynaptic['AS5'][nextState]
        postsynaptic['AVAL'][nextState] = 13 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 19 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVM'][nextState] = 2 + postsynaptic['AVM'][nextState]
        postsynaptic['DA1'][nextState] = 1 + postsynaptic['DA1'][nextState]
        postsynaptic['DA2'][nextState] = 1 + postsynaptic['DA2'][nextState]
        postsynaptic['DA3'][nextState] = 4 + postsynaptic['DA3'][nextState]
        postsynaptic['DA4'][nextState] = 1 + postsynaptic['DA4'][nextState]
        postsynaptic['DA5'][nextState] = 1 + postsynaptic['DA5'][nextState]
        postsynaptic['DA8'][nextState] = 1 + postsynaptic['DA8'][nextState]
        postsynaptic['FLPL'][nextState] = 1 + postsynaptic['FLPL'][nextState]
        postsynaptic['FLPR'][nextState] = 1 + postsynaptic['FLPR'][nextState]
        postsynaptic['LUAL'][nextState] = 1 + postsynaptic['LUAL'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['SABD'][nextState] = 1 + postsynaptic['SABD'][nextState]
        postsynaptic['SABVL'][nextState] = 1 + postsynaptic['SABVL'][nextState]
        postsynaptic['SABVR'][nextState] = 1 + postsynaptic['SABVR'][nextState]
        postsynaptic['VA5'][nextState] = 1 + postsynaptic['VA5'][nextState]

def AVDR():
        postsynaptic['ADAL'][nextState] = 2 + postsynaptic['ADAL'][nextState]
        postsynaptic['ADLL'][nextState] = 1 + postsynaptic['ADLL'][nextState]
        postsynaptic['AS10'][nextState] = 1 + postsynaptic['AS10'][nextState]
        postsynaptic['AS5'][nextState] = 1 + postsynaptic['AS5'][nextState]
        postsynaptic['AVAL'][nextState] = 16 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 15 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVDL'][nextState] = 2 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVJL'][nextState] = 2 + postsynaptic['AVJL'][nextState]
        postsynaptic['DA1'][nextState] = 2 + postsynaptic['DA1'][nextState]
        postsynaptic['DA2'][nextState] = 1 + postsynaptic['DA2'][nextState]
        postsynaptic['DA3'][nextState] = 1 + postsynaptic['DA3'][nextState]
        postsynaptic['DA4'][nextState] = 1 + postsynaptic['DA4'][nextState]
        postsynaptic['DA5'][nextState] = 2 + postsynaptic['DA5'][nextState]
        postsynaptic['DA8'][nextState] = 1 + postsynaptic['DA8'][nextState]
        postsynaptic['DA9'][nextState] = 1 + postsynaptic['DA9'][nextState]
        postsynaptic['DB4'][nextState] = 1 + postsynaptic['DB4'][nextState]
        postsynaptic['DVC'][nextState] = 1 + postsynaptic['DVC'][nextState]
        postsynaptic['FLPR'][nextState] = 1 + postsynaptic['FLPR'][nextState]
        postsynaptic['LUAL'][nextState] = 2 + postsynaptic['LUAL'][nextState]
        postsynaptic['PQR'][nextState] = 1 + postsynaptic['PQR'][nextState]
        postsynaptic['SABD'][nextState] = 1 + postsynaptic['SABD'][nextState]
        postsynaptic['SABVL'][nextState] = 3 + postsynaptic['SABVL'][nextState]
        postsynaptic['SABVR'][nextState] = 1 + postsynaptic['SABVR'][nextState]
        postsynaptic['VA11'][nextState] = 1 + postsynaptic['VA11'][nextState]
        postsynaptic['VA2'][nextState] = 1 + postsynaptic['VA2'][nextState]
        postsynaptic['VA3'][nextState] = 2 + postsynaptic['VA3'][nextState]
        postsynaptic['VA6'][nextState] = 1 + postsynaptic['VA6'][nextState]

def AVEL():
        postsynaptic['AS1'][nextState] = 1 + postsynaptic['AS1'][nextState]
        postsynaptic['AVAL'][nextState] = 12 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 7 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['DA1'][nextState] = 5 + postsynaptic['DA1'][nextState]
        postsynaptic['DA2'][nextState] = 1 + postsynaptic['DA2'][nextState]
        postsynaptic['DA3'][nextState] = 3 + postsynaptic['DA3'][nextState]
        postsynaptic['DA4'][nextState] = 1 + postsynaptic['DA4'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['RIML'][nextState] = 2 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 3 + postsynaptic['RIMR'][nextState]
        postsynaptic['RMDVR'][nextState] = 1 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]
        postsynaptic['SABD'][nextState] = 6 + postsynaptic['SABD'][nextState]
        postsynaptic['SABVL'][nextState] = 7 + postsynaptic['SABVL'][nextState]
        postsynaptic['SABVR'][nextState] = 3 + postsynaptic['SABVR'][nextState]
        postsynaptic['VA1'][nextState] = 5 + postsynaptic['VA1'][nextState]
        postsynaptic['VA3'][nextState] = 3 + postsynaptic['VA3'][nextState]
        postsynaptic['VD2'][nextState] = 1 + postsynaptic['VD2'][nextState]
        postsynaptic['VD3'][nextState] = 1 + postsynaptic['VD3'][nextState]

def AVER():
        postsynaptic['AS1'][nextState] = 3 + postsynaptic['AS1'][nextState]
        postsynaptic['AS2'][nextState] = 2 + postsynaptic['AS2'][nextState]
        postsynaptic['AS3'][nextState] = 1 + postsynaptic['AS3'][nextState]
        postsynaptic['AVAL'][nextState] = 7 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 16 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['DA1'][nextState] = 5 + postsynaptic['DA1'][nextState]
        postsynaptic['DA2'][nextState] = 3 + postsynaptic['DA2'][nextState]
        postsynaptic['DA3'][nextState] = 1 + postsynaptic['DA3'][nextState]
        postsynaptic['DB3'][nextState] = 1 + postsynaptic['DB3'][nextState]
        postsynaptic['RIML'][nextState] = 3 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 2 + postsynaptic['RIMR'][nextState]
        postsynaptic['RMDVL'][nextState] = 1 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMDVR'][nextState] = 1 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]
        postsynaptic['SABD'][nextState] = 2 + postsynaptic['SABD'][nextState]
        postsynaptic['SABVL'][nextState] = 3 + postsynaptic['SABVL'][nextState]
        postsynaptic['SABVR'][nextState] = 3 + postsynaptic['SABVR'][nextState]
        postsynaptic['VA1'][nextState] = 1 + postsynaptic['VA1'][nextState]
        postsynaptic['VA2'][nextState] = 1 + postsynaptic['VA2'][nextState]
        postsynaptic['VA3'][nextState] = 2 + postsynaptic['VA3'][nextState]
        postsynaptic['VA4'][nextState] = 1 + postsynaptic['VA4'][nextState]
        postsynaptic['VA5'][nextState] = 1 + postsynaptic['VA5'][nextState]

def AVFL():
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVFR'][nextState] = 30 + postsynaptic['AVFR'][nextState]
        postsynaptic['AVG'][nextState] = 1 + postsynaptic['AVG'][nextState]
        postsynaptic['AVHL'][nextState] = 4 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVHR'][nextState] = 7 + postsynaptic['AVHR'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVJR'][nextState] = 1 + postsynaptic['AVJR'][nextState]
        postsynaptic['AVL'][nextState] = 1 + postsynaptic['AVL'][nextState]
        postsynaptic['HSNL'][nextState] = 1 + postsynaptic['HSNL'][nextState]
        postsynaptic['MVL11'][nextState] = 1 + postsynaptic['MVL11'][nextState]
        postsynaptic['MVL12'][nextState] = 1 + postsynaptic['MVL12'][nextState]
        postsynaptic['PDER'][nextState] = 1 + postsynaptic['PDER'][nextState]
        postsynaptic['PVNL'][nextState] = 2 + postsynaptic['PVNL'][nextState]
        postsynaptic['PVQL'][nextState] = 1 + postsynaptic['PVQL'][nextState]
        postsynaptic['PVQR'][nextState] = 2 + postsynaptic['PVQR'][nextState]
        postsynaptic['VB1'][nextState] = 1 + postsynaptic['VB1'][nextState]

def AVFR():
        postsynaptic['ASJL'][nextState] = 1 + postsynaptic['ASJL'][nextState]
        postsynaptic['ASKL'][nextState] = 1 + postsynaptic['ASKL'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 5 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVFL'][nextState] = 24 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVHL'][nextState] = 4 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVHR'][nextState] = 2 + postsynaptic['AVHR'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVJR'][nextState] = 1 + postsynaptic['AVJR'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['MVL14'][nextState] = 2 + postsynaptic['MVL14'][nextState]
        postsynaptic['MVR14'][nextState] = 2 + postsynaptic['MVR14'][nextState]
        postsynaptic['PVQL'][nextState] = 1 + postsynaptic['PVQL'][nextState]
        postsynaptic['VC4'][nextState] = 1 + postsynaptic['VC4'][nextState]
        postsynaptic['VD11'][nextState] = 1 + postsynaptic['VD11'][nextState]

def AVG():
        postsynaptic['AVAR'][nextState] = 3 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['AVFL'][nextState] = 1 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVL'][nextState] = 1 + postsynaptic['AVL'][nextState]
        postsynaptic['DA8'][nextState] = 1 + postsynaptic['DA8'][nextState]
        postsynaptic['PHAL'][nextState] = 2 + postsynaptic['PHAL'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVNR'][nextState] = 1 + postsynaptic['PVNR'][nextState]
        postsynaptic['PVPR'][nextState] = 1 + postsynaptic['PVPR'][nextState]
        postsynaptic['PVQR'][nextState] = 1 + postsynaptic['PVQR'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['RIFL'][nextState] = 1 + postsynaptic['RIFL'][nextState]
        postsynaptic['RIFR'][nextState] = 1 + postsynaptic['RIFR'][nextState]
        postsynaptic['VA11'][nextState] = 1 + postsynaptic['VA11'][nextState]

def AVHL():
        postsynaptic['ADFR'][nextState] = 3 + postsynaptic['ADFR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVFL'][nextState] = 1 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVFL'][nextState] = 2 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVFR'][nextState] = 5 + postsynaptic['AVFR'][nextState]
        postsynaptic['AVHR'][nextState] = 2 + postsynaptic['AVHR'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AWBR'][nextState] = 1 + postsynaptic['AWBR'][nextState]
        postsynaptic['PHBR'][nextState] = 1 + postsynaptic['PHBR'][nextState]
        postsynaptic['PVPR'][nextState] = 2 + postsynaptic['PVPR'][nextState]
        postsynaptic['PVQL'][nextState] = 1 + postsynaptic['PVQL'][nextState]
        postsynaptic['PVQR'][nextState] = 2 + postsynaptic['PVQR'][nextState]
        postsynaptic['RIMR'][nextState] = 1 + postsynaptic['RIMR'][nextState]
        postsynaptic['RIR'][nextState] = 3 + postsynaptic['RIR'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]
        postsynaptic['SMBVR'][nextState] = 1 + postsynaptic['SMBVR'][nextState]
        postsynaptic['VD1'][nextState] = 1 + postsynaptic['VD1'][nextState]

def AVHR():
        postsynaptic['ADLL'][nextState] = 1 + postsynaptic['ADLL'][nextState]
        postsynaptic['ADLR'][nextState] = 2 + postsynaptic['ADLR'][nextState]
        postsynaptic['AQR'][nextState] = 2 + postsynaptic['AQR'][nextState]
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVFL'][nextState] = 1 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVFR'][nextState] = 2 + postsynaptic['AVFR'][nextState]
        postsynaptic['AVHL'][nextState] = 2 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVJR'][nextState] = 4 + postsynaptic['AVJR'][nextState]
        postsynaptic['PVNL'][nextState] = 1 + postsynaptic['PVNL'][nextState]
        postsynaptic['PVPL'][nextState] = 3 + postsynaptic['PVPL'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIR'][nextState] = 4 + postsynaptic['RIR'][nextState]
        postsynaptic['SMBDL'][nextState] = 1 + postsynaptic['SMBDL'][nextState]
        postsynaptic['SMBVL'][nextState] = 1 + postsynaptic['SMBVL'][nextState]

def AVJL():
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 4 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVFR'][nextState] = 1 + postsynaptic['AVFR'][nextState]
        postsynaptic['AVHL'][nextState] = 2 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVJR'][nextState] = 4 + postsynaptic['AVJR'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['PLMR'][nextState] = 2 + postsynaptic['PLMR'][nextState]
        postsynaptic['PVCL'][nextState] = 2 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 5 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVNR'][nextState] = 1 + postsynaptic['PVNR'][nextState]
        postsynaptic['RIFR'][nextState] = 1 + postsynaptic['RIFR'][nextState]
        postsynaptic['RIS'][nextState] = 2 + postsynaptic['RIS'][nextState]

def AVJR():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 3 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 3 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVER'][nextState] = 3 + postsynaptic['AVER'][nextState]
        postsynaptic['AVJL'][nextState] = 5 + postsynaptic['AVJL'][nextState]
        postsynaptic['PVCL'][nextState] = 3 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 4 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVQR'][nextState] = 1 + postsynaptic['PVQR'][nextState]
        postsynaptic['SABVL'][nextState] = 1 + postsynaptic['SABVL'][nextState]

def AVKL():
        postsynaptic['ADER'][nextState] = 1 + postsynaptic['ADER'][nextState]
        postsynaptic['AQR'][nextState] = 2 + postsynaptic['AQR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVEL'][nextState] = 2 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['AVKR'][nextState] = 2 + postsynaptic['AVKR'][nextState]
        postsynaptic['AVM'][nextState] = 1 + postsynaptic['AVM'][nextState]
        postsynaptic['DVA'][nextState] = 1 + postsynaptic['DVA'][nextState]
        postsynaptic['PDEL'][nextState] = 3 + postsynaptic['PDEL'][nextState]
        postsynaptic['PDER'][nextState] = 1 + postsynaptic['PDER'][nextState]
        postsynaptic['PVM'][nextState] = 1 + postsynaptic['PVM'][nextState]
        postsynaptic['PVPL'][nextState] = 1 + postsynaptic['PVPL'][nextState]
        postsynaptic['PVPR'][nextState] = 1 + postsynaptic['PVPR'][nextState]
        postsynaptic['PVT'][nextState] = 2 + postsynaptic['PVT'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIML'][nextState] = 2 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 1 + postsynaptic['RIMR'][nextState]
        postsynaptic['RMFR'][nextState] = 1 + postsynaptic['RMFR'][nextState]
        postsynaptic['SAADR'][nextState] = 1 + postsynaptic['SAADR'][nextState]
        postsynaptic['SIAVR'][nextState] = 1 + postsynaptic['SIAVR'][nextState]
        postsynaptic['SMBDL'][nextState] = 1 + postsynaptic['SMBDL'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]
        postsynaptic['SMBVR'][nextState] = 1 + postsynaptic['SMBVR'][nextState]
        postsynaptic['SMDDR'][nextState] = 1 + postsynaptic['SMDDR'][nextState]
        postsynaptic['VB1'][nextState] = 4 + postsynaptic['VB1'][nextState]
        postsynaptic['VB10'][nextState] = 1 + postsynaptic['VB10'][nextState]

def AVKR():
        postsynaptic['ADEL'][nextState] = 1 + postsynaptic['ADEL'][nextState]
        postsynaptic['AQR'][nextState] = 1 + postsynaptic['AQR'][nextState]
        postsynaptic['AVKL'][nextState] = 2 + postsynaptic['AVKL'][nextState]
        postsynaptic['BDUL'][nextState] = 1 + postsynaptic['BDUL'][nextState]
        postsynaptic['MVL10'][nextState] = 1 + postsynaptic['MVL10'][nextState]
        postsynaptic['PVPL'][nextState] = 6 + postsynaptic['PVPL'][nextState]
        postsynaptic['PVQL'][nextState] = 1 + postsynaptic['PVQL'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIML'][nextState] = 2 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 2 + postsynaptic['RIMR'][nextState]
        postsynaptic['RMDR'][nextState] = 1 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMFL'][nextState] = 1 + postsynaptic['RMFL'][nextState]
        postsynaptic['SAADL'][nextState] = 1 + postsynaptic['SAADL'][nextState]
        postsynaptic['SMBDL'][nextState] = 2 + postsynaptic['SMBDL'][nextState]
        postsynaptic['SMBDR'][nextState] = 2 + postsynaptic['SMBDR'][nextState]
        postsynaptic['SMBVR'][nextState] = 1 + postsynaptic['SMBVR'][nextState]
        postsynaptic['SMDDL'][nextState] = 1 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 2 + postsynaptic['SMDDR'][nextState]

def AVL():
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVFR'][nextState] = 1 + postsynaptic['AVFR'][nextState]
        postsynaptic['DA2'][nextState] = 1 + postsynaptic['DA2'][nextState]
        postsynaptic['DD1'][nextState] = 1 + postsynaptic['DD1'][nextState]
        postsynaptic['DD6'][nextState] = 2 + postsynaptic['DD6'][nextState]
        postsynaptic['DVB'][nextState] = 1 + postsynaptic['DVB'][nextState]
        postsynaptic['DVC'][nextState] = 9 + postsynaptic['DVC'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['MVL10'][nextState] = -5 + postsynaptic['MVL10'][nextState]
        postsynaptic['MVR10'][nextState] = -5 + postsynaptic['MVR10'][nextState]
        postsynaptic['PVM'][nextState] = 1 + postsynaptic['PVM'][nextState]
        postsynaptic['PVPR'][nextState] = 1 + postsynaptic['PVPR'][nextState]
        postsynaptic['PVWL'][nextState] = 1 + postsynaptic['PVWL'][nextState]
        postsynaptic['SABD'][nextState] = 5 + postsynaptic['SABD'][nextState]
        postsynaptic['SABVL'][nextState] = 4 + postsynaptic['SABVL'][nextState]
        postsynaptic['SABVR'][nextState] = 3 + postsynaptic['SABVR'][nextState]
        postsynaptic['VD12'][nextState] = 4 + postsynaptic['VD12'][nextState]

def AVM():
        postsynaptic['ADER'][nextState] = 1 + postsynaptic['ADER'][nextState]
        postsynaptic['ALML'][nextState] = 1 + postsynaptic['ALML'][nextState]
        postsynaptic['ALMR'][nextState] = 1 + postsynaptic['ALMR'][nextState]
        postsynaptic['AVBL'][nextState] = 6 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 6 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 2 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVJR'][nextState] = 1 + postsynaptic['AVJR'][nextState]
        postsynaptic['BDUL'][nextState] = 3 + postsynaptic['BDUL'][nextState]
        postsynaptic['BDUR'][nextState] = 2 + postsynaptic['BDUR'][nextState]
        postsynaptic['DA1'][nextState] = 1 + postsynaptic['DA1'][nextState]
        postsynaptic['PVCL'][nextState] = 4 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 5 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVNL'][nextState] = 1 + postsynaptic['PVNL'][nextState]
        postsynaptic['PVR'][nextState] = 3 + postsynaptic['PVR'][nextState]
        postsynaptic['RID'][nextState] = 1 + postsynaptic['RID'][nextState]
        postsynaptic['SIBVL'][nextState] = 1 + postsynaptic['SIBVL'][nextState]
        postsynaptic['VA1'][nextState] = 2 + postsynaptic['VA1'][nextState]

def AWAL():
        postsynaptic['ADAL'][nextState] = 1 + postsynaptic['ADAL'][nextState]
        postsynaptic['AFDL'][nextState] = 5 + postsynaptic['AFDL'][nextState]
        postsynaptic['AIAL'][nextState] = 1 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIYL'][nextState] = 1 + postsynaptic['AIYL'][nextState]
        postsynaptic['AIZL'][nextState] = 10 + postsynaptic['AIZL'][nextState]
        postsynaptic['ASEL'][nextState] = 4 + postsynaptic['ASEL'][nextState]
        postsynaptic['ASGL'][nextState] = 1 + postsynaptic['ASGL'][nextState]
        postsynaptic['AWAR'][nextState] = 1 + postsynaptic['AWAR'][nextState]
        postsynaptic['AWBL'][nextState] = 1 + postsynaptic['AWBL'][nextState]

def AWAR():
        postsynaptic['ADFR'][nextState] = 3 + postsynaptic['ADFR'][nextState]
        postsynaptic['AFDR'][nextState] = 7 + postsynaptic['AFDR'][nextState]
        postsynaptic['AIAR'][nextState] = 1 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIYR'][nextState] = 2 + postsynaptic['AIYR'][nextState]
        postsynaptic['AIZR'][nextState] = 7 + postsynaptic['AIZR'][nextState]
        postsynaptic['AIZR'][nextState] = 1 + postsynaptic['AIZR'][nextState]
        postsynaptic['ASEL'][nextState] = 1 + postsynaptic['ASEL'][nextState]
        postsynaptic['ASER'][nextState] = 2 + postsynaptic['ASER'][nextState]
        postsynaptic['AUAR'][nextState] = 1 + postsynaptic['AUAR'][nextState]
        postsynaptic['AWAL'][nextState] = 1 + postsynaptic['AWAL'][nextState]
        postsynaptic['AWBR'][nextState] = 1 + postsynaptic['AWBR'][nextState]
        postsynaptic['RIFR'][nextState] = 2 + postsynaptic['RIFR'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIR'][nextState] = 2 + postsynaptic['RIR'][nextState]

def AWBL():
        postsynaptic['ADFL'][nextState] = 9 + postsynaptic['ADFL'][nextState]
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIZL'][nextState] = 9 + postsynaptic['AIZL'][nextState]
        postsynaptic['AUAL'][nextState] = 1 + postsynaptic['AUAL'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AWBR'][nextState] = 1 + postsynaptic['AWBR'][nextState]
        postsynaptic['RIAL'][nextState] = 3 + postsynaptic['RIAL'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]
        postsynaptic['SMBDL'][nextState] = 1 + postsynaptic['SMBDL'][nextState]

def AWBR():
        postsynaptic['ADFR'][nextState] = 4 + postsynaptic['ADFR'][nextState]
        postsynaptic['AIZR'][nextState] = 4 + postsynaptic['AIZR'][nextState]
        postsynaptic['ASGR'][nextState] = 1 + postsynaptic['ASGR'][nextState]
        postsynaptic['ASHR'][nextState] = 2 + postsynaptic['ASHR'][nextState]
        postsynaptic['AUAR'][nextState] = 1 + postsynaptic['AUAR'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['AWBL'][nextState] = 1 + postsynaptic['AWBL'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RIR'][nextState] = 2 + postsynaptic['RIR'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]
        postsynaptic['SMBVR'][nextState] = 1 + postsynaptic['SMBVR'][nextState]

def AWCL():
        postsynaptic['AIAL'][nextState] = 2 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIAR'][nextState] = 4 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIYL'][nextState] = 10 + postsynaptic['AIYL'][nextState]
        postsynaptic['ASEL'][nextState] = 1 + postsynaptic['ASEL'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AWCR'][nextState] = 1 + postsynaptic['AWCR'][nextState]
        postsynaptic['RIAL'][nextState] = 3 + postsynaptic['RIAL'][nextState]

def AWCR():
        postsynaptic['AIAR'][nextState] = 1 + postsynaptic['AIAR'][nextState]
        postsynaptic['AIBR'][nextState] = 4 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIYL'][nextState] = 4 + postsynaptic['AIYL'][nextState]
        postsynaptic['AIYR'][nextState] = 9 + postsynaptic['AIYR'][nextState]
        postsynaptic['ASEL'][nextState] = 1 + postsynaptic['ASEL'][nextState]
        postsynaptic['ASGR'][nextState] = 1 + postsynaptic['ASGR'][nextState]
        postsynaptic['AWCL'][nextState] = 5 + postsynaptic['AWCL'][nextState]

def BAGL():
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 4 + postsynaptic['AVER'][nextState]
        postsynaptic['BAGR'][nextState] = 2 + postsynaptic['BAGR'][nextState]
        postsynaptic['RIAR'][nextState] = 5 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 7 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIGR'][nextState] = 4 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIR'][nextState] = 1 + postsynaptic['RIR'][nextState]

def BAGR():
        postsynaptic['AIYL'][nextState] = 1 + postsynaptic['AIYL'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVEL'][nextState] = 2 + postsynaptic['AVEL'][nextState]
        postsynaptic['BAGL'][nextState] = 1 + postsynaptic['BAGL'][nextState]
        postsynaptic['RIAL'][nextState] = 5 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIBL'][nextState] = 4 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIGL'][nextState] = 5 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIR'][nextState] = 1 + postsynaptic['RIR'][nextState]

def BDUL():
        postsynaptic['ADEL'][nextState] = 3 + postsynaptic['ADEL'][nextState]
        postsynaptic['AVHL'][nextState] = 1 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVJR'][nextState] = 1 + postsynaptic['AVJR'][nextState]
        postsynaptic['HSNL'][nextState] = 1 + postsynaptic['HSNL'][nextState]
        postsynaptic['PVNL'][nextState] = 2 + postsynaptic['PVNL'][nextState]
        postsynaptic['PVNR'][nextState] = 2 + postsynaptic['PVNR'][nextState]
        postsynaptic['SAADL'][nextState] = 1 + postsynaptic['SAADL'][nextState]
        postsynaptic['URADL'][nextState] = 1 + postsynaptic['URADL'][nextState]

def BDUR():
        postsynaptic['ADER'][nextState] = 1 + postsynaptic['ADER'][nextState]
        postsynaptic['ALMR'][nextState] = 1 + postsynaptic['ALMR'][nextState]
        postsynaptic['AVAL'][nextState] = 3 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVHL'][nextState] = 1 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVJL'][nextState] = 2 + postsynaptic['AVJL'][nextState]
        postsynaptic['HSNR'][nextState] = 4 + postsynaptic['HSNR'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVNL'][nextState] = 2 + postsynaptic['PVNL'][nextState]
        postsynaptic['PVNR'][nextState] = 1 + postsynaptic['PVNR'][nextState]
        postsynaptic['SDQL'][nextState] = 1 + postsynaptic['SDQL'][nextState]
        postsynaptic['URADR'][nextState] = 1 + postsynaptic['URADR'][nextState]

def CEPDL():
        postsynaptic['AVER'][nextState] = 5 + postsynaptic['AVER'][nextState]
        postsynaptic['IL1DL'][nextState] = 4 + postsynaptic['IL1DL'][nextState]
        postsynaptic['OLLL'][nextState] = 2 + postsynaptic['OLLL'][nextState]
        postsynaptic['OLQDL'][nextState] = 6 + postsynaptic['OLQDL'][nextState]
        postsynaptic['OLQDL'][nextState] = 1 + postsynaptic['OLQDL'][nextState]
        postsynaptic['RIBL'][nextState] = 2 + postsynaptic['RIBL'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RICR'][nextState] = 2 + postsynaptic['RICR'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['RIPL'][nextState] = 2 + postsynaptic['RIPL'][nextState]
        postsynaptic['RIS'][nextState] = 1 + postsynaptic['RIS'][nextState]
        postsynaptic['RMDVL'][nextState] = 3 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMGL'][nextState] = 4 + postsynaptic['RMGL'][nextState]
        postsynaptic['RMHR'][nextState] = 4 + postsynaptic['RMHR'][nextState]
        postsynaptic['SIADR'][nextState] = 1 + postsynaptic['SIADR'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]
        postsynaptic['URADL'][nextState] = 2 + postsynaptic['URADL'][nextState]
        postsynaptic['URBL'][nextState] = 4 + postsynaptic['URBL'][nextState]
        postsynaptic['URYDL'][nextState] = 2 + postsynaptic['URYDL'][nextState]

def CEPDR():
        postsynaptic['AVEL'][nextState] = 6 + postsynaptic['AVEL'][nextState]
        postsynaptic['BDUR'][nextState] = 1 + postsynaptic['BDUR'][nextState]
        postsynaptic['IL1DR'][nextState] = 5 + postsynaptic['IL1DR'][nextState]
        postsynaptic['IL1R'][nextState] = 1 + postsynaptic['IL1R'][nextState]
        postsynaptic['OLLR'][nextState] = 8 + postsynaptic['OLLR'][nextState]
        postsynaptic['OLQDR'][nextState] = 5 + postsynaptic['OLQDR'][nextState]
        postsynaptic['OLQDR'][nextState] = 2 + postsynaptic['OLQDR'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RICL'][nextState] = 4 + postsynaptic['RICL'][nextState]
        postsynaptic['RICR'][nextState] = 3 + postsynaptic['RICR'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['RIS'][nextState] = 1 + postsynaptic['RIS'][nextState]
        postsynaptic['RMDDL'][nextState] = 1 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDVR'][nextState] = 2 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]
        postsynaptic['RMHL'][nextState] = 4 + postsynaptic['RMHL'][nextState]
        postsynaptic['RMHR'][nextState] = 1 + postsynaptic['RMHR'][nextState]
        postsynaptic['SIADL'][nextState] = 1 + postsynaptic['SIADL'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]
        postsynaptic['URADR'][nextState] = 1 + postsynaptic['URADR'][nextState]
        postsynaptic['URBR'][nextState] = 2 + postsynaptic['URBR'][nextState]
        postsynaptic['URYDR'][nextState] = 1 + postsynaptic['URYDR'][nextState]

def CEPVL():
        postsynaptic['ADLL'][nextState] = 1 + postsynaptic['ADLL'][nextState]
        postsynaptic['AVER'][nextState] = 3 + postsynaptic['AVER'][nextState]
        postsynaptic['IL1VL'][nextState] = 2 + postsynaptic['IL1VL'][nextState]
        postsynaptic['MVL03'][nextState] = 1 + postsynaptic['MVL03'][nextState]
        postsynaptic['OLLL'][nextState] = 4 + postsynaptic['OLLL'][nextState]
        postsynaptic['OLQVL'][nextState] = 6 + postsynaptic['OLQVL'][nextState]
        postsynaptic['OLQVL'][nextState] = 1 + postsynaptic['OLQVL'][nextState]
        postsynaptic['RICL'][nextState] = 7 + postsynaptic['RICL'][nextState]
        postsynaptic['RICR'][nextState] = 4 + postsynaptic['RICR'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['RIPL'][nextState] = 1 + postsynaptic['RIPL'][nextState]
        postsynaptic['RMDDL'][nextState] = 4 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMHL'][nextState] = 1 + postsynaptic['RMHL'][nextState]
        postsynaptic['SIAVL'][nextState] = 1 + postsynaptic['SIAVL'][nextState]
        postsynaptic['URAVL'][nextState] = 2 + postsynaptic['URAVL'][nextState]

def CEPVR():
        postsynaptic['ASGR'][nextState] = 1 + postsynaptic['ASGR'][nextState]
        postsynaptic['AVEL'][nextState] = 5 + postsynaptic['AVEL'][nextState]
        postsynaptic['IL1VR'][nextState] = 1 + postsynaptic['IL1VR'][nextState]
        postsynaptic['IL2VR'][nextState] = 2 + postsynaptic['IL2VR'][nextState]
        postsynaptic['MVR04'][nextState] = 1 + postsynaptic['MVR04'][nextState]
        postsynaptic['OLLR'][nextState] = 7 + postsynaptic['OLLR'][nextState]
        postsynaptic['OLQVR'][nextState] = 3 + postsynaptic['OLQVR'][nextState]
        postsynaptic['OLQVR'][nextState] = 1 + postsynaptic['OLQVR'][nextState]
        postsynaptic['RICL'][nextState] = 2 + postsynaptic['RICL'][nextState]
        postsynaptic['RICR'][nextState] = 2 + postsynaptic['RICR'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['RIPR'][nextState] = 1 + postsynaptic['RIPR'][nextState]
        postsynaptic['RIVL'][nextState] = 1 + postsynaptic['RIVL'][nextState]
        postsynaptic['RMDDR'][nextState] = 2 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMHR'][nextState] = 2 + postsynaptic['RMHR'][nextState]
        postsynaptic['SIAVR'][nextState] = 2 + postsynaptic['SIAVR'][nextState]
        postsynaptic['URAVR'][nextState] = 1 + postsynaptic['URAVR'][nextState]

def DA1():
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 6 + postsynaptic['AVAR'][nextState]
        postsynaptic['DA4'][nextState] = 1 + postsynaptic['DA4'][nextState]
        postsynaptic['DD1'][nextState] = 4 + postsynaptic['DD1'][nextState]
        postsynaptic['MDL08'][nextState] = 8 + postsynaptic['MDL08'][nextState]
        postsynaptic['MDR08'][nextState] = 8 + postsynaptic['MDR08'][nextState]
        postsynaptic['SABVL'][nextState] = 2 + postsynaptic['SABVL'][nextState]
        postsynaptic['SABVR'][nextState] = 3 + postsynaptic['SABVR'][nextState]
        postsynaptic['VD1'][nextState] = 17 + postsynaptic['VD1'][nextState]
        postsynaptic['VD2'][nextState] = 1 + postsynaptic['VD2'][nextState]

def DA2():
        postsynaptic['AS2'][nextState] = 2 + postsynaptic['AS2'][nextState]
        postsynaptic['AS3'][nextState] = 1 + postsynaptic['AS3'][nextState]
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['DD1'][nextState] = 1 + postsynaptic['DD1'][nextState]
        postsynaptic['MDL07'][nextState] = 2 + postsynaptic['MDL07'][nextState]
        postsynaptic['MDL08'][nextState] = 1 + postsynaptic['MDL08'][nextState]
        postsynaptic['MDL09'][nextState] = 2 + postsynaptic['MDL09'][nextState]
        postsynaptic['MDL10'][nextState] = 2 + postsynaptic['MDL10'][nextState]
        postsynaptic['MDR07'][nextState] = 2 + postsynaptic['MDR07'][nextState]
        postsynaptic['MDR08'][nextState] = 2 + postsynaptic['MDR08'][nextState]
        postsynaptic['MDR09'][nextState] = 2 + postsynaptic['MDR09'][nextState]
        postsynaptic['MDR10'][nextState] = 2 + postsynaptic['MDR10'][nextState]
        postsynaptic['SABVL'][nextState] = 1 + postsynaptic['SABVL'][nextState]
        postsynaptic['VA1'][nextState] = 2 + postsynaptic['VA1'][nextState]
        postsynaptic['VD1'][nextState] = 2 + postsynaptic['VD1'][nextState]
        postsynaptic['VD2'][nextState] = 11 + postsynaptic['VD2'][nextState]
        postsynaptic['VD3'][nextState] = 5 + postsynaptic['VD3'][nextState]

def DA3():
        postsynaptic['AS4'][nextState] = 2 + postsynaptic['AS4'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['DA4'][nextState] = 2 + postsynaptic['DA4'][nextState]
        postsynaptic['DB3'][nextState] = 1 + postsynaptic['DB3'][nextState]
        postsynaptic['DD2'][nextState] = 1 + postsynaptic['DD2'][nextState]
        postsynaptic['MDL09'][nextState] = 5 + postsynaptic['MDL09'][nextState]
        postsynaptic['MDL10'][nextState] = 5 + postsynaptic['MDL10'][nextState]
        postsynaptic['MDL12'][nextState] = 5 + postsynaptic['MDL12'][nextState]
        postsynaptic['MDR09'][nextState] = 5 + postsynaptic['MDR09'][nextState]
        postsynaptic['MDR10'][nextState] = 5 + postsynaptic['MDR10'][nextState]
        postsynaptic['MDR12'][nextState] = 5 + postsynaptic['MDR12'][nextState]
        postsynaptic['VD3'][nextState] = 25 + postsynaptic['VD3'][nextState]
        postsynaptic['VD4'][nextState] = 6 + postsynaptic['VD4'][nextState]

def DA4():
        postsynaptic['AVAL'][nextState] = 3 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['DA1'][nextState] = 1 + postsynaptic['DA1'][nextState]
        postsynaptic['DA3'][nextState] = 1 + postsynaptic['DA3'][nextState]
        postsynaptic['DB3'][nextState] = 2 + postsynaptic['DB3'][nextState]
        postsynaptic['DD2'][nextState] = 1 + postsynaptic['DD2'][nextState]
        postsynaptic['MDL11'][nextState] = 4 + postsynaptic['MDL11'][nextState]
        postsynaptic['MDL12'][nextState] = 4 + postsynaptic['MDL12'][nextState]
        postsynaptic['MDL14'][nextState] = 5 + postsynaptic['MDL14'][nextState]
        postsynaptic['MDR11'][nextState] = 4 + postsynaptic['MDR11'][nextState]
        postsynaptic['MDR12'][nextState] = 4 + postsynaptic['MDR12'][nextState]
        postsynaptic['MDR14'][nextState] = 5 + postsynaptic['MDR14'][nextState]
        postsynaptic['VB6'][nextState] = 1 + postsynaptic['VB6'][nextState]
        postsynaptic['VD4'][nextState] = 12 + postsynaptic['VD4'][nextState]
        postsynaptic['VD5'][nextState] = 15 + postsynaptic['VD5'][nextState]

def DA5():
        postsynaptic['AS6'][nextState] = 2 + postsynaptic['AS6'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 5 + postsynaptic['AVAR'][nextState]
        postsynaptic['DB4'][nextState] = 1 + postsynaptic['DB4'][nextState]
        postsynaptic['MDL13'][nextState] = 5 + postsynaptic['MDL13'][nextState]
        postsynaptic['MDL14'][nextState] = 4 + postsynaptic['MDL14'][nextState]
        postsynaptic['MDR13'][nextState] = 5 + postsynaptic['MDR13'][nextState]
        postsynaptic['MDR14'][nextState] = 4 + postsynaptic['MDR14'][nextState]
        postsynaptic['VA4'][nextState] = 1 + postsynaptic['VA4'][nextState]
        postsynaptic['VA5'][nextState] = 2 + postsynaptic['VA5'][nextState]
        postsynaptic['VD5'][nextState] = 1 + postsynaptic['VD5'][nextState]
        postsynaptic['VD6'][nextState] = 16 + postsynaptic['VD6'][nextState]

def DA6():
        postsynaptic['AVAL'][nextState] = 10 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['MDL11'][nextState] = 6 + postsynaptic['MDL11'][nextState]
        postsynaptic['MDL12'][nextState] = 4 + postsynaptic['MDL12'][nextState]
        postsynaptic['MDL13'][nextState] = 4 + postsynaptic['MDL13'][nextState]
        postsynaptic['MDL14'][nextState] = 4 + postsynaptic['MDL14'][nextState]
        postsynaptic['MDL16'][nextState] = 4 + postsynaptic['MDL16'][nextState]
        postsynaptic['MDR11'][nextState] = 4 + postsynaptic['MDR11'][nextState]
        postsynaptic['MDR12'][nextState] = 4 + postsynaptic['MDR12'][nextState]
        postsynaptic['MDR13'][nextState] = 4 + postsynaptic['MDR13'][nextState]
        postsynaptic['MDR14'][nextState] = 4 + postsynaptic['MDR14'][nextState]
        postsynaptic['MDR16'][nextState] = 4 + postsynaptic['MDR16'][nextState]
        postsynaptic['VD4'][nextState] = 4 + postsynaptic['VD4'][nextState]
        postsynaptic['VD5'][nextState] = 3 + postsynaptic['VD5'][nextState]
        postsynaptic['VD6'][nextState] = 3 + postsynaptic['VD6'][nextState]

def DA7():
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['MDL15'][nextState] = 4 + postsynaptic['MDL15'][nextState]
        postsynaptic['MDL17'][nextState] = 4 + postsynaptic['MDL17'][nextState]
        postsynaptic['MDL18'][nextState] = 4 + postsynaptic['MDL18'][nextState]
        postsynaptic['MDR15'][nextState] = 4 + postsynaptic['MDR15'][nextState]
        postsynaptic['MDR17'][nextState] = 4 + postsynaptic['MDR17'][nextState]
        postsynaptic['MDR18'][nextState] = 4 + postsynaptic['MDR18'][nextState]

def DA8():
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['DA9'][nextState] = 1 + postsynaptic['DA9'][nextState]
        postsynaptic['MDL17'][nextState] = 4 + postsynaptic['MDL17'][nextState]
        postsynaptic['MDL19'][nextState] = 4 + postsynaptic['MDL19'][nextState]
        postsynaptic['MDL20'][nextState] = 4 + postsynaptic['MDL20'][nextState]
        postsynaptic['MDR17'][nextState] = 4 + postsynaptic['MDR17'][nextState]
        postsynaptic['MDR19'][nextState] = 4 + postsynaptic['MDR19'][nextState]
        postsynaptic['MDR20'][nextState] = 4 + postsynaptic['MDR20'][nextState]

def DA9():
        postsynaptic['DA8'][nextState] = 1 + postsynaptic['DA8'][nextState]
        postsynaptic['DD6'][nextState] = 1 + postsynaptic['DD6'][nextState]
        postsynaptic['MDL19'][nextState] = 4 + postsynaptic['MDL19'][nextState]
        postsynaptic['MDL21'][nextState] = 4 + postsynaptic['MDL21'][nextState]
        postsynaptic['MDL22'][nextState] = 4 + postsynaptic['MDL22'][nextState]
        postsynaptic['MDL23'][nextState] = 4 + postsynaptic['MDL23'][nextState]
        postsynaptic['MDL24'][nextState] = 4 + postsynaptic['MDL24'][nextState]
        postsynaptic['MDR19'][nextState] = 4 + postsynaptic['MDR19'][nextState]
        postsynaptic['MDR21'][nextState] = 4 + postsynaptic['MDR21'][nextState]
        postsynaptic['MDR22'][nextState] = 4 + postsynaptic['MDR22'][nextState]
        postsynaptic['MDR23'][nextState] = 4 + postsynaptic['MDR23'][nextState]
        postsynaptic['MDR24'][nextState] = 4 + postsynaptic['MDR24'][nextState]
        postsynaptic['PDA'][nextState] = 1 + postsynaptic['PDA'][nextState]
        postsynaptic['PHCL'][nextState] = 1 + postsynaptic['PHCL'][nextState]
        postsynaptic['RID'][nextState] = 1 + postsynaptic['RID'][nextState]
        postsynaptic['VD13'][nextState] = 1 + postsynaptic['VD13'][nextState]

def DB1():
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AS1'][nextState] = 1 + postsynaptic['AS1'][nextState]
        postsynaptic['AS2'][nextState] = 1 + postsynaptic['AS2'][nextState]
        postsynaptic['AS3'][nextState] = 1 + postsynaptic['AS3'][nextState]
        postsynaptic['AVBR'][nextState] = 3 + postsynaptic['AVBR'][nextState]
        postsynaptic['DB2'][nextState] = 1 + postsynaptic['DB2'][nextState]
        postsynaptic['DB4'][nextState] = 1 + postsynaptic['DB4'][nextState]
        postsynaptic['DD1'][nextState] = 10 + postsynaptic['DD1'][nextState]
        postsynaptic['DVA'][nextState] = 1 + postsynaptic['DVA'][nextState]
        postsynaptic['MDL07'][nextState] = 1 + postsynaptic['MDL07'][nextState]
        postsynaptic['MDL08'][nextState] = 1 + postsynaptic['MDL08'][nextState]
        postsynaptic['MDR07'][nextState] = 1 + postsynaptic['MDR07'][nextState]
        postsynaptic['MDR08'][nextState] = 1 + postsynaptic['MDR08'][nextState]
        postsynaptic['RID'][nextState] = 1 + postsynaptic['RID'][nextState]
        postsynaptic['RIS'][nextState] = 1 + postsynaptic['RIS'][nextState]
        postsynaptic['VB3'][nextState] = 1 + postsynaptic['VB3'][nextState]
        postsynaptic['VB4'][nextState] = 1 + postsynaptic['VB4'][nextState]
        postsynaptic['VD1'][nextState] = 21 + postsynaptic['VD1'][nextState]
        postsynaptic['VD2'][nextState] = 15 + postsynaptic['VD2'][nextState]
        postsynaptic['VD3'][nextState] = 1 + postsynaptic['VD3'][nextState]

def DB2():
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DA3'][nextState] = 5 + postsynaptic['DA3'][nextState]
        postsynaptic['DB1'][nextState] = 1 + postsynaptic['DB1'][nextState]
        postsynaptic['DB3'][nextState] = 6 + postsynaptic['DB3'][nextState]
        postsynaptic['DD2'][nextState] = 3 + postsynaptic['DD2'][nextState]
        postsynaptic['MDL09'][nextState] = 3 + postsynaptic['MDL09'][nextState]
        postsynaptic['MDL10'][nextState] = 3 + postsynaptic['MDL10'][nextState]
        postsynaptic['MDL11'][nextState] = 3 + postsynaptic['MDL11'][nextState]
        postsynaptic['MDL12'][nextState] = 3 + postsynaptic['MDL12'][nextState]
        postsynaptic['MDR09'][nextState] = 3 + postsynaptic['MDR09'][nextState]
        postsynaptic['MDR10'][nextState] = 3 + postsynaptic['MDR10'][nextState]
        postsynaptic['MDR11'][nextState] = 3 + postsynaptic['MDR11'][nextState]
        postsynaptic['MDR12'][nextState] = 3 + postsynaptic['MDR12'][nextState]
        postsynaptic['VB1'][nextState] = 2 + postsynaptic['VB1'][nextState]
        postsynaptic['VD3'][nextState] = 23 + postsynaptic['VD3'][nextState]
        postsynaptic['VD4'][nextState] = 14 + postsynaptic['VD4'][nextState]
        postsynaptic['VD5'][nextState] = 1 + postsynaptic['VD5'][nextState]

def DB3():
        postsynaptic['AS4'][nextState] = 1 + postsynaptic['AS4'][nextState]
        postsynaptic['AS5'][nextState] = 1 + postsynaptic['AS5'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DA4'][nextState] = 1 + postsynaptic['DA4'][nextState]
        postsynaptic['DB2'][nextState] = 6 + postsynaptic['DB2'][nextState]
        postsynaptic['DB4'][nextState] = 1 + postsynaptic['DB4'][nextState]
        postsynaptic['DD2'][nextState] = 4 + postsynaptic['DD2'][nextState]
        postsynaptic['DD3'][nextState] = 10 + postsynaptic['DD3'][nextState]
        postsynaptic['MDL11'][nextState] = 3 + postsynaptic['MDL11'][nextState]
        postsynaptic['MDL12'][nextState] = 3 + postsynaptic['MDL12'][nextState]
        postsynaptic['MDL13'][nextState] = 4 + postsynaptic['MDL13'][nextState]
        postsynaptic['MDL14'][nextState] = 3 + postsynaptic['MDL14'][nextState]
        postsynaptic['MDR11'][nextState] = 3 + postsynaptic['MDR11'][nextState]
        postsynaptic['MDR12'][nextState] = 3 + postsynaptic['MDR12'][nextState]
        postsynaptic['MDR13'][nextState] = 4 + postsynaptic['MDR13'][nextState]
        postsynaptic['MDR14'][nextState] = 3 + postsynaptic['MDR14'][nextState]
        postsynaptic['VD4'][nextState] = 9 + postsynaptic['VD4'][nextState]
        postsynaptic['VD5'][nextState] = 26 + postsynaptic['VD5'][nextState]
        postsynaptic['VD6'][nextState] = 7 + postsynaptic['VD6'][nextState]

def DB4():
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DB1'][nextState] = 1 + postsynaptic['DB1'][nextState]
        postsynaptic['DB3'][nextState] = 1 + postsynaptic['DB3'][nextState]
        postsynaptic['DD3'][nextState] = 3 + postsynaptic['DD3'][nextState]
        postsynaptic['MDL13'][nextState] = 2 + postsynaptic['MDL13'][nextState]
        postsynaptic['MDL14'][nextState] = 2 + postsynaptic['MDL14'][nextState]
        postsynaptic['MDL16'][nextState] = 2 + postsynaptic['MDL16'][nextState]
        postsynaptic['MDR13'][nextState] = 2 + postsynaptic['MDR13'][nextState]
        postsynaptic['MDR14'][nextState] = 2 + postsynaptic['MDR14'][nextState]
        postsynaptic['MDR16'][nextState] = 2 + postsynaptic['MDR16'][nextState]
        postsynaptic['VB2'][nextState] = 1 + postsynaptic['VB2'][nextState]
        postsynaptic['VB4'][nextState] = 1 + postsynaptic['VB4'][nextState]
        postsynaptic['VD6'][nextState] = 13 + postsynaptic['VD6'][nextState]

def DB5():
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['MDL15'][nextState] = 2 + postsynaptic['MDL15'][nextState]
        postsynaptic['MDL17'][nextState] = 2 + postsynaptic['MDL17'][nextState]
        postsynaptic['MDL18'][nextState] = 2 + postsynaptic['MDL18'][nextState]
        postsynaptic['MDR15'][nextState] = 2 + postsynaptic['MDR15'][nextState]
        postsynaptic['MDR17'][nextState] = 2 + postsynaptic['MDR17'][nextState]
        postsynaptic['MDR18'][nextState] = 2 + postsynaptic['MDR18'][nextState]

def DB6():
        postsynaptic['AVAL'][nextState] = 3 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['MDL17'][nextState] = 2 + postsynaptic['MDL17'][nextState]
        postsynaptic['MDL19'][nextState] = 2 + postsynaptic['MDL19'][nextState]
        postsynaptic['MDL20'][nextState] = 2 + postsynaptic['MDL20'][nextState]
        postsynaptic['MDR17'][nextState] = 2 + postsynaptic['MDR17'][nextState]
        postsynaptic['MDR19'][nextState] = 2 + postsynaptic['MDR19'][nextState]
        postsynaptic['MDR20'][nextState] = 2 + postsynaptic['MDR20'][nextState]

def DB7():
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['MDL19'][nextState] = 2 + postsynaptic['MDL19'][nextState]
        postsynaptic['MDL21'][nextState] = 2 + postsynaptic['MDL21'][nextState]
        postsynaptic['MDL22'][nextState] = 2 + postsynaptic['MDL22'][nextState]
        postsynaptic['MDL23'][nextState] = 2 + postsynaptic['MDL23'][nextState]
        postsynaptic['MDL24'][nextState] = 2 + postsynaptic['MDL24'][nextState]
        postsynaptic['MDR19'][nextState] = 2 + postsynaptic['MDR19'][nextState]
        postsynaptic['MDR21'][nextState] = 2 + postsynaptic['MDR21'][nextState]
        postsynaptic['MDR22'][nextState] = 2 + postsynaptic['MDR22'][nextState]
        postsynaptic['MDR23'][nextState] = 2 + postsynaptic['MDR23'][nextState]
        postsynaptic['MDR24'][nextState] = 2 + postsynaptic['MDR24'][nextState]
        postsynaptic['VD13'][nextState] = 2 + postsynaptic['VD13'][nextState]

def DD1():
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DD2'][nextState] = 3 + postsynaptic['DD2'][nextState]
        postsynaptic['MDL07'][nextState] = -6 + postsynaptic['MDL07'][nextState]
        postsynaptic['MDL08'][nextState] = -6 + postsynaptic['MDL08'][nextState]
        postsynaptic['MDL09'][nextState] = -7 + postsynaptic['MDL09'][nextState]
        postsynaptic['MDL10'][nextState] = -6 + postsynaptic['MDL10'][nextState]
        postsynaptic['MDR07'][nextState] = -6 + postsynaptic['MDR07'][nextState]
        postsynaptic['MDR08'][nextState] = -6 + postsynaptic['MDR08'][nextState]
        postsynaptic['MDR09'][nextState] = -7 + postsynaptic['MDR09'][nextState]
        postsynaptic['MDR10'][nextState] = -6 + postsynaptic['MDR10'][nextState]
        postsynaptic['VD1'][nextState] = 4 + postsynaptic['VD1'][nextState]
        postsynaptic['VD2'][nextState] = 1 + postsynaptic['VD2'][nextState]
        postsynaptic['VD2'][nextState] = 2 + postsynaptic['VD2'][nextState]

def DD2():
        postsynaptic['DA3'][nextState] = 1 + postsynaptic['DA3'][nextState]
        postsynaptic['DD1'][nextState] = 1 + postsynaptic['DD1'][nextState]
        postsynaptic['DD3'][nextState] = 2 + postsynaptic['DD3'][nextState]
        postsynaptic['MDL09'][nextState] = -6 + postsynaptic['MDL09'][nextState]
        postsynaptic['MDL11'][nextState] = -7 + postsynaptic['MDL11'][nextState]
        postsynaptic['MDL12'][nextState] = -6 + postsynaptic['MDL12'][nextState]
        postsynaptic['MDR09'][nextState] = -6 + postsynaptic['MDR09'][nextState]
        postsynaptic['MDR11'][nextState] = -7 + postsynaptic['MDR11'][nextState]
        postsynaptic['MDR12'][nextState] = -6 + postsynaptic['MDR12'][nextState]
        postsynaptic['VD3'][nextState] = 1 + postsynaptic['VD3'][nextState]
        postsynaptic['VD4'][nextState] = 3 + postsynaptic['VD4'][nextState]

def DD3():
        postsynaptic['DD2'][nextState] = 2 + postsynaptic['DD2'][nextState]
        postsynaptic['DD4'][nextState] = 1 + postsynaptic['DD4'][nextState]
        postsynaptic['MDL11'][nextState] = -7 + postsynaptic['MDL11'][nextState]
        postsynaptic['MDL13'][nextState] = -9 + postsynaptic['MDL13'][nextState]
        postsynaptic['MDL14'][nextState] = -7 + postsynaptic['MDL14'][nextState]
        postsynaptic['MDR11'][nextState] = -7 + postsynaptic['MDR11'][nextState]
        postsynaptic['MDR13'][nextState] = -9 + postsynaptic['MDR13'][nextState]
        postsynaptic['MDR14'][nextState] = -7 + postsynaptic['MDR14'][nextState]

def DD4():
        postsynaptic['DD3'][nextState] = 1 + postsynaptic['DD3'][nextState]
        postsynaptic['MDL13'][nextState] = -7 + postsynaptic['MDL13'][nextState]
        postsynaptic['MDL15'][nextState] = -7 + postsynaptic['MDL15'][nextState]
        postsynaptic['MDL16'][nextState] = -7 + postsynaptic['MDL16'][nextState]
        postsynaptic['MDR13'][nextState] = -7 + postsynaptic['MDR13'][nextState]
        postsynaptic['MDR15'][nextState] = -7 + postsynaptic['MDR15'][nextState]
        postsynaptic['MDR16'][nextState] = -7 + postsynaptic['MDR16'][nextState]
        postsynaptic['VC3'][nextState] = 1 + postsynaptic['VC3'][nextState]
        postsynaptic['VD8'][nextState] = 1 + postsynaptic['VD8'][nextState]

def DD5():
        postsynaptic['MDL17'][nextState] = -7 + postsynaptic['MDL17'][nextState]
        postsynaptic['MDL18'][nextState] = -7 + postsynaptic['MDL18'][nextState]
        postsynaptic['MDL20'][nextState] = -7 + postsynaptic['MDL20'][nextState]
        postsynaptic['MDR17'][nextState] = -7 + postsynaptic['MDR17'][nextState]
        postsynaptic['MDR18'][nextState] = -7 + postsynaptic['MDR18'][nextState]
        postsynaptic['MDR20'][nextState] = -7 + postsynaptic['MDR20'][nextState]
        postsynaptic['VB8'][nextState] = 1 + postsynaptic['VB8'][nextState]
        postsynaptic['VD10'][nextState] = 1 + postsynaptic['VD10'][nextState]
        postsynaptic['VD9'][nextState] = 1 + postsynaptic['VD9'][nextState]

def DD6():
        postsynaptic['MDL19'][nextState] = -7 + postsynaptic['MDL19'][nextState]
        postsynaptic['MDL21'][nextState] = -7 + postsynaptic['MDL21'][nextState]
        postsynaptic['MDL22'][nextState] = -7 + postsynaptic['MDL22'][nextState]
        postsynaptic['MDL23'][nextState] = -7 + postsynaptic['MDL23'][nextState]
        postsynaptic['MDL24'][nextState] = -7 + postsynaptic['MDL24'][nextState]
        postsynaptic['MDR19'][nextState] = -7 + postsynaptic['MDR19'][nextState]
        postsynaptic['MDR21'][nextState] = -7 + postsynaptic['MDR21'][nextState]
        postsynaptic['MDR22'][nextState] = -7 + postsynaptic['MDR22'][nextState]
        postsynaptic['MDR23'][nextState] = -7 + postsynaptic['MDR23'][nextState]
        postsynaptic['MDR24'][nextState] = -7 + postsynaptic['MDR24'][nextState]

def DVA():
        postsynaptic['AIZL'][nextState] = 3 + postsynaptic['AIZL'][nextState]
        postsynaptic['AQR'][nextState] = 4 + postsynaptic['AQR'][nextState]
        postsynaptic['AUAL'][nextState] = 1 + postsynaptic['AUAL'][nextState]
        postsynaptic['AUAR'][nextState] = 1 + postsynaptic['AUAR'][nextState]
        postsynaptic['AVAL'][nextState] = 3 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVEL'][nextState] = 9 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 5 + postsynaptic['AVER'][nextState]
        postsynaptic['DB1'][nextState] = 1 + postsynaptic['DB1'][nextState]
        postsynaptic['DB2'][nextState] = 1 + postsynaptic['DB2'][nextState]
        postsynaptic['DB3'][nextState] = 2 + postsynaptic['DB3'][nextState]
        postsynaptic['DB4'][nextState] = 1 + postsynaptic['DB4'][nextState]
        postsynaptic['DB5'][nextState] = 1 + postsynaptic['DB5'][nextState]
        postsynaptic['DB6'][nextState] = 2 + postsynaptic['DB6'][nextState]
        postsynaptic['DB7'][nextState] = 1 + postsynaptic['DB7'][nextState]
        postsynaptic['PDEL'][nextState] = 3 + postsynaptic['PDEL'][nextState]
        postsynaptic['PVCL'][nextState] = 3 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVR'][nextState] = 3 + postsynaptic['PVR'][nextState]
        postsynaptic['PVR'][nextState] = 2 + postsynaptic['PVR'][nextState]
        postsynaptic['RIAL'][nextState] = 1 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIMR'][nextState] = 1 + postsynaptic['RIMR'][nextState]
        postsynaptic['RIR'][nextState] = 3 + postsynaptic['RIR'][nextState]
        postsynaptic['SAADR'][nextState] = 1 + postsynaptic['SAADR'][nextState]
        postsynaptic['SAAVL'][nextState] = 1 + postsynaptic['SAAVL'][nextState]
        postsynaptic['SAAVR'][nextState] = 1 + postsynaptic['SAAVR'][nextState]
        postsynaptic['SABD'][nextState] = 1 + postsynaptic['SABD'][nextState]
        postsynaptic['SMBDL'][nextState] = 3 + postsynaptic['SMBDL'][nextState]
        postsynaptic['SMBDR'][nextState] = 2 + postsynaptic['SMBDR'][nextState]
        postsynaptic['SMBVL'][nextState] = 3 + postsynaptic['SMBVL'][nextState]
        postsynaptic['SMBVR'][nextState] = 2 + postsynaptic['SMBVR'][nextState]
        postsynaptic['VA12'][nextState] = 1 + postsynaptic['VA12'][nextState]
        postsynaptic['VA2'][nextState] = 1 + postsynaptic['VA2'][nextState]
        postsynaptic['VB1'][nextState] = 1 + postsynaptic['VB1'][nextState]
        postsynaptic['VB11'][nextState] = 2 + postsynaptic['VB11'][nextState]

def DVB():
        postsynaptic['AS9'][nextState] = 7 + postsynaptic['AS9'][nextState]
        postsynaptic['AVL'][nextState] = 5 + postsynaptic['AVL'][nextState]
        postsynaptic['AVL'][nextState] = 1 + postsynaptic['AVL'][nextState]
        postsynaptic['DA8'][nextState] = 2 + postsynaptic['DA8'][nextState]
        postsynaptic['DD6'][nextState] = 3 + postsynaptic['DD6'][nextState]
        postsynaptic['DVC'][nextState] = 3 + postsynaptic['DVC'][nextState]
        # postsynaptic['MANAL'][nextState] = -5 + postsynaptic['MANAL'][nextState] - just not needed or used
        postsynaptic['PDA'][nextState] = 1 + postsynaptic['PDA'][nextState]
        postsynaptic['PHCL'][nextState] = 1 + postsynaptic['PHCL'][nextState]
        postsynaptic['PVPL'][nextState] = 1 + postsynaptic['PVPL'][nextState]
        postsynaptic['VA9'][nextState] = 1 + postsynaptic['VA9'][nextState]
        postsynaptic['VB9'][nextState] = 1 + postsynaptic['VB9'][nextState]

def DVC():
        postsynaptic['AIBL'][nextState] = 2 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 5 + postsynaptic['AIBR'][nextState]
        postsynaptic['AVAL'][nextState] = 5 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 7 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVKL'][nextState] = 2 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 1 + postsynaptic['AVKR'][nextState]
        postsynaptic['AVL'][nextState] = 9 + postsynaptic['AVL'][nextState]
        postsynaptic['PVPL'][nextState] = 2 + postsynaptic['PVPL'][nextState]
        postsynaptic['PVPR'][nextState] = 13 + postsynaptic['PVPR'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIGL'][nextState] = 5 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIGR'][nextState] = 5 + postsynaptic['RIGR'][nextState]
        postsynaptic['RMFL'][nextState] = 2 + postsynaptic['RMFL'][nextState]
        postsynaptic['RMFR'][nextState] = 4 + postsynaptic['RMFR'][nextState]
        postsynaptic['VA9'][nextState] = 1 + postsynaptic['VA9'][nextState]
        postsynaptic['VD1'][nextState] = 5 + postsynaptic['VD1'][nextState]
        postsynaptic['VD10'][nextState] = 4 + postsynaptic['VD10'][nextState]

def FLPL():
        postsynaptic['ADEL'][nextState] = 2 + postsynaptic['ADEL'][nextState]
        postsynaptic['ADER'][nextState] = 2 + postsynaptic['ADER'][nextState]
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 2 + postsynaptic['AIBR'][nextState]
        postsynaptic['AVAL'][nextState] = 15 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 17 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 4 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 5 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 7 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 13 + postsynaptic['AVDR'][nextState]
        postsynaptic['DVA'][nextState] = 1 + postsynaptic['DVA'][nextState]
        postsynaptic['FLPR'][nextState] = 3 + postsynaptic['FLPR'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]

def FLPR():
        postsynaptic['ADER'][nextState] = 1 + postsynaptic['ADER'][nextState]
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AVAL'][nextState] = 12 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 5 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 5 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 10 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 4 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 2 + postsynaptic['AVER'][nextState]
        postsynaptic['AVJR'][nextState] = 1 + postsynaptic['AVJR'][nextState]
        postsynaptic['DVA'][nextState] = 1 + postsynaptic['DVA'][nextState]
        postsynaptic['FLPL'][nextState] = 4 + postsynaptic['FLPL'][nextState]
        postsynaptic['PVCL'][nextState] = 2 + postsynaptic['PVCL'][nextState]
        postsynaptic['VB1'][nextState] = 1 + postsynaptic['VB1'][nextState]

def HSNL():
        postsynaptic['AIAL'][nextState] = 1 + postsynaptic['AIAL'][nextState]
        postsynaptic['AIZL'][nextState] = 2 + postsynaptic['AIZL'][nextState]
        postsynaptic['AIZR'][nextState] = 1 + postsynaptic['AIZR'][nextState]
        postsynaptic['ASHL'][nextState] = 1 + postsynaptic['ASHL'][nextState]
        postsynaptic['ASHR'][nextState] = 2 + postsynaptic['ASHR'][nextState]
        postsynaptic['ASJR'][nextState] = 1 + postsynaptic['ASJR'][nextState]
        postsynaptic['ASKL'][nextState] = 1 + postsynaptic['ASKL'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVFL'][nextState] = 6 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AWBL'][nextState] = 1 + postsynaptic['AWBL'][nextState]
        postsynaptic['AWBR'][nextState] = 2 + postsynaptic['AWBR'][nextState]
        postsynaptic['HSNR'][nextState] = 3 + postsynaptic['HSNR'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['MVULVA'][nextState] = 7 + postsynaptic['MVULVA'][nextState]
        postsynaptic['RIFL'][nextState] = 3 + postsynaptic['RIFL'][nextState]
        postsynaptic['RIML'][nextState] = 2 + postsynaptic['RIML'][nextState]
        postsynaptic['SABVL'][nextState] = 2 + postsynaptic['SABVL'][nextState]
        postsynaptic['VC5'][nextState] = 3 + postsynaptic['VC5'][nextState]

def HSNR():
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIZL'][nextState] = 1 + postsynaptic['AIZL'][nextState]
        postsynaptic['AIZR'][nextState] = 1 + postsynaptic['AIZR'][nextState]
        postsynaptic['AS5'][nextState] = 1 + postsynaptic['AS5'][nextState]
        postsynaptic['ASHL'][nextState] = 2 + postsynaptic['ASHL'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVFL'][nextState] = 1 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVL'][nextState] = 1 + postsynaptic['AVL'][nextState]
        postsynaptic['AWBL'][nextState] = 1 + postsynaptic['AWBL'][nextState]
        postsynaptic['BDUR'][nextState] = 1 + postsynaptic['BDUR'][nextState]
        postsynaptic['DA5'][nextState] = 1 + postsynaptic['DA5'][nextState]
        postsynaptic['DA6'][nextState] = 1 + postsynaptic['DA6'][nextState]
        postsynaptic['HSNL'][nextState] = 2 + postsynaptic['HSNL'][nextState]
        postsynaptic['MVULVA'][nextState] = 6 + postsynaptic['MVULVA'][nextState]
        postsynaptic['PVNR'][nextState] = 2 + postsynaptic['PVNR'][nextState]
        postsynaptic['PVQR'][nextState] = 1 + postsynaptic['PVQR'][nextState]
        postsynaptic['RIFR'][nextState] = 4 + postsynaptic['RIFR'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]
        postsynaptic['SABD'][nextState] = 1 + postsynaptic['SABD'][nextState]
        postsynaptic['SABVR'][nextState] = 1 + postsynaptic['SABVR'][nextState]
        postsynaptic['VA6'][nextState] = 1 + postsynaptic['VA6'][nextState]
        postsynaptic['VC2'][nextState] = 3 + postsynaptic['VC2'][nextState]
        postsynaptic['VC3'][nextState] = 1 + postsynaptic['VC3'][nextState]
        postsynaptic['VD4'][nextState] = 2 + postsynaptic['VD4'][nextState]

def I1L():
        postsynaptic['I1R'][nextState] = 1 + postsynaptic['I1R'][nextState]
        postsynaptic['I3'][nextState] = 1 + postsynaptic['I3'][nextState]
        postsynaptic['I5'][nextState] = 1 + postsynaptic['I5'][nextState]
        postsynaptic['RIPL'][nextState] = 1 + postsynaptic['RIPL'][nextState]
        postsynaptic['RIPR'][nextState] = 1 + postsynaptic['RIPR'][nextState]

def I1R():
        postsynaptic['I1L'][nextState] = 1 + postsynaptic['I1L'][nextState]
        postsynaptic['I3'][nextState] = 1 + postsynaptic['I3'][nextState]
        postsynaptic['I5'][nextState] = 1 + postsynaptic['I5'][nextState]
        postsynaptic['RIPL'][nextState] = 1 + postsynaptic['RIPL'][nextState]
        postsynaptic['RIPR'][nextState] = 1 + postsynaptic['RIPR'][nextState]

def I2L():
        postsynaptic['I1L'][nextState] = 1 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 1 + postsynaptic['I1R'][nextState]
        postsynaptic['M1'][nextState] = 4 + postsynaptic['M1'][nextState]

def I2R():
        postsynaptic['I1L'][nextState] = 1 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 1 + postsynaptic['I1R'][nextState]
        postsynaptic['M1'][nextState] = 4 + postsynaptic['M1'][nextState]

def I3():
        postsynaptic['M1'][nextState] = 4 + postsynaptic['M1'][nextState]
        postsynaptic['M2L'][nextState] = 2 + postsynaptic['M2L'][nextState]
        postsynaptic['M2R'][nextState] = 2 + postsynaptic['M2R'][nextState]

def I4():
        postsynaptic['I2L'][nextState] = 5 + postsynaptic['I2L'][nextState]
        postsynaptic['I2R'][nextState] = 5 + postsynaptic['I2R'][nextState]
        postsynaptic['I5'][nextState] = 2 + postsynaptic['I5'][nextState]
        postsynaptic['M1'][nextState] = 4 + postsynaptic['M1'][nextState]

def I5():
        postsynaptic['I1L'][nextState] = 4 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 3 + postsynaptic['I1R'][nextState]
        postsynaptic['M1'][nextState] = 2 + postsynaptic['M1'][nextState]
        postsynaptic['M5'][nextState] = 2 + postsynaptic['M5'][nextState]
        postsynaptic['MI'][nextState] = 4 + postsynaptic['MI'][nextState]

def I6():
        postsynaptic['I2L'][nextState] = 2 + postsynaptic['I2L'][nextState]
        postsynaptic['I2R'][nextState] = 2 + postsynaptic['I2R'][nextState]
        postsynaptic['I3'][nextState] = 1 + postsynaptic['I3'][nextState]
        postsynaptic['M4'][nextState] = 1 + postsynaptic['M4'][nextState]
        postsynaptic['M5'][nextState] = 2 + postsynaptic['M5'][nextState]
        postsynaptic['NSML'][nextState] = 2 + postsynaptic['NSML'][nextState]
        postsynaptic['NSMR'][nextState] = 2 + postsynaptic['NSMR'][nextState]

def IL1DL():
        postsynaptic['IL1DR'][nextState] = 1 + postsynaptic['IL1DR'][nextState]
        postsynaptic['IL1L'][nextState] = 1 + postsynaptic['IL1L'][nextState]
        postsynaptic['MDL01'][nextState] = 1 + postsynaptic['MDL01'][nextState]
        postsynaptic['MDL02'][nextState] = 1 + postsynaptic['MDL02'][nextState]
        postsynaptic['MDL04'][nextState] = 2 + postsynaptic['MDL04'][nextState]
        postsynaptic['OLLL'][nextState] = 1 + postsynaptic['OLLL'][nextState]
        postsynaptic['PVR'][nextState] = 1 + postsynaptic['PVR'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['RIPL'][nextState] = 2 + postsynaptic['RIPL'][nextState]
        postsynaptic['RMDDR'][nextState] = 1 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 4 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]
        postsynaptic['URYDL'][nextState] = 1 + postsynaptic['URYDL'][nextState]

def IL1DR():
        postsynaptic['IL1DL'][nextState] = 1 + postsynaptic['IL1DL'][nextState]
        postsynaptic['IL1R'][nextState] = 1 + postsynaptic['IL1R'][nextState]
        postsynaptic['MDR01'][nextState] = 4 + postsynaptic['MDR01'][nextState]
        postsynaptic['MDR02'][nextState] = 3 + postsynaptic['MDR02'][nextState]
        postsynaptic['OLLR'][nextState] = 1 + postsynaptic['OLLR'][nextState]
        postsynaptic['RIPR'][nextState] = 5 + postsynaptic['RIPR'][nextState]
        postsynaptic['RMDVR'][nextState] = 5 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]

def IL1L():
        postsynaptic['AVER'][nextState] = 2 + postsynaptic['AVER'][nextState]
        postsynaptic['IL1DL'][nextState] = 2 + postsynaptic['IL1DL'][nextState]
        postsynaptic['IL1VL'][nextState] = 1 + postsynaptic['IL1VL'][nextState]
        postsynaptic['MDL01'][nextState] = 3 + postsynaptic['MDL01'][nextState]
        postsynaptic['MDL03'][nextState] = 3 + postsynaptic['MDL03'][nextState]
        postsynaptic['MDL05'][nextState] = 4 + postsynaptic['MDL05'][nextState]
        postsynaptic['MVL01'][nextState] = 3 + postsynaptic['MVL01'][nextState]
        postsynaptic['MVL03'][nextState] = 3 + postsynaptic['MVL03'][nextState]
        postsynaptic['RMDDL'][nextState] = 5 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDL'][nextState] = 1 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 3 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 4 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMDVR'][nextState] = 2 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMER'][nextState] = 1 + postsynaptic['RMER'][nextState]

def IL1R():
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['IL1DR'][nextState] = 2 + postsynaptic['IL1DR'][nextState]
        postsynaptic['IL1VR'][nextState] = 1 + postsynaptic['IL1VR'][nextState]
        postsynaptic['MDR01'][nextState] = 3 + postsynaptic['MDR01'][nextState]
        postsynaptic['MDR03'][nextState] = 3 + postsynaptic['MDR03'][nextState]
        postsynaptic['MVR01'][nextState] = 3 + postsynaptic['MVR01'][nextState]
        postsynaptic['MVR03'][nextState] = 3 + postsynaptic['MVR03'][nextState]
        postsynaptic['RMDDL'][nextState] = 3 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDDR'][nextState] = 2 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDL'][nextState] = 4 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 2 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 1 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMDVR'][nextState] = 4 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMEL'][nextState] = 2 + postsynaptic['RMEL'][nextState]
        postsynaptic['RMHL'][nextState] = 1 + postsynaptic['RMHL'][nextState]
        postsynaptic['URXR'][nextState] = 2 + postsynaptic['URXR'][nextState]

def IL1VL():
        postsynaptic['IL1L'][nextState] = 2 + postsynaptic['IL1L'][nextState]
        postsynaptic['IL1VR'][nextState] = 1 + postsynaptic['IL1VR'][nextState]
        postsynaptic['MVL01'][nextState] = 5 + postsynaptic['MVL01'][nextState]
        postsynaptic['MVL02'][nextState] = 4 + postsynaptic['MVL02'][nextState]
        postsynaptic['RIPL'][nextState] = 4 + postsynaptic['RIPL'][nextState]
        postsynaptic['RMDDL'][nextState] = 5 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMED'][nextState] = 1 + postsynaptic['RMED'][nextState]
        postsynaptic['URYVL'][nextState] = 1 + postsynaptic['URYVL'][nextState]

def IL1VR():
        postsynaptic['IL1R'][nextState] = 2 + postsynaptic['IL1R'][nextState]
        postsynaptic['IL1VL'][nextState] = 1 + postsynaptic['IL1VL'][nextState]
        postsynaptic['IL2R'][nextState] = 1 + postsynaptic['IL2R'][nextState]
        postsynaptic['IL2VR'][nextState] = 1 + postsynaptic['IL2VR'][nextState]
        postsynaptic['MVR01'][nextState] = 5 + postsynaptic['MVR01'][nextState]
        postsynaptic['MVR02'][nextState] = 5 + postsynaptic['MVR02'][nextState]
        postsynaptic['RIPR'][nextState] = 6 + postsynaptic['RIPR'][nextState]
        postsynaptic['RMDDR'][nextState] = 10 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMER'][nextState] = 1 + postsynaptic['RMER'][nextState]

def IL2DL():
        postsynaptic['AUAL'][nextState] = 1 + postsynaptic['AUAL'][nextState]
        postsynaptic['IL1DL'][nextState] = 7 + postsynaptic['IL1DL'][nextState]
        postsynaptic['OLQDL'][nextState] = 2 + postsynaptic['OLQDL'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIPL'][nextState] = 10 + postsynaptic['RIPL'][nextState]
        postsynaptic['RMEL'][nextState] = 4 + postsynaptic['RMEL'][nextState]
        postsynaptic['RMER'][nextState] = 3 + postsynaptic['RMER'][nextState]
        postsynaptic['URADL'][nextState] = 3 + postsynaptic['URADL'][nextState]

def IL2DR():
        postsynaptic['CEPDR'][nextState] = 1 + postsynaptic['CEPDR'][nextState]
        postsynaptic['IL1DR'][nextState] = 7 + postsynaptic['IL1DR'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]
        postsynaptic['RIPR'][nextState] = 11 + postsynaptic['RIPR'][nextState]
        postsynaptic['RMED'][nextState] = 1 + postsynaptic['RMED'][nextState]
        postsynaptic['RMEL'][nextState] = 2 + postsynaptic['RMEL'][nextState]
        postsynaptic['RMER'][nextState] = 2 + postsynaptic['RMER'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]
        postsynaptic['URADR'][nextState] = 3 + postsynaptic['URADR'][nextState]

def IL2L():
        postsynaptic['ADEL'][nextState] = 2 + postsynaptic['ADEL'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['IL1L'][nextState] = 1 + postsynaptic['IL1L'][nextState]
        postsynaptic['OLQDL'][nextState] = 5 + postsynaptic['OLQDL'][nextState]
        postsynaptic['OLQVL'][nextState] = 8 + postsynaptic['OLQVL'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RIH'][nextState] = 7 + postsynaptic['RIH'][nextState]
        postsynaptic['RMDL'][nextState] = 3 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 1 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMER'][nextState] = 2 + postsynaptic['RMER'][nextState]
        postsynaptic['RMEV'][nextState] = 2 + postsynaptic['RMEV'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]
        postsynaptic['URXL'][nextState] = 2 + postsynaptic['URXL'][nextState]

def IL2R():
        postsynaptic['ADER'][nextState] = 1 + postsynaptic['ADER'][nextState]
        postsynaptic['IL1R'][nextState] = 1 + postsynaptic['IL1R'][nextState]
        postsynaptic['IL1VR'][nextState] = 1 + postsynaptic['IL1VR'][nextState]
        postsynaptic['OLLR'][nextState] = 1 + postsynaptic['OLLR'][nextState]
        postsynaptic['OLQDR'][nextState] = 2 + postsynaptic['OLQDR'][nextState]
        postsynaptic['OLQVR'][nextState] = 7 + postsynaptic['OLQVR'][nextState]
        postsynaptic['RIH'][nextState] = 6 + postsynaptic['RIH'][nextState]
        postsynaptic['RMDL'][nextState] = 1 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMEL'][nextState] = 2 + postsynaptic['RMEL'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]
        postsynaptic['URBR'][nextState] = 1 + postsynaptic['URBR'][nextState]
        postsynaptic['URXR'][nextState] = 1 + postsynaptic['URXR'][nextState]

def IL2VL():
        postsynaptic['BAGR'][nextState] = 1 + postsynaptic['BAGR'][nextState]
        postsynaptic['IL1VL'][nextState] = 7 + postsynaptic['IL1VL'][nextState]
        postsynaptic['IL2L'][nextState] = 1 + postsynaptic['IL2L'][nextState]
        postsynaptic['OLQVL'][nextState] = 1 + postsynaptic['OLQVL'][nextState]
        postsynaptic['RIAL'][nextState] = 1 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIH'][nextState] = 2 + postsynaptic['RIH'][nextState]
        postsynaptic['RIPL'][nextState] = 1 + postsynaptic['RIPL'][nextState]
        postsynaptic['RMEL'][nextState] = 1 + postsynaptic['RMEL'][nextState]
        postsynaptic['RMER'][nextState] = 4 + postsynaptic['RMER'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]
        postsynaptic['URAVL'][nextState] = 3 + postsynaptic['URAVL'][nextState]

def IL2VR():
        postsynaptic['IL1VR'][nextState] = 6 + postsynaptic['IL1VR'][nextState]
        postsynaptic['OLQVR'][nextState] = 1 + postsynaptic['OLQVR'][nextState]
        postsynaptic['RIAR'][nextState] = 2 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIH'][nextState] = 3 + postsynaptic['RIH'][nextState]
        postsynaptic['RIPR'][nextState] = 15 + postsynaptic['RIPR'][nextState]
        postsynaptic['RMEL'][nextState] = 3 + postsynaptic['RMEL'][nextState]
        postsynaptic['RMER'][nextState] = 2 + postsynaptic['RMER'][nextState]
        postsynaptic['RMEV'][nextState] = 3 + postsynaptic['RMEV'][nextState]
        postsynaptic['URAVR'][nextState] = 4 + postsynaptic['URAVR'][nextState]
        postsynaptic['URXR'][nextState] = 1 + postsynaptic['URXR'][nextState]

def LUAL():
        postsynaptic['AVAL'][nextState] = 6 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 6 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVDL'][nextState] = 4 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['PHBL'][nextState] = 1 + postsynaptic['PHBL'][nextState]
        postsynaptic['PLML'][nextState] = 1 + postsynaptic['PLML'][nextState]
        postsynaptic['PVNL'][nextState] = 1 + postsynaptic['PVNL'][nextState]
        postsynaptic['PVR'][nextState] = 1 + postsynaptic['PVR'][nextState]
        postsynaptic['PVWL'][nextState] = 1 + postsynaptic['PVWL'][nextState]

def LUAR():
        postsynaptic['AVAL'][nextState] = 3 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 7 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 3 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVJR'][nextState] = 1 + postsynaptic['AVJR'][nextState]
        postsynaptic['PLMR'][nextState] = 1 + postsynaptic['PLMR'][nextState]
        postsynaptic['PQR'][nextState] = 1 + postsynaptic['PQR'][nextState]
        postsynaptic['PVCR'][nextState] = 3 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVR'][nextState] = 2 + postsynaptic['PVR'][nextState]
        postsynaptic['PVWL'][nextState] = 1 + postsynaptic['PVWL'][nextState]

def M1():
        postsynaptic['I2L'][nextState] = 2 + postsynaptic['I2L'][nextState]
        postsynaptic['I2R'][nextState] = 2 + postsynaptic['I2R'][nextState]
        postsynaptic['I3'][nextState] = 1 + postsynaptic['I3'][nextState]
        postsynaptic['I4'][nextState] = 1 + postsynaptic['I4'][nextState]

def M2L():
        postsynaptic['I1L'][nextState] = 3 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 3 + postsynaptic['I1R'][nextState]
        postsynaptic['I3'][nextState] = 3 + postsynaptic['I3'][nextState]
        postsynaptic['M2R'][nextState] = 1 + postsynaptic['M2R'][nextState]
        postsynaptic['M5'][nextState] = 1 + postsynaptic['M5'][nextState]
        postsynaptic['MI'][nextState] = 4 + postsynaptic['MI'][nextState]

def M2R():
        postsynaptic['I1L'][nextState] = 3 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 3 + postsynaptic['I1R'][nextState]
        postsynaptic['I3'][nextState] = 3 + postsynaptic['I3'][nextState]
        postsynaptic['M3L'][nextState] = 1 + postsynaptic['M3L'][nextState]
        postsynaptic['M3R'][nextState] = 1 + postsynaptic['M3R'][nextState]
        postsynaptic['M5'][nextState] = 1 + postsynaptic['M5'][nextState]
        postsynaptic['MI'][nextState] = 4 + postsynaptic['MI'][nextState]

def M3L():
        postsynaptic['I1L'][nextState] = 4 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 4 + postsynaptic['I1R'][nextState]
        postsynaptic['I4'][nextState] = 2 + postsynaptic['I4'][nextState]
        postsynaptic['I5'][nextState] = 3 + postsynaptic['I5'][nextState]
        postsynaptic['I6'][nextState] = 1 + postsynaptic['I6'][nextState]
        postsynaptic['M1'][nextState] = 2 + postsynaptic['M1'][nextState]
        postsynaptic['M3R'][nextState] = 1 + postsynaptic['M3R'][nextState]
        postsynaptic['MCL'][nextState] = 1 + postsynaptic['MCL'][nextState]
        postsynaptic['MCR'][nextState] = 1 + postsynaptic['MCR'][nextState]
        postsynaptic['MI'][nextState] = 2 + postsynaptic['MI'][nextState]
        postsynaptic['NSML'][nextState] = 2 + postsynaptic['NSML'][nextState]
        postsynaptic['NSMR'][nextState] = 3 + postsynaptic['NSMR'][nextState]

def M3R():
        postsynaptic['I1L'][nextState] = 4 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 4 + postsynaptic['I1R'][nextState]
        postsynaptic['I3'][nextState] = 2 + postsynaptic['I3'][nextState]
        postsynaptic['I4'][nextState] = 6 + postsynaptic['I4'][nextState]
        postsynaptic['I5'][nextState] = 3 + postsynaptic['I5'][nextState]
        postsynaptic['I6'][nextState] = 1 + postsynaptic['I6'][nextState]
        postsynaptic['M1'][nextState] = 2 + postsynaptic['M1'][nextState]
        postsynaptic['M3L'][nextState] = 1 + postsynaptic['M3L'][nextState]
        postsynaptic['MCL'][nextState] = 1 + postsynaptic['MCL'][nextState]
        postsynaptic['MCR'][nextState] = 1 + postsynaptic['MCR'][nextState]
        postsynaptic['MI'][nextState] = 2 + postsynaptic['MI'][nextState]
        postsynaptic['NSML'][nextState] = 2 + postsynaptic['NSML'][nextState]
        postsynaptic['NSMR'][nextState] = 3 + postsynaptic['NSMR'][nextState]

def M4():
        postsynaptic['I3'][nextState] = 1 + postsynaptic['I3'][nextState]
        postsynaptic['I5'][nextState] = 13 + postsynaptic['I5'][nextState]
        postsynaptic['I6'][nextState] = 3 + postsynaptic['I6'][nextState]
        postsynaptic['M2L'][nextState] = 1 + postsynaptic['M2L'][nextState]
        postsynaptic['M2R'][nextState] = 1 + postsynaptic['M2R'][nextState]
        postsynaptic['M4'][nextState] = 6 + postsynaptic['M4'][nextState]
        postsynaptic['M5'][nextState] = 1 + postsynaptic['M5'][nextState]
        postsynaptic['NSML'][nextState] = 1 + postsynaptic['NSML'][nextState]
        postsynaptic['NSMR'][nextState] = 1 + postsynaptic['NSMR'][nextState]

def M5():
        postsynaptic['I5'][nextState] = 3 + postsynaptic['I5'][nextState]
        postsynaptic['I5'][nextState] = 1 + postsynaptic['I5'][nextState]
        postsynaptic['I6'][nextState] = 1 + postsynaptic['I6'][nextState]
        postsynaptic['M1'][nextState] = 2 + postsynaptic['M1'][nextState]
        postsynaptic['M2L'][nextState] = 2 + postsynaptic['M2L'][nextState]
        postsynaptic['M2R'][nextState] = 2 + postsynaptic['M2R'][nextState]
        postsynaptic['M5'][nextState] = 4 + postsynaptic['M5'][nextState]

def MCL():
        postsynaptic['I1L'][nextState] = 3 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 3 + postsynaptic['I1R'][nextState]
        postsynaptic['I2L'][nextState] = 1 + postsynaptic['I2L'][nextState]
        postsynaptic['I2R'][nextState] = 1 + postsynaptic['I2R'][nextState]
        postsynaptic['I3'][nextState] = 1 + postsynaptic['I3'][nextState]
        postsynaptic['M1'][nextState] = 2 + postsynaptic['M1'][nextState]
        postsynaptic['M2L'][nextState] = 2 + postsynaptic['M2L'][nextState]
        postsynaptic['M2R'][nextState] = 2 + postsynaptic['M2R'][nextState]

def MCR():
        postsynaptic['I1L'][nextState] = 3 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 3 + postsynaptic['I1R'][nextState]
        postsynaptic['I3'][nextState] = 1 + postsynaptic['I3'][nextState]
        postsynaptic['M1'][nextState] = 2 + postsynaptic['M1'][nextState]
        postsynaptic['M2L'][nextState] = 2 + postsynaptic['M2L'][nextState]
        postsynaptic['M2R'][nextState] = 2 + postsynaptic['M2R'][nextState]

def MI():
        postsynaptic['I1L'][nextState] = 1 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 1 + postsynaptic['I1R'][nextState]
        postsynaptic['I3'][nextState] = 1 + postsynaptic['I3'][nextState]
        postsynaptic['I4'][nextState] = 1 + postsynaptic['I4'][nextState]
        postsynaptic['I5'][nextState] = 2 + postsynaptic['I5'][nextState]
        postsynaptic['M1'][nextState] = 1 + postsynaptic['M1'][nextState]
        postsynaptic['M2L'][nextState] = 2 + postsynaptic['M2L'][nextState]
        postsynaptic['M2R'][nextState] = 2 + postsynaptic['M2R'][nextState]
        postsynaptic['M3L'][nextState] = 1 + postsynaptic['M3L'][nextState]
        postsynaptic['M3R'][nextState] = 1 + postsynaptic['M3R'][nextState]
        postsynaptic['MCL'][nextState] = 2 + postsynaptic['MCL'][nextState]
        postsynaptic['MCR'][nextState] = 2 + postsynaptic['MCR'][nextState]

def NSML():
        postsynaptic['I1L'][nextState] = 1 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 2 + postsynaptic['I1R'][nextState]
        postsynaptic['I2L'][nextState] = 6 + postsynaptic['I2L'][nextState]
        postsynaptic['I2R'][nextState] = 6 + postsynaptic['I2R'][nextState]
        postsynaptic['I3'][nextState] = 2 + postsynaptic['I3'][nextState]
        postsynaptic['I4'][nextState] = 3 + postsynaptic['I4'][nextState]
        postsynaptic['I5'][nextState] = 2 + postsynaptic['I5'][nextState]
        postsynaptic['I6'][nextState] = 2 + postsynaptic['I6'][nextState]
        postsynaptic['M3L'][nextState] = 2 + postsynaptic['M3L'][nextState]
        postsynaptic['M3R'][nextState] = 2 + postsynaptic['M3R'][nextState]

def NSMR():
        postsynaptic['I1L'][nextState] = 2 + postsynaptic['I1L'][nextState]
        postsynaptic['I1R'][nextState] = 2 + postsynaptic['I1R'][nextState]
        postsynaptic['I2L'][nextState] = 6 + postsynaptic['I2L'][nextState]
        postsynaptic['I2R'][nextState] = 6 + postsynaptic['I2R'][nextState]
        postsynaptic['I3'][nextState] = 2 + postsynaptic['I3'][nextState]
        postsynaptic['I4'][nextState] = 3 + postsynaptic['I4'][nextState]
        postsynaptic['I5'][nextState] = 2 + postsynaptic['I5'][nextState]
        postsynaptic['I6'][nextState] = 2 + postsynaptic['I6'][nextState]
        postsynaptic['M3L'][nextState] = 2 + postsynaptic['M3L'][nextState]
        postsynaptic['M3R'][nextState] = 2 + postsynaptic['M3R'][nextState]

def OLLL():
        postsynaptic['AVER'][nextState] = 21 + postsynaptic['AVER'][nextState]
        postsynaptic['CEPDL'][nextState] = 3 + postsynaptic['CEPDL'][nextState]
        postsynaptic['CEPVL'][nextState] = 4 + postsynaptic['CEPVL'][nextState]
        postsynaptic['IL1DL'][nextState] = 1 + postsynaptic['IL1DL'][nextState]
        postsynaptic['IL1VL'][nextState] = 2 + postsynaptic['IL1VL'][nextState]
        postsynaptic['OLLR'][nextState] = 2 + postsynaptic['OLLR'][nextState]
        postsynaptic['RIBL'][nextState] = 8 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RMDDL'][nextState] = 7 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDL'][nextState] = 2 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDVL'][nextState] = 1 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMEL'][nextState] = 2 + postsynaptic['RMEL'][nextState]
        postsynaptic['SMDDL'][nextState] = 3 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 4 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVR'][nextState] = 4 + postsynaptic['SMDVR'][nextState]
        postsynaptic['URYDL'][nextState] = 1 + postsynaptic['URYDL'][nextState]

def OLLR():
        postsynaptic['AVEL'][nextState] = 16 + postsynaptic['AVEL'][nextState]
        postsynaptic['CEPDR'][nextState] = 1 + postsynaptic['CEPDR'][nextState]
        postsynaptic['CEPVR'][nextState] = 6 + postsynaptic['CEPVR'][nextState]
        postsynaptic['IL1DR'][nextState] = 3 + postsynaptic['IL1DR'][nextState]
        postsynaptic['IL1VR'][nextState] = 1 + postsynaptic['IL1VR'][nextState]
        postsynaptic['IL2R'][nextState] = 1 + postsynaptic['IL2R'][nextState]
        postsynaptic['OLLL'][nextState] = 2 + postsynaptic['OLLL'][nextState]
        postsynaptic['RIBR'][nextState] = 10 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RMDDR'][nextState] = 10 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDL'][nextState] = 3 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDVR'][nextState] = 3 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMER'][nextState] = 2 + postsynaptic['RMER'][nextState]
        postsynaptic['SMDDR'][nextState] = 1 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVL'][nextState] = 4 + postsynaptic['SMDVL'][nextState]
        postsynaptic['SMDVR'][nextState] = 3 + postsynaptic['SMDVR'][nextState]

def OLQDL():
        postsynaptic['CEPDL'][nextState] = 1 + postsynaptic['CEPDL'][nextState]
        postsynaptic['RIBL'][nextState] = 2 + postsynaptic['RIBL'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RMDDR'][nextState] = 4 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 1 + postsynaptic['RMDVL'][nextState]
        postsynaptic['SIBVL'][nextState] = 3 + postsynaptic['SIBVL'][nextState]
        postsynaptic['URBL'][nextState] = 1 + postsynaptic['URBL'][nextState]

def OLQDR():
        postsynaptic['CEPDR'][nextState] = 2 + postsynaptic['CEPDR'][nextState]
        postsynaptic['RIBR'][nextState] = 2 + postsynaptic['RIBR'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['RMDDL'][nextState] = 3 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDVR'][nextState] = 1 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMHR'][nextState] = 1 + postsynaptic['RMHR'][nextState]
        postsynaptic['SIBVR'][nextState] = 2 + postsynaptic['SIBVR'][nextState]
        postsynaptic['URBR'][nextState] = 1 + postsynaptic['URBR'][nextState]

def OLQVL():
        postsynaptic['ADLL'][nextState] = 1 + postsynaptic['ADLL'][nextState]
        postsynaptic['CEPVL'][nextState] = 1 + postsynaptic['CEPVL'][nextState]
        postsynaptic['IL1VL'][nextState] = 1 + postsynaptic['IL1VL'][nextState]
        postsynaptic['IL2VL'][nextState] = 1 + postsynaptic['IL2VL'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['RIPL'][nextState] = 1 + postsynaptic['RIPL'][nextState]
        postsynaptic['RMDDL'][nextState] = 1 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDVR'][nextState] = 4 + postsynaptic['RMDVR'][nextState]
        postsynaptic['SIBDL'][nextState] = 3 + postsynaptic['SIBDL'][nextState]
        postsynaptic['URBL'][nextState] = 1 + postsynaptic['URBL'][nextState]

def OLQVR():
        postsynaptic['CEPVR'][nextState] = 1 + postsynaptic['CEPVR'][nextState]
        postsynaptic['IL1VR'][nextState] = 1 + postsynaptic['IL1VR'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIH'][nextState] = 2 + postsynaptic['RIH'][nextState]
        postsynaptic['RIPR'][nextState] = 2 + postsynaptic['RIPR'][nextState]
        postsynaptic['RMDDR'][nextState] = 1 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 4 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMER'][nextState] = 1 + postsynaptic['RMER'][nextState]
        postsynaptic['SIBDR'][nextState] = 4 + postsynaptic['SIBDR'][nextState]
        postsynaptic['URBR'][nextState] = 1 + postsynaptic['URBR'][nextState]

def PDA():
        postsynaptic['AS11'][nextState] = 1 + postsynaptic['AS11'][nextState]
        postsynaptic['DA9'][nextState] = 1 + postsynaptic['DA9'][nextState]
        postsynaptic['DD6'][nextState] = 1 + postsynaptic['DD6'][nextState]
        postsynaptic['MDL21'][nextState] = 2 + postsynaptic['MDL21'][nextState]
        postsynaptic['PVNR'][nextState] = 1 + postsynaptic['PVNR'][nextState]
        postsynaptic['VD13'][nextState] = 3 + postsynaptic['VD13'][nextState]

def PDB():
        postsynaptic['AS11'][nextState] = 2 + postsynaptic['AS11'][nextState]
        postsynaptic['MVL22'][nextState] = 1 + postsynaptic['MVL22'][nextState]
        postsynaptic['MVR21'][nextState] = 1 + postsynaptic['MVR21'][nextState]
        postsynaptic['RID'][nextState] = 2 + postsynaptic['RID'][nextState]
        postsynaptic['VD13'][nextState] = 2 + postsynaptic['VD13'][nextState]

def PDEL():
        postsynaptic['AVKL'][nextState] = 6 + postsynaptic['AVKL'][nextState]
        postsynaptic['DVA'][nextState] = 24 + postsynaptic['DVA'][nextState]
        postsynaptic['PDER'][nextState] = 1 + postsynaptic['PDER'][nextState]
        postsynaptic['PDER'][nextState] = 3 + postsynaptic['PDER'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVM'][nextState] = 2 + postsynaptic['PVM'][nextState]
        postsynaptic['PVM'][nextState] = 1 + postsynaptic['PVM'][nextState]
        postsynaptic['PVR'][nextState] = 2 + postsynaptic['PVR'][nextState]
        postsynaptic['VA9'][nextState] = 1 + postsynaptic['VA9'][nextState]
        postsynaptic['VD11'][nextState] = 1 + postsynaptic['VD11'][nextState]

def PDER():
        postsynaptic['AVKL'][nextState] = 16 + postsynaptic['AVKL'][nextState]
        postsynaptic['DVA'][nextState] = 35 + postsynaptic['DVA'][nextState]
        postsynaptic['PDEL'][nextState] = 3 + postsynaptic['PDEL'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVM'][nextState] = 1 + postsynaptic['PVM'][nextState]
        postsynaptic['VA8'][nextState] = 1 + postsynaptic['VA8'][nextState]
        postsynaptic['VD9'][nextState] = 1 + postsynaptic['VD9'][nextState]

def PHAL():
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVFL'][nextState] = 3 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVG'][nextState] = 5 + postsynaptic['AVG'][nextState]
        postsynaptic['AVHL'][nextState] = 1 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVHR'][nextState] = 1 + postsynaptic['AVHR'][nextState]
        postsynaptic['DVA'][nextState] = 2 + postsynaptic['DVA'][nextState]
        postsynaptic['PHAR'][nextState] = 5 + postsynaptic['PHAR'][nextState]
        postsynaptic['PHAR'][nextState] = 2 + postsynaptic['PHAR'][nextState]
        postsynaptic['PHBL'][nextState] = 5 + postsynaptic['PHBL'][nextState]
        postsynaptic['PHBR'][nextState] = 5 + postsynaptic['PHBR'][nextState]
        postsynaptic['PVQL'][nextState] = 2 + postsynaptic['PVQL'][nextState]

def PHAR():
        postsynaptic['AVG'][nextState] = 3 + postsynaptic['AVG'][nextState]
        postsynaptic['AVHR'][nextState] = 1 + postsynaptic['AVHR'][nextState]
        postsynaptic['DA8'][nextState] = 1 + postsynaptic['DA8'][nextState]
        postsynaptic['DVA'][nextState] = 1 + postsynaptic['DVA'][nextState]
        postsynaptic['PHAL'][nextState] = 6 + postsynaptic['PHAL'][nextState]
        postsynaptic['PHAL'][nextState] = 2 + postsynaptic['PHAL'][nextState]
        postsynaptic['PHBL'][nextState] = 1 + postsynaptic['PHBL'][nextState]
        postsynaptic['PHBR'][nextState] = 5 + postsynaptic['PHBR'][nextState]
        postsynaptic['PVPL'][nextState] = 3 + postsynaptic['PVPL'][nextState]
        postsynaptic['PVQL'][nextState] = 2 + postsynaptic['PVQL'][nextState]

def PHBL():
        postsynaptic['AVAL'][nextState] = 9 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 6 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['PHBR'][nextState] = 1 + postsynaptic['PHBR'][nextState]
        postsynaptic['PHBR'][nextState] = 3 + postsynaptic['PHBR'][nextState]
        postsynaptic['PVCL'][nextState] = 13 + postsynaptic['PVCL'][nextState]
        postsynaptic['VA12'][nextState] = 1 + postsynaptic['VA12'][nextState]

def PHBR():
        postsynaptic['AVAL'][nextState] = 7 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 7 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVFL'][nextState] = 1 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVHL'][nextState] = 1 + postsynaptic['AVHL'][nextState]
        postsynaptic['DA8'][nextState] = 1 + postsynaptic['DA8'][nextState]
        postsynaptic['PHBL'][nextState] = 1 + postsynaptic['PHBL'][nextState]
        postsynaptic['PHBL'][nextState] = 3 + postsynaptic['PHBL'][nextState]
        postsynaptic['PVCL'][nextState] = 6 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 3 + postsynaptic['PVCR'][nextState]
        postsynaptic['VA12'][nextState] = 2 + postsynaptic['VA12'][nextState]

def PHCL():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['DA9'][nextState] = 7 + postsynaptic['DA9'][nextState]
        postsynaptic['DA9'][nextState] = 1 + postsynaptic['DA9'][nextState]
        postsynaptic['DVA'][nextState] = 6 + postsynaptic['DVA'][nextState]
        postsynaptic['LUAL'][nextState] = 1 + postsynaptic['LUAL'][nextState]
        postsynaptic['PHCR'][nextState] = 1 + postsynaptic['PHCR'][nextState]
        postsynaptic['PLML'][nextState] = 1 + postsynaptic['PLML'][nextState]
        postsynaptic['PVCL'][nextState] = 2 + postsynaptic['PVCL'][nextState]
        postsynaptic['VA12'][nextState] = 3 + postsynaptic['VA12'][nextState]

def PHCR():
        postsynaptic['AVHR'][nextState] = 1 + postsynaptic['AVHR'][nextState]
        postsynaptic['DA9'][nextState] = 2 + postsynaptic['DA9'][nextState]
        postsynaptic['DVA'][nextState] = 8 + postsynaptic['DVA'][nextState]
        postsynaptic['LUAR'][nextState] = 1 + postsynaptic['LUAR'][nextState]
        postsynaptic['PHCL'][nextState] = 2 + postsynaptic['PHCL'][nextState]
        postsynaptic['PVCR'][nextState] = 9 + postsynaptic['PVCR'][nextState]
        postsynaptic['VA12'][nextState] = 2 + postsynaptic['VA12'][nextState]

def PLML():
        postsynaptic['HSNL'][nextState] = 1 + postsynaptic['HSNL'][nextState]
        postsynaptic['LUAL'][nextState] = 1 + postsynaptic['LUAL'][nextState]
        postsynaptic['PHCL'][nextState] = 1 + postsynaptic['PHCL'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]

def PLMR():
        postsynaptic['AS6'][nextState] = 1 + postsynaptic['AS6'][nextState]
        postsynaptic['AVAL'][nextState] = 4 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 4 + postsynaptic['AVDR'][nextState]
        postsynaptic['DVA'][nextState] = 5 + postsynaptic['DVA'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['LUAR'][nextState] = 1 + postsynaptic['LUAR'][nextState]
        postsynaptic['PDEL'][nextState] = 2 + postsynaptic['PDEL'][nextState]
        postsynaptic['PDER'][nextState] = 3 + postsynaptic['PDER'][nextState]
        postsynaptic['PVCL'][nextState] = 2 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVR'][nextState] = 2 + postsynaptic['PVR'][nextState]

def PLNL():
        postsynaptic['SAADL'][nextState] = 5 + postsynaptic['SAADL'][nextState]
        postsynaptic['SMBVL'][nextState] = 6 + postsynaptic['SMBVL'][nextState]

def PLNR():
        postsynaptic['SAADR'][nextState] = 4 + postsynaptic['SAADR'][nextState]
        postsynaptic['SMBVR'][nextState] = 6 + postsynaptic['SMBVR'][nextState]

def PQR():
        postsynaptic['AVAL'][nextState] = 8 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 11 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVDL'][nextState] = 7 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 6 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVG'][nextState] = 1 + postsynaptic['AVG'][nextState]
        postsynaptic['LUAR'][nextState] = 1 + postsynaptic['LUAR'][nextState]
        postsynaptic['PVNL'][nextState] = 1 + postsynaptic['PVNL'][nextState]
        postsynaptic['PVPL'][nextState] = 4 + postsynaptic['PVPL'][nextState]

def PVCL():
        postsynaptic['AS1'][nextState] = 1 + postsynaptic['AS1'][nextState]
        postsynaptic['AVAL'][nextState] = 3 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 4 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 5 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 12 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 5 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 3 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['AVJL'][nextState] = 4 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVJR'][nextState] = 2 + postsynaptic['AVJR'][nextState]
        postsynaptic['DA2'][nextState] = 1 + postsynaptic['DA2'][nextState]
        postsynaptic['DA5'][nextState] = 1 + postsynaptic['DA5'][nextState]
        postsynaptic['DA6'][nextState] = 1 + postsynaptic['DA6'][nextState]
        postsynaptic['DB2'][nextState] = 3 + postsynaptic['DB2'][nextState]
        postsynaptic['DB3'][nextState] = 4 + postsynaptic['DB3'][nextState]
        postsynaptic['DB4'][nextState] = 3 + postsynaptic['DB4'][nextState]
        postsynaptic['DB5'][nextState] = 2 + postsynaptic['DB5'][nextState]
        postsynaptic['DB6'][nextState] = 2 + postsynaptic['DB6'][nextState]
        postsynaptic['DB7'][nextState] = 3 + postsynaptic['DB7'][nextState]
        postsynaptic['DVA'][nextState] = 5 + postsynaptic['DVA'][nextState]
        postsynaptic['PLML'][nextState] = 1 + postsynaptic['PLML'][nextState]
        postsynaptic['PVCR'][nextState] = 7 + postsynaptic['PVCR'][nextState]
        postsynaptic['RID'][nextState] = 5 + postsynaptic['RID'][nextState]
        postsynaptic['RIS'][nextState] = 2 + postsynaptic['RIS'][nextState]
        postsynaptic['SIBVL'][nextState] = 2 + postsynaptic['SIBVL'][nextState]
        postsynaptic['VB10'][nextState] = 3 + postsynaptic['VB10'][nextState]
        postsynaptic['VB11'][nextState] = 1 + postsynaptic['VB11'][nextState]
        postsynaptic['VB3'][nextState] = 1 + postsynaptic['VB3'][nextState]
        postsynaptic['VB4'][nextState] = 1 + postsynaptic['VB4'][nextState]
        postsynaptic['VB5'][nextState] = 1 + postsynaptic['VB5'][nextState]
        postsynaptic['VB6'][nextState] = 2 + postsynaptic['VB6'][nextState]
        postsynaptic['VB8'][nextState] = 1 + postsynaptic['VB8'][nextState]
        postsynaptic['VB9'][nextState] = 2 + postsynaptic['VB9'][nextState]

def PVCR():
        postsynaptic['AQR'][nextState] = 1 + postsynaptic['AQR'][nextState]
        postsynaptic['AS2'][nextState] = 1 + postsynaptic['AS2'][nextState]
        postsynaptic['AVAL'][nextState] = 12 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 10 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 8 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 6 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 5 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['AVJL'][nextState] = 3 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVL'][nextState] = 1 + postsynaptic['AVL'][nextState]
        postsynaptic['DA9'][nextState] = 1 + postsynaptic['DA9'][nextState]
        postsynaptic['DB2'][nextState] = 1 + postsynaptic['DB2'][nextState]
        postsynaptic['DB3'][nextState] = 3 + postsynaptic['DB3'][nextState]
        postsynaptic['DB4'][nextState] = 4 + postsynaptic['DB4'][nextState]
        postsynaptic['DB5'][nextState] = 1 + postsynaptic['DB5'][nextState]
        postsynaptic['DB6'][nextState] = 2 + postsynaptic['DB6'][nextState]
        postsynaptic['DB7'][nextState] = 1 + postsynaptic['DB7'][nextState]
        postsynaptic['FLPL'][nextState] = 1 + postsynaptic['FLPL'][nextState]
        postsynaptic['LUAR'][nextState] = 1 + postsynaptic['LUAR'][nextState]
        postsynaptic['PDEL'][nextState] = 2 + postsynaptic['PDEL'][nextState]
        postsynaptic['PHCR'][nextState] = 1 + postsynaptic['PHCR'][nextState]
        postsynaptic['PLMR'][nextState] = 1 + postsynaptic['PLMR'][nextState]
        postsynaptic['PVCL'][nextState] = 8 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVDL'][nextState] = 1 + postsynaptic['PVDL'][nextState]
        postsynaptic['PVR'][nextState] = 1 + postsynaptic['PVR'][nextState]
        postsynaptic['PVWL'][nextState] = 2 + postsynaptic['PVWL'][nextState]
        postsynaptic['PVWR'][nextState] = 2 + postsynaptic['PVWR'][nextState]
        postsynaptic['RID'][nextState] = 5 + postsynaptic['RID'][nextState]
        postsynaptic['SIBVR'][nextState] = 2 + postsynaptic['SIBVR'][nextState]
        postsynaptic['VA8'][nextState] = 2 + postsynaptic['VA8'][nextState]
        postsynaptic['VA9'][nextState] = 1 + postsynaptic['VA9'][nextState]
        postsynaptic['VB10'][nextState] = 1 + postsynaptic['VB10'][nextState]
        postsynaptic['VB4'][nextState] = 3 + postsynaptic['VB4'][nextState]
        postsynaptic['VB6'][nextState] = 2 + postsynaptic['VB6'][nextState]
        postsynaptic['VB7'][nextState] = 3 + postsynaptic['VB7'][nextState]
        postsynaptic['VB8'][nextState] = 1 + postsynaptic['VB8'][nextState]

def PVDL():
        postsynaptic['AVAL'][nextState] = 6 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 6 + postsynaptic['AVAR'][nextState]
        postsynaptic['DD5'][nextState] = 1 + postsynaptic['DD5'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 6 + postsynaptic['PVCR'][nextState]
        postsynaptic['VD10'][nextState] = 6 + postsynaptic['VD10'][nextState]

def PVDR():
        postsynaptic['AVAL'][nextState] = 6 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 9 + postsynaptic['AVAR'][nextState]
        postsynaptic['DVA'][nextState] = 3 + postsynaptic['DVA'][nextState]
        postsynaptic['PVCL'][nextState] = 13 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 10 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVDL'][nextState] = 1 + postsynaptic['PVDL'][nextState]
        postsynaptic['VA9'][nextState] = 1 + postsynaptic['VA9'][nextState]

def PVM():
        postsynaptic['AVKL'][nextState] = 11 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVL'][nextState] = 1 + postsynaptic['AVL'][nextState]
        postsynaptic['AVM'][nextState] = 1 + postsynaptic['AVM'][nextState]
        postsynaptic['DVA'][nextState] = 3 + postsynaptic['DVA'][nextState]
        postsynaptic['PDEL'][nextState] = 7 + postsynaptic['PDEL'][nextState]
        postsynaptic['PDEL'][nextState] = 1 + postsynaptic['PDEL'][nextState]
        postsynaptic['PDER'][nextState] = 8 + postsynaptic['PDER'][nextState]
        postsynaptic['PDER'][nextState] = 1 + postsynaptic['PDER'][nextState]
        postsynaptic['PVCL'][nextState] = 2 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVR'][nextState] = 1 + postsynaptic['PVR'][nextState]

def PVNL():
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBR'][nextState] = 3 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 3 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVDR'][nextState] = 3 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVFR'][nextState] = 1 + postsynaptic['AVFR'][nextState]
        postsynaptic['AVG'][nextState] = 1 + postsynaptic['AVG'][nextState]
        postsynaptic['AVJL'][nextState] = 5 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVJR'][nextState] = 5 + postsynaptic['AVJR'][nextState]
        postsynaptic['AVL'][nextState] = 2 + postsynaptic['AVL'][nextState]
        postsynaptic['BDUL'][nextState] = 1 + postsynaptic['BDUL'][nextState]
        postsynaptic['BDUR'][nextState] = 2 + postsynaptic['BDUR'][nextState]
        postsynaptic['DD1'][nextState] = 2 + postsynaptic['DD1'][nextState]
        postsynaptic['MVL09'][nextState] = 3 + postsynaptic['MVL09'][nextState]
        postsynaptic['PQR'][nextState] = 1 + postsynaptic['PQR'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVNR'][nextState] = 5 + postsynaptic['PVNR'][nextState]
        postsynaptic['PVQR'][nextState] = 1 + postsynaptic['PVQR'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['PVWL'][nextState] = 1 + postsynaptic['PVWL'][nextState]
        postsynaptic['RIFL'][nextState] = 1 + postsynaptic['RIFL'][nextState]

def PVNR():
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 3 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVJL'][nextState] = 4 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVJR'][nextState] = 1 + postsynaptic['AVJR'][nextState]
        postsynaptic['AVL'][nextState] = 2 + postsynaptic['AVL'][nextState]
        postsynaptic['BDUL'][nextState] = 1 + postsynaptic['BDUL'][nextState]
        postsynaptic['BDUR'][nextState] = 2 + postsynaptic['BDUR'][nextState]
        postsynaptic['DD3'][nextState] = 1 + postsynaptic['DD3'][nextState]
        postsynaptic['HSNR'][nextState] = 2 + postsynaptic['HSNR'][nextState]
        postsynaptic['MVL12'][nextState] = 1 + postsynaptic['MVL12'][nextState]
        postsynaptic['MVL13'][nextState] = 2 + postsynaptic['MVL13'][nextState]
        postsynaptic['PQR'][nextState] = 2 + postsynaptic['PQR'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVNL'][nextState] = 1 + postsynaptic['PVNL'][nextState]
        postsynaptic['PVT'][nextState] = 2 + postsynaptic['PVT'][nextState]
        postsynaptic['PVWL'][nextState] = 2 + postsynaptic['PVWL'][nextState]
        postsynaptic['VC2'][nextState] = 1 + postsynaptic['VC2'][nextState]
        postsynaptic['VC3'][nextState] = 1 + postsynaptic['VC3'][nextState]
        postsynaptic['VD12'][nextState] = 1 + postsynaptic['VD12'][nextState]
        postsynaptic['VD6'][nextState] = 1 + postsynaptic['VD6'][nextState]
        postsynaptic['VD7'][nextState] = 1 + postsynaptic['VD7'][nextState]

def PVPL():
        postsynaptic['ADAL'][nextState] = 1 + postsynaptic['ADAL'][nextState]
        postsynaptic['AQR'][nextState] = 8 + postsynaptic['AQR'][nextState]
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 5 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 6 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDR'][nextState] = 2 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['AVHR'][nextState] = 1 + postsynaptic['AVHR'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 6 + postsynaptic['AVKR'][nextState]
        postsynaptic['DVC'][nextState] = 2 + postsynaptic['DVC'][nextState]
        postsynaptic['PHAR'][nextState] = 3 + postsynaptic['PHAR'][nextState]
        postsynaptic['PQR'][nextState] = 4 + postsynaptic['PQR'][nextState]
        postsynaptic['PVCR'][nextState] = 3 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVPR'][nextState] = 1 + postsynaptic['PVPR'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['RIGL'][nextState] = 2 + postsynaptic['RIGL'][nextState]
        postsynaptic['VD13'][nextState] = 2 + postsynaptic['VD13'][nextState]
        postsynaptic['VD3'][nextState] = 1 + postsynaptic['VD3'][nextState]

def PVPR():
        postsynaptic['ADFR'][nextState] = 1 + postsynaptic['ADFR'][nextState]
        postsynaptic['AQR'][nextState] = 11 + postsynaptic['AQR'][nextState]
        postsynaptic['ASHR'][nextState] = 1 + postsynaptic['ASHR'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 4 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 5 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVHL'][nextState] = 3 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVL'][nextState] = 4 + postsynaptic['AVL'][nextState]
        postsynaptic['DD2'][nextState] = 1 + postsynaptic['DD2'][nextState]
        postsynaptic['DVC'][nextState] = 14 + postsynaptic['DVC'][nextState]
        postsynaptic['PVCL'][nextState] = 4 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 7 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVPL'][nextState] = 1 + postsynaptic['PVPL'][nextState]
        postsynaptic['PVQR'][nextState] = 1 + postsynaptic['PVQR'][nextState]
        postsynaptic['RIAR'][nextState] = 2 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIMR'][nextState] = 1 + postsynaptic['RIMR'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]
        postsynaptic['VD4'][nextState] = 1 + postsynaptic['VD4'][nextState]
        postsynaptic['VD5'][nextState] = 1 + postsynaptic['VD5'][nextState]

def PVQL():
        postsynaptic['ADAL'][nextState] = 1 + postsynaptic['ADAL'][nextState]
        postsynaptic['AIAL'][nextState] = 3 + postsynaptic['AIAL'][nextState]
        postsynaptic['ASJL'][nextState] = 1 + postsynaptic['ASJL'][nextState]
        postsynaptic['ASKL'][nextState] = 4 + postsynaptic['ASKL'][nextState]
        postsynaptic['ASKL'][nextState] = 5 + postsynaptic['ASKL'][nextState]
        postsynaptic['HSNL'][nextState] = 2 + postsynaptic['HSNL'][nextState]
        postsynaptic['PVQR'][nextState] = 2 + postsynaptic['PVQR'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]

def PVQR():
        postsynaptic['ADAR'][nextState] = 1 + postsynaptic['ADAR'][nextState]
        postsynaptic['AIAR'][nextState] = 7 + postsynaptic['AIAR'][nextState]
        postsynaptic['ASER'][nextState] = 1 + postsynaptic['ASER'][nextState]
        postsynaptic['ASKR'][nextState] = 8 + postsynaptic['ASKR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVFL'][nextState] = 1 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVFR'][nextState] = 1 + postsynaptic['AVFR'][nextState]
        postsynaptic['AVL'][nextState] = 1 + postsynaptic['AVL'][nextState]
        postsynaptic['AWAR'][nextState] = 2 + postsynaptic['AWAR'][nextState]
        postsynaptic['DD1'][nextState] = 1 + postsynaptic['DD1'][nextState]
        postsynaptic['DVC'][nextState] = 1 + postsynaptic['DVC'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['PVNL'][nextState] = 1 + postsynaptic['PVNL'][nextState]
        postsynaptic['PVQL'][nextState] = 1 + postsynaptic['PVQL'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['RIFR'][nextState] = 1 + postsynaptic['RIFR'][nextState]
        postsynaptic['VD1'][nextState] = 1 + postsynaptic['VD1'][nextState]

def PVR():
        postsynaptic['ADAL'][nextState] = 1 + postsynaptic['ADAL'][nextState]
        postsynaptic['ALML'][nextState] = 1 + postsynaptic['ALML'][nextState]
        postsynaptic['AS6'][nextState] = 1 + postsynaptic['AS6'][nextState]
        postsynaptic['AVBL'][nextState] = 4 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 4 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVJL'][nextState] = 3 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVJR'][nextState] = 2 + postsynaptic['AVJR'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['DA9'][nextState] = 1 + postsynaptic['DA9'][nextState]
        postsynaptic['DB2'][nextState] = 1 + postsynaptic['DB2'][nextState]
        postsynaptic['DB3'][nextState] = 1 + postsynaptic['DB3'][nextState]
        postsynaptic['DVA'][nextState] = 3 + postsynaptic['DVA'][nextState]
        postsynaptic['IL1DL'][nextState] = 1 + postsynaptic['IL1DL'][nextState]
        postsynaptic['IL1DR'][nextState] = 1 + postsynaptic['IL1DR'][nextState]
        postsynaptic['IL1VL'][nextState] = 1 + postsynaptic['IL1VL'][nextState]
        postsynaptic['IL1VR'][nextState] = 1 + postsynaptic['IL1VR'][nextState]
        postsynaptic['LUAL'][nextState] = 1 + postsynaptic['LUAL'][nextState]
        postsynaptic['LUAR'][nextState] = 1 + postsynaptic['LUAR'][nextState]
        postsynaptic['PDEL'][nextState] = 1 + postsynaptic['PDEL'][nextState]
        postsynaptic['PDER'][nextState] = 1 + postsynaptic['PDER'][nextState]
        postsynaptic['PLMR'][nextState] = 2 + postsynaptic['PLMR'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['RIPL'][nextState] = 3 + postsynaptic['RIPL'][nextState]
        postsynaptic['RIPR'][nextState] = 3 + postsynaptic['RIPR'][nextState]
        postsynaptic['SABD'][nextState] = 1 + postsynaptic['SABD'][nextState]
        postsynaptic['URADL'][nextState] = 1 + postsynaptic['URADL'][nextState]

def PVT():
        postsynaptic['AIBL'][nextState] = 3 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBR'][nextState] = 5 + postsynaptic['AIBR'][nextState]
        postsynaptic['AVKL'][nextState] = 9 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 7 + postsynaptic['AVKR'][nextState]
        postsynaptic['AVL'][nextState] = 2 + postsynaptic['AVL'][nextState]
        postsynaptic['DVC'][nextState] = 2 + postsynaptic['DVC'][nextState]
        postsynaptic['PVPL'][nextState] = 1 + postsynaptic['PVPL'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIGL'][nextState] = 2 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIGR'][nextState] = 3 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]
        postsynaptic['RMFL'][nextState] = 2 + postsynaptic['RMFL'][nextState]
        postsynaptic['RMFR'][nextState] = 3 + postsynaptic['RMFR'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]

def PVWL():
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['PVCR'][nextState] = 2 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVT'][nextState] = 2 + postsynaptic['PVT'][nextState]
        postsynaptic['PVWR'][nextState] = 1 + postsynaptic['PVWR'][nextState]
        postsynaptic['VA12'][nextState] = 1 + postsynaptic['VA12'][nextState]


def PVWR():
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['PVCR'][nextState] = 2 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['VA12'][nextState] = 1 + postsynaptic['VA12'][nextState]

def RIAL():
        postsynaptic['CEPVL'][nextState] = 1 + postsynaptic['CEPVL'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIVL'][nextState] = 2 + postsynaptic['RIVL'][nextState]
        postsynaptic['RIVR'][nextState] = 4 + postsynaptic['RIVR'][nextState]
        postsynaptic['RMDDL'][nextState] = 12 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDDR'][nextState] = 7 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDL'][nextState] = 6 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 6 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 9 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMDVR'][nextState] = 11 + postsynaptic['RMDVR'][nextState]
        postsynaptic['SIADL'][nextState] = 2 + postsynaptic['SIADL'][nextState]
        postsynaptic['SMDDL'][nextState] = 8 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 10 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVL'][nextState] = 6 + postsynaptic['SMDVL'][nextState]
        postsynaptic['SMDVR'][nextState] = 11 + postsynaptic['SMDVR'][nextState]

def RIAR():
        postsynaptic['CEPVR'][nextState] = 1 + postsynaptic['CEPVR'][nextState]
        postsynaptic['IL1R'][nextState] = 1 + postsynaptic['IL1R'][nextState]
        postsynaptic['RIAL'][nextState] = 4 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIVL'][nextState] = 1 + postsynaptic['RIVL'][nextState]
        postsynaptic['RMDDL'][nextState] = 10 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDDR'][nextState] = 11 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDL'][nextState] = 3 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 8 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 12 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMDVR'][nextState] = 10 + postsynaptic['RMDVR'][nextState]
        postsynaptic['SAADR'][nextState] = 1 + postsynaptic['SAADR'][nextState]
        postsynaptic['SIADL'][nextState] = 1 + postsynaptic['SIADL'][nextState]
        postsynaptic['SIADR'][nextState] = 1 + postsynaptic['SIADR'][nextState]
        postsynaptic['SIAVL'][nextState] = 1 + postsynaptic['SIAVL'][nextState]
        postsynaptic['SMDDL'][nextState] = 7 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 7 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVL'][nextState] = 13 + postsynaptic['SMDVL'][nextState]
        postsynaptic['SMDVR'][nextState] = 7 + postsynaptic['SMDVR'][nextState]

def RIBL():
        postsynaptic['AIBR'][nextState] = 2 + postsynaptic['AIBR'][nextState]
        postsynaptic['AUAL'][nextState] = 1 + postsynaptic['AUAL'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDR'][nextState] = 1 + postsynaptic['AVDR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 5 + postsynaptic['AVER'][nextState]
        postsynaptic['BAGR'][nextState] = 1 + postsynaptic['BAGR'][nextState]
        postsynaptic['OLQDL'][nextState] = 2 + postsynaptic['OLQDL'][nextState]
        postsynaptic['OLQVL'][nextState] = 1 + postsynaptic['OLQVL'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['RIAL'][nextState] = 3 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 3 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['SIADL'][nextState] = 1 + postsynaptic['SIADL'][nextState]
        postsynaptic['SIAVL'][nextState] = 1 + postsynaptic['SIAVL'][nextState]
        postsynaptic['SIBDL'][nextState] = 1 + postsynaptic['SIBDL'][nextState]
        postsynaptic['SIBVL'][nextState] = 1 + postsynaptic['SIBVL'][nextState]
        postsynaptic['SIBVR'][nextState] = 1 + postsynaptic['SIBVR'][nextState]
        postsynaptic['SMBDL'][nextState] = 1 + postsynaptic['SMBDL'][nextState]
        postsynaptic['SMDDL'][nextState] = 1 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDVR'][nextState] = 4 + postsynaptic['SMDVR'][nextState]

def RIBR():
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIZR'][nextState] = 1 + postsynaptic['AIZR'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVEL'][nextState] = 3 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['BAGL'][nextState] = 1 + postsynaptic['BAGL'][nextState]
        postsynaptic['OLQDR'][nextState] = 2 + postsynaptic['OLQDR'][nextState]
        postsynaptic['OLQVR'][nextState] = 1 + postsynaptic['OLQVR'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['RIAR'][nextState] = 2 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIBL'][nextState] = 3 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIGR'][nextState] = 2 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['SIADR'][nextState] = 1 + postsynaptic['SIADR'][nextState]
        postsynaptic['SIAVR'][nextState] = 1 + postsynaptic['SIAVR'][nextState]
        postsynaptic['SIBDR'][nextState] = 1 + postsynaptic['SIBDR'][nextState]
        postsynaptic['SIBVR'][nextState] = 1 + postsynaptic['SIBVR'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]
        postsynaptic['SMDDL'][nextState] = 2 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 1 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVL'][nextState] = 2 + postsynaptic['SMDVL'][nextState]

def RICL():
        postsynaptic['ADAR'][nextState] = 1 + postsynaptic['ADAR'][nextState]
        postsynaptic['ASHL'][nextState] = 2 + postsynaptic['ASHL'][nextState]
        postsynaptic['AVAL'][nextState] = 5 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 6 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 2 + postsynaptic['AVKR'][nextState]
        postsynaptic['AWBR'][nextState] = 1 + postsynaptic['AWBR'][nextState]
        postsynaptic['RIML'][nextState] = 1 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 3 + postsynaptic['RIMR'][nextState]
        postsynaptic['RIVR'][nextState] = 1 + postsynaptic['RIVR'][nextState]
        postsynaptic['RMFR'][nextState] = 1 + postsynaptic['RMFR'][nextState]
        postsynaptic['SMBDL'][nextState] = 2 + postsynaptic['SMBDL'][nextState]
        postsynaptic['SMDDL'][nextState] = 3 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 3 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVR'][nextState] = 1 + postsynaptic['SMDVR'][nextState]

def RICR():
        postsynaptic['ADAR'][nextState] = 1 + postsynaptic['ADAR'][nextState]
        postsynaptic['ASHR'][nextState] = 2 + postsynaptic['ASHR'][nextState]
        postsynaptic['AVAL'][nextState] = 5 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 5 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]
        postsynaptic['SMDDL'][nextState] = 4 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 3 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVL'][nextState] = 2 + postsynaptic['SMDVL'][nextState]
        postsynaptic['SMDVR'][nextState] = 1 + postsynaptic['SMDVR'][nextState]

def RID():
        postsynaptic['ALA'][nextState] = 1 + postsynaptic['ALA'][nextState]
        postsynaptic['AS2'][nextState] = 1 + postsynaptic['AS2'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['DA6'][nextState] = 3 + postsynaptic['DA6'][nextState]
        postsynaptic['DA9'][nextState] = 1 + postsynaptic['DA9'][nextState]
        postsynaptic['DB1'][nextState] = 1 + postsynaptic['DB1'][nextState]
        postsynaptic['DD1'][nextState] = 4 + postsynaptic['DD1'][nextState]
        postsynaptic['DD2'][nextState] = 4 + postsynaptic['DD2'][nextState]
        postsynaptic['DD3'][nextState] = 3 + postsynaptic['DD3'][nextState]
        postsynaptic['MDL14'][nextState] = -2 + postsynaptic['MDL14'][nextState]
        postsynaptic['MDL21'][nextState] = -3 + postsynaptic['MDL21'][nextState]
        postsynaptic['PDB'][nextState] = 2 + postsynaptic['PDB'][nextState]
        postsynaptic['VD13'][nextState] = 1 + postsynaptic['VD13'][nextState]
        postsynaptic['VD5'][nextState] = 1 + postsynaptic['VD5'][nextState]

def RIFL():
        postsynaptic['ALML'][nextState] = 2 + postsynaptic['ALML'][nextState]
        postsynaptic['AVBL'][nextState] = 10 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVG'][nextState] = 1 + postsynaptic['AVG'][nextState]
        postsynaptic['AVHR'][nextState] = 1 + postsynaptic['AVHR'][nextState]
        postsynaptic['AVJR'][nextState] = 2 + postsynaptic['AVJR'][nextState]
        postsynaptic['PVPL'][nextState] = 3 + postsynaptic['PVPL'][nextState]
        postsynaptic['RIML'][nextState] = 4 + postsynaptic['RIML'][nextState]
        postsynaptic['VD1'][nextState] = 1 + postsynaptic['VD1'][nextState]

def RIFR():
        postsynaptic['ASHR'][nextState] = 2 + postsynaptic['ASHR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 17 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVFL'][nextState] = 1 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVG'][nextState] = 1 + postsynaptic['AVG'][nextState]
        postsynaptic['AVHL'][nextState] = 1 + postsynaptic['AVHL'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVJR'][nextState] = 2 + postsynaptic['AVJR'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVPR'][nextState] = 4 + postsynaptic['PVPR'][nextState]
        postsynaptic['RIMR'][nextState] = 4 + postsynaptic['RIMR'][nextState]
        postsynaptic['RIPR'][nextState] = 1 + postsynaptic['RIPR'][nextState]

def RIGL():
        postsynaptic['AIBR'][nextState] = 3 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIZR'][nextState] = 1 + postsynaptic['AIZR'][nextState]
        postsynaptic['ALNL'][nextState] = 1 + postsynaptic['ALNL'][nextState]
        postsynaptic['AQR'][nextState] = 2 + postsynaptic['AQR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 2 + postsynaptic['AVKR'][nextState]
        postsynaptic['BAGR'][nextState] = 2 + postsynaptic['BAGR'][nextState]
        postsynaptic['DVC'][nextState] = 1 + postsynaptic['DVC'][nextState]
        postsynaptic['OLLL'][nextState] = 1 + postsynaptic['OLLL'][nextState]
        postsynaptic['OLQDL'][nextState] = 1 + postsynaptic['OLQDL'][nextState]
        postsynaptic['OLQVL'][nextState] = 1 + postsynaptic['OLQVL'][nextState]
        postsynaptic['RIBL'][nextState] = 2 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIGR'][nextState] = 3 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIR'][nextState] = 2 + postsynaptic['RIR'][nextState]
        postsynaptic['RMEL'][nextState] = 2 + postsynaptic['RMEL'][nextState]
        postsynaptic['RMHR'][nextState] = 3 + postsynaptic['RMHR'][nextState]
        postsynaptic['URYDL'][nextState] = 1 + postsynaptic['URYDL'][nextState]
        postsynaptic['URYVL'][nextState] = 1 + postsynaptic['URYVL'][nextState]
        postsynaptic['VB2'][nextState] = 1 + postsynaptic['VB2'][nextState]
        postsynaptic['VD1'][nextState] = 2 + postsynaptic['VD1'][nextState]

def RIGR():
        postsynaptic['AIBL'][nextState] = 3 + postsynaptic['AIBL'][nextState]
        postsynaptic['ALNR'][nextState] = 1 + postsynaptic['ALNR'][nextState]
        postsynaptic['AQR'][nextState] = 1 + postsynaptic['AQR'][nextState]
        postsynaptic['AVER'][nextState] = 2 + postsynaptic['AVER'][nextState]
        postsynaptic['AVKL'][nextState] = 4 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 2 + postsynaptic['AVKR'][nextState]
        postsynaptic['BAGL'][nextState] = 1 + postsynaptic['BAGL'][nextState]
        postsynaptic['OLLR'][nextState] = 1 + postsynaptic['OLLR'][nextState]
        postsynaptic['OLQDR'][nextState] = 1 + postsynaptic['OLQDR'][nextState]
        postsynaptic['OLQVR'][nextState] = 1 + postsynaptic['OLQVR'][nextState]
        postsynaptic['RIBR'][nextState] = 2 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIGL'][nextState] = 3 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIR'][nextState] = 1 + postsynaptic['RIR'][nextState]
        postsynaptic['RMHL'][nextState] = 4 + postsynaptic['RMHL'][nextState]
        postsynaptic['URYDR'][nextState] = 1 + postsynaptic['URYDR'][nextState]
        postsynaptic['URYVR'][nextState] = 1 + postsynaptic['URYVR'][nextState]

def RIH():
        postsynaptic['ADFR'][nextState] = 1 + postsynaptic['ADFR'][nextState]
        postsynaptic['AIZL'][nextState] = 4 + postsynaptic['AIZL'][nextState]
        postsynaptic['AIZR'][nextState] = 4 + postsynaptic['AIZR'][nextState]
        postsynaptic['AUAR'][nextState] = 1 + postsynaptic['AUAR'][nextState]
        postsynaptic['BAGR'][nextState] = 1 + postsynaptic['BAGR'][nextState]
        postsynaptic['CEPDL'][nextState] = 2 + postsynaptic['CEPDL'][nextState]
        postsynaptic['CEPDR'][nextState] = 2 + postsynaptic['CEPDR'][nextState]
        postsynaptic['CEPVL'][nextState] = 2 + postsynaptic['CEPVL'][nextState]
        postsynaptic['CEPVR'][nextState] = 2 + postsynaptic['CEPVR'][nextState]
        postsynaptic['FLPL'][nextState] = 1 + postsynaptic['FLPL'][nextState]
        postsynaptic['IL2L'][nextState] = 2 + postsynaptic['IL2L'][nextState]
        postsynaptic['IL2R'][nextState] = 1 + postsynaptic['IL2R'][nextState]
        postsynaptic['OLQDL'][nextState] = 4 + postsynaptic['OLQDL'][nextState]
        postsynaptic['OLQDR'][nextState] = 2 + postsynaptic['OLQDR'][nextState]
        postsynaptic['OLQVL'][nextState] = 1 + postsynaptic['OLQVL'][nextState]
        postsynaptic['OLQVR'][nextState] = 6 + postsynaptic['OLQVR'][nextState]
        postsynaptic['RIAL'][nextState] = 10 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 8 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIBL'][nextState] = 5 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 4 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIPL'][nextState] = 4 + postsynaptic['RIPL'][nextState]
        postsynaptic['RIPR'][nextState] = 6 + postsynaptic['RIPR'][nextState]
        postsynaptic['RMER'][nextState] = 2 + postsynaptic['RMER'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]
        postsynaptic['URYVR'][nextState] = 1 + postsynaptic['URYVR'][nextState]

def RIML():
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AIYL'][nextState] = 1 + postsynaptic['AIYL'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 3 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVEL'][nextState] = 2 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 3 + postsynaptic['AVER'][nextState]
        postsynaptic['MDR05'][nextState] = 2 + postsynaptic['MDR05'][nextState]
        postsynaptic['MVR05'][nextState] = 2 + postsynaptic['MVR05'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIS'][nextState] = 1 + postsynaptic['RIS'][nextState]
        postsynaptic['RMDL'][nextState] = 1 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 1 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMFR'][nextState] = 1 + postsynaptic['RMFR'][nextState]
        postsynaptic['SAADR'][nextState] = 1 + postsynaptic['SAADR'][nextState]
        postsynaptic['SAAVL'][nextState] = 3 + postsynaptic['SAAVL'][nextState]
        postsynaptic['SAAVR'][nextState] = 2 + postsynaptic['SAAVR'][nextState]
        postsynaptic['SMDDR'][nextState] = 5 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVL'][nextState] = 1 + postsynaptic['SMDVL'][nextState]

def RIMR():
        postsynaptic['ADAR'][nextState] = 1 + postsynaptic['ADAR'][nextState]
        postsynaptic['AIBL'][nextState] = 4 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AIYR'][nextState] = 1 + postsynaptic['AIYR'][nextState]
        postsynaptic['AVAL'][nextState] = 5 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 5 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVEL'][nextState] = 3 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 2 + postsynaptic['AVER'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['MDL05'][nextState] = 1 + postsynaptic['MDL05'][nextState]
        postsynaptic['MDL07'][nextState] = 1 + postsynaptic['MDL07'][nextState]
        postsynaptic['MVL05'][nextState] = 1 + postsynaptic['MVL05'][nextState]
        postsynaptic['MVL07'][nextState] = 1 + postsynaptic['MVL07'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIS'][nextState] = 2 + postsynaptic['RIS'][nextState]
        postsynaptic['RMDL'][nextState] = 1 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 1 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMFL'][nextState] = 1 + postsynaptic['RMFL'][nextState]
        postsynaptic['RMFR'][nextState] = 1 + postsynaptic['RMFR'][nextState]
        postsynaptic['SAAVL'][nextState] = 3 + postsynaptic['SAAVL'][nextState]
        postsynaptic['SAAVR'][nextState] = 3 + postsynaptic['SAAVR'][nextState]
        postsynaptic['SMDDL'][nextState] = 2 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 4 + postsynaptic['SMDDR'][nextState]

def RIPL():
        postsynaptic['OLQDL'][nextState] = 1 + postsynaptic['OLQDL'][nextState]
        postsynaptic['OLQDR'][nextState] = 1 + postsynaptic['OLQDR'][nextState]
        postsynaptic['RMED'][nextState] = 1 + postsynaptic['RMED'][nextState]

def RIPR():
        postsynaptic['OLQDL'][nextState] = 1 + postsynaptic['OLQDL'][nextState]
        postsynaptic['OLQDR'][nextState] = 1 + postsynaptic['OLQDR'][nextState]
        postsynaptic['RMED'][nextState] = 1 + postsynaptic['RMED'][nextState]

def RIR():
        postsynaptic['AFDR'][nextState] = 1 + postsynaptic['AFDR'][nextState]
        postsynaptic['AIZL'][nextState] = 3 + postsynaptic['AIZL'][nextState]
        postsynaptic['AIZR'][nextState] = 5 + postsynaptic['AIZR'][nextState]
        postsynaptic['AUAL'][nextState] = 1 + postsynaptic['AUAL'][nextState]
        postsynaptic['AWBR'][nextState] = 1 + postsynaptic['AWBR'][nextState]
        postsynaptic['BAGL'][nextState] = 1 + postsynaptic['BAGL'][nextState]
        postsynaptic['BAGR'][nextState] = 2 + postsynaptic['BAGR'][nextState]
        postsynaptic['DVA'][nextState] = 2 + postsynaptic['DVA'][nextState]
        postsynaptic['HSNL'][nextState] = 1 + postsynaptic['HSNL'][nextState]
        postsynaptic['PVPL'][nextState] = 1 + postsynaptic['PVPL'][nextState]
        postsynaptic['RIAL'][nextState] = 5 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['URXL'][nextState] = 5 + postsynaptic['URXL'][nextState]
        postsynaptic['URXR'][nextState] = 1 + postsynaptic['URXR'][nextState]

def RIS():
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AVEL'][nextState] = 7 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 7 + postsynaptic['AVER'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 4 + postsynaptic['AVKR'][nextState]
        postsynaptic['AVL'][nextState] = 2 + postsynaptic['AVL'][nextState]
        postsynaptic['CEPDR'][nextState] = 1 + postsynaptic['CEPDR'][nextState]
        postsynaptic['CEPVL'][nextState] = 2 + postsynaptic['CEPVL'][nextState]
        postsynaptic['CEPVR'][nextState] = 1 + postsynaptic['CEPVR'][nextState]
        postsynaptic['DB1'][nextState] = 1 + postsynaptic['DB1'][nextState]
        postsynaptic['OLLR'][nextState] = 1 + postsynaptic['OLLR'][nextState]
        postsynaptic['RIBL'][nextState] = 3 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 5 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIML'][nextState] = 2 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 5 + postsynaptic['RIMR'][nextState]
        postsynaptic['RMDDL'][nextState] = 1 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDL'][nextState] = 2 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 4 + postsynaptic['RMDR'][nextState]
        postsynaptic['SMDDL'][nextState] = 1 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 3 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVL'][nextState] = 1 + postsynaptic['SMDVL'][nextState]
        postsynaptic['SMDVR'][nextState] = 1 + postsynaptic['SMDVR'][nextState]
        postsynaptic['URYVR'][nextState] = 1 + postsynaptic['URYVR'][nextState]

def RIVL():
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['MVR05'][nextState] = -2 + postsynaptic['MVR05'][nextState]
        postsynaptic['MVR06'][nextState] = -2 + postsynaptic['MVR06'][nextState]
        postsynaptic['MVR08'][nextState] = -3 + postsynaptic['MVR08'][nextState]
        postsynaptic['RIAL'][nextState] = 1 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIVR'][nextState] = 2 + postsynaptic['RIVR'][nextState]
        postsynaptic['RMDL'][nextState] = 2 + postsynaptic['RMDL'][nextState]
        postsynaptic['SAADR'][nextState] = 3 + postsynaptic['SAADR'][nextState]
        postsynaptic['SDQR'][nextState] = 2 + postsynaptic['SDQR'][nextState]
        postsynaptic['SIAVR'][nextState] = 2 + postsynaptic['SIAVR'][nextState]
        postsynaptic['SMDDR'][nextState] = 1 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVL'][nextState] = 1 + postsynaptic['SMDVL'][nextState]

def RIVR():
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['MVL05'][nextState] = -2 + postsynaptic['MVL05'][nextState]
        postsynaptic['MVL06'][nextState] = -2 + postsynaptic['MVL06'][nextState]
        postsynaptic['MVL08'][nextState] = -2 + postsynaptic['MVL08'][nextState]
        postsynaptic['MVR04'][nextState] = -2 + postsynaptic['MVR04'][nextState]
        postsynaptic['MVR06'][nextState] = -2 + postsynaptic['MVR06'][nextState]
        postsynaptic['RIAL'][nextState] = 2 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIVL'][nextState] = 2 + postsynaptic['RIVL'][nextState]
        postsynaptic['RMDDL'][nextState] = 1 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDR'][nextState] = 1 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMDVR'][nextState] = 1 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]
        postsynaptic['SAADL'][nextState] = 2 + postsynaptic['SAADL'][nextState]
        postsynaptic['SDQR'][nextState] = 2 + postsynaptic['SDQR'][nextState]
        postsynaptic['SIAVL'][nextState] = 2 + postsynaptic['SIAVL'][nextState]
        postsynaptic['SMDDL'][nextState] = 2 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDVR'][nextState] = 4 + postsynaptic['SMDVR'][nextState]

def RMDDL():
        postsynaptic['MDR01'][nextState] = 1 + postsynaptic['MDR01'][nextState]
        postsynaptic['MDR02'][nextState] = 1 + postsynaptic['MDR02'][nextState]
        postsynaptic['MDR03'][nextState] = 1 + postsynaptic['MDR03'][nextState]
        postsynaptic['MDR04'][nextState] = 1 + postsynaptic['MDR04'][nextState]
        postsynaptic['MDR08'][nextState] = 2 + postsynaptic['MDR08'][nextState]
        postsynaptic['MVR01'][nextState] = 1 + postsynaptic['MVR01'][nextState]
        postsynaptic['OLQVL'][nextState] = 1 + postsynaptic['OLQVL'][nextState]
        postsynaptic['RMDL'][nextState] = 1 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDVL'][nextState] = 1 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMDVR'][nextState] = 7 + postsynaptic['RMDVR'][nextState]
        postsynaptic['SMDDL'][nextState] = 1 + postsynaptic['SMDDL'][nextState]

def RMDDR():
        postsynaptic['MDL01'][nextState] = 1 + postsynaptic['MDL01'][nextState]
        postsynaptic['MDL02'][nextState] = 1 + postsynaptic['MDL02'][nextState]
        postsynaptic['MDL03'][nextState] = 2 + postsynaptic['MDL03'][nextState]
        postsynaptic['MDL04'][nextState] = 1 + postsynaptic['MDL04'][nextState]
        postsynaptic['MDR04'][nextState] = 1 + postsynaptic['MDR04'][nextState]
        postsynaptic['MVR01'][nextState] = 1 + postsynaptic['MVR01'][nextState]
        postsynaptic['MVR02'][nextState] = 1 + postsynaptic['MVR02'][nextState]
        postsynaptic['OLQVR'][nextState] = 1 + postsynaptic['OLQVR'][nextState]
        postsynaptic['RMDVL'][nextState] = 12 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMDVR'][nextState] = 1 + postsynaptic['RMDVR'][nextState]
        postsynaptic['SAADR'][nextState] = 1 + postsynaptic['SAADR'][nextState]
        postsynaptic['SMDDR'][nextState] = 1 + postsynaptic['SMDDR'][nextState]
        postsynaptic['URYDL'][nextState] = 1 + postsynaptic['URYDL'][nextState]

def RMDL():
        postsynaptic['MDL03'][nextState] = 1 + postsynaptic['MDL03'][nextState]
        postsynaptic['MDL05'][nextState] = 2 + postsynaptic['MDL05'][nextState]
        postsynaptic['MDR01'][nextState] = 1 + postsynaptic['MDR01'][nextState]
        postsynaptic['MDR03'][nextState] = 1 + postsynaptic['MDR03'][nextState]
        postsynaptic['MVL01'][nextState] = 1 + postsynaptic['MVL01'][nextState]
        postsynaptic['MVR01'][nextState] = 1 + postsynaptic['MVR01'][nextState]
        postsynaptic['MVR03'][nextState] = 1 + postsynaptic['MVR03'][nextState]
        postsynaptic['MVR05'][nextState] = 2 + postsynaptic['MVR05'][nextState]
        postsynaptic['MVR07'][nextState] = 1 + postsynaptic['MVR07'][nextState]
        postsynaptic['OLLR'][nextState] = 2 + postsynaptic['OLLR'][nextState]
        postsynaptic['RIAL'][nextState] = 4 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 3 + postsynaptic['RIAR'][nextState]
        postsynaptic['RMDDL'][nextState] = 1 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDDR'][nextState] = 1 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDR'][nextState] = 3 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 1 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMER'][nextState] = 1 + postsynaptic['RMER'][nextState]
        postsynaptic['RMFL'][nextState] = 1 + postsynaptic['RMFL'][nextState]

def RMDR():
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['MDL03'][nextState] = 1 + postsynaptic['MDL03'][nextState]
        postsynaptic['MDL05'][nextState] = 1 + postsynaptic['MDL05'][nextState]
        postsynaptic['MDR05'][nextState] = 1 + postsynaptic['MDR05'][nextState]
        postsynaptic['MVL03'][nextState] = 1 + postsynaptic['MVL03'][nextState]
        postsynaptic['MVL05'][nextState] = 1 + postsynaptic['MVL05'][nextState]
        postsynaptic['RIAL'][nextState] = 3 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 7 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIMR'][nextState] = 2 + postsynaptic['RIMR'][nextState]
        postsynaptic['RIS'][nextState] = 1 + postsynaptic['RIS'][nextState]
        postsynaptic['RMDDL'][nextState] = 1 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDL'][nextState] = 1 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDVR'][nextState] = 1 + postsynaptic['RMDVR'][nextState]

def RMDVL():
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['MDR01'][nextState] = 1 + postsynaptic['MDR01'][nextState]
        postsynaptic['MVL04'][nextState] = 1 + postsynaptic['MVL04'][nextState]
        postsynaptic['MVR01'][nextState] = 1 + postsynaptic['MVR01'][nextState]
        postsynaptic['MVR02'][nextState] = 1 + postsynaptic['MVR02'][nextState]
        postsynaptic['MVR03'][nextState] = 1 + postsynaptic['MVR03'][nextState]
        postsynaptic['MVR04'][nextState] = 1 + postsynaptic['MVR04'][nextState]
        postsynaptic['MVR05'][nextState] = 1 + postsynaptic['MVR05'][nextState]
        postsynaptic['MVR06'][nextState] = 1 + postsynaptic['MVR06'][nextState]
        postsynaptic['MVR08'][nextState] = 1 + postsynaptic['MVR08'][nextState]
        postsynaptic['OLQDL'][nextState] = 1 + postsynaptic['OLQDL'][nextState]
        postsynaptic['RMDDL'][nextState] = 1 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDDR'][nextState] = 6 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDL'][nextState] = 1 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDVR'][nextState] = 1 + postsynaptic['RMDVR'][nextState]
        postsynaptic['SAAVL'][nextState] = 1 + postsynaptic['SAAVL'][nextState]
        postsynaptic['SMDVL'][nextState] = 1 + postsynaptic['SMDVL'][nextState]

def RMDVR():
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['MDL01'][nextState] = 1 + postsynaptic['MDL01'][nextState]
        postsynaptic['MVL01'][nextState] = 1 + postsynaptic['MVL01'][nextState]
        postsynaptic['MVL02'][nextState] = 1 + postsynaptic['MVL02'][nextState]
        postsynaptic['MVL03'][nextState] = 1 + postsynaptic['MVL03'][nextState]
        postsynaptic['MVL04'][nextState] = 1 + postsynaptic['MVL04'][nextState]
        postsynaptic['MVL05'][nextState] = 1 + postsynaptic['MVL05'][nextState]
        postsynaptic['MVL06'][nextState] = 1 + postsynaptic['MVL06'][nextState]
        postsynaptic['MVL08'][nextState] = 1 + postsynaptic['MVL08'][nextState]
        postsynaptic['MVR04'][nextState] = 1 + postsynaptic['MVR04'][nextState]
        postsynaptic['MVR06'][nextState] = 1 + postsynaptic['MVR06'][nextState]
        postsynaptic['MVR08'][nextState] = 1 + postsynaptic['MVR08'][nextState]
        postsynaptic['OLQDR'][nextState] = 1 + postsynaptic['OLQDR'][nextState]
        postsynaptic['RMDDL'][nextState] = 4 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDDR'][nextState] = 1 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDR'][nextState] = 1 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 1 + postsynaptic['RMDVL'][nextState]
        postsynaptic['SAAVR'][nextState] = 1 + postsynaptic['SAAVR'][nextState]
        postsynaptic['SIBDR'][nextState] = 1 + postsynaptic['SIBDR'][nextState]
        postsynaptic['SIBVR'][nextState] = 1 + postsynaptic['SIBVR'][nextState]
        postsynaptic['SMDVR'][nextState] = 1 + postsynaptic['SMDVR'][nextState]

def RMED():
        postsynaptic['IL1VL'][nextState] = 1 + postsynaptic['IL1VL'][nextState]
        postsynaptic['MVL02'][nextState] = -4 + postsynaptic['MVL02'][nextState]
        postsynaptic['MVL04'][nextState] = -4 + postsynaptic['MVL04'][nextState]
        postsynaptic['MVL06'][nextState] = -4 + postsynaptic['MVL06'][nextState]
        postsynaptic['MVR02'][nextState] = -4 + postsynaptic['MVR02'][nextState]
        postsynaptic['MVR04'][nextState] = -4 + postsynaptic['MVR04'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIPL'][nextState] = 1 + postsynaptic['RIPL'][nextState]
        postsynaptic['RIPR'][nextState] = 1 + postsynaptic['RIPR'][nextState]
        postsynaptic['RMEV'][nextState] = 2 + postsynaptic['RMEV'][nextState]

def RMEL():
        postsynaptic['MDR01'][nextState] = -5 + postsynaptic['MDR01'][nextState]
        postsynaptic['MDR03'][nextState] = -5 + postsynaptic['MDR03'][nextState]
        postsynaptic['MVR01'][nextState] = -5 + postsynaptic['MVR01'][nextState]
        postsynaptic['MVR03'][nextState] = -5 + postsynaptic['MVR03'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]

def RMER():
        postsynaptic['MDL01'][nextState] = -7 + postsynaptic['MDL01'][nextState]
        postsynaptic['MDL03'][nextState] = -7 + postsynaptic['MDL03'][nextState]
        postsynaptic['MVL01'][nextState] = -7 + postsynaptic['MVL01'][nextState]
        postsynaptic['RMEV'][nextState] = 1 + postsynaptic['RMEV'][nextState]

def RMEV():
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 1 + postsynaptic['AVER'][nextState]
        postsynaptic['IL1DL'][nextState] = 1 + postsynaptic['IL1DL'][nextState]
        postsynaptic['IL1DR'][nextState] = 1 + postsynaptic['IL1DR'][nextState]
        postsynaptic['MDL02'][nextState] = -3 + postsynaptic['MDL02'][nextState]
        postsynaptic['MDL04'][nextState] = -3 + postsynaptic['MDL04'][nextState]
        postsynaptic['MDL06'][nextState] = -3 + postsynaptic['MDL06'][nextState]
        postsynaptic['MDR02'][nextState] = -3 + postsynaptic['MDR02'][nextState]
        postsynaptic['MDR04'][nextState] = -3 + postsynaptic['MDR04'][nextState]
        postsynaptic['RMED'][nextState] = 2 + postsynaptic['RMED'][nextState]
        postsynaptic['RMEL'][nextState] = 1 + postsynaptic['RMEL'][nextState]
        postsynaptic['RMER'][nextState] = 1 + postsynaptic['RMER'][nextState]
        postsynaptic['SMDDR'][nextState] = 1 + postsynaptic['SMDDR'][nextState]

def RMFL():
        postsynaptic['AVKL'][nextState] = 4 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 4 + postsynaptic['AVKR'][nextState]
        postsynaptic['MDR03'][nextState] = 1 + postsynaptic['MDR03'][nextState]
        postsynaptic['MVR01'][nextState] = 1 + postsynaptic['MVR01'][nextState]
        postsynaptic['MVR03'][nextState] = 1 + postsynaptic['MVR03'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RMDR'][nextState] = 3 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]
        postsynaptic['URBR'][nextState] = 1 + postsynaptic['URBR'][nextState]

def RMFR():
        postsynaptic['AVKL'][nextState] = 3 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 3 + postsynaptic['AVKR'][nextState]
        postsynaptic['RMDL'][nextState] = 2 + postsynaptic['RMDL'][nextState]

def RMGL():
        postsynaptic['ADAL'][nextState] = 1 + postsynaptic['ADAL'][nextState]
        postsynaptic['ADLL'][nextState] = 1 + postsynaptic['ADLL'][nextState]
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['ALML'][nextState] = 1 + postsynaptic['ALML'][nextState]
        postsynaptic['ALNL'][nextState] = 1 + postsynaptic['ALNL'][nextState]
        postsynaptic['ASHL'][nextState] = 2 + postsynaptic['ASHL'][nextState]
        postsynaptic['ASKL'][nextState] = 2 + postsynaptic['ASKL'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVEL'][nextState] = 2 + postsynaptic['AVEL'][nextState]
        postsynaptic['AWBL'][nextState] = 1 + postsynaptic['AWBL'][nextState]
        postsynaptic['CEPDL'][nextState] = 1 + postsynaptic['CEPDL'][nextState]
        postsynaptic['IL2L'][nextState] = 1 + postsynaptic['IL2L'][nextState]
        postsynaptic['MDL05'][nextState] = 2 + postsynaptic['MDL05'][nextState]
        postsynaptic['MVL05'][nextState] = 2 + postsynaptic['MVL05'][nextState]
        postsynaptic['RID'][nextState] = 1 + postsynaptic['RID'][nextState]
        postsynaptic['RMDL'][nextState] = 1 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 3 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 3 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMHL'][nextState] = 3 + postsynaptic['RMHL'][nextState]
        postsynaptic['RMHR'][nextState] = 1 + postsynaptic['RMHR'][nextState]
        postsynaptic['SIAVL'][nextState] = 1 + postsynaptic['SIAVL'][nextState]
        postsynaptic['SIBVL'][nextState] = 3 + postsynaptic['SIBVL'][nextState]
        postsynaptic['SIBVR'][nextState] = 1 + postsynaptic['SIBVR'][nextState]
        postsynaptic['SMBVL'][nextState] = 1 + postsynaptic['SMBVL'][nextState]
        postsynaptic['URXL'][nextState] = 2 + postsynaptic['URXL'][nextState]

def RMGR():
        postsynaptic['ADAR'][nextState] = 1 + postsynaptic['ADAR'][nextState]
        postsynaptic['AIMR'][nextState] = 1 + postsynaptic['AIMR'][nextState]
        postsynaptic['ALNR'][nextState] = 1 + postsynaptic['ALNR'][nextState]
        postsynaptic['ASHR'][nextState] = 2 + postsynaptic['ASHR'][nextState]
        postsynaptic['ASKR'][nextState] = 1 + postsynaptic['ASKR'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['AVER'][nextState] = 3 + postsynaptic['AVER'][nextState]
        postsynaptic['AVJL'][nextState] = 1 + postsynaptic['AVJL'][nextState]
        postsynaptic['AWBR'][nextState] = 1 + postsynaptic['AWBR'][nextState]
        postsynaptic['IL2R'][nextState] = 1 + postsynaptic['IL2R'][nextState]
        postsynaptic['MDR05'][nextState] = 1 + postsynaptic['MDR05'][nextState]
        postsynaptic['MVR05'][nextState] = 1 + postsynaptic['MVR05'][nextState]
        postsynaptic['MVR07'][nextState] = 1 + postsynaptic['MVR07'][nextState]
        postsynaptic['RIR'][nextState] = 1 + postsynaptic['RIR'][nextState]
        postsynaptic['RMDL'][nextState] = 4 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 2 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMDVR'][nextState] = 5 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMHR'][nextState] = 1 + postsynaptic['RMHR'][nextState]
        postsynaptic['URXR'][nextState] = 2 + postsynaptic['URXR'][nextState]

def RMHL():
        postsynaptic['MDR01'][nextState] = 2 + postsynaptic['MDR01'][nextState]
        postsynaptic['MDR03'][nextState] = 3 + postsynaptic['MDR03'][nextState]
        postsynaptic['MVR01'][nextState] = 2 + postsynaptic['MVR01'][nextState]
        postsynaptic['RMDR'][nextState] = 1 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMGL'][nextState] = 3 + postsynaptic['RMGL'][nextState]
        postsynaptic['SIBVR'][nextState] = 1 + postsynaptic['SIBVR'][nextState]

def RMHR():
        postsynaptic['MDL01'][nextState] = 2 + postsynaptic['MDL01'][nextState]
        postsynaptic['MDL03'][nextState] = 2 + postsynaptic['MDL03'][nextState]
        postsynaptic['MDL05'][nextState] = 2 + postsynaptic['MDL05'][nextState]
        postsynaptic['MVL01'][nextState] = 2 + postsynaptic['MVL01'][nextState]
        postsynaptic['RMER'][nextState] = 1 + postsynaptic['RMER'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]

def SAADL():
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['AVAL'][nextState] = 6 + postsynaptic['AVAL'][nextState]
        postsynaptic['RIML'][nextState] = 3 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 6 + postsynaptic['RIMR'][nextState]
        postsynaptic['RMGR'][nextState] = 1 + postsynaptic['RMGR'][nextState]
        postsynaptic['SMBDL'][nextState] = 1 + postsynaptic['SMBDL'][nextState]

def SAADR():
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AVAR'][nextState] = 3 + postsynaptic['AVAR'][nextState]
        postsynaptic['OLLL'][nextState] = 1 + postsynaptic['OLLL'][nextState]
        postsynaptic['RIML'][nextState] = 4 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 5 + postsynaptic['RIMR'][nextState]
        postsynaptic['RMDDR'][nextState] = 1 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMFL'][nextState] = 1 + postsynaptic['RMFL'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]

def SAAVL():
        postsynaptic['AIBL'][nextState] = 1 + postsynaptic['AIBL'][nextState]
        postsynaptic['ALNL'][nextState] = 1 + postsynaptic['ALNL'][nextState]
        postsynaptic['AVAL'][nextState] = 16 + postsynaptic['AVAL'][nextState]
        postsynaptic['OLLR'][nextState] = 1 + postsynaptic['OLLR'][nextState]
        postsynaptic['RIML'][nextState] = 2 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 12 + postsynaptic['RIMR'][nextState]
        postsynaptic['RMDVL'][nextState] = 2 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMFR'][nextState] = 2 + postsynaptic['RMFR'][nextState]
        postsynaptic['SMBVR'][nextState] = 3 + postsynaptic['SMBVR'][nextState]
        postsynaptic['SMDDR'][nextState] = 8 + postsynaptic['SMDDR'][nextState]

def SAAVR():
        postsynaptic['AVAR'][nextState] = 13 + postsynaptic['AVAR'][nextState]
        postsynaptic['RIML'][nextState] = 5 + postsynaptic['RIML'][nextState]
        postsynaptic['RIMR'][nextState] = 2 + postsynaptic['RIMR'][nextState]
        postsynaptic['RMDVR'][nextState] = 1 + postsynaptic['RMDVR'][nextState]
        postsynaptic['SMBVL'][nextState] = 2 + postsynaptic['SMBVL'][nextState]
        postsynaptic['SMDDL'][nextState] = 6 + postsynaptic['SMDDL'][nextState]

def SABD():
        postsynaptic['AVAL'][nextState] = 4 + postsynaptic['AVAL'][nextState]
        postsynaptic['VA2'][nextState] = 4 + postsynaptic['VA2'][nextState]
        postsynaptic['VA3'][nextState] = 2 + postsynaptic['VA3'][nextState]
        postsynaptic['VA4'][nextState] = 1 + postsynaptic['VA4'][nextState]

def SABVL():
        postsynaptic['AVAR'][nextState] = 3 + postsynaptic['AVAR'][nextState]
        postsynaptic['DA1'][nextState] = 2 + postsynaptic['DA1'][nextState]
        postsynaptic['DA2'][nextState] = 1 + postsynaptic['DA2'][nextState]

def SABVR():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['DA1'][nextState] = 3 + postsynaptic['DA1'][nextState]

def SDQL():
        postsynaptic['ALML'][nextState] = 2 + postsynaptic['ALML'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 3 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVEL'][nextState] = 1 + postsynaptic['AVEL'][nextState]
        postsynaptic['FLPL'][nextState] = 1 + postsynaptic['FLPL'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]
        postsynaptic['RIS'][nextState] = 3 + postsynaptic['RIS'][nextState]
        postsynaptic['RMFL'][nextState] = 1 + postsynaptic['RMFL'][nextState]
        postsynaptic['SDQR'][nextState] = 1 + postsynaptic['SDQR'][nextState]

def SDQR():
        postsynaptic['ADLL'][nextState] = 1 + postsynaptic['ADLL'][nextState]
        postsynaptic['AIBL'][nextState] = 2 + postsynaptic['AIBL'][nextState]
        postsynaptic['AVAL'][nextState] = 3 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBL'][nextState] = 7 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 4 + postsynaptic['AVBR'][nextState]
        postsynaptic['DVA'][nextState] = 3 + postsynaptic['DVA'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]
        postsynaptic['RIVL'][nextState] = 2 + postsynaptic['RIVL'][nextState]
        postsynaptic['RIVR'][nextState] = 2 + postsynaptic['RIVR'][nextState]
        postsynaptic['RMHL'][nextState] = 2 + postsynaptic['RMHL'][nextState]
        postsynaptic['RMHR'][nextState] = 1 + postsynaptic['RMHR'][nextState]
        postsynaptic['SDQL'][nextState] = 1 + postsynaptic['SDQL'][nextState]
        postsynaptic['SIBVL'][nextState] = 1 + postsynaptic['SIBVL'][nextState]

def SIADL():
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]

def SIADR():
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]

def SIAVL():
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]

def SIAVR():
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]

def SIBDL():
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['SIBVL'][nextState] = 1 + postsynaptic['SIBVL'][nextState]

def SIBDR():
        postsynaptic['AIML'][nextState] = 1 + postsynaptic['AIML'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['SIBVR'][nextState] = 1 + postsynaptic['SIBVR'][nextState]

def SIBVL():
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['SDQR'][nextState] = 1 + postsynaptic['SDQR'][nextState]
        postsynaptic['SIBDL'][nextState] = 1 + postsynaptic['SIBDL'][nextState]

def SIBVR():
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RMHL'][nextState] = 1 + postsynaptic['RMHL'][nextState]
        postsynaptic['SIBDR'][nextState] = 1 + postsynaptic['SIBDR'][nextState]

def SMBDL():
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 1 + postsynaptic['AVKR'][nextState]
        postsynaptic['MDR01'][nextState] = 2 + postsynaptic['MDR01'][nextState]
        postsynaptic['MDR02'][nextState] = 2 + postsynaptic['MDR02'][nextState]
        postsynaptic['MDR03'][nextState] = 2 + postsynaptic['MDR03'][nextState]
        postsynaptic['MDR04'][nextState] = 2 + postsynaptic['MDR04'][nextState]
        postsynaptic['MDR06'][nextState] = 3 + postsynaptic['MDR06'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RMED'][nextState] = 3 + postsynaptic['RMED'][nextState]
        postsynaptic['SAADL'][nextState] = 1 + postsynaptic['SAADL'][nextState]
        postsynaptic['SAAVR'][nextState] = 1 + postsynaptic['SAAVR'][nextState]

def SMBDR():
        postsynaptic['ALNL'][nextState] = 1 + postsynaptic['ALNL'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 2 + postsynaptic['AVKR'][nextState]
        postsynaptic['MDL02'][nextState] = 1 + postsynaptic['MDL02'][nextState]
        postsynaptic['MDL03'][nextState] = 1 + postsynaptic['MDL03'][nextState]
        postsynaptic['MDL04'][nextState] = 1 + postsynaptic['MDL04'][nextState]
        postsynaptic['MDL06'][nextState] = 2 + postsynaptic['MDL06'][nextState]
        postsynaptic['MDR04'][nextState] = 1 + postsynaptic['MDR04'][nextState]
        postsynaptic['MDR08'][nextState] = 1 + postsynaptic['MDR08'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RMED'][nextState] = 4 + postsynaptic['RMED'][nextState]
        postsynaptic['SAAVL'][nextState] = 3 + postsynaptic['SAAVL'][nextState]

def SMBVL():
        postsynaptic['MVL01'][nextState] = 1 + postsynaptic['MVL01'][nextState]
        postsynaptic['MVL02'][nextState] = 1 + postsynaptic['MVL02'][nextState]
        postsynaptic['MVL03'][nextState] = 1 + postsynaptic['MVL03'][nextState]
        postsynaptic['MVL04'][nextState] = 1 + postsynaptic['MVL04'][nextState]
        postsynaptic['MVL05'][nextState] = 1 + postsynaptic['MVL05'][nextState]
        postsynaptic['MVL06'][nextState] = 1 + postsynaptic['MVL06'][nextState]
        postsynaptic['MVL08'][nextState] = 1 + postsynaptic['MVL08'][nextState]
        postsynaptic['PLNL'][nextState] = 1 + postsynaptic['PLNL'][nextState]
        postsynaptic['RMEV'][nextState] = 5 + postsynaptic['RMEV'][nextState]
        postsynaptic['SAADL'][nextState] = 3 + postsynaptic['SAADL'][nextState]
        postsynaptic['SAAVR'][nextState] = 2 + postsynaptic['SAAVR'][nextState]

def SMBVR():
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['AVKR'][nextState] = 1 + postsynaptic['AVKR'][nextState]
        postsynaptic['MVR01'][nextState] = 1 + postsynaptic['MVR01'][nextState]
        postsynaptic['MVR02'][nextState] = 1 + postsynaptic['MVR02'][nextState]
        postsynaptic['MVR03'][nextState] = 1 + postsynaptic['MVR03'][nextState]
        postsynaptic['MVR04'][nextState] = 1 + postsynaptic['MVR04'][nextState]
        postsynaptic['MVR06'][nextState] = 1 + postsynaptic['MVR06'][nextState]
        postsynaptic['MVR07'][nextState] = 1 + postsynaptic['MVR07'][nextState]
        postsynaptic['RMEV'][nextState] = 3 + postsynaptic['RMEV'][nextState]
        postsynaptic['SAADR'][nextState] = 4 + postsynaptic['SAADR'][nextState]
        postsynaptic['SAAVL'][nextState] = 3 + postsynaptic['SAAVL'][nextState]

def SMDDL():
        postsynaptic['MDL04'][nextState] = 1 + postsynaptic['MDL04'][nextState]
        postsynaptic['MDL06'][nextState] = 1 + postsynaptic['MDL06'][nextState]
        postsynaptic['MDL08'][nextState] = 1 + postsynaptic['MDL08'][nextState]
        postsynaptic['MDR02'][nextState] = 1 + postsynaptic['MDR02'][nextState]
        postsynaptic['MDR03'][nextState] = 1 + postsynaptic['MDR03'][nextState]
        postsynaptic['MDR04'][nextState] = 1 + postsynaptic['MDR04'][nextState]
        postsynaptic['MDR05'][nextState] = 1 + postsynaptic['MDR05'][nextState]
        postsynaptic['MDR06'][nextState] = 1 + postsynaptic['MDR06'][nextState]
        postsynaptic['MDR07'][nextState] = 1 + postsynaptic['MDR07'][nextState]
        postsynaptic['MVL02'][nextState] = 1 + postsynaptic['MVL02'][nextState]
        postsynaptic['MVL04'][nextState] = 1 + postsynaptic['MVL04'][nextState]
        postsynaptic['RIAL'][nextState] = 1 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIS'][nextState] = 1 + postsynaptic['RIS'][nextState]
        postsynaptic['RMDDL'][nextState] = 1 + postsynaptic['RMDDL'][nextState]
        postsynaptic['SMDVR'][nextState] = 2 + postsynaptic['SMDVR'][nextState]

def SMDDR():
        postsynaptic['MDL04'][nextState] = 1 + postsynaptic['MDL04'][nextState]
        postsynaptic['MDL05'][nextState] = 1 + postsynaptic['MDL05'][nextState]
        postsynaptic['MDL06'][nextState] = 1 + postsynaptic['MDL06'][nextState]
        postsynaptic['MDL08'][nextState] = 1 + postsynaptic['MDL08'][nextState]
        postsynaptic['MDR04'][nextState] = 1 + postsynaptic['MDR04'][nextState]
        postsynaptic['MDR06'][nextState] = 1 + postsynaptic['MDR06'][nextState]
        postsynaptic['MVR02'][nextState] = 1 + postsynaptic['MVR02'][nextState]
        postsynaptic['RIAL'][nextState] = 2 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIS'][nextState] = 1 + postsynaptic['RIS'][nextState]
        postsynaptic['RMDDR'][nextState] = 1 + postsynaptic['RMDDR'][nextState]
        postsynaptic['VD1'][nextState] = 1 + postsynaptic['VD1'][nextState]

def SMDVL():
        postsynaptic['MVL03'][nextState] = 1 + postsynaptic['MVL03'][nextState]
        postsynaptic['MVL06'][nextState] = 1 + postsynaptic['MVL06'][nextState]
        postsynaptic['MVR02'][nextState] = 1 + postsynaptic['MVR02'][nextState]
        postsynaptic['MVR03'][nextState] = 1 + postsynaptic['MVR03'][nextState]
        postsynaptic['MVR04'][nextState] = 1 + postsynaptic['MVR04'][nextState]
        postsynaptic['MVR06'][nextState] = 1 + postsynaptic['MVR06'][nextState]
        postsynaptic['PVR'][nextState] = 1 + postsynaptic['PVR'][nextState]
        postsynaptic['RIAL'][nextState] = 3 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 8 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIBR'][nextState] = 2 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIS'][nextState] = 1 + postsynaptic['RIS'][nextState]
        postsynaptic['RIVL'][nextState] = 2 + postsynaptic['RIVL'][nextState]
        postsynaptic['RMDDR'][nextState] = 1 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 1 + postsynaptic['RMDVL'][nextState]
        postsynaptic['SMDDR'][nextState] = 4 + postsynaptic['SMDDR'][nextState]
        postsynaptic['SMDVR'][nextState] = 1 + postsynaptic['SMDVR'][nextState]

def SMDVR():
        postsynaptic['MVL02'][nextState] = 1 + postsynaptic['MVL02'][nextState]
        postsynaptic['MVL03'][nextState] = 1 + postsynaptic['MVL03'][nextState]
        postsynaptic['MVL04'][nextState] = 1 + postsynaptic['MVL04'][nextState]
        postsynaptic['MVR07'][nextState] = 1 + postsynaptic['MVR07'][nextState]
        postsynaptic['RIAL'][nextState] = 7 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIAR'][nextState] = 5 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIBL'][nextState] = 2 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIVR'][nextState] = 1 + postsynaptic['RIVR'][nextState]
        postsynaptic['RIVR'][nextState] = 2 + postsynaptic['RIVR'][nextState]
        postsynaptic['RMDDL'][nextState] = 1 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDVR'][nextState] = 1 + postsynaptic['RMDVR'][nextState]
        postsynaptic['SMDDL'][nextState] = 2 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDVL'][nextState] = 1 + postsynaptic['SMDVL'][nextState]
        postsynaptic['VB1'][nextState] = 1 + postsynaptic['VB1'][nextState]

def URADL():
        postsynaptic['IL1DL'][nextState] = 2 + postsynaptic['IL1DL'][nextState]
        postsynaptic['MDL02'][nextState] = 2 + postsynaptic['MDL02'][nextState]
        postsynaptic['MDL03'][nextState] = 2 + postsynaptic['MDL03'][nextState]
        postsynaptic['MDL04'][nextState] = 2 + postsynaptic['MDL04'][nextState]
        postsynaptic['RIPL'][nextState] = 3 + postsynaptic['RIPL'][nextState]
        postsynaptic['RMEL'][nextState] = 1 + postsynaptic['RMEL'][nextState]

def URADR():
        postsynaptic['IL1DR'][nextState] = 1 + postsynaptic['IL1DR'][nextState]
        postsynaptic['MDR01'][nextState] = 3 + postsynaptic['MDR01'][nextState]
        postsynaptic['MDR02'][nextState] = 2 + postsynaptic['MDR02'][nextState]
        postsynaptic['MDR03'][nextState] = 3 + postsynaptic['MDR03'][nextState]
        postsynaptic['RIPR'][nextState] = 3 + postsynaptic['RIPR'][nextState]
        postsynaptic['RMDVR'][nextState] = 1 + postsynaptic['RMDVR'][nextState]
        postsynaptic['RMED'][nextState] = 1 + postsynaptic['RMED'][nextState]
        postsynaptic['RMER'][nextState] = 1 + postsynaptic['RMER'][nextState]
        postsynaptic['URYDR'][nextState] = 1 + postsynaptic['URYDR'][nextState]

def URAVL():
        postsynaptic['MVL01'][nextState] = 2 + postsynaptic['MVL01'][nextState]
        postsynaptic['MVL02'][nextState] = 2 + postsynaptic['MVL02'][nextState]
        postsynaptic['MVL03'][nextState] = 3 + postsynaptic['MVL03'][nextState]
        postsynaptic['MVL04'][nextState] = 2 + postsynaptic['MVL04'][nextState]
        postsynaptic['RIPL'][nextState] = 3 + postsynaptic['RIPL'][nextState]
        postsynaptic['RMEL'][nextState] = 1 + postsynaptic['RMEL'][nextState]
        postsynaptic['RMER'][nextState] = 1 + postsynaptic['RMER'][nextState]
        postsynaptic['RMEV'][nextState] = 2 + postsynaptic['RMEV'][nextState]

def URAVR():
        postsynaptic['IL1R'][nextState] = 1 + postsynaptic['IL1R'][nextState]
        postsynaptic['MVR01'][nextState] = 2 + postsynaptic['MVR01'][nextState]
        postsynaptic['MVR02'][nextState] = 2 + postsynaptic['MVR02'][nextState]
        postsynaptic['MVR03'][nextState] = 2 + postsynaptic['MVR03'][nextState]
        postsynaptic['MVR04'][nextState] = 2 + postsynaptic['MVR04'][nextState]
        postsynaptic['RIPR'][nextState] = 3 + postsynaptic['RIPR'][nextState]
        postsynaptic['RMDVL'][nextState] = 1 + postsynaptic['RMDVL'][nextState]
        postsynaptic['RMER'][nextState] = 2 + postsynaptic['RMER'][nextState]
        postsynaptic['RMEV'][nextState] = 2 + postsynaptic['RMEV'][nextState]

def URBL():
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['CEPDL'][nextState] = 1 + postsynaptic['CEPDL'][nextState]
        postsynaptic['IL1L'][nextState] = 1 + postsynaptic['IL1L'][nextState]
        postsynaptic['OLQDL'][nextState] = 1 + postsynaptic['OLQDL'][nextState]
        postsynaptic['OLQVL'][nextState] = 1 + postsynaptic['OLQVL'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]
        postsynaptic['RMDDR'][nextState] = 1 + postsynaptic['RMDDR'][nextState]
        postsynaptic['SIAVL'][nextState] = 1 + postsynaptic['SIAVL'][nextState]
        postsynaptic['SMBDR'][nextState] = 1 + postsynaptic['SMBDR'][nextState]
        postsynaptic['URXL'][nextState] = 2 + postsynaptic['URXL'][nextState]

def URBR():
        postsynaptic['ADAR'][nextState] = 1 + postsynaptic['ADAR'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['CEPDR'][nextState] = 1 + postsynaptic['CEPDR'][nextState]
        postsynaptic['IL1R'][nextState] = 3 + postsynaptic['IL1R'][nextState]
        postsynaptic['IL2R'][nextState] = 1 + postsynaptic['IL2R'][nextState]
        postsynaptic['OLQDR'][nextState] = 1 + postsynaptic['OLQDR'][nextState]
        postsynaptic['OLQVR'][nextState] = 1 + postsynaptic['OLQVR'][nextState]
        postsynaptic['RICR'][nextState] = 1 + postsynaptic['RICR'][nextState]
        postsynaptic['RMDL'][nextState] = 1 + postsynaptic['RMDL'][nextState]
        postsynaptic['RMDR'][nextState] = 1 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMFL'][nextState] = 1 + postsynaptic['RMFL'][nextState]
        postsynaptic['SIAVR'][nextState] = 2 + postsynaptic['SIAVR'][nextState]
        postsynaptic['SMBDL'][nextState] = 1 + postsynaptic['SMBDL'][nextState]
        postsynaptic['URXR'][nextState] = 4 + postsynaptic['URXR'][nextState]

def URXL():
        postsynaptic['ASHL'][nextState] = 1 + postsynaptic['ASHL'][nextState]
        postsynaptic['AUAL'][nextState] = 5 + postsynaptic['AUAL'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVEL'][nextState] = 4 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVJR'][nextState] = 1 + postsynaptic['AVJR'][nextState]
        postsynaptic['RIAL'][nextState] = 8 + postsynaptic['RIAL'][nextState]
        postsynaptic['RICL'][nextState] = 1 + postsynaptic['RICL'][nextState]
        postsynaptic['RIGL'][nextState] = 3 + postsynaptic['RIGL'][nextState]
        postsynaptic['RMGL'][nextState] = 2 + postsynaptic['RMGL'][nextState]
        postsynaptic['RMGL'][nextState] = 1 + postsynaptic['RMGL'][nextState]

def URXR():
        postsynaptic['AUAR'][nextState] = 4 + postsynaptic['AUAR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVER'][nextState] = 2 + postsynaptic['AVER'][nextState]
        postsynaptic['IL2R'][nextState] = 1 + postsynaptic['IL2R'][nextState]
        postsynaptic['OLQVR'][nextState] = 1 + postsynaptic['OLQVR'][nextState]
        postsynaptic['RIAR'][nextState] = 3 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIGR'][nextState] = 2 + postsynaptic['RIGR'][nextState]
        postsynaptic['RIPR'][nextState] = 3 + postsynaptic['RIPR'][nextState]
        postsynaptic['RMDR'][nextState] = 1 + postsynaptic['RMDR'][nextState]
        postsynaptic['RMGR'][nextState] = 2 + postsynaptic['RMGR'][nextState]
        postsynaptic['SIAVR'][nextState] = 1 + postsynaptic['SIAVR'][nextState]

def URYDL():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVER'][nextState] = 2 + postsynaptic['AVER'][nextState]
        postsynaptic['RIBL'][nextState] = 1 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RMDDR'][nextState] = 4 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 6 + postsynaptic['RMDVL'][nextState]
        postsynaptic['SMDDL'][nextState] = 1 + postsynaptic['SMDDL'][nextState]
        postsynaptic['SMDDR'][nextState] = 1 + postsynaptic['SMDDR'][nextState]

def URYDR():
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVEL'][nextState] = 2 + postsynaptic['AVEL'][nextState]
        postsynaptic['AVER'][nextState] = 2 + postsynaptic['AVER'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RMDDL'][nextState] = 3 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDVR'][nextState] = 5 + postsynaptic['RMDVR'][nextState]
        postsynaptic['SMDDL'][nextState] = 4 + postsynaptic['SMDDL'][nextState]

def URYVL():
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVER'][nextState] = 5 + postsynaptic['AVER'][nextState]
        postsynaptic['IL1VL'][nextState] = 1 + postsynaptic['IL1VL'][nextState]
        postsynaptic['RIAL'][nextState] = 1 + postsynaptic['RIAL'][nextState]
        postsynaptic['RIBL'][nextState] = 2 + postsynaptic['RIBL'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['RIH'][nextState] = 1 + postsynaptic['RIH'][nextState]
        postsynaptic['RIS'][nextState] = 1 + postsynaptic['RIS'][nextState]
        postsynaptic['RMDDL'][nextState] = 4 + postsynaptic['RMDDL'][nextState]
        postsynaptic['RMDVR'][nextState] = 2 + postsynaptic['RMDVR'][nextState]
        postsynaptic['SIBVR'][nextState] = 1 + postsynaptic['SIBVR'][nextState]
        postsynaptic['SMDVR'][nextState] = 4 + postsynaptic['SMDVR'][nextState]

def URYVR():
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVEL'][nextState] = 6 + postsynaptic['AVEL'][nextState]
        postsynaptic['IL1VR'][nextState] = 1 + postsynaptic['IL1VR'][nextState]
        postsynaptic['RIAR'][nextState] = 1 + postsynaptic['RIAR'][nextState]
        postsynaptic['RIBR'][nextState] = 1 + postsynaptic['RIBR'][nextState]
        postsynaptic['RIGR'][nextState] = 1 + postsynaptic['RIGR'][nextState]
        postsynaptic['RMDDR'][nextState] = 6 + postsynaptic['RMDDR'][nextState]
        postsynaptic['RMDVL'][nextState] = 4 + postsynaptic['RMDVL'][nextState]
        postsynaptic['SIBDR'][nextState] = 1 + postsynaptic['SIBDR'][nextState]
        postsynaptic['SIBVL'][nextState] = 1 + postsynaptic['SIBVL'][nextState]
        postsynaptic['SMDVL'][nextState] = 3 + postsynaptic['SMDVL'][nextState]

def VA1():
        postsynaptic['AVAL'][nextState] = 3 + postsynaptic['AVAL'][nextState]
        postsynaptic['DA2'][nextState] = 2 + postsynaptic['DA2'][nextState]
        postsynaptic['DD1'][nextState] = 9 + postsynaptic['DD1'][nextState]
        postsynaptic['MVL07'][nextState] = 3 + postsynaptic['MVL07'][nextState]
        postsynaptic['MVL08'][nextState] = 3 + postsynaptic['MVL08'][nextState]
        postsynaptic['MVR07'][nextState] = 3 + postsynaptic['MVR07'][nextState]
        postsynaptic['MVR08'][nextState] = 3 + postsynaptic['MVR08'][nextState]
        postsynaptic['VD1'][nextState] = 2 + postsynaptic['VD1'][nextState]

def VA2():
        postsynaptic['AVAL'][nextState] = 5 + postsynaptic['AVAL'][nextState]
        postsynaptic['DD1'][nextState] = 13 + postsynaptic['DD1'][nextState]
        postsynaptic['MVL07'][nextState] = 5 + postsynaptic['MVL07'][nextState]
        postsynaptic['MVL10'][nextState] = 5 + postsynaptic['MVL10'][nextState]
        postsynaptic['MVR07'][nextState] = 5 + postsynaptic['MVR07'][nextState]
        postsynaptic['MVR10'][nextState] = 5 + postsynaptic['MVR10'][nextState]
        postsynaptic['SABD'][nextState] = 3 + postsynaptic['SABD'][nextState]
        postsynaptic['VA3'][nextState] = 2 + postsynaptic['VA3'][nextState]
        postsynaptic['VB1'][nextState] = 2 + postsynaptic['VB1'][nextState]
        postsynaptic['VD1'][nextState] = 2 + postsynaptic['VD1'][nextState]
        postsynaptic['VD1'][nextState] = 1 + postsynaptic['VD1'][nextState]
        postsynaptic['VD2'][nextState] = 11 + postsynaptic['VD2'][nextState]

def VA3():
        postsynaptic['AS1'][nextState] = 1 + postsynaptic['AS1'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['DD1'][nextState] = 18 + postsynaptic['DD1'][nextState]
        postsynaptic['DD2'][nextState] = 11 + postsynaptic['DD2'][nextState]
        postsynaptic['MVL09'][nextState] = 5 + postsynaptic['MVL09'][nextState]
        postsynaptic['MVL10'][nextState] = 5 + postsynaptic['MVL10'][nextState]
        postsynaptic['MVL12'][nextState] = 5 + postsynaptic['MVL12'][nextState]
        postsynaptic['MVR09'][nextState] = 5 + postsynaptic['MVR09'][nextState]
        postsynaptic['MVR10'][nextState] = 5 + postsynaptic['MVR10'][nextState]
        postsynaptic['MVR12'][nextState] = 5 + postsynaptic['MVR12'][nextState]
        postsynaptic['SABD'][nextState] = 2 + postsynaptic['SABD'][nextState]
        postsynaptic['VA4'][nextState] = 1 + postsynaptic['VA4'][nextState]
        postsynaptic['VD2'][nextState] = 3 + postsynaptic['VD2'][nextState]
        postsynaptic['VD3'][nextState] = 3 + postsynaptic['VD3'][nextState]

def VA4():
        postsynaptic['AS2'][nextState] = 2 + postsynaptic['AS2'][nextState]
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVDL'][nextState] = 1 + postsynaptic['AVDL'][nextState]
        postsynaptic['DA5'][nextState] = 1 + postsynaptic['DA5'][nextState]
        postsynaptic['DD2'][nextState] = 21 + postsynaptic['DD2'][nextState]
        postsynaptic['MVL11'][nextState] = 6 + postsynaptic['MVL11'][nextState]
        postsynaptic['MVL12'][nextState] = 6 + postsynaptic['MVL12'][nextState]
        postsynaptic['MVR11'][nextState] = 6 + postsynaptic['MVR11'][nextState]
        postsynaptic['MVR12'][nextState] = 6 + postsynaptic['MVR12'][nextState]
        postsynaptic['SABD'][nextState] = 1 + postsynaptic['SABD'][nextState]
        postsynaptic['VB3'][nextState] = 2 + postsynaptic['VB3'][nextState]
        postsynaptic['VD4'][nextState] = 3 + postsynaptic['VD4'][nextState]
        
def VA5():
        postsynaptic['AS3'][nextState] = 2 + postsynaptic['AS3'][nextState]
        postsynaptic['AVAL'][nextState] = 5 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 3 + postsynaptic['AVAR'][nextState]
        postsynaptic['DA5'][nextState] = 2 + postsynaptic['DA5'][nextState]
        postsynaptic['DD2'][nextState] = 5 + postsynaptic['DD2'][nextState]
        postsynaptic['DD3'][nextState] = 13 + postsynaptic['DD3'][nextState]
        postsynaptic['MVL11'][nextState] = 5 + postsynaptic['MVL11'][nextState]
        postsynaptic['MVL14'][nextState] = 5 + postsynaptic['MVL14'][nextState]
        postsynaptic['MVR11'][nextState] = 5 + postsynaptic['MVR11'][nextState]
        postsynaptic['MVR14'][nextState] = 5 + postsynaptic['MVR14'][nextState]
        postsynaptic['VD5'][nextState] = 2 + postsynaptic['VD5'][nextState]

def VA6():
        postsynaptic['AVAL'][nextState] = 6 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['DD3'][nextState] = 24 + postsynaptic['DD3'][nextState]
        postsynaptic['MVL13'][nextState] = 5 + postsynaptic['MVL13'][nextState]
        postsynaptic['MVL14'][nextState] = 5 + postsynaptic['MVL14'][nextState]
        postsynaptic['MVR13'][nextState] = 5 + postsynaptic['MVR13'][nextState]
        postsynaptic['MVR14'][nextState] = 5 + postsynaptic['MVR14'][nextState]
        postsynaptic['VB5'][nextState] = 2 + postsynaptic['VB5'][nextState]
        postsynaptic['VD5'][nextState] = 1 + postsynaptic['VD5'][nextState]
        postsynaptic['VD6'][nextState] = 2 + postsynaptic['VD6'][nextState]

def VA7():
        postsynaptic['AS5'][nextState] = 1 + postsynaptic['AS5'][nextState]
        postsynaptic['AVAL'][nextState] = 2 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 4 + postsynaptic['AVAR'][nextState]
        postsynaptic['DD3'][nextState] = 3 + postsynaptic['DD3'][nextState]
        postsynaptic['DD4'][nextState] = 12 + postsynaptic['DD4'][nextState]
        postsynaptic['MVL13'][nextState] = 4 + postsynaptic['MVL13'][nextState]
        postsynaptic['MVL15'][nextState] = 4 + postsynaptic['MVL15'][nextState]
        postsynaptic['MVL16'][nextState] = 4 + postsynaptic['MVL16'][nextState]
        postsynaptic['MVR13'][nextState] = 4 + postsynaptic['MVR13'][nextState]
        postsynaptic['MVR15'][nextState] = 4 + postsynaptic['MVR15'][nextState]
        postsynaptic['MVR16'][nextState] = 4 + postsynaptic['MVR16'][nextState]
        postsynaptic['MVULVA'][nextState] = 4 + postsynaptic['MVULVA'][nextState]
        postsynaptic['VB3'][nextState] = 1 + postsynaptic['VB3'][nextState]
        postsynaptic['VD7'][nextState] = 9 + postsynaptic['VD7'][nextState]

def VA8():
        postsynaptic['AS6'][nextState] = 1 + postsynaptic['AS6'][nextState]
        postsynaptic['AVAL'][nextState] = 10 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 4 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DD4'][nextState] = 21 + postsynaptic['DD4'][nextState]
        postsynaptic['MVL15'][nextState] = 6 + postsynaptic['MVL15'][nextState]
        postsynaptic['MVL16'][nextState] = 6 + postsynaptic['MVL16'][nextState]
        postsynaptic['MVR15'][nextState] = 6 + postsynaptic['MVR15'][nextState]
        postsynaptic['MVR16'][nextState] = 6 + postsynaptic['MVR16'][nextState]
        postsynaptic['PDER'][nextState] = 1 + postsynaptic['PDER'][nextState]
        postsynaptic['PVCR'][nextState] = 2 + postsynaptic['PVCR'][nextState]
        postsynaptic['VA8'][nextState] = 1 + postsynaptic['VA8'][nextState]
        postsynaptic['VA9'][nextState] = 1 + postsynaptic['VA9'][nextState]
        postsynaptic['VB6'][nextState] = 1 + postsynaptic['VB6'][nextState]
        postsynaptic['VB8'][nextState] = 1 + postsynaptic['VB8'][nextState]
        postsynaptic['VB8'][nextState] = 3 + postsynaptic['VB8'][nextState]
        postsynaptic['VB9'][nextState] = 3 + postsynaptic['VB9'][nextState]
        postsynaptic['VD7'][nextState] = 5 + postsynaptic['VD7'][nextState]
        postsynaptic['VD8'][nextState] = 5 + postsynaptic['VD8'][nextState]
        postsynaptic['VD8'][nextState] = 1 + postsynaptic['VD8'][nextState]

def VA9():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DD4'][nextState] = 3 + postsynaptic['DD4'][nextState]
        postsynaptic['DD5'][nextState] = 15 + postsynaptic['DD5'][nextState]
        postsynaptic['DVB'][nextState] = 1 + postsynaptic['DVB'][nextState]
        postsynaptic['DVC'][nextState] = 1 + postsynaptic['DVC'][nextState]
        postsynaptic['MVL15'][nextState] = 5 + postsynaptic['MVL15'][nextState]
        postsynaptic['MVL18'][nextState] = 5 + postsynaptic['MVL18'][nextState]
        postsynaptic['MVR15'][nextState] = 5 + postsynaptic['MVR15'][nextState]
        postsynaptic['MVR18'][nextState] = 5 + postsynaptic['MVR18'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['VB8'][nextState] = 6 + postsynaptic['VB8'][nextState]
        postsynaptic['VB8'][nextState] = 1 + postsynaptic['VB8'][nextState]
        postsynaptic['VB9'][nextState] = 4 + postsynaptic['VB9'][nextState]
        postsynaptic['VD7'][nextState] = 1 + postsynaptic['VD7'][nextState]
        postsynaptic['VD9'][nextState] = 10 + postsynaptic['VD9'][nextState]


def VA10():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['MVL17'][nextState] = 5 + postsynaptic['MVL17'][nextState]
        postsynaptic['MVL18'][nextState] = 5 + postsynaptic['MVL18'][nextState]
        postsynaptic['MVR17'][nextState] = 5 + postsynaptic['MVR17'][nextState]
        postsynaptic['MVR18'][nextState] = 5 + postsynaptic['MVR18'][nextState]

def VA11():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 7 + postsynaptic['AVAR'][nextState]
        postsynaptic['DD6'][nextState] = 10 + postsynaptic['DD6'][nextState]
        postsynaptic['MVL19'][nextState] = 5 + postsynaptic['MVL19'][nextState]
        postsynaptic['MVL20'][nextState] = 5 + postsynaptic['MVL20'][nextState]
        postsynaptic['MVR19'][nextState] = 5 + postsynaptic['MVR19'][nextState]
        postsynaptic['MVR20'][nextState] = 5 + postsynaptic['MVR20'][nextState]
        postsynaptic['PVNR'][nextState] = 2 + postsynaptic['PVNR'][nextState]
        postsynaptic['VB10'][nextState] = 1 + postsynaptic['VB10'][nextState]
        postsynaptic['VD12'][nextState] = 4 + postsynaptic['VD12'][nextState]

def VA12():
        postsynaptic['AS11'][nextState] = 2 + postsynaptic['AS11'][nextState]
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['DA8'][nextState] = 3 + postsynaptic['DA8'][nextState]
        postsynaptic['DA9'][nextState] = 5 + postsynaptic['DA9'][nextState]
        postsynaptic['DB7'][nextState] = 4 + postsynaptic['DB7'][nextState]
        postsynaptic['DD6'][nextState] = 2 + postsynaptic['DD6'][nextState]
        postsynaptic['LUAL'][nextState] = 2 + postsynaptic['LUAL'][nextState]
        postsynaptic['MVL21'][nextState] = 5 + postsynaptic['MVL21'][nextState]
        postsynaptic['MVL22'][nextState] = 5 + postsynaptic['MVL22'][nextState]
        postsynaptic['MVL23'][nextState] = 5 + postsynaptic['MVL23'][nextState]
        postsynaptic['MVR21'][nextState] = 5 + postsynaptic['MVR21'][nextState]
        postsynaptic['MVR22'][nextState] = 5 + postsynaptic['MVR22'][nextState]
        postsynaptic['MVR23'][nextState] = 5 + postsynaptic['MVR23'][nextState]
        postsynaptic['MVR24'][nextState] = 5 + postsynaptic['MVR24'][nextState]
        postsynaptic['PHCL'][nextState] = 1 + postsynaptic['PHCL'][nextState]
        postsynaptic['PHCR'][nextState] = 1 + postsynaptic['PHCR'][nextState]
        postsynaptic['PVCL'][nextState] = 2 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 3 + postsynaptic['PVCR'][nextState]
        postsynaptic['VA11'][nextState] = 1 + postsynaptic['VA11'][nextState]
        postsynaptic['VB11'][nextState] = 1 + postsynaptic['VB11'][nextState]
        postsynaptic['VD12'][nextState] = 3 + postsynaptic['VD12'][nextState]
        postsynaptic['VD13'][nextState] = 11 + postsynaptic['VD13'][nextState]

def VB1():
        postsynaptic['AIBR'][nextState] = 1 + postsynaptic['AIBR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVKL'][nextState] = 4 + postsynaptic['AVKL'][nextState]
        postsynaptic['DB2'][nextState] = 2 + postsynaptic['DB2'][nextState]
        postsynaptic['DD1'][nextState] = 1 + postsynaptic['DD1'][nextState]
        postsynaptic['DVA'][nextState] = 1 + postsynaptic['DVA'][nextState]
        postsynaptic['MVL07'][nextState] = 1 + postsynaptic['MVL07'][nextState]
        postsynaptic['MVL08'][nextState] = 1 + postsynaptic['MVL08'][nextState]
        postsynaptic['MVR07'][nextState] = 1 + postsynaptic['MVR07'][nextState]
        postsynaptic['MVR08'][nextState] = 1 + postsynaptic['MVR08'][nextState]
        postsynaptic['RIML'][nextState] = 2 + postsynaptic['RIML'][nextState]
        postsynaptic['RMFL'][nextState] = 2 + postsynaptic['RMFL'][nextState]
        postsynaptic['SAADL'][nextState] = 9 + postsynaptic['SAADL'][nextState]
        postsynaptic['SAADR'][nextState] = 2 + postsynaptic['SAADR'][nextState]
        postsynaptic['SABD'][nextState] = 1 + postsynaptic['SABD'][nextState]
        postsynaptic['SMDVR'][nextState] = 1 + postsynaptic['SMDVR'][nextState]
        postsynaptic['VA1'][nextState] = 3 + postsynaptic['VA1'][nextState]
        postsynaptic['VA3'][nextState] = 1 + postsynaptic['VA3'][nextState]
        postsynaptic['VB2'][nextState] = 4 + postsynaptic['VB2'][nextState]
        postsynaptic['VD1'][nextState] = 3 + postsynaptic['VD1'][nextState]
        postsynaptic['VD2'][nextState] = 1 + postsynaptic['VD2'][nextState]

def VB2():
        postsynaptic['AVBL'][nextState] = 3 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DB4'][nextState] = 1 + postsynaptic['DB4'][nextState]
        postsynaptic['DD1'][nextState] = 20 + postsynaptic['DD1'][nextState]
        postsynaptic['DD2'][nextState] = 1 + postsynaptic['DD2'][nextState]
        postsynaptic['MVL07'][nextState] = 4 + postsynaptic['MVL07'][nextState]
        postsynaptic['MVL09'][nextState] = 4 + postsynaptic['MVL09'][nextState]
        postsynaptic['MVL10'][nextState] = 4 + postsynaptic['MVL10'][nextState]
        postsynaptic['MVL12'][nextState] = 4 + postsynaptic['MVL12'][nextState]
        postsynaptic['MVR07'][nextState] = 4 + postsynaptic['MVR07'][nextState]
        postsynaptic['MVR09'][nextState] = 4 + postsynaptic['MVR09'][nextState]
        postsynaptic['MVR10'][nextState] = 4 + postsynaptic['MVR10'][nextState]
        postsynaptic['MVR12'][nextState] = 4 + postsynaptic['MVR12'][nextState]
        postsynaptic['RIGL'][nextState] = 1 + postsynaptic['RIGL'][nextState]
        postsynaptic['VA2'][nextState] = 1 + postsynaptic['VA2'][nextState]
        postsynaptic['VB1'][nextState] = 4 + postsynaptic['VB1'][nextState]
        postsynaptic['VB3'][nextState] = 1 + postsynaptic['VB3'][nextState]
        postsynaptic['VB5'][nextState] = 1 + postsynaptic['VB5'][nextState]
        postsynaptic['VB7'][nextState] = 2 + postsynaptic['VB7'][nextState]
        postsynaptic['VC2'][nextState] = 1 + postsynaptic['VC2'][nextState]
        postsynaptic['VD2'][nextState] = 9 + postsynaptic['VD2'][nextState]
        postsynaptic['VD3'][nextState] = 3 + postsynaptic['VD3'][nextState]

def VB3():
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DB1'][nextState] = 1 + postsynaptic['DB1'][nextState]
        postsynaptic['DD2'][nextState] = 37 + postsynaptic['DD2'][nextState]
        postsynaptic['MVL11'][nextState] = 6 + postsynaptic['MVL11'][nextState]
        postsynaptic['MVL12'][nextState] = 6 + postsynaptic['MVL12'][nextState]
        postsynaptic['MVL14'][nextState] = 6 + postsynaptic['MVL14'][nextState]
        postsynaptic['MVR11'][nextState] = 6 + postsynaptic['MVR11'][nextState]
        postsynaptic['MVR12'][nextState] = 6 + postsynaptic['MVR12'][nextState]
        postsynaptic['MVR14'][nextState] = 6 + postsynaptic['MVR14'][nextState]
        postsynaptic['VA4'][nextState] = 1 + postsynaptic['VA4'][nextState]
        postsynaptic['VA7'][nextState] = 1 + postsynaptic['VA7'][nextState]
        postsynaptic['VB2'][nextState] = 1 + postsynaptic['VB2'][nextState]

def VB4():
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DB1'][nextState] = 1 + postsynaptic['DB1'][nextState]
        postsynaptic['DB4'][nextState] = 1 + postsynaptic['DB4'][nextState]
        postsynaptic['DD2'][nextState] = 6 + postsynaptic['DD2'][nextState]
        postsynaptic['DD3'][nextState] = 16 + postsynaptic['DD3'][nextState]
        postsynaptic['MVL11'][nextState] = 5 + postsynaptic['MVL11'][nextState]
        postsynaptic['MVL14'][nextState] = 5 + postsynaptic['MVL14'][nextState]
        postsynaptic['MVR11'][nextState] = 5 + postsynaptic['MVR11'][nextState]
        postsynaptic['MVR14'][nextState] = 5 + postsynaptic['MVR14'][nextState]
        postsynaptic['VB5'][nextState] = 1 + postsynaptic['VB5'][nextState]

def VB5():
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['DD3'][nextState] = 27 + postsynaptic['DD3'][nextState]
        postsynaptic['MVL13'][nextState] = 6 + postsynaptic['MVL13'][nextState]
        postsynaptic['MVL14'][nextState] = 6 + postsynaptic['MVL14'][nextState]
        postsynaptic['MVR13'][nextState] = 6 + postsynaptic['MVR13'][nextState]
        postsynaptic['MVR14'][nextState] = 6 + postsynaptic['MVR14'][nextState]
        postsynaptic['VB2'][nextState] = 1 + postsynaptic['VB2'][nextState]
        postsynaptic['VB4'][nextState] = 1 + postsynaptic['VB4'][nextState]
        postsynaptic['VB6'][nextState] = 8 + postsynaptic['VB6'][nextState]

def VB6():
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['DA4'][nextState] = 1 + postsynaptic['DA4'][nextState]
        postsynaptic['DD4'][nextState] = 30 + postsynaptic['DD4'][nextState]
        postsynaptic['MVL15'][nextState] = 6 + postsynaptic['MVL15'][nextState]
        postsynaptic['MVL16'][nextState] = 6 + postsynaptic['MVL16'][nextState]
        postsynaptic['MVR15'][nextState] = 6 + postsynaptic['MVR15'][nextState]
        postsynaptic['MVR16'][nextState] = 6 + postsynaptic['MVR16'][nextState]
        postsynaptic['MVULVA'][nextState] = 6 + postsynaptic['MVULVA'][nextState]
        postsynaptic['VA8'][nextState] = 1 + postsynaptic['VA8'][nextState]
        postsynaptic['VB5'][nextState] = 1 + postsynaptic['VB5'][nextState]
        postsynaptic['VB7'][nextState] = 1 + postsynaptic['VB7'][nextState]
        postsynaptic['VD6'][nextState] = 1 + postsynaptic['VD6'][nextState]
        postsynaptic['VD7'][nextState] = 8 + postsynaptic['VD7'][nextState]

def VB7():
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 2 + postsynaptic['AVBR'][nextState]
        postsynaptic['DD4'][nextState] = 2 + postsynaptic['DD4'][nextState]
        postsynaptic['MVL15'][nextState] = 5 + postsynaptic['MVL15'][nextState]
        postsynaptic['MVR15'][nextState] = 5 + postsynaptic['MVR15'][nextState]
        postsynaptic['VB2'][nextState] = 2 + postsynaptic['VB2'][nextState]

def VB8():
        postsynaptic['AVBL'][nextState] = 7 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 3 + postsynaptic['AVBR'][nextState]
        postsynaptic['DD5'][nextState] = 30 + postsynaptic['DD5'][nextState]
        postsynaptic['MVL17'][nextState] = 5 + postsynaptic['MVL17'][nextState]
        postsynaptic['MVL18'][nextState] = 5 + postsynaptic['MVL18'][nextState]
        postsynaptic['MVL20'][nextState] = 5 + postsynaptic['MVL20'][nextState]
        postsynaptic['MVR17'][nextState] = 5 + postsynaptic['MVR17'][nextState]
        postsynaptic['MVR18'][nextState] = 5 + postsynaptic['MVR18'][nextState]
        postsynaptic['MVR20'][nextState] = 5 + postsynaptic['MVR20'][nextState]
        postsynaptic['VA8'][nextState] = 3 + postsynaptic['VA8'][nextState]
        postsynaptic['VA9'][nextState] = 9 + postsynaptic['VA9'][nextState]
        postsynaptic['VA9'][nextState] = 1 + postsynaptic['VA9'][nextState]
        postsynaptic['VB9'][nextState] = 6 + postsynaptic['VB9'][nextState]
        postsynaptic['VD10'][nextState] = 1 + postsynaptic['VD10'][nextState]
        postsynaptic['VD9'][nextState] = 10 + postsynaptic['VD9'][nextState]

def VB9():
        postsynaptic['AVAL'][nextState] = 5 + postsynaptic['AVAL'][nextState]
        postsynaptic['AVAR'][nextState] = 4 + postsynaptic['AVAR'][nextState]
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 6 + postsynaptic['AVBR'][nextState]
        postsynaptic['DD5'][nextState] = 8 + postsynaptic['DD5'][nextState]
        postsynaptic['DVB'][nextState] = 1 + postsynaptic['DVB'][nextState]
        postsynaptic['MVL17'][nextState] = 6 + postsynaptic['MVL17'][nextState]
        postsynaptic['MVL20'][nextState] = 6 + postsynaptic['MVL20'][nextState]
        postsynaptic['MVR17'][nextState] = 6 + postsynaptic['MVR17'][nextState]
        postsynaptic['MVR20'][nextState] = 6 + postsynaptic['MVR20'][nextState]
        postsynaptic['PVCL'][nextState] = 2 + postsynaptic['PVCL'][nextState]
        postsynaptic['VA8'][nextState] = 3 + postsynaptic['VA8'][nextState]
        postsynaptic['VA9'][nextState] = 4 + postsynaptic['VA9'][nextState]
        postsynaptic['VB8'][nextState] = 1 + postsynaptic['VB8'][nextState]
        postsynaptic['VB8'][nextState] = 3 + postsynaptic['VB8'][nextState]
        postsynaptic['VD10'][nextState] = 5 + postsynaptic['VD10'][nextState]

def VB10():
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['AVKL'][nextState] = 1 + postsynaptic['AVKL'][nextState]
        postsynaptic['DD6'][nextState] = 9 + postsynaptic['DD6'][nextState]
        postsynaptic['MVL19'][nextState] = 5 + postsynaptic['MVL19'][nextState]
        postsynaptic['MVL20'][nextState] = 5 + postsynaptic['MVL20'][nextState]
        postsynaptic['MVR19'][nextState] = 5 + postsynaptic['MVR19'][nextState]
        postsynaptic['MVR20'][nextState] = 5 + postsynaptic['MVR20'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['VD11'][nextState] = 1 + postsynaptic['VD11'][nextState]
        postsynaptic['VD12'][nextState] = 2 + postsynaptic['VD12'][nextState]

def VB11():
        postsynaptic['AVBL'][nextState] = 2 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DD6'][nextState] = 7 + postsynaptic['DD6'][nextState]
        postsynaptic['MVL21'][nextState] = 5 + postsynaptic['MVL21'][nextState]
        postsynaptic['MVL22'][nextState] = 5 + postsynaptic['MVL22'][nextState]
        postsynaptic['MVL23'][nextState] = 5 + postsynaptic['MVL23'][nextState]
        postsynaptic['MVR21'][nextState] = 5 + postsynaptic['MVR21'][nextState]
        postsynaptic['MVR22'][nextState] = 5 + postsynaptic['MVR22'][nextState]
        postsynaptic['MVR23'][nextState] = 5 + postsynaptic['MVR23'][nextState]
        postsynaptic['MVR24'][nextState] = 5 + postsynaptic['MVR24'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['VA12'][nextState] = 2 + postsynaptic['VA12'][nextState]

def VC1():
        postsynaptic['AVL'][nextState] = 2 + postsynaptic['AVL'][nextState]
        postsynaptic['DD1'][nextState] = 7 + postsynaptic['DD1'][nextState]
        postsynaptic['DD2'][nextState] = 6 + postsynaptic['DD2'][nextState]
        postsynaptic['DD3'][nextState] = 6 + postsynaptic['DD3'][nextState]
        postsynaptic['DVC'][nextState] = 1 + postsynaptic['DVC'][nextState]
        postsynaptic['MVULVA'][nextState] = 6 + postsynaptic['MVULVA'][nextState]
        postsynaptic['PVT'][nextState] = 2 + postsynaptic['PVT'][nextState]
        postsynaptic['VC2'][nextState] = 9 + postsynaptic['VC2'][nextState]
        postsynaptic['VC3'][nextState] = 3 + postsynaptic['VC3'][nextState]
        postsynaptic['VD1'][nextState] = 5 + postsynaptic['VD1'][nextState]
        postsynaptic['VD2'][nextState] = 1 + postsynaptic['VD2'][nextState]
        postsynaptic['VD3'][nextState] = 1 + postsynaptic['VD3'][nextState]
        postsynaptic['VD4'][nextState] = 2 + postsynaptic['VD4'][nextState]
        postsynaptic['VD5'][nextState] = 5 + postsynaptic['VD5'][nextState]
        postsynaptic['VD6'][nextState] = 1 + postsynaptic['VD6'][nextState]

def VC2():
        postsynaptic['DB4'][nextState] = 1 + postsynaptic['DB4'][nextState]
        postsynaptic['DD1'][nextState] = 6 + postsynaptic['DD1'][nextState]
        postsynaptic['DD2'][nextState] = 4 + postsynaptic['DD2'][nextState]
        postsynaptic['DD3'][nextState] = 9 + postsynaptic['DD3'][nextState]
        postsynaptic['DVC'][nextState] = 1 + postsynaptic['DVC'][nextState]
        postsynaptic['MVULVA'][nextState] = 10 + postsynaptic['MVULVA'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVQR'][nextState] = 1 + postsynaptic['PVQR'][nextState]
        postsynaptic['PVT'][nextState] = 2 + postsynaptic['PVT'][nextState]
        postsynaptic['VC1'][nextState] = 10 + postsynaptic['VC1'][nextState]
        postsynaptic['VC3'][nextState] = 6 + postsynaptic['VC3'][nextState]
        postsynaptic['VD1'][nextState] = 2 + postsynaptic['VD1'][nextState]
        postsynaptic['VD2'][nextState] = 2 + postsynaptic['VD2'][nextState]
        postsynaptic['VD4'][nextState] = 5 + postsynaptic['VD4'][nextState]
        postsynaptic['VD5'][nextState] = 5 + postsynaptic['VD5'][nextState]
        postsynaptic['VD6'][nextState] = 1 + postsynaptic['VD6'][nextState]

def VC3():
        postsynaptic['AVL'][nextState] = 1 + postsynaptic['AVL'][nextState]
        postsynaptic['DD1'][nextState] = 2 + postsynaptic['DD1'][nextState]
        postsynaptic['DD2'][nextState] = 4 + postsynaptic['DD2'][nextState]
        postsynaptic['DD3'][nextState] = 5 + postsynaptic['DD3'][nextState]
        postsynaptic['DD4'][nextState] = 13 + postsynaptic['DD4'][nextState]
        postsynaptic['DVC'][nextState] = 1 + postsynaptic['DVC'][nextState]
        postsynaptic['HSNR'][nextState] = 1 + postsynaptic['HSNR'][nextState]
        postsynaptic['MVULVA'][nextState] = 11 + postsynaptic['MVULVA'][nextState]
        postsynaptic['PVNR'][nextState] = 1 + postsynaptic['PVNR'][nextState]
        postsynaptic['PVPR'][nextState] = 1 + postsynaptic['PVPR'][nextState]
        postsynaptic['PVQR'][nextState] = 4 + postsynaptic['PVQR'][nextState]
        postsynaptic['VC1'][nextState] = 4 + postsynaptic['VC1'][nextState]
        postsynaptic['VC2'][nextState] = 3 + postsynaptic['VC2'][nextState]
        postsynaptic['VC4'][nextState] = 1 + postsynaptic['VC4'][nextState]
        postsynaptic['VC5'][nextState] = 2 + postsynaptic['VC5'][nextState]
        postsynaptic['VD1'][nextState] = 1 + postsynaptic['VD1'][nextState]
        postsynaptic['VD2'][nextState] = 1 + postsynaptic['VD2'][nextState]
        postsynaptic['VD3'][nextState] = 1 + postsynaptic['VD3'][nextState]
        postsynaptic['VD4'][nextState] = 2 + postsynaptic['VD4'][nextState]
        postsynaptic['VD5'][nextState] = 4 + postsynaptic['VD5'][nextState]
        postsynaptic['VD6'][nextState] = 4 + postsynaptic['VD6'][nextState]
        postsynaptic['VD7'][nextState] = 5 + postsynaptic['VD7'][nextState]

def VC4():
        postsynaptic['AVBL'][nextState] = 1 + postsynaptic['AVBL'][nextState]
        postsynaptic['AVFR'][nextState] = 1 + postsynaptic['AVFR'][nextState]
        postsynaptic['AVHR'][nextState] = 1 + postsynaptic['AVHR'][nextState]
        postsynaptic['MVULVA'][nextState] = 7 + postsynaptic['MVULVA'][nextState]
        postsynaptic['VC1'][nextState] = 1 + postsynaptic['VC1'][nextState]
        postsynaptic['VC3'][nextState] = 5 + postsynaptic['VC3'][nextState]
        postsynaptic['VC5'][nextState] = 2 + postsynaptic['VC5'][nextState]

def VC5():
        postsynaptic['AVFL'][nextState] = 1 + postsynaptic['AVFL'][nextState]
        postsynaptic['AVFR'][nextState] = 1 + postsynaptic['AVFR'][nextState]
        postsynaptic['DVC'][nextState] = 2 + postsynaptic['DVC'][nextState]
        postsynaptic['HSNL'][nextState] = 1 + postsynaptic['HSNL'][nextState]
        postsynaptic['MVULVA'][nextState] = 2 + postsynaptic['MVULVA'][nextState]
        postsynaptic['OLLR'][nextState] = 1 + postsynaptic['OLLR'][nextState]
        postsynaptic['PVT'][nextState] = 1 + postsynaptic['PVT'][nextState]
        postsynaptic['URBL'][nextState] = 3 + postsynaptic['URBL'][nextState]
        postsynaptic['VC3'][nextState] = 3 + postsynaptic['VC3'][nextState]
        postsynaptic['VC4'][nextState] = 2 + postsynaptic['VC4'][nextState]

def VC6():
        postsynaptic['MVULVA'][nextState] = 1 + postsynaptic['MVULVA'][nextState]
           
def VD1():
        postsynaptic['DD1'][nextState] = 5 + postsynaptic['DD1'][nextState]
        postsynaptic['DVC'][nextState] = 5 + postsynaptic['DVC'][nextState]
        postsynaptic['MVL05'][nextState] = -5 + postsynaptic['MVL05'][nextState]
        postsynaptic['MVL08'][nextState] = -5 + postsynaptic['MVL08'][nextState]
        postsynaptic['MVR05'][nextState] = -5 + postsynaptic['MVR05'][nextState]
        postsynaptic['MVR08'][nextState] = -5 + postsynaptic['MVR08'][nextState]
        postsynaptic['RIFL'][nextState] = 1 + postsynaptic['RIFL'][nextState]
        postsynaptic['RIGL'][nextState] = 2 + postsynaptic['RIGL'][nextState]
        postsynaptic['SMDDR'][nextState] = 1 + postsynaptic['SMDDR'][nextState]
        postsynaptic['VA1'][nextState] = 2 + postsynaptic['VA1'][nextState]
        postsynaptic['VA2'][nextState] = 1 + postsynaptic['VA2'][nextState]
        postsynaptic['VC1'][nextState] = 1 + postsynaptic['VC1'][nextState]
        postsynaptic['VD2'][nextState] = 7 + postsynaptic['VD2'][nextState]

def VD2():
        postsynaptic['AS1'][nextState] = 1 + postsynaptic['AS1'][nextState]
        postsynaptic['DD1'][nextState] = 3 + postsynaptic['DD1'][nextState]
        postsynaptic['MVL07'][nextState] = -7 + postsynaptic['MVL07'][nextState]
        postsynaptic['MVL10'][nextState] = -7 + postsynaptic['MVL10'][nextState]
        postsynaptic['MVR07'][nextState] = -7 + postsynaptic['MVR07'][nextState]
        postsynaptic['MVR10'][nextState] = -7 + postsynaptic['MVR10'][nextState]
        postsynaptic['VA2'][nextState] = 9 + postsynaptic['VA2'][nextState]
        postsynaptic['VB2'][nextState] = 3 + postsynaptic['VB2'][nextState]
        postsynaptic['VD1'][nextState] = 7 + postsynaptic['VD1'][nextState]
        postsynaptic['VD3'][nextState] = 2 + postsynaptic['VD3'][nextState]

def VD3():
        postsynaptic['MVL09'][nextState] = -7 + postsynaptic['MVL09'][nextState]
        postsynaptic['MVL12'][nextState] = -9 + postsynaptic['MVL12'][nextState]
        postsynaptic['MVR09'][nextState] = -7 + postsynaptic['MVR09'][nextState]
        postsynaptic['MVR12'][nextState] = -7 + postsynaptic['MVR12'][nextState]
        postsynaptic['PVPL'][nextState] = 1 + postsynaptic['PVPL'][nextState]
        postsynaptic['VA3'][nextState] = 2 + postsynaptic['VA3'][nextState]
        postsynaptic['VB2'][nextState] = 2 + postsynaptic['VB2'][nextState]
        postsynaptic['VD2'][nextState] = 2 + postsynaptic['VD2'][nextState]
        postsynaptic['VD4'][nextState] = 1 + postsynaptic['VD4'][nextState]

def VD4():
        postsynaptic['DD2'][nextState] = 2 + postsynaptic['DD2'][nextState]
        postsynaptic['MVL11'][nextState] = -9 + postsynaptic['MVL11'][nextState]
        postsynaptic['MVL12'][nextState] = -9 + postsynaptic['MVL12'][nextState]
        postsynaptic['MVR11'][nextState] = -9 + postsynaptic['MVR11'][nextState]
        postsynaptic['MVR12'][nextState] = -9 + postsynaptic['MVR12'][nextState]
        postsynaptic['PVPR'][nextState] = 1 + postsynaptic['PVPR'][nextState]
        postsynaptic['VD3'][nextState] = 1 + postsynaptic['VD3'][nextState]
        postsynaptic['VD5'][nextState] = 1 + postsynaptic['VD5'][nextState]

def VD5():
        postsynaptic['AVAR'][nextState] = 1 + postsynaptic['AVAR'][nextState]
        postsynaptic['MVL14'][nextState] = -17 + postsynaptic['MVL14'][nextState]
        postsynaptic['MVR14'][nextState] = -17 + postsynaptic['MVR14'][nextState]
        postsynaptic['PVPR'][nextState] = 1 + postsynaptic['PVPR'][nextState]
        postsynaptic['VA5'][nextState] = 2 + postsynaptic['VA5'][nextState]
        postsynaptic['VB4'][nextState] = 2 + postsynaptic['VB4'][nextState]
        postsynaptic['VD4'][nextState] = 1 + postsynaptic['VD4'][nextState]
        postsynaptic['VD6'][nextState] = 2 + postsynaptic['VD6'][nextState]

def VD6():
        postsynaptic['AVAL'][nextState] = 1 + postsynaptic['AVAL'][nextState]
        postsynaptic['MVL13'][nextState] = -7 + postsynaptic['MVL13'][nextState]
        postsynaptic['MVL14'][nextState] = -7 + postsynaptic['MVL14'][nextState]
        postsynaptic['MVL16'][nextState] = -7 + postsynaptic['MVL16'][nextState]
        postsynaptic['MVR13'][nextState] = -7 + postsynaptic['MVR13'][nextState]
        postsynaptic['MVR14'][nextState] = -7 + postsynaptic['MVR14'][nextState]
        postsynaptic['MVR16'][nextState] = -7 + postsynaptic['MVR16'][nextState]
        postsynaptic['VA6'][nextState] = 1 + postsynaptic['VA6'][nextState]
        postsynaptic['VB5'][nextState] = 2 + postsynaptic['VB5'][nextState]
        postsynaptic['VD5'][nextState] = 2 + postsynaptic['VD5'][nextState]
        postsynaptic['VD7'][nextState] = 1 + postsynaptic['VD7'][nextState]

def VD7():
        postsynaptic['MVL15'][nextState] = -7 + postsynaptic['MVL15'][nextState]
        postsynaptic['MVL16'][nextState] = -7 + postsynaptic['MVL16'][nextState]
        postsynaptic['MVR15'][nextState] = -7 + postsynaptic['MVR15'][nextState]
        postsynaptic['MVR16'][nextState] = -7 + postsynaptic['MVR16'][nextState]
        postsynaptic['MVULVA'][nextState] = -15 + postsynaptic['MVULVA'][nextState]
        postsynaptic['VA9'][nextState] = 1 + postsynaptic['VA9'][nextState]
        postsynaptic['VD6'][nextState] = 1 + postsynaptic['VD6'][nextState]

def VD8():
        postsynaptic['DD4'][nextState] = 2 + postsynaptic['DD4'][nextState]
        postsynaptic['MVL15'][nextState] = -18 + postsynaptic['MVL15'][nextState]
        postsynaptic['MVR15'][nextState] = -18 + postsynaptic['MVR15'][nextState]
        postsynaptic['VA8'][nextState] = 5 + postsynaptic['VA8'][nextState]

def VD9():
        postsynaptic['MVL17'][nextState] = -10 + postsynaptic['MVL17'][nextState]
        postsynaptic['MVL18'][nextState] = -10 + postsynaptic['MVL18'][nextState]
        postsynaptic['MVR17'][nextState] = -10 + postsynaptic['MVR17'][nextState]
        postsynaptic['MVR18'][nextState] = -10 + postsynaptic['MVR18'][nextState]
        postsynaptic['PDER'][nextState] = 1 + postsynaptic['PDER'][nextState]
        postsynaptic['VD10'][nextState] = 5 + postsynaptic['VD10'][nextState]

def VD10():
        postsynaptic['AVBR'][nextState] = 1 + postsynaptic['AVBR'][nextState]
        postsynaptic['DD5'][nextState] = 2 + postsynaptic['DD5'][nextState]
        postsynaptic['DVC'][nextState] = 4 + postsynaptic['DVC'][nextState]
        postsynaptic['MVL17'][nextState] = -9 + postsynaptic['MVL17'][nextState]
        postsynaptic['MVL20'][nextState] = -9 + postsynaptic['MVL20'][nextState]
        postsynaptic['MVR17'][nextState] = -9 + postsynaptic['MVR17'][nextState]
        postsynaptic['MVR20'][nextState] = -9 + postsynaptic['MVR20'][nextState]
        postsynaptic['VB9'][nextState] = 2 + postsynaptic['VB9'][nextState]
        postsynaptic['VD9'][nextState] = 5 + postsynaptic['VD9'][nextState]

def VD11():
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['MVL19'][nextState] = -9 + postsynaptic['MVL19'][nextState]
        postsynaptic['MVL20'][nextState] = -9 + postsynaptic['MVL20'][nextState]
        postsynaptic['MVR19'][nextState] = -9 + postsynaptic['MVR19'][nextState]
        postsynaptic['MVR20'][nextState] = -9 + postsynaptic['MVR20'][nextState]
        postsynaptic['VA11'][nextState] = 1 + postsynaptic['VA11'][nextState]
        postsynaptic['VB10'][nextState] = 1 + postsynaptic['VB10'][nextState]

def VD12():
        postsynaptic['MVL19'][nextState] = -5 + postsynaptic['MVL19'][nextState]
        postsynaptic['MVL21'][nextState] = -5 + postsynaptic['MVL21'][nextState]
        postsynaptic['MVR19'][nextState] = -5 + postsynaptic['MVR19'][nextState]
        postsynaptic['MVR22'][nextState] = -5 + postsynaptic['MVR22'][nextState]
        postsynaptic['VA11'][nextState] = 3 + postsynaptic['VA11'][nextState]
        postsynaptic['VA12'][nextState] = 2 + postsynaptic['VA12'][nextState]
        postsynaptic['VB10'][nextState] = 1 + postsynaptic['VB10'][nextState]
        postsynaptic['VB11'][nextState] = 1 + postsynaptic['VB11'][nextState]

def VD13():
        postsynaptic['AVAR'][nextState] = 2 + postsynaptic['AVAR'][nextState]
        postsynaptic['MVL21'][nextState] = -9 + postsynaptic['MVL21'][nextState]
        postsynaptic['MVL22'][nextState] = -9 + postsynaptic['MVL22'][nextState]
        postsynaptic['MVL23'][nextState] = -9 + postsynaptic['MVL23'][nextState]
        postsynaptic['MVR21'][nextState] = -9 + postsynaptic['MVR21'][nextState]
        postsynaptic['MVR22'][nextState] = -9 + postsynaptic['MVR22'][nextState]
        postsynaptic['MVR23'][nextState] = -9 + postsynaptic['MVR23'][nextState]
        postsynaptic['MVR24'][nextState] = -9 + postsynaptic['MVR24'][nextState]
        postsynaptic['PVCL'][nextState] = 1 + postsynaptic['PVCL'][nextState]
        postsynaptic['PVCR'][nextState] = 1 + postsynaptic['PVCR'][nextState]
        postsynaptic['PVPL'][nextState] = 2 + postsynaptic['PVPL'][nextState]
        postsynaptic['VA12'][nextState] = 1 + postsynaptic['VA12'][nextState]
        
        
def createpostsynaptic():
        # The PostSynaptic dictionary maintains the accumulated values for
        # each neuron and muscle. The Accumulated values are initialized to Zero
        # [0,0,0,0,0] => [nextState/ThisState,nextState/ThisState,PrecedenteValeurApresActivation,Decroissance,neuroneElectrique/NeuroneChimique]
        postsynaptic['ADAL'] = [0,0,0,0,0]
        postsynaptic['ADAR'] = [0,0,0,0,0]
        postsynaptic['ADEL'] = [0,0,0,0,0]
        postsynaptic['ADER'] = [0,0,0,0,0]
        postsynaptic['ADFL'] = [0,0,0,0,0]
        postsynaptic['ADFR'] = [0,0,0,0,0]
        postsynaptic['ADLL'] = [0,0,0,0,0]
        postsynaptic['ADLR'] = [0,0,0,0,0]
        postsynaptic['AFDL'] = [0,0,0,0,0]
        postsynaptic['AFDR'] = [0,0,0,0,0]
        postsynaptic['AIAL'] = [0,0,0,0,0]
        postsynaptic['AIAR'] = [0,0,0,0,0]
        postsynaptic['AIBL'] = [0,0,0,0,0]
        postsynaptic['AIBR'] = [0,0,0,0,0]
        postsynaptic['AIML'] = [0,0,0,0,0]
        postsynaptic['AIMR'] = [0,0,0,0,0]
        postsynaptic['AINL'] = [0,0,0,0,0]
        postsynaptic['AINR'] = [0,0,0,0,0]
        postsynaptic['AIYL'] = [0,0,0,0,0]
        postsynaptic['AIYR'] = [0,0,0,0,0]
        postsynaptic['AIZL'] = [0,0,0,0,0]
        postsynaptic['AIZR'] = [0,0,0,0,0]
        postsynaptic['ALA'] = [0,0,0,0,0]
        postsynaptic['ALML'] = [0,0,0,0,0]
        postsynaptic['ALMR'] = [0,0,0,0,0]
        postsynaptic['ALNL'] = [0,0,0,0,0]
        postsynaptic['ALNR'] = [0,0,0,0,0]
        postsynaptic['AQR'] = [0,0,0,0,0]
        postsynaptic['AS1'] = [0,0,0,0,0]
        postsynaptic['AS10'] = [0,0,0,0,0]
        postsynaptic['AS11'] = [0,0,0,0,0]
        postsynaptic['AS2'] = [0,0,0,0,0]
        postsynaptic['AS3'] = [0,0,0,0,0]
        postsynaptic['AS4'] = [0,0,0,0,0]
        postsynaptic['AS5'] = [0,0,0,0,0]
        postsynaptic['AS6'] = [0,0,0,0,0]
        postsynaptic['AS7'] = [0,0,0,0,0]
        postsynaptic['AS8'] = [0,0,0,0,0]
        postsynaptic['AS9'] = [0,0,0,0,0]
        postsynaptic['ASEL'] = [0,0,0,0,0]
        postsynaptic['ASER'] = [0,0,0,0,0]
        postsynaptic['ASGL'] = [0,0,0,0,0]
        postsynaptic['ASGR'] = [0,0,0,0,0]
        postsynaptic['ASHL'] = [0,0,0,0,0]
        postsynaptic['ASHR'] = [0,0,0,0,0]
        postsynaptic['ASIL'] = [0,0,0,0,0]
        postsynaptic['ASIR'] = [0,0,0,0,0]
        postsynaptic['ASJL'] = [0,0,0,0,0]
        postsynaptic['ASJR'] = [0,0,0,0,0]
        postsynaptic['ASKL'] = [0,0,0,0,0]
        postsynaptic['ASKR'] = [0,0,0,0,0]
        postsynaptic['AUAL'] = [0,0,0,0,0]
        postsynaptic['AUAR'] = [0,0,0,0,0]
        postsynaptic['AVAL'] = [0,0,0,0,0]
        postsynaptic['AVAR'] = [0,0,0,0,0]
        postsynaptic['AVBL'] = [0,0,0,0,0]
        postsynaptic['AVBR'] = [0,0,0,0,0]
        postsynaptic['AVDL'] = [0,0,0,0,0]
        postsynaptic['AVDR'] = [0,0,0,0,0]
        postsynaptic['AVEL'] = [0,0,0,0,0]
        postsynaptic['AVER'] = [0,0,0,0,0]
        postsynaptic['AVFL'] = [0,0,0,0,0]
        postsynaptic['AVFR'] = [0,0,0,0,0]
        postsynaptic['AVG'] = [0,0,0,0,0]
        postsynaptic['AVHL'] = [0,0,0,0,0]
        postsynaptic['AVHR'] = [0,0,0,0,0]
        postsynaptic['AVJL'] = [0,0,0,0,0]
        postsynaptic['AVJR'] = [0,0,0,0,0]
        postsynaptic['AVKL'] = [0,0,0,0,0]
        postsynaptic['AVKR'] = [0,0,0,0,0]
        postsynaptic['AVL'] = [0,0,0,0,0]
        postsynaptic['AVM'] = [0,0,0,0,0]
        postsynaptic['AWAL'] = [0,0,0,0,0]
        postsynaptic['AWAR'] = [0,0,0,0,0]
        postsynaptic['AWBL'] = [0,0,0,0,0]
        postsynaptic['AWBR'] = [0,0,0,0,0]
        postsynaptic['AWCL'] = [0,0,0,0,0]
        postsynaptic['AWCR'] = [0,0,0,0,0]
        postsynaptic['BAGL'] = [0,0,0,0,0]
        postsynaptic['BAGR'] = [0,0,0,0,0]
        postsynaptic['BDUL'] = [0,0,0,0,0]
        postsynaptic['BDUR'] = [0,0,0,0,0]
        postsynaptic['CEPDL'] = [0,0,0,0,0]
        postsynaptic['CEPDR'] = [0,0,0,0,0]
        postsynaptic['CEPVL'] = [0,0,0,0,0]
        postsynaptic['CEPVR'] = [0,0,0,0,0]
        postsynaptic['DA1'] = [0,0,0,0,0]
        postsynaptic['DA2'] = [0,0,0,0,0]
        postsynaptic['DA3'] = [0,0,0,0,0]
        postsynaptic['DA4'] = [0,0,0,0,0]
        postsynaptic['DA5'] = [0,0,0,0,0]
        postsynaptic['DA6'] = [0,0,0,0,0]
        postsynaptic['DA7'] = [0,0,0,0,0]
        postsynaptic['DA8'] = [0,0,0,0,0]
        postsynaptic['DA9'] = [0,0,0,0,0]
        postsynaptic['DB1'] = [0,0,0,0,0]
        postsynaptic['DB2'] = [0,0,0,0,0]
        postsynaptic['DB3'] = [0,0,0,0,0]
        postsynaptic['DB4'] = [0,0,0,0,0]
        postsynaptic['DB5'] = [0,0,0,0,0]
        postsynaptic['DB6'] = [0,0,0,0,0]
        postsynaptic['DB7'] = [0,0,0,0,0]
        postsynaptic['DD1'] = [0,0,0,0,0]
        postsynaptic['DD2'] = [0,0,0,0,0]
        postsynaptic['DD3'] = [0,0,0,0,0]
        postsynaptic['DD4'] = [0,0,0,0,0]
        postsynaptic['DD5'] = [0,0,0,0,0]
        postsynaptic['DD6'] = [0,0,0,0,0]
        postsynaptic['DVA'] = [0,0,0,0,0]
        postsynaptic['DVB'] = [0,0,0,0,0]
        postsynaptic['DVC'] = [0,0,0,0,0]
        postsynaptic['FLPL'] = [0,0,0,0,0]
        postsynaptic['FLPR'] = [0,0,0,0,0]
        postsynaptic['HSNL'] = [0,0,0,0,0]
        postsynaptic['HSNR'] = [0,0,0,0,0]
        postsynaptic['I1L'] = [0,0,0,0,0]
        postsynaptic['I1R'] = [0,0,0,0,0]
        postsynaptic['I2L'] = [0,0,0,0,0]
        postsynaptic['I2R'] = [0,0,0,0,0]
        postsynaptic['I3'] = [0,0,0,0,0]
        postsynaptic['I4'] = [0,0,0,0,0]
        postsynaptic['I5'] = [0,0,0,0,0]
        postsynaptic['I6'] = [0,0,0,0,0]
        postsynaptic['IL1DL'] = [0,0,0,0,0]
        postsynaptic['IL1DR'] = [0,0,0,0,0]
        postsynaptic['IL1L'] = [0,0,0,0,0]
        postsynaptic['IL1R'] = [0,0,0,0,0]
        postsynaptic['IL1VL'] = [0,0,0,0,0]
        postsynaptic['IL1VR'] = [0,0,0,0,0]
        postsynaptic['IL2L'] = [0,0,0,0,0]
        postsynaptic['IL2R'] = [0,0,0,0,0]
        postsynaptic['IL2DL'] = [0,0,0,0,0]
        postsynaptic['IL2DR'] = [0,0,0,0,0]
        postsynaptic['IL2VL'] = [0,0,0,0,0]
        postsynaptic['IL2VR'] = [0,0,0,0,0]
        postsynaptic['LUAL'] = [0,0,0,0,0]
        postsynaptic['LUAR'] = [0,0,0,0,0]
        postsynaptic['M1'] = [0,0,0,0,0]
        postsynaptic['M2L'] = [0,0,0,0,0]
        postsynaptic['M2R'] = [0,0,0,0,0]
        postsynaptic['M3L'] = [0,0,0,0,0]
        postsynaptic['M3R'] = [0,0,0,0,0]
        postsynaptic['M4'] = [0,0,0,0,0]
        postsynaptic['M5'] = [0,0,0,0,0]
#        postsynaptic['MANAL'] = [0,0,0,0,0]
        postsynaptic['MCL'] = [0,0,0,0,0]
        postsynaptic['MCR'] = [0,0,0,0,0]
        postsynaptic['MDL01'] = [0,0,0,0,0]
        postsynaptic['MDL02'] = [0,0,0,0,0]
        postsynaptic['MDL03'] = [0,0,0,0,0]
        postsynaptic['MDL04'] = [0,0,0,0,0]
        postsynaptic['MDL05'] = [0,0,0,0,0]
        postsynaptic['MDL06'] = [0,0,0,0,0]
        postsynaptic['MDL07'] = [0,0,0,0,0]
        postsynaptic['MDL08'] = [0,0,0,0,0]
        postsynaptic['MDL09'] = [0,0,0,0,0]
        postsynaptic['MDL10'] = [0,0,0,0,0]
        postsynaptic['MDL11'] = [0,0,0,0,0]
        postsynaptic['MDL12'] = [0,0,0,0,0]
        postsynaptic['MDL13'] = [0,0,0,0,0]
        postsynaptic['MDL14'] = [0,0,0,0,0]
        postsynaptic['MDL15'] = [0,0,0,0,0]
        postsynaptic['MDL16'] = [0,0,0,0,0]
        postsynaptic['MDL17'] = [0,0,0,0,0]
        postsynaptic['MDL18'] = [0,0,0,0,0]
        postsynaptic['MDL19'] = [0,0,0,0,0]
        postsynaptic['MDL20'] = [0,0,0,0,0]
        postsynaptic['MDL21'] = [0,0,0,0,0]
        postsynaptic['MDL22'] = [0,0,0,0,0]
        postsynaptic['MDL23'] = [0,0,0,0,0]
        postsynaptic['MDL24'] = [0,0,0,0,0]
        postsynaptic['MDR01'] = [0,0,0,0,0]
        postsynaptic['MDR02'] = [0,0,0,0,0]
        postsynaptic['MDR03'] = [0,0,0,0,0]
        postsynaptic['MDR04'] = [0,0,0,0,0]
        postsynaptic['MDR05'] = [0,0,0,0,0]
        postsynaptic['MDR06'] = [0,0,0,0,0]
        postsynaptic['MDR07'] = [0,0,0,0,0]
        postsynaptic['MDR08'] = [0,0,0,0,0]
        postsynaptic['MDR09'] = [0,0,0,0,0]
        postsynaptic['MDR10'] = [0,0,0,0,0]
        postsynaptic['MDR11'] = [0,0,0,0,0]
        postsynaptic['MDR12'] = [0,0,0,0,0]
        postsynaptic['MDR13'] = [0,0,0,0,0]
        postsynaptic['MDR14'] = [0,0,0,0,0]
        postsynaptic['MDR15'] = [0,0,0,0,0]
        postsynaptic['MDR16'] = [0,0,0,0,0]
        postsynaptic['MDR17'] = [0,0,0,0,0]
        postsynaptic['MDR18'] = [0,0,0,0,0]
        postsynaptic['MDR19'] = [0,0,0,0,0]
        postsynaptic['MDR20'] = [0,0,0,0,0]
        postsynaptic['MDR21'] = [0,0,0,0,0]
        postsynaptic['MDR22'] = [0,0,0,0,0]
        postsynaptic['MDR23'] = [0,0,0,0,0]
        postsynaptic['MDR24'] = [0,0,0,0,0]
        postsynaptic['MI'] = [0,0,0,0,0]
        postsynaptic['MVL01'] = [0,0,0,0,0]
        postsynaptic['MVL02'] = [0,0,0,0,0]
        postsynaptic['MVL03'] = [0,0,0,0,0]
        postsynaptic['MVL04'] = [0,0,0,0,0]
        postsynaptic['MVL05'] = [0,0,0,0,0]
        postsynaptic['MVL06'] = [0,0,0,0,0]
        postsynaptic['MVL07'] = [0,0,0,0,0]
        postsynaptic['MVL08'] = [0,0,0,0,0]
        postsynaptic['MVL09'] = [0,0,0,0,0]
        postsynaptic['MVL10'] = [0,0,0,0,0]
        postsynaptic['MVL11'] = [0,0,0,0,0]
        postsynaptic['MVL12'] = [0,0,0,0,0]
        postsynaptic['MVL13'] = [0,0,0,0,0]
        postsynaptic['MVL14'] = [0,0,0,0,0]
        postsynaptic['MVL15'] = [0,0,0,0,0]
        postsynaptic['MVL16'] = [0,0,0,0,0]
        postsynaptic['MVL17'] = [0,0,0,0,0]
        postsynaptic['MVL18'] = [0,0,0,0,0]
        postsynaptic['MVL19'] = [0,0,0,0,0]
        postsynaptic['MVL20'] = [0,0,0,0,0]
        postsynaptic['MVL21'] = [0,0,0,0,0]
        postsynaptic['MVL22'] = [0,0,0,0,0]
        postsynaptic['MVL23'] = [0,0,0,0,0]
        postsynaptic['MVR01'] = [0,0,0,0,0]
        postsynaptic['MVR02'] = [0,0,0,0,0]
        postsynaptic['MVR03'] = [0,0,0,0,0]
        postsynaptic['MVR04'] = [0,0,0,0,0]
        postsynaptic['MVR05'] = [0,0,0,0,0]
        postsynaptic['MVR06'] = [0,0,0,0,0]
        postsynaptic['MVR07'] = [0,0,0,0,0]
        postsynaptic['MVR08'] = [0,0,0,0,0]
        postsynaptic['MVR09'] = [0,0,0,0,0]
        postsynaptic['MVR10'] = [0,0,0,0,0]
        postsynaptic['MVR11'] = [0,0,0,0,0]
        postsynaptic['MVR12'] = [0,0,0,0,0]
        postsynaptic['MVR13'] = [0,0,0,0,0]
        postsynaptic['MVR14'] = [0,0,0,0,0]
        postsynaptic['MVR15'] = [0,0,0,0,0]
        postsynaptic['MVR16'] = [0,0,0,0,0]
        postsynaptic['MVR17'] = [0,0,0,0,0]
        postsynaptic['MVR18'] = [0,0,0,0,0]
        postsynaptic['MVR19'] = [0,0,0,0,0]
        postsynaptic['MVR20'] = [0,0,0,0,0]
        postsynaptic['MVR21'] = [0,0,0,0,0]
        postsynaptic['MVR22'] = [0,0,0,0,0]
        postsynaptic['MVR23'] = [0,0,0,0,0]
        postsynaptic['MVR24'] = [0,0,0,0,0]
        postsynaptic['MVULVA'] = [0,0,0,0,0]
        postsynaptic['NSML'] = [0,0,0,0,0]
        postsynaptic['NSMR'] = [0,0,0,0,0]
        postsynaptic['OLLL'] = [0,0,0,0,0]
        postsynaptic['OLLR'] = [0,0,0,0,0]
        postsynaptic['OLQDL'] = [0,0,0,0,0]
        postsynaptic['OLQDR'] = [0,0,0,0,0]
        postsynaptic['OLQVL'] = [0,0,0,0,0]
        postsynaptic['OLQVR'] = [0,0,0,0,0]
        postsynaptic['PDA'] = [0,0,0,0,0]
        postsynaptic['PDB'] = [0,0,0,0,0]
        postsynaptic['PDEL'] = [0,0,0,0,0]
        postsynaptic['PDER'] = [0,0,0,0,0]
        postsynaptic['PHAL'] = [0,0,0,0,0]
        postsynaptic['PHAR'] = [0,0,0,0,0]
        postsynaptic['PHBL'] = [0,0,0,0,0]
        postsynaptic['PHBR'] = [0,0,0,0,0]
        postsynaptic['PHCL'] = [0,0,0,0,0]
        postsynaptic['PHCR'] = [0,0,0,0,0]
        postsynaptic['PLML'] = [0,0,0,0,0]
        postsynaptic['PLMR'] = [0,0,0,0,0]
        postsynaptic['PLNL'] = [0,0,0,0,0]
        postsynaptic['PLNR'] = [0,0,0,0,0]
        postsynaptic['PQR'] = [0,0,0,0,0]
        postsynaptic['PVCL'] = [0,0,0,0,0]
        postsynaptic['PVCR'] = [0,0,0,0,0]
        postsynaptic['PVDL'] = [0,0,0,0,0]
        postsynaptic['PVDR'] = [0,0,0,0,0]
        postsynaptic['PVM'] = [0,0,0,0,0]
        postsynaptic['PVNL'] = [0,0,0,0,0]
        postsynaptic['PVNR'] = [0,0,0,0,0]
        postsynaptic['PVPL'] = [0,0,0,0,0]
        postsynaptic['PVPR'] = [0,0,0,0,0]
        postsynaptic['PVQL'] = [0,0,0,0,0]
        postsynaptic['PVQR'] = [0,0,0,0,0]
        postsynaptic['PVR'] = [0,0,0,0,0]
        postsynaptic['PVT'] = [0,0,0,0,0]
        postsynaptic['PVWL'] = [0,0,0,0,0]
        postsynaptic['PVWR'] = [0,0,0,0,0]
        postsynaptic['RIAL'] = [0,0,0,0,0]
        postsynaptic['RIAR'] = [0,0,0,0,0]
        postsynaptic['RIBL'] = [0,0,0,0,0]
        postsynaptic['RIBR'] = [0,0,0,0,0]
        postsynaptic['RICL'] = [0,0,0,0,0]
        postsynaptic['RICR'] = [0,0,0,0,0]
        postsynaptic['RID'] = [0,0,0,0,0]
        postsynaptic['RIFL'] = [0,0,0,0,0]
        postsynaptic['RIFR'] = [0,0,0,0,0]
        postsynaptic['RIGL'] = [0,0,0,0,0]
        postsynaptic['RIGR'] = [0,0,0,0,0]
        postsynaptic['RIH'] = [0,0,0,0,0]
        postsynaptic['RIML'] = [0,0,0,0,0]
        postsynaptic['RIMR'] = [0,0,0,0,0]
        postsynaptic['RIPL'] = [0,0,0,0,0]
        postsynaptic['RIPR'] = [0,0,0,0,0]
        postsynaptic['RIR'] = [0,0,0,0,0]
        postsynaptic['RIS'] = [0,0,0,0,0]
        postsynaptic['RIVL'] = [0,0,0,0,0]
        postsynaptic['RIVR'] = [0,0,0,0,0]
        postsynaptic['RMDDL'] = [0,0,0,0,0]
        postsynaptic['RMDDR'] = [0,0,0,0,0]
        postsynaptic['RMDL'] = [0,0,0,0,0]
        postsynaptic['RMDR'] = [0,0,0,0,0]
        postsynaptic['RMDVL'] = [0,0,0,0,0]
        postsynaptic['RMDVR'] = [0,0,0,0,0]
        postsynaptic['RMED'] = [0,0,0,0,0]
        postsynaptic['RMEL'] = [0,0,0,0,0]
        postsynaptic['RMER'] = [0,0,0,0,0]
        postsynaptic['RMEV'] = [0,0,0,0,0]
        postsynaptic['RMFL'] = [0,0,0,0,0]
        postsynaptic['RMFR'] = [0,0,0,0,0]
        postsynaptic['RMGL'] = [0,0,0,0,0]
        postsynaptic['RMGR'] = [0,0,0,0,0]
        postsynaptic['RMHL'] = [0,0,0,0,0]
        postsynaptic['RMHR'] = [0,0,0,0,0]
        postsynaptic['SAADL'] = [0,0,0,0,0]
        postsynaptic['SAADR'] = [0,0,0,0,0]
        postsynaptic['SAAVL'] = [0,0,0,0,0]
        postsynaptic['SAAVR'] = [0,0,0,0,0]
        postsynaptic['SABD'] = [0,0,0,0,0]
        postsynaptic['SABVL'] = [0,0,0,0,0]
        postsynaptic['SABVR'] = [0,0,0,0,0]
        postsynaptic['SDQL'] = [0,0,0,0,0]
        postsynaptic['SDQR'] = [0,0,0,0,0]
        postsynaptic['SIADL'] = [0,0,0,0,0]
        postsynaptic['SIADR'] = [0,0,0,0,0]
        postsynaptic['SIAVL'] = [0,0,0,0,0]
        postsynaptic['SIAVR'] = [0,0,0,0,0]
        postsynaptic['SIBDL'] = [0,0,0,0,0]
        postsynaptic['SIBDR'] = [0,0,0,0,0]
        postsynaptic['SIBVL'] = [0,0,0,0,0]
        postsynaptic['SIBVR'] = [0,0,0,0,0]
        postsynaptic['SMBDL'] = [0,0,0,0,0]
        postsynaptic['SMBDR'] = [0,0,0,0,0]
        postsynaptic['SMBVL'] = [0,0,0,0,0]
        postsynaptic['SMBVR'] = [0,0,0,0,0]
        postsynaptic['SMDDL'] = [0,0,0,0,0]
        postsynaptic['SMDDR'] = [0,0,0,0,0]
        postsynaptic['SMDVL'] = [0,0,0,0,0]
        postsynaptic['SMDVR'] = [0,0,0,0,0]
        postsynaptic['URADL'] = [0,0,0,0,0]
        postsynaptic['URADR'] = [0,0,0,0,0]
        postsynaptic['URAVL'] = [0,0,0,0,0]
        postsynaptic['URAVR'] = [0,0,0,0,0]
        postsynaptic['URBL'] = [0,0,0,0,0]
        postsynaptic['URBR'] = [0,0,0,0,0]
        postsynaptic['URXL'] = [0,0,0,0,0]
        postsynaptic['URXR'] = [0,0,0,0,0]
        postsynaptic['URYDL'] = [0,0,0,0,0]
        postsynaptic['URYDR'] = [0,0,0,0,0]
        postsynaptic['URYVL'] = [0,0,0,0,0]
        postsynaptic['URYVR'] = [0,0,0,0,0]
        postsynaptic['VA1'] = [0,0,0,0,0]
        postsynaptic['VA10'] = [0,0,0,0,0]
        postsynaptic['VA11'] = [0,0,0,0,0]
        postsynaptic['VA12'] = [0,0,0,0,0]
        postsynaptic['VA2'] = [0,0,0,0,0]
        postsynaptic['VA3'] = [0,0,0,0,0]
        postsynaptic['VA4'] = [0,0,0,0,0]
        postsynaptic['VA5'] = [0,0,0,0,0]
        postsynaptic['VA6'] = [0,0,0,0,0]
        postsynaptic['VA7'] = [0,0,0,0,0]
        postsynaptic['VA8'] = [0,0,0,0,0]
        postsynaptic['VA9'] = [0,0,0,0,0]
        postsynaptic['VB1'] = [0,0,0,0,0]
        postsynaptic['VB10'] = [0,0,0,0,0]
        postsynaptic['VB11'] = [0,0,0,0,0]
        postsynaptic['VB2'] = [0,0,0,0,0]
        postsynaptic['VB3'] = [0,0,0,0,0]
        postsynaptic['VB4'] = [0,0,0,0,0]
        postsynaptic['VB5'] = [0,0,0,0,0]
        postsynaptic['VB6'] = [0,0,0,0,0]
        postsynaptic['VB7'] = [0,0,0,0,0]
        postsynaptic['VB8'] = [0,0,0,0,0]
        postsynaptic['VB9'] = [0,0,0,0,0]
        postsynaptic['VC1'] = [0,0,0,0,0]
        postsynaptic['VC2'] = [0,0,0,0,0]
        postsynaptic['VC3'] = [0,0,0,0,0]
        postsynaptic['VC4'] = [0,0,0,0,0]
        postsynaptic['VC5'] = [0,0,0,0,0]
        postsynaptic['VC6'] = [0,0,0,0,0]
        postsynaptic['VD1'] = [0,0,0,0,0]
        postsynaptic['VD10'] = [0,0,0,0,0]
        postsynaptic['VD11'] = [0,0,0,0,0]
        postsynaptic['VD12'] = [0,0,0,0,0]
        postsynaptic['VD13'] = [0,0,0,0,0]
        postsynaptic['VD2'] = [0,0,0,0,0]
        postsynaptic['VD3'] = [0,0,0,0,0]
        postsynaptic['VD4'] = [0,0,0,0,0]
        postsynaptic['VD5'] = [0,0,0,0,0]
        postsynaptic['VD6'] = [0,0,0,0,0]
        postsynaptic['VD7'] = [0,0,0,0,0]
        postsynaptic['VD8'] = [0,0,0,0,0]
        postsynaptic['VD9'] = [0,0,0,0,0]