// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.2 Build 153 07/15/2015 SJ Full Version"

// DATE "05/01/2016 14:57:38"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module finalProjectTopLevel (
	CLOCK_50,
	PS2_CLK,
	PS2_DAT,
	KEY,
	SW,
	HEX0,
	HEX1,
	LEDG,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_VS,
	VGA_HS);
input 	reg CLOCK_50 ;
input 	reg PS2_CLK ;
input 	reg PS2_DAT ;
input 	logic [3:0] KEY ;
input 	logic [1:0] SW ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [8:0] LEDG ;
output 	logic [17:0] LEDR ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_CLK ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_VS ;
output 	reg VGA_HS ;

// Design Ports Information
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("finalProject_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_CLK~output_o ;
wire \VGA_SYNC_N~output_o ;
wire \VGA_BLANK_N~output_o ;
wire \VGA_VS~output_o ;
wire \VGA_HS~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \PS2_CLK~input_o ;
wire \PS2_DAT~input_o ;
wire \SW[1]~input_o ;
wire \PS2Controller|reg_B|Data_Out[8]~feeder_combout ;
wire \PS2Controller|reg_B|Data_Out[7]~feeder_combout ;
wire \PS2Controller|reg_B|Data_Out[6]~feeder_combout ;
wire \PS2Controller|reg_B|Data_Out[5]~feeder_combout ;
wire \PS2Controller|Count[0]~5_combout ;
wire \PS2Controller|Equal1~0_combout ;
wire \PS2Controller|always1~0_combout ;
wire \PS2Controller|Add0~0_combout ;
wire \PS2Controller|Add0~1 ;
wire \PS2Controller|Add0~2_combout ;
wire \PS2Controller|Add0~3 ;
wire \PS2Controller|Add0~4_combout ;
wire \PS2Controller|Add0~5 ;
wire \PS2Controller|Add0~6_combout ;
wire \PS2Controller|Add0~7 ;
wire \PS2Controller|Add0~8_combout ;
wire \PS2Controller|Add0~9 ;
wire \PS2Controller|Add0~10_combout ;
wire \PS2Controller|Equal0~1_combout ;
wire \PS2Controller|Add0~11 ;
wire \PS2Controller|Add0~12_combout ;
wire \PS2Controller|Add0~13 ;
wire \PS2Controller|Add0~14_combout ;
wire \PS2Controller|Add0~15 ;
wire \PS2Controller|Add0~16_combout ;
wire \PS2Controller|Add0~17 ;
wire \PS2Controller|Add0~18_combout ;
wire \PS2Controller|counter~0_combout ;
wire \PS2Controller|Equal0~0_combout ;
wire \PS2Controller|Equal0~2_combout ;
wire \PS2Controller|enable~q ;
wire \PS2Controller|Dreg_instance1|Q~feeder_combout ;
wire \PS2Controller|Dreg_instance1|Q~q ;
wire \PS2Controller|Dreg_instance2|Q~feeder_combout ;
wire \PS2Controller|Dreg_instance2|Q~q ;
wire \PS2Controller|Count[0]~7_combout ;
wire \PS2Controller|Count[0]~6 ;
wire \PS2Controller|Count[1]~8_combout ;
wire \PS2Controller|Count[1]~9 ;
wire \PS2Controller|Count[2]~10_combout ;
wire \PS2Controller|Count[2]~11 ;
wire \PS2Controller|Count[3]~12_combout ;
wire \PS2Controller|Count[3]~13 ;
wire \PS2Controller|Count[4]~14_combout ;
wire \PS2Controller|Equal1~1_combout ;
wire \PS2Controller|reg_B|Data_Out[4]~feeder_combout ;
wire \PS2Controller|reg_B|Data_Out[3]~feeder_combout ;
wire \PS2Controller|reg_B|Data_Out[2]~feeder_combout ;
wire \PS2Controller|Data[0]~0_combout ;
wire \PS2Controller|Data[0]~1_combout ;
wire \PS2Controller|reg_B|Data_Out[1]~feeder_combout ;
wire \PS2Controller|reg_B|Data_Out[0]~feeder_combout ;
wire \PS2Controller|reg_A|Data_Out[10]~feeder_combout ;
wire \PS2Controller|reg_A|Data_Out[9]~feeder_combout ;
wire \PS2Controller|reg_A|Data_Out[8]~feeder_combout ;
wire \PS2Controller|reg_A|Data_Out[7]~feeder_combout ;
wire \PS2Controller|reg_A|Data_Out[6]~feeder_combout ;
wire \PS2Controller|Equal5~0_combout ;
wire \PS2Controller|reg_A|Data_Out[5]~feeder_combout ;
wire \PS2Controller|reg_A|Data_Out[4]~feeder_combout ;
wire \PS2Controller|reg_A|Data_Out[3]~feeder_combout ;
wire \PS2Controller|reg_A|Data_Out[2]~feeder_combout ;
wire \PS2Controller|Equal5~1_combout ;
wire \PS2Controller|Typematic_Keycode~2_combout ;
wire \PS2Controller|Equal5~2_combout ;
wire \PS2Controller|Typematic_Keycode[7]~1_combout ;
wire \PS2Controller|Typematic_Keycode~0_combout ;
wire \PS2Controller|Equal4~0_combout ;
wire \PS2Controller|Typematic_Keycode~3_combout ;
wire \PS2Controller|Typematic_Keycode~4_combout ;
wire \PS2Controller|Equal4~1_combout ;
wire \PS2Controller|Typematic_Keycode~5_combout ;
wire \PS2Controller|Typematic_Keycode[4]~feeder_combout ;
wire \PS2Controller|Typematic_Keycode~6_combout ;
wire \PS2Controller|Equal4~2_combout ;
wire \PS2Controller|Typematic_Keycode~7_combout ;
wire \PS2Controller|Typematic_Keycode[6]~feeder_combout ;
wire \PS2Controller|Typematic_Keycode~8_combout ;
wire \PS2Controller|Equal4~3_combout ;
wire \PS2Controller|Equal4~4_combout ;
wire \PS2Controller|Data[0]~2_combout ;
wire \PS2Controller|Data[1]~feeder_combout ;
wire \PS2Controller|Data[0]~feeder_combout ;
wire \hex_inst_0|WideOr6~0_combout ;
wire \hex_inst_0|WideOr5~0_combout ;
wire \hex_inst_0|WideOr4~0_combout ;
wire \hex_inst_0|WideOr3~0_combout ;
wire \hex_inst_0|WideOr2~0_combout ;
wire \hex_inst_0|WideOr1~0_combout ;
wire \hex_inst_0|WideOr0~0_combout ;
wire \PS2Controller|Data[4]~feeder_combout ;
wire \vgasync_instance|clkdiv~0_combout ;
wire \vgasync_instance|clkdiv~feeder_combout ;
wire \vgasync_instance|clkdiv~q ;
wire \vgasync_instance|clkdiv~clkctrl_outclk ;
wire \vgasync_instance|Add1~9 ;
wire \vgasync_instance|Add1~10_combout ;
wire \vgasync_instance|Add0~0_combout ;
wire \vgasync_instance|Add0~1 ;
wire \vgasync_instance|Add0~2_combout ;
wire \vgasync_instance|Add0~3 ;
wire \vgasync_instance|Add0~4_combout ;
wire \vgasync_instance|Add0~5 ;
wire \vgasync_instance|Add0~6_combout ;
wire \vgasync_instance|Add0~7 ;
wire \vgasync_instance|Add0~8_combout ;
wire \vgasync_instance|Add0~9 ;
wire \vgasync_instance|Add0~10_combout ;
wire \vgasync_instance|hc~2_combout ;
wire \vgasync_instance|Equal0~1_combout ;
wire \vgasync_instance|Add0~11 ;
wire \vgasync_instance|Add0~12_combout ;
wire \vgasync_instance|Add0~13 ;
wire \vgasync_instance|Add0~14_combout ;
wire \vgasync_instance|hc[7]~feeder_combout ;
wire \vgasync_instance|Add0~15 ;
wire \vgasync_instance|Add0~16_combout ;
wire \vgasync_instance|hc~1_combout ;
wire \vgasync_instance|Add0~17 ;
wire \vgasync_instance|Add0~18_combout ;
wire \vgasync_instance|hc~0_combout ;
wire \vgasync_instance|Equal0~0_combout ;
wire \vgasync_instance|Equal0~2_combout ;
wire \vgasync_instance|Add1~11 ;
wire \vgasync_instance|Add1~12_combout ;
wire \vgasync_instance|Add1~13 ;
wire \vgasync_instance|Add1~14_combout ;
wire \vgasync_instance|Add1~0_combout ;
wire \vgasync_instance|Add1~15 ;
wire \vgasync_instance|Add1~16_combout ;
wire \vgasync_instance|Equal1~0_combout ;
wire \vgasync_instance|vc~3_combout ;
wire \vgasync_instance|Add1~1 ;
wire \vgasync_instance|Add1~2_combout ;
wire \vgasync_instance|Equal1~1_combout ;
wire \vgasync_instance|Add1~17 ;
wire \vgasync_instance|Add1~18_combout ;
wire \vgasync_instance|vc~0_combout ;
wire \vgasync_instance|Equal1~2_combout ;
wire \vgasync_instance|Add1~3 ;
wire \vgasync_instance|Add1~4_combout ;
wire \vgasync_instance|vc~2_combout ;
wire \vgasync_instance|Add1~5 ;
wire \vgasync_instance|Add1~6_combout ;
wire \vgasync_instance|vc~1_combout ;
wire \vgasync_instance|Add1~7 ;
wire \vgasync_instance|Add1~8_combout ;
wire \frameBufferInst|Add0~1 ;
wire \frameBufferInst|Add0~3 ;
wire \frameBufferInst|Add0~5 ;
wire \frameBufferInst|Add0~7 ;
wire \frameBufferInst|Add0~8_combout ;
wire \frameBufferInst|Add0~6_combout ;
wire \frameBufferInst|Add0~4_combout ;
wire \frameBufferInst|Add0~2_combout ;
wire \frameBufferInst|Add0~0_combout ;
wire \frameBufferInst|Add1~1 ;
wire \frameBufferInst|Add1~3 ;
wire \frameBufferInst|Add1~5 ;
wire \frameBufferInst|Add1~7 ;
wire \frameBufferInst|Add1~9 ;
wire \frameBufferInst|Add1~11 ;
wire \frameBufferInst|Add1~12_combout ;
wire \frameBufferInst|Add0~9 ;
wire \frameBufferInst|Add0~10_combout ;
wire \frameBufferInst|Add1~13 ;
wire \frameBufferInst|Add1~14_combout ;
wire \frameBufferInst|Add0~11 ;
wire \frameBufferInst|Add0~13 ;
wire \frameBufferInst|Add0~14_combout ;
wire \frameBufferInst|Add0~12_combout ;
wire \frameBufferInst|Add1~15 ;
wire \frameBufferInst|Add1~17 ;
wire \frameBufferInst|Add1~18_combout ;
wire \frameBufferInst|Add0~15 ;
wire \frameBufferInst|Add0~16_combout ;
wire \frameBufferInst|Add1~19 ;
wire \frameBufferInst|Add1~20_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ;
wire \frameBufferInst|Add1~16_combout ;
wire \frameBufferInst|Add0~17 ;
wire \frameBufferInst|Add0~18_combout ;
wire \frameBufferInst|Add1~21 ;
wire \frameBufferInst|Add1~22_combout ;
wire \vgasync_instance|LessThan3~0_combout ;
wire \vgasync_instance|always4~0_combout ;
wire \frameBufferInst|frameStateNext~0_combout ;
wire \frameBufferInst|frameStateCurr~q ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3_combout ;
wire \heroInst|playerAnimationJumpInst|always1~0_combout ;
wire \vgasync_instance|Add1~19 ;
wire \vgasync_instance|Add1~20_combout ;
wire \vgasync_instance|Equal2~0_combout ;
wire \vgasync_instance|Equal2~1_combout ;
wire \vgasync_instance|Equal2~2_combout ;
wire \vgasync_instance|vs~q ;
wire \vgasync_instance|vs~clkctrl_outclk ;
wire \heroInst|playerMovementInst|PlayerXMotionNext[2]~0_combout ;
wire \PS2Controller|Data[7]~feeder_combout ;
wire \PS2Controller|Data[0]~3_combout ;
wire \PS2Controller|Press~0_combout ;
wire \PS2Controller|Press~feeder_combout ;
wire \PS2Controller|Press~q ;
wire \heroInst|playerMovementInst|PlayerXMotionNext[2]~1_combout ;
wire \PS2Controller|Data[5]~feeder_combout ;
wire \heroInst|playerMovementInst|PlayerXMotionNext[2]~2_combout ;
wire \heroInst|playerMovementInst|Player_X_Motion[1]~0feeder_combout ;
wire \heroInst|playerMovementInst|Player_X_Motion[1]~0_q ;
wire \heroInst|playerMovementInst|Player_X_Motion[1]~2_q ;
wire \heroInst|playerMovementInst|playerMoving~0_combout ;
wire \heroInst|playerMovementInst|Direction~0_combout ;
wire \heroInst|playerMovementInst|playerMoving~1_combout ;
wire \heroInst|playerMovementInst|Player_X_Motion[1]~1feeder_combout ;
wire \heroInst|playerMovementInst|Player_X_Motion[1]~1_q ;
wire \heroInst|playerMovementInst|Player_X_Motion[1]~3_combout ;
wire \heroInst|playerMovementInst|Player_X_Pos[1]~9_combout ;
wire \heroInst|playerMovementInst|Player_X_Pos[1]~10 ;
wire \heroInst|playerMovementInst|Player_X_Pos[2]~11_combout ;
wire \heroInst|playerMovementInst|Player_X_Pos[2]~12 ;
wire \heroInst|playerMovementInst|Player_X_Pos[3]~13_combout ;
wire \heroInst|playerMovementInst|Player_X_Pos[3]~14 ;
wire \heroInst|playerMovementInst|Player_X_Pos[4]~15_combout ;
wire \heroInst|playerMovementInst|Player_X_Pos[4]~16 ;
wire \heroInst|playerMovementInst|Player_X_Pos[5]~17_combout ;
wire \heroInst|playerMovementInst|Player_X_Pos[5]~18 ;
wire \heroInst|playerMovementInst|Player_X_Pos[6]~19_combout ;
wire \heroInst|playerMovementInst|Player_X_Pos[6]~20 ;
wire \heroInst|playerMovementInst|Player_X_Pos[7]~21_combout ;
wire \heroInst|playerMovementInst|Player_X_Pos[7]~22 ;
wire \heroInst|playerMovementInst|Player_X_Pos[8]~23_combout ;
wire \heroInst|playerMovementInst|Player_X_Pos[8]~24 ;
wire \heroInst|playerMovementInst|Player_X_Pos[9]~25_combout ;
wire \heroInst|playerAnimationJumpInst|LessThan1~1_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan1~3_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan1~5_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan1~7_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan1~9_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan1~11_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan1~13_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan1~15_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan1~16_combout ;
wire \heroInst|playerAnimationJumpInst|Add0~1 ;
wire \heroInst|playerAnimationJumpInst|Add0~3 ;
wire \heroInst|playerAnimationJumpInst|Add0~5 ;
wire \heroInst|playerAnimationJumpInst|Add0~7 ;
wire \heroInst|playerAnimationJumpInst|Add0~9 ;
wire \heroInst|playerAnimationJumpInst|Add0~10_combout ;
wire \heroInst|playerAnimationJumpInst|Add0~8_combout ;
wire \heroInst|playerAnimationJumpInst|Add0~6_combout ;
wire \heroInst|playerAnimationJumpInst|Add0~4_combout ;
wire \heroInst|playerAnimationJumpInst|Add0~2_combout ;
wire \heroInst|playerAnimationJumpInst|Add0~0_combout ;
wire \heroInst|playerAnimationJumpInst|LessThan0~1_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan0~3_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan0~5_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan0~7_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan0~9_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan0~11_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan0~13_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan0~15_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan0~17_cout ;
wire \heroInst|playerAnimationJumpInst|LessThan0~18_combout ;
wire \heroInst|playerAnimationJumpInst|playerOn~1_combout ;
wire \heroInst|playerAnimationJumpInst|always1~6_combout ;
wire \heroInst|playerAnimationJumpInst|always1~7_combout ;
wire \heroInst|playerAnimationJumpInst|always1~4_combout ;
wire \heroInst|playerAnimationJumpInst|always1~5_combout ;
wire \heroInst|playerAnimationJumpInst|always1~2_combout ;
wire \heroInst|playerAnimationJumpInst|always1~1_combout ;
wire \heroInst|playerAnimationJumpInst|always1~3_combout ;
wire \heroInst|playerAnimationJumpInst|always1~8_combout ;
wire \heroInst|playerMovementInst|Direction~1_combout ;
wire \heroInst|playerMovementInst|Direction~2_combout ;
wire \heroInst|playerMovementInst|Direction~q ;
wire \heroInst|playerAnimationJumpInst|currframeOffset~0_combout ;
wire \frameCount|Selector2~0_combout ;
wire \frameCount|VStateCurr.VSyncBackPorch~q ;
wire \frameCount|VStateCurr~6_combout ;
wire \frameCount|VStateCurr.VSyncFrontPorch~feeder_combout ;
wire \frameCount|VStateCurr.VSyncFrontPorch~q ;
wire \frameCount|VStateCurr~5_combout ;
wire \frameCount|VStateCurr.VSync~feeder_combout ;
wire \frameCount|VStateCurr.VSync~q ;
wire \frameCount|counter[0]~7_combout ;
wire \frameCount|counter[0]~feeder_combout ;
wire \~GND~combout ;
wire \frameCount|counter[0]~8 ;
wire \frameCount|counter[1]~9_combout ;
wire \frameCount|counter[1]~10 ;
wire \frameCount|counter[2]~11_combout ;
wire \frameCount|counter[2]~12 ;
wire \frameCount|counter[3]~13_combout ;
wire \frameCount|Equal0~0_combout ;
wire \frameCount|counter[3]~14 ;
wire \frameCount|counter[4]~15_combout ;
wire \frameCount|counter[4]~16 ;
wire \frameCount|counter[5]~17_combout ;
wire \frameCount|Equal0~1_combout ;
wire \frameCount|counter[0]~clkctrl_outclk ;
wire \heroInst|playerAnimationJumpInst|Selector4~0_combout ;
wire \heroInst|playerAnimationJumpInst|counter~2_combout ;
wire \heroInst|playerAnimationJumpInst|counter~3_combout ;
wire \heroInst|playerAnimationJumpInst|counter~4_combout ;
wire \heroInst|playerAnimationJumpInst|counter~7_combout ;
wire \heroInst|playerAnimationJumpInst|counter~5_combout ;
wire \heroInst|playerAnimationJumpInst|Equal2~1_combout ;
wire \heroInst|playerAnimationJumpInst|counter~6_combout ;
wire \heroInst|playerAnimationJumpInst|Equal2~0_combout ;
wire \heroInst|playerAnimationJumpInst|always3~0_combout ;
wire \heroInst|playerAnimationJumpInst|Selector4~1_combout ;
wire \heroInst|playerAnimationJumpInst|playerCurr.player5~q ;
wire \heroInst|playerAnimationJumpInst|Selector5~0_combout ;
wire \heroInst|playerAnimationJumpInst|Selector5~1_combout ;
wire \heroInst|playerAnimationJumpInst|playerCurr.player6~q ;
wire \heroInst|playerAnimationJumpInst|Selector0~0_combout ;
wire \heroInst|playerAnimationJumpInst|Selector0~1_combout ;
wire \heroInst|playerAnimationJumpInst|playerCurr.player1~q ;
wire \heroInst|playerAnimationJumpInst|Selector1~0_combout ;
wire \heroInst|playerAnimationJumpInst|Selector1~1_combout ;
wire \heroInst|playerAnimationJumpInst|playerCurr.player2~q ;
wire \heroInst|playerAnimationJumpInst|Selector2~0_combout ;
wire \heroInst|playerAnimationJumpInst|Selector2~1_combout ;
wire \heroInst|playerAnimationJumpInst|playerCurr.player3~q ;
wire \heroInst|playerAnimationJumpInst|Selector3~0_combout ;
wire \heroInst|playerAnimationJumpInst|Selector3~1_combout ;
wire \heroInst|playerAnimationJumpInst|playerCurr.player4~q ;
wire \heroInst|playerAnimationJumpInst|animationOffset[12]~feeder_combout ;
wire \heroInst|playerAnimationJumpInst|animationOffset~4_combout ;
wire \heroInst|playerAnimationJumpInst|Add3~1 ;
wire \heroInst|playerAnimationJumpInst|Add3~3 ;
wire \heroInst|playerAnimationJumpInst|Add3~4_combout ;
wire \heroInst|playerAnimationJumpInst|Add4~1 ;
wire \heroInst|playerAnimationJumpInst|Add4~3 ;
wire \heroInst|playerAnimationJumpInst|Add4~5 ;
wire \heroInst|playerAnimationJumpInst|Add4~7 ;
wire \heroInst|playerAnimationJumpInst|Add4~9 ;
wire \heroInst|playerAnimationJumpInst|Add4~11 ;
wire \heroInst|playerAnimationJumpInst|Add4~13 ;
wire \heroInst|playerAnimationJumpInst|Add4~15 ;
wire \heroInst|playerAnimationJumpInst|Add4~17 ;
wire \heroInst|playerAnimationJumpInst|Add4~18_combout ;
wire \heroInst|playerAnimationJumpInst|Add5~1_cout ;
wire \heroInst|playerAnimationJumpInst|Add5~3 ;
wire \heroInst|playerAnimationJumpInst|Add5~5 ;
wire \heroInst|playerAnimationJumpInst|Add5~7 ;
wire \heroInst|playerAnimationJumpInst|Add5~9 ;
wire \heroInst|playerAnimationJumpInst|Add5~10_combout ;
wire \heroInst|playerAnimationJumpInst|Add5~11 ;
wire \heroInst|playerAnimationJumpInst|Add5~13 ;
wire \heroInst|playerAnimationJumpInst|Add5~14_combout ;
wire \heroInst|playerAnimationJumpInst|Add5~12_combout ;
wire \heroInst|playerAnimationJumpInst|Add5~8_combout ;
wire \heroInst|playerAnimationJumpInst|Add5~6_combout ;
wire \heroInst|playerAnimationJumpInst|Add5~4_combout ;
wire \heroInst|playerAnimationJumpInst|Add5~2_combout ;
wire \heroInst|playerAnimationJumpInst|Add6~1 ;
wire \heroInst|playerAnimationJumpInst|Add6~3 ;
wire \heroInst|playerAnimationJumpInst|Add6~5 ;
wire \heroInst|playerAnimationJumpInst|Add6~7 ;
wire \heroInst|playerAnimationJumpInst|Add6~9 ;
wire \heroInst|playerAnimationJumpInst|Add6~11 ;
wire \heroInst|playerAnimationJumpInst|Add6~13 ;
wire \heroInst|playerAnimationJumpInst|Add6~15 ;
wire \heroInst|playerAnimationJumpInst|Add6~16_combout ;
wire \heroInst|playerAnimationJumpInst|Add6~14_combout ;
wire \heroInst|playerAnimationJumpInst|Add6~12_combout ;
wire \heroInst|playerAnimationJumpInst|Add6~10_combout ;
wire \heroInst|playerAnimationJumpInst|Add4~16_combout ;
wire \heroInst|playerAnimationJumpInst|Add6~8_combout ;
wire \heroInst|playerAnimationJumpInst|Add6~6_combout ;
wire \heroInst|playerAnimationJumpInst|Add4~14_combout ;
wire \heroInst|playerAnimationJumpInst|Add4~12_combout ;
wire \heroInst|playerAnimationJumpInst|Add6~4_combout ;
wire \heroInst|playerAnimationJumpInst|Add6~2_combout ;
wire \heroInst|playerAnimationJumpInst|Add4~10_combout ;
wire \heroInst|playerAnimationJumpInst|Add4~8_combout ;
wire \heroInst|playerAnimationJumpInst|Add6~0_combout ;
wire \heroInst|playerAnimationJumpInst|Add4~6_combout ;
wire \heroInst|playerAnimationJumpInst|Add4~4_combout ;
wire \heroInst|playerAnimationJumpInst|Add7~1 ;
wire \heroInst|playerAnimationJumpInst|Add7~3 ;
wire \heroInst|playerAnimationJumpInst|Add7~5 ;
wire \heroInst|playerAnimationJumpInst|Add7~7 ;
wire \heroInst|playerAnimationJumpInst|Add7~9 ;
wire \heroInst|playerAnimationJumpInst|Add7~11 ;
wire \heroInst|playerAnimationJumpInst|Add7~13 ;
wire \heroInst|playerAnimationJumpInst|Add7~15 ;
wire \heroInst|playerAnimationJumpInst|Add7~17 ;
wire \heroInst|playerAnimationJumpInst|Add7~19 ;
wire \heroInst|playerAnimationJumpInst|Add7~20_combout ;
wire \heroInst|playerAnimationJumpInst|Add7~18_combout ;
wire \heroInst|playerAnimationJumpInst|Add7~16_combout ;
wire \heroInst|playerAnimationJumpInst|animationOffset~5_combout ;
wire \heroInst|playerAnimationJumpInst|Add7~14_combout ;
wire \heroInst|playerAnimationJumpInst|WideOr0~combout ;
wire \heroInst|playerAnimationJumpInst|Add7~12_combout ;
wire \heroInst|playerAnimationJumpInst|Add7~10_combout ;
wire \heroInst|playerAnimationJumpInst|WideOr1~0_combout ;
wire \heroInst|playerAnimationJumpInst|Add7~8_combout ;
wire \heroInst|playerAnimationJumpInst|Add7~6_combout ;
wire \heroInst|playerAnimationJumpInst|Add8~1 ;
wire \heroInst|playerAnimationJumpInst|Add8~3 ;
wire \heroInst|playerAnimationJumpInst|Add8~5 ;
wire \heroInst|playerAnimationJumpInst|Add8~7 ;
wire \heroInst|playerAnimationJumpInst|Add8~9 ;
wire \heroInst|playerAnimationJumpInst|Add8~11 ;
wire \heroInst|playerAnimationJumpInst|Add8~13 ;
wire \heroInst|playerAnimationJumpInst|Add8~14_combout ;
wire \heroInst|playerAnimationJumpInst|Add8~12_combout ;
wire \heroInst|playerAnimationJumpInst|Add8~10_combout ;
wire \heroInst|playerAnimationJumpInst|Add8~8_combout ;
wire \heroInst|playerAnimationJumpInst|Add8~6_combout ;
wire \heroInst|playerAnimationJumpInst|Add8~4_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~1 ;
wire \heroInst|playerAnimationJumpInst|Add9~3 ;
wire \heroInst|playerAnimationJumpInst|Add9~5 ;
wire \heroInst|playerAnimationJumpInst|Add9~7 ;
wire \heroInst|playerAnimationJumpInst|Add9~9 ;
wire \heroInst|playerAnimationJumpInst|Add9~10_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~12_combout ;
wire \heroInst|playerAnimationJumpInst|playerOn~0_combout ;
wire \heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ;
wire \heroInst|playerAnimationJumpInst|currSpriteAddress~1_combout ;
wire \heroInst|playerAnimationJumpInst|Add4~0_combout ;
wire \heroInst|playerAnimationJumpInst|currSpriteAddress~2_combout ;
wire \heroInst|playerAnimationJumpInst|Add4~2_combout ;
wire \heroInst|playerAnimationJumpInst|currSpriteAddress~3_combout ;
wire \heroInst|playerAnimationJumpInst|Add7~0_combout ;
wire \heroInst|playerAnimationJumpInst|currSpriteAddress~4_combout ;
wire \heroInst|playerAnimationJumpInst|Add7~2_combout ;
wire \heroInst|playerAnimationJumpInst|currSpriteAddress~5_combout ;
wire \heroInst|playerAnimationJumpInst|Add7~4_combout ;
wire \heroInst|playerAnimationJumpInst|currSpriteAddress~6_combout ;
wire \heroInst|playerAnimationJumpInst|Add8~0_combout ;
wire \heroInst|playerAnimationJumpInst|currSpriteAddress~7_combout ;
wire \heroInst|playerAnimationJumpInst|Add8~2_combout ;
wire \heroInst|playerAnimationJumpInst|currSpriteAddress~8_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~0_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~13_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~2_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~14_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~4_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~15_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~6_combout ;
wire \heroInst|playerAnimationJumpInst|Add3~0_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~16_combout ;
wire \heroInst|playerAnimationJumpInst|Add3~2_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~8_combout ;
wire \heroInst|playerAnimationJumpInst|Add9~17_combout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \pixelLogicInst|pixelOut~11_combout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[2]~1_combout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[4]~0_combout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \pixelLogicInst|Equal0~0_combout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \pixelLogicInst|Equal0~1_combout ;
wire \pixelLogicInst|Equal0~2_combout ;
wire \pixelLogicInst|Equal0~3_combout ;
wire \pixelLogicInst|pixelOut~6_combout ;
wire \pixelLogicInst|pixelOut[0]~4_combout ;
wire \pixelLogicInst|pixelOut~5_combout ;
wire \pixelLogicInst|pixelOut~9_combout ;
wire \pixelLogicInst|pixelOut~10_combout ;
wire \pixelLogicInst|pixelOut~2_combout ;
wire \pixelLogicInst|pixelOut~3_combout ;
wire \frameBufferInst|Equal0~0_combout ;
wire \pixelLogicInst|pixelOut~7_combout ;
wire \pixelLogicInst|pixelOut~8_combout ;
wire \frameBufferInst|pixelWrite[2]~0_combout ;
wire \frameBufferInst|Add1~0_combout ;
wire \frameBufferInst|Add1~2_combout ;
wire \frameBufferInst|Add1~4_combout ;
wire \frameBufferInst|Add1~6_combout ;
wire \frameBufferInst|Add1~8_combout ;
wire \frameBufferInst|Add1~10_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~84_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~83_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~165_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~87_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~3_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2519w[3]~0_combout ;
wire \frameBufferInst|pixelWrite[4]~1_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~86_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~88_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[4]~feeder_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~85_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[5]~feeder_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~89_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~93_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~94_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~95_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~97_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~96_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~98_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~100_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~99_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~101_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~90_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~91_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~92_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~102_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~103_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~80_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~77_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~74_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~75_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~76_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~78_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~79_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~81_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~82_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~24_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~23_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~163_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~26_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~25_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~27_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~28_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~29_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~40_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~39_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~41_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~31_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~30_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~32_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~37_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~36_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~38_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~34_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~33_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~35_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~42_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~43_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~19_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~20_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~16_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~12_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~13_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~14_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~17_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~18_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~21_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~117_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~116_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~118_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~115_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~119_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~126_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~127_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~128_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~130_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~129_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~131_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~121_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~120_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~122_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~124_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~123_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~125_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~132_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~133_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~105_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~104_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~106_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~107_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~108_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~109_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~110_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~111_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~112_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~114_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~113_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~166_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~53_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~54_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~164_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~65_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~66_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~67_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~68_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~69_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~70_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~71_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~61_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~62_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~63_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~64_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~72_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~58_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~56_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~55_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~57_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~60_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~73_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~51_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~50_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~45_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~44_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~46_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~47_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~48_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~49_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~52_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ;
wire \color_instance|WideOr7~0_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~144_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~143_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~167_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~147_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~146_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~148_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~145_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~149_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~152_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~153_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~154_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~156_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~155_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~157_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~159_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~158_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~160_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~150_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~151_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~168_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~161_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~162_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~141_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~137_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~135_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~134_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~136_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~138_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~139_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158~portadataout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~140_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~142_combout ;
wire \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ;
wire \color_instance|WideOr7~1_combout ;
wire \color_instance|WideOr6~0_combout ;
wire \color_instance|WideOr13~0_combout ;
wire \color_instance|WideOr6~1_combout ;
wire \color_instance|WideOr5~0_combout ;
wire \color_instance|WideOr5~1_combout ;
wire \color_instance|WideOr5~2_combout ;
wire \color_instance|WideOr4~1_combout ;
wire \color_instance|WideOr4~0_combout ;
wire \color_instance|WideOr4~2_combout ;
wire \color_instance|WideOr3~0_combout ;
wire \color_instance|WideOr3~1_combout ;
wire \color_instance|WideOr3~2_combout ;
wire \color_instance|WideOr2~0_combout ;
wire \color_instance|WideOr2~1_combout ;
wire \color_instance|WideOr21~0_combout ;
wire \color_instance|WideOr1~0_combout ;
wire \color_instance|WideOr1~1_combout ;
wire \color_instance|WideOr0~1_combout ;
wire \color_instance|WideOr0~0_combout ;
wire \color_instance|WideOr0~2_combout ;
wire \color_instance|WideOr16~0_combout ;
wire \color_instance|WideOr14~0_combout ;
wire \color_instance|WideOr14~1_combout ;
wire \color_instance|Green[1]~0_combout ;
wire \color_instance|Green[1]~1_combout ;
wire \color_instance|WideOr13~1_combout ;
wire \color_instance|WideOr13~2_combout ;
wire \color_instance|WideOr12~0_combout ;
wire \color_instance|WideOr12~1_combout ;
wire \color_instance|WideOr11~0_combout ;
wire \color_instance|WideOr11~1_combout ;
wire \color_instance|WideOr10~0_combout ;
wire \color_instance|WideOr10~1_combout ;
wire \color_instance|WideOr9~0_combout ;
wire \color_instance|WideOr9~1_combout ;
wire \color_instance|WideOr8~0_combout ;
wire \color_instance|WideOr8~1_combout ;
wire \color_instance|WideOr22~0_combout ;
wire \color_instance|WideOr22~1_combout ;
wire \color_instance|WideOr21~1_combout ;
wire \color_instance|WideOr21~2_combout ;
wire \color_instance|WideOr20~0_combout ;
wire \color_instance|WideOr20~1_combout ;
wire \color_instance|WideOr19~0_combout ;
wire \color_instance|WideOr19~1_combout ;
wire \color_instance|WideOr18~0_combout ;
wire \color_instance|WideOr18~1_combout ;
wire \color_instance|WideOr17~0_combout ;
wire \color_instance|WideOr17~1_combout ;
wire \color_instance|WideOr16~1_combout ;
wire \color_instance|WideOr16~2_combout ;
wire \color_instance|WideOr15~0_combout ;
wire \color_instance|WideOr15~1_combout ;
wire \vgasync_instance|always4~1_combout ;
wire \vgasync_instance|Add0~19 ;
wire \vgasync_instance|Add0~20_combout ;
wire \vgasync_instance|always2~0_combout ;
wire \vgasync_instance|always2~1_combout ;
wire \vgasync_instance|hs~q ;
wire [5:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a ;
wire [4:0] \PS2Controller|Count ;
wire [9:0] \heroInst|playerMovementInst|Player_X_Pos ;
wire [10:0] \PS2Controller|reg_B|Data_Out ;
wire [10:0] \PS2Controller|reg_A|Data_Out ;
wire [31:0] \heroInst|playerAnimationJumpInst|currSpriteAddress ;
wire [7:0] \PS2Controller|Typematic_Keycode ;
wire [9:0] \vgasync_instance|vc ;
wire [5:0] \frameCount|counter ;
wire [7:0] \PS2Controller|Data ;
wire [9:0] \vgasync_instance|hc ;
wire [4:0] \pixelLogicInst|pixelOut ;
wire [3:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a ;
wire [9:0] \PS2Controller|counter ;
wire [9:0] \heroInst|playerMovementInst|Player_X_Motion ;
wire [20:0] \heroInst|playerAnimationJumpInst|animationOffset ;
wire [3:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w ;
wire [31:0] \heroInst|playerAnimationJumpInst|currframeOffset ;
wire [3:0] \heroInst|playerAnimationJumpInst|counter ;

wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [1:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [1:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [1:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];
assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a186  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus [1];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];
assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a189  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus [1];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43~portadataout  = \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1~portadataout  = \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3~portadataout  = \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6~portadataout  = \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0~portadataout  = \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8~portadataout  = \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5~portadataout  = \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9~portadataout  = \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4~portadataout  = \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7~portadataout  = \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2~portadataout  = \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\hex_inst_0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\hex_inst_0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\hex_inst_0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\hex_inst_0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\hex_inst_0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\hex_inst_0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\hex_inst_0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\PS2Controller|Data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\PS2Controller|Data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\PS2Controller|Data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\PS2Controller|Data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\color_instance|WideOr7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\color_instance|WideOr6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\color_instance|WideOr5~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\color_instance|WideOr4~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\color_instance|WideOr3~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\color_instance|WideOr2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\color_instance|WideOr1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\color_instance|WideOr0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\color_instance|WideOr14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\color_instance|Green[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\color_instance|WideOr13~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\color_instance|WideOr12~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\color_instance|WideOr11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\color_instance|WideOr10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\color_instance|WideOr9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\color_instance|WideOr8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\color_instance|WideOr22~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\color_instance|WideOr21~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\color_instance|WideOr20~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\color_instance|WideOr19~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\color_instance|WideOr18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\color_instance|WideOr17~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\color_instance|WideOr16~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\color_instance|WideOr15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\vgasync_instance|clkdiv~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(!\vgasync_instance|always4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vgasync_instance|vs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vgasync_instance|hs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y35_N23
dffeas \PS2Controller|reg_B|Data_Out[10] (
	.clk(\PS2_CLK~input_o ),
	.d(gnd),
	.asdata(\PS2_DAT~input_o ),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[10] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y35_N15
dffeas \PS2Controller|reg_B|Data_Out[9] (
	.clk(\PS2_CLK~input_o ),
	.d(gnd),
	.asdata(\PS2Controller|reg_B|Data_Out [10]),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[9] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneive_lcell_comb \PS2Controller|reg_B|Data_Out[8]~feeder (
// Equation(s):
// \PS2Controller|reg_B|Data_Out[8]~feeder_combout  = \PS2Controller|reg_B|Data_Out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2Controller|reg_B|Data_Out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2Controller|reg_B|Data_Out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[8]~feeder .lut_mask = 16'hF0F0;
defparam \PS2Controller|reg_B|Data_Out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N11
dffeas \PS2Controller|reg_B|Data_Out[8] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_B|Data_Out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[8] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneive_lcell_comb \PS2Controller|reg_B|Data_Out[7]~feeder (
// Equation(s):
// \PS2Controller|reg_B|Data_Out[7]~feeder_combout  = \PS2Controller|reg_B|Data_Out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [8]),
	.cin(gnd),
	.combout(\PS2Controller|reg_B|Data_Out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[7]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_B|Data_Out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N5
dffeas \PS2Controller|reg_B|Data_Out[7] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_B|Data_Out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[7] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneive_lcell_comb \PS2Controller|reg_B|Data_Out[6]~feeder (
// Equation(s):
// \PS2Controller|reg_B|Data_Out[6]~feeder_combout  = \PS2Controller|reg_B|Data_Out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2Controller|reg_B|Data_Out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2Controller|reg_B|Data_Out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[6]~feeder .lut_mask = 16'hF0F0;
defparam \PS2Controller|reg_B|Data_Out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N13
dffeas \PS2Controller|reg_B|Data_Out[6] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_B|Data_Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[6] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneive_lcell_comb \PS2Controller|reg_B|Data_Out[5]~feeder (
// Equation(s):
// \PS2Controller|reg_B|Data_Out[5]~feeder_combout  = \PS2Controller|reg_B|Data_Out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [6]),
	.cin(gnd),
	.combout(\PS2Controller|reg_B|Data_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[5]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_B|Data_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N27
dffeas \PS2Controller|reg_B|Data_Out[5] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_B|Data_Out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[5] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneive_lcell_comb \PS2Controller|Count[0]~5 (
// Equation(s):
// \PS2Controller|Count[0]~5_combout  = \PS2Controller|Count [0] $ (VCC)
// \PS2Controller|Count[0]~6  = CARRY(\PS2Controller|Count [0])

	.dataa(gnd),
	.datab(\PS2Controller|Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PS2Controller|Count[0]~5_combout ),
	.cout(\PS2Controller|Count[0]~6 ));
// synopsys translate_off
defparam \PS2Controller|Count[0]~5 .lut_mask = 16'h33CC;
defparam \PS2Controller|Count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneive_lcell_comb \PS2Controller|Equal1~0 (
// Equation(s):
// \PS2Controller|Equal1~0_combout  = (\PS2Controller|Count [1] & (\PS2Controller|Count [3] & (!\PS2Controller|Count [2] & \PS2Controller|Count [0])))

	.dataa(\PS2Controller|Count [1]),
	.datab(\PS2Controller|Count [3]),
	.datac(\PS2Controller|Count [2]),
	.datad(\PS2Controller|Count [0]),
	.cin(gnd),
	.combout(\PS2Controller|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal1~0 .lut_mask = 16'h0800;
defparam \PS2Controller|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneive_lcell_comb \PS2Controller|always1~0 (
// Equation(s):
// \PS2Controller|always1~0_combout  = (\SW[1]~input_o ) # ((\PS2Controller|Equal1~0_combout  & !\PS2Controller|Count [4]))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\PS2Controller|Equal1~0_combout ),
	.datad(\PS2Controller|Count [4]),
	.cin(gnd),
	.combout(\PS2Controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|always1~0 .lut_mask = 16'hAAFA;
defparam \PS2Controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \PS2Controller|Add0~0 (
// Equation(s):
// \PS2Controller|Add0~0_combout  = \PS2Controller|counter [0] $ (VCC)
// \PS2Controller|Add0~1  = CARRY(\PS2Controller|counter [0])

	.dataa(\PS2Controller|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PS2Controller|Add0~0_combout ),
	.cout(\PS2Controller|Add0~1 ));
// synopsys translate_off
defparam \PS2Controller|Add0~0 .lut_mask = 16'h55AA;
defparam \PS2Controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N13
dffeas \PS2Controller|counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|counter[0] .is_wysiwyg = "true";
defparam \PS2Controller|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneive_lcell_comb \PS2Controller|Add0~2 (
// Equation(s):
// \PS2Controller|Add0~2_combout  = (\PS2Controller|counter [1] & (!\PS2Controller|Add0~1 )) # (!\PS2Controller|counter [1] & ((\PS2Controller|Add0~1 ) # (GND)))
// \PS2Controller|Add0~3  = CARRY((!\PS2Controller|Add0~1 ) # (!\PS2Controller|counter [1]))

	.dataa(gnd),
	.datab(\PS2Controller|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Add0~1 ),
	.combout(\PS2Controller|Add0~2_combout ),
	.cout(\PS2Controller|Add0~3 ));
// synopsys translate_off
defparam \PS2Controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \PS2Controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N15
dffeas \PS2Controller|counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|counter[1] .is_wysiwyg = "true";
defparam \PS2Controller|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \PS2Controller|Add0~4 (
// Equation(s):
// \PS2Controller|Add0~4_combout  = (\PS2Controller|counter [2] & (\PS2Controller|Add0~3  $ (GND))) # (!\PS2Controller|counter [2] & (!\PS2Controller|Add0~3  & VCC))
// \PS2Controller|Add0~5  = CARRY((\PS2Controller|counter [2] & !\PS2Controller|Add0~3 ))

	.dataa(gnd),
	.datab(\PS2Controller|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Add0~3 ),
	.combout(\PS2Controller|Add0~4_combout ),
	.cout(\PS2Controller|Add0~5 ));
// synopsys translate_off
defparam \PS2Controller|Add0~4 .lut_mask = 16'hC30C;
defparam \PS2Controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N17
dffeas \PS2Controller|counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|counter[2] .is_wysiwyg = "true";
defparam \PS2Controller|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \PS2Controller|Add0~6 (
// Equation(s):
// \PS2Controller|Add0~6_combout  = (\PS2Controller|counter [3] & (!\PS2Controller|Add0~5 )) # (!\PS2Controller|counter [3] & ((\PS2Controller|Add0~5 ) # (GND)))
// \PS2Controller|Add0~7  = CARRY((!\PS2Controller|Add0~5 ) # (!\PS2Controller|counter [3]))

	.dataa(gnd),
	.datab(\PS2Controller|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Add0~5 ),
	.combout(\PS2Controller|Add0~6_combout ),
	.cout(\PS2Controller|Add0~7 ));
// synopsys translate_off
defparam \PS2Controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \PS2Controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N19
dffeas \PS2Controller|counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|counter[3] .is_wysiwyg = "true";
defparam \PS2Controller|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneive_lcell_comb \PS2Controller|Add0~8 (
// Equation(s):
// \PS2Controller|Add0~8_combout  = (\PS2Controller|counter [4] & (\PS2Controller|Add0~7  $ (GND))) # (!\PS2Controller|counter [4] & (!\PS2Controller|Add0~7  & VCC))
// \PS2Controller|Add0~9  = CARRY((\PS2Controller|counter [4] & !\PS2Controller|Add0~7 ))

	.dataa(gnd),
	.datab(\PS2Controller|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Add0~7 ),
	.combout(\PS2Controller|Add0~8_combout ),
	.cout(\PS2Controller|Add0~9 ));
// synopsys translate_off
defparam \PS2Controller|Add0~8 .lut_mask = 16'hC30C;
defparam \PS2Controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N21
dffeas \PS2Controller|counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|counter[4] .is_wysiwyg = "true";
defparam \PS2Controller|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \PS2Controller|Add0~10 (
// Equation(s):
// \PS2Controller|Add0~10_combout  = (\PS2Controller|counter [5] & (!\PS2Controller|Add0~9 )) # (!\PS2Controller|counter [5] & ((\PS2Controller|Add0~9 ) # (GND)))
// \PS2Controller|Add0~11  = CARRY((!\PS2Controller|Add0~9 ) # (!\PS2Controller|counter [5]))

	.dataa(\PS2Controller|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Add0~9 ),
	.combout(\PS2Controller|Add0~10_combout ),
	.cout(\PS2Controller|Add0~11 ));
// synopsys translate_off
defparam \PS2Controller|Add0~10 .lut_mask = 16'h5A5F;
defparam \PS2Controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N23
dffeas \PS2Controller|counter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|counter[5] .is_wysiwyg = "true";
defparam \PS2Controller|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneive_lcell_comb \PS2Controller|Equal0~1 (
// Equation(s):
// \PS2Controller|Equal0~1_combout  = (\PS2Controller|counter [4] & (\PS2Controller|counter [3] & (\PS2Controller|counter [5] & \PS2Controller|counter [2])))

	.dataa(\PS2Controller|counter [4]),
	.datab(\PS2Controller|counter [3]),
	.datac(\PS2Controller|counter [5]),
	.datad(\PS2Controller|counter [2]),
	.cin(gnd),
	.combout(\PS2Controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal0~1 .lut_mask = 16'h8000;
defparam \PS2Controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \PS2Controller|Add0~12 (
// Equation(s):
// \PS2Controller|Add0~12_combout  = (\PS2Controller|counter [6] & (\PS2Controller|Add0~11  $ (GND))) # (!\PS2Controller|counter [6] & (!\PS2Controller|Add0~11  & VCC))
// \PS2Controller|Add0~13  = CARRY((\PS2Controller|counter [6] & !\PS2Controller|Add0~11 ))

	.dataa(gnd),
	.datab(\PS2Controller|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Add0~11 ),
	.combout(\PS2Controller|Add0~12_combout ),
	.cout(\PS2Controller|Add0~13 ));
// synopsys translate_off
defparam \PS2Controller|Add0~12 .lut_mask = 16'hC30C;
defparam \PS2Controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N25
dffeas \PS2Controller|counter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|counter[6] .is_wysiwyg = "true";
defparam \PS2Controller|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \PS2Controller|Add0~14 (
// Equation(s):
// \PS2Controller|Add0~14_combout  = (\PS2Controller|counter [7] & (!\PS2Controller|Add0~13 )) # (!\PS2Controller|counter [7] & ((\PS2Controller|Add0~13 ) # (GND)))
// \PS2Controller|Add0~15  = CARRY((!\PS2Controller|Add0~13 ) # (!\PS2Controller|counter [7]))

	.dataa(\PS2Controller|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Add0~13 ),
	.combout(\PS2Controller|Add0~14_combout ),
	.cout(\PS2Controller|Add0~15 ));
// synopsys translate_off
defparam \PS2Controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \PS2Controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N27
dffeas \PS2Controller|counter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|counter[7] .is_wysiwyg = "true";
defparam \PS2Controller|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \PS2Controller|Add0~16 (
// Equation(s):
// \PS2Controller|Add0~16_combout  = (\PS2Controller|counter [8] & (\PS2Controller|Add0~15  $ (GND))) # (!\PS2Controller|counter [8] & (!\PS2Controller|Add0~15  & VCC))
// \PS2Controller|Add0~17  = CARRY((\PS2Controller|counter [8] & !\PS2Controller|Add0~15 ))

	.dataa(gnd),
	.datab(\PS2Controller|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Add0~15 ),
	.combout(\PS2Controller|Add0~16_combout ),
	.cout(\PS2Controller|Add0~17 ));
// synopsys translate_off
defparam \PS2Controller|Add0~16 .lut_mask = 16'hC30C;
defparam \PS2Controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N29
dffeas \PS2Controller|counter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|counter[8] .is_wysiwyg = "true";
defparam \PS2Controller|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \PS2Controller|Add0~18 (
// Equation(s):
// \PS2Controller|Add0~18_combout  = \PS2Controller|counter [9] $ (\PS2Controller|Add0~17 )

	.dataa(gnd),
	.datab(\PS2Controller|counter [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\PS2Controller|Add0~17 ),
	.combout(\PS2Controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Add0~18 .lut_mask = 16'h3C3C;
defparam \PS2Controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneive_lcell_comb \PS2Controller|counter~0 (
// Equation(s):
// \PS2Controller|counter~0_combout  = (\PS2Controller|Add0~18_combout  & \PS2Controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2Controller|Add0~18_combout ),
	.datad(\PS2Controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\PS2Controller|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|counter~0 .lut_mask = 16'hF000;
defparam \PS2Controller|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N9
dffeas \PS2Controller|counter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|counter[9] .is_wysiwyg = "true";
defparam \PS2Controller|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneive_lcell_comb \PS2Controller|Equal0~0 (
// Equation(s):
// \PS2Controller|Equal0~0_combout  = (\PS2Controller|counter [7] & (\PS2Controller|counter [8] & (!\PS2Controller|counter [9] & \PS2Controller|counter [6])))

	.dataa(\PS2Controller|counter [7]),
	.datab(\PS2Controller|counter [8]),
	.datac(\PS2Controller|counter [9]),
	.datad(\PS2Controller|counter [6]),
	.cin(gnd),
	.combout(\PS2Controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal0~0 .lut_mask = 16'h0800;
defparam \PS2Controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneive_lcell_comb \PS2Controller|Equal0~2 (
// Equation(s):
// \PS2Controller|Equal0~2_combout  = (((!\PS2Controller|Equal0~0_combout ) # (!\PS2Controller|counter [1])) # (!\PS2Controller|Equal0~1_combout )) # (!\PS2Controller|counter [0])

	.dataa(\PS2Controller|counter [0]),
	.datab(\PS2Controller|Equal0~1_combout ),
	.datac(\PS2Controller|counter [1]),
	.datad(\PS2Controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal0~2 .lut_mask = 16'h7FFF;
defparam \PS2Controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N7
dffeas \PS2Controller|enable (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|enable .is_wysiwyg = "true";
defparam \PS2Controller|enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N6
cycloneive_lcell_comb \PS2Controller|Dreg_instance1|Q~feeder (
// Equation(s):
// \PS2Controller|Dreg_instance1|Q~feeder_combout  = \PS2_CLK~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2_CLK~input_o ),
	.cin(gnd),
	.combout(\PS2Controller|Dreg_instance1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Dreg_instance1|Q~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|Dreg_instance1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N7
dffeas \PS2Controller|Dreg_instance1|Q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Dreg_instance1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PS2Controller|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Dreg_instance1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Dreg_instance1|Q .is_wysiwyg = "true";
defparam \PS2Controller|Dreg_instance1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \PS2Controller|Dreg_instance2|Q~feeder (
// Equation(s):
// \PS2Controller|Dreg_instance2|Q~feeder_combout  = \PS2Controller|Dreg_instance1|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|Dreg_instance1|Q~q ),
	.cin(gnd),
	.combout(\PS2Controller|Dreg_instance2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Dreg_instance2|Q~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|Dreg_instance2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N5
dffeas \PS2Controller|Dreg_instance2|Q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Dreg_instance2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PS2Controller|enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Dreg_instance2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Dreg_instance2|Q .is_wysiwyg = "true";
defparam \PS2Controller|Dreg_instance2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneive_lcell_comb \PS2Controller|Count[0]~7 (
// Equation(s):
// \PS2Controller|Count[0]~7_combout  = (!\PS2Controller|enable~q  & ((\PS2Controller|always1~0_combout ) # ((\PS2Controller|Dreg_instance2|Q~q  & !\PS2Controller|Dreg_instance1|Q~q ))))

	.dataa(\PS2Controller|enable~q ),
	.datab(\PS2Controller|Dreg_instance2|Q~q ),
	.datac(\PS2Controller|always1~0_combout ),
	.datad(\PS2Controller|Dreg_instance1|Q~q ),
	.cin(gnd),
	.combout(\PS2Controller|Count[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Count[0]~7 .lut_mask = 16'h5054;
defparam \PS2Controller|Count[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N11
dffeas \PS2Controller|Count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Count[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2Controller|always1~0_combout ),
	.sload(gnd),
	.ena(\PS2Controller|Count[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Count[0] .is_wysiwyg = "true";
defparam \PS2Controller|Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneive_lcell_comb \PS2Controller|Count[1]~8 (
// Equation(s):
// \PS2Controller|Count[1]~8_combout  = (\PS2Controller|Count [1] & (!\PS2Controller|Count[0]~6 )) # (!\PS2Controller|Count [1] & ((\PS2Controller|Count[0]~6 ) # (GND)))
// \PS2Controller|Count[1]~9  = CARRY((!\PS2Controller|Count[0]~6 ) # (!\PS2Controller|Count [1]))

	.dataa(gnd),
	.datab(\PS2Controller|Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Count[0]~6 ),
	.combout(\PS2Controller|Count[1]~8_combout ),
	.cout(\PS2Controller|Count[1]~9 ));
// synopsys translate_off
defparam \PS2Controller|Count[1]~8 .lut_mask = 16'h3C3F;
defparam \PS2Controller|Count[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y34_N13
dffeas \PS2Controller|Count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Count[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2Controller|always1~0_combout ),
	.sload(gnd),
	.ena(\PS2Controller|Count[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Count[1] .is_wysiwyg = "true";
defparam \PS2Controller|Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
cycloneive_lcell_comb \PS2Controller|Count[2]~10 (
// Equation(s):
// \PS2Controller|Count[2]~10_combout  = (\PS2Controller|Count [2] & (\PS2Controller|Count[1]~9  $ (GND))) # (!\PS2Controller|Count [2] & (!\PS2Controller|Count[1]~9  & VCC))
// \PS2Controller|Count[2]~11  = CARRY((\PS2Controller|Count [2] & !\PS2Controller|Count[1]~9 ))

	.dataa(\PS2Controller|Count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Count[1]~9 ),
	.combout(\PS2Controller|Count[2]~10_combout ),
	.cout(\PS2Controller|Count[2]~11 ));
// synopsys translate_off
defparam \PS2Controller|Count[2]~10 .lut_mask = 16'hA50A;
defparam \PS2Controller|Count[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y34_N15
dffeas \PS2Controller|Count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Count[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2Controller|always1~0_combout ),
	.sload(gnd),
	.ena(\PS2Controller|Count[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Count[2] .is_wysiwyg = "true";
defparam \PS2Controller|Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \PS2Controller|Count[3]~12 (
// Equation(s):
// \PS2Controller|Count[3]~12_combout  = (\PS2Controller|Count [3] & (!\PS2Controller|Count[2]~11 )) # (!\PS2Controller|Count [3] & ((\PS2Controller|Count[2]~11 ) # (GND)))
// \PS2Controller|Count[3]~13  = CARRY((!\PS2Controller|Count[2]~11 ) # (!\PS2Controller|Count [3]))

	.dataa(\PS2Controller|Count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2Controller|Count[2]~11 ),
	.combout(\PS2Controller|Count[3]~12_combout ),
	.cout(\PS2Controller|Count[3]~13 ));
// synopsys translate_off
defparam \PS2Controller|Count[3]~12 .lut_mask = 16'h5A5F;
defparam \PS2Controller|Count[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y34_N17
dffeas \PS2Controller|Count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Count[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2Controller|always1~0_combout ),
	.sload(gnd),
	.ena(\PS2Controller|Count[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Count[3] .is_wysiwyg = "true";
defparam \PS2Controller|Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneive_lcell_comb \PS2Controller|Count[4]~14 (
// Equation(s):
// \PS2Controller|Count[4]~14_combout  = \PS2Controller|Count[3]~13  $ (!\PS2Controller|Count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|Count [4]),
	.cin(\PS2Controller|Count[3]~13 ),
	.combout(\PS2Controller|Count[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Count[4]~14 .lut_mask = 16'hF00F;
defparam \PS2Controller|Count[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y34_N19
dffeas \PS2Controller|Count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Count[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2Controller|always1~0_combout ),
	.sload(gnd),
	.ena(\PS2Controller|Count[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Count[4] .is_wysiwyg = "true";
defparam \PS2Controller|Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneive_lcell_comb \PS2Controller|Equal1~1 (
// Equation(s):
// \PS2Controller|Equal1~1_combout  = (!\PS2Controller|Count [4] & \PS2Controller|Equal1~0_combout )

	.dataa(gnd),
	.datab(\PS2Controller|Count [4]),
	.datac(gnd),
	.datad(\PS2Controller|Equal1~0_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal1~1 .lut_mask = 16'h3300;
defparam \PS2Controller|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneive_lcell_comb \PS2Controller|reg_B|Data_Out[4]~feeder (
// Equation(s):
// \PS2Controller|reg_B|Data_Out[4]~feeder_combout  = \PS2Controller|reg_B|Data_Out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2Controller|reg_B|Data_Out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2Controller|reg_B|Data_Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[4]~feeder .lut_mask = 16'hF0F0;
defparam \PS2Controller|reg_B|Data_Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N1
dffeas \PS2Controller|reg_B|Data_Out[4] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_B|Data_Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[4] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneive_lcell_comb \PS2Controller|reg_B|Data_Out[3]~feeder (
// Equation(s):
// \PS2Controller|reg_B|Data_Out[3]~feeder_combout  = \PS2Controller|reg_B|Data_Out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\PS2Controller|reg_B|Data_Out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[3]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_B|Data_Out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N3
dffeas \PS2Controller|reg_B|Data_Out[3] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_B|Data_Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[3] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneive_lcell_comb \PS2Controller|reg_B|Data_Out[2]~feeder (
// Equation(s):
// \PS2Controller|reg_B|Data_Out[2]~feeder_combout  = \PS2Controller|reg_B|Data_Out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\PS2Controller|reg_B|Data_Out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[2]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_B|Data_Out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N9
dffeas \PS2Controller|reg_B|Data_Out[2] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_B|Data_Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[2] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneive_lcell_comb \PS2Controller|Data[0]~0 (
// Equation(s):
// \PS2Controller|Data[0]~0_combout  = (\PS2Controller|reg_B|Data_Out [5]) # (((!\PS2Controller|reg_B|Data_Out [8]) # (!\PS2Controller|reg_B|Data_Out [7])) # (!\PS2Controller|reg_B|Data_Out [9]))

	.dataa(\PS2Controller|reg_B|Data_Out [5]),
	.datab(\PS2Controller|reg_B|Data_Out [9]),
	.datac(\PS2Controller|reg_B|Data_Out [7]),
	.datad(\PS2Controller|reg_B|Data_Out [8]),
	.cin(gnd),
	.combout(\PS2Controller|Data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Data[0]~0 .lut_mask = 16'hBFFF;
defparam \PS2Controller|Data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneive_lcell_comb \PS2Controller|Data[0]~1 (
// Equation(s):
// \PS2Controller|Data[0]~1_combout  = (\PS2Controller|reg_B|Data_Out [3]) # ((\PS2Controller|reg_B|Data_Out [4]) # ((\PS2Controller|reg_B|Data_Out [2]) # (\PS2Controller|Data[0]~0_combout )))

	.dataa(\PS2Controller|reg_B|Data_Out [3]),
	.datab(\PS2Controller|reg_B|Data_Out [4]),
	.datac(\PS2Controller|reg_B|Data_Out [2]),
	.datad(\PS2Controller|Data[0]~0_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Data[0]~1 .lut_mask = 16'hFFFE;
defparam \PS2Controller|Data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
cycloneive_lcell_comb \PS2Controller|reg_B|Data_Out[1]~feeder (
// Equation(s):
// \PS2Controller|reg_B|Data_Out[1]~feeder_combout  = \PS2Controller|reg_B|Data_Out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\PS2Controller|reg_B|Data_Out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[1]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_B|Data_Out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N1
dffeas \PS2Controller|reg_B|Data_Out[1] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_B|Data_Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[1] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
cycloneive_lcell_comb \PS2Controller|reg_B|Data_Out[0]~feeder (
// Equation(s):
// \PS2Controller|reg_B|Data_Out[0]~feeder_combout  = \PS2Controller|reg_B|Data_Out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [1]),
	.cin(gnd),
	.combout(\PS2Controller|reg_B|Data_Out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[0]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_B|Data_Out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N19
dffeas \PS2Controller|reg_B|Data_Out[0] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_B|Data_Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_B|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_B|Data_Out[0] .is_wysiwyg = "true";
defparam \PS2Controller|reg_B|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
cycloneive_lcell_comb \PS2Controller|reg_A|Data_Out[10]~feeder (
// Equation(s):
// \PS2Controller|reg_A|Data_Out[10]~feeder_combout  = \PS2Controller|reg_B|Data_Out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [0]),
	.cin(gnd),
	.combout(\PS2Controller|reg_A|Data_Out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[10]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_A|Data_Out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N25
dffeas \PS2Controller|reg_A|Data_Out[10] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_A|Data_Out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_A|Data_Out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[10] .is_wysiwyg = "true";
defparam \PS2Controller|reg_A|Data_Out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N4
cycloneive_lcell_comb \PS2Controller|reg_A|Data_Out[9]~feeder (
// Equation(s):
// \PS2Controller|reg_A|Data_Out[9]~feeder_combout  = \PS2Controller|reg_A|Data_Out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_A|Data_Out [10]),
	.cin(gnd),
	.combout(\PS2Controller|reg_A|Data_Out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[9]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_A|Data_Out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N5
dffeas \PS2Controller|reg_A|Data_Out[9] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_A|Data_Out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_A|Data_Out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[9] .is_wysiwyg = "true";
defparam \PS2Controller|reg_A|Data_Out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
cycloneive_lcell_comb \PS2Controller|reg_A|Data_Out[8]~feeder (
// Equation(s):
// \PS2Controller|reg_A|Data_Out[8]~feeder_combout  = \PS2Controller|reg_A|Data_Out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_A|Data_Out [9]),
	.cin(gnd),
	.combout(\PS2Controller|reg_A|Data_Out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[8]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_A|Data_Out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N27
dffeas \PS2Controller|reg_A|Data_Out[8] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_A|Data_Out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_A|Data_Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[8] .is_wysiwyg = "true";
defparam \PS2Controller|reg_A|Data_Out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
cycloneive_lcell_comb \PS2Controller|reg_A|Data_Out[7]~feeder (
// Equation(s):
// \PS2Controller|reg_A|Data_Out[7]~feeder_combout  = \PS2Controller|reg_A|Data_Out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_A|Data_Out [8]),
	.cin(gnd),
	.combout(\PS2Controller|reg_A|Data_Out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[7]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_A|Data_Out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N17
dffeas \PS2Controller|reg_A|Data_Out[7] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_A|Data_Out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_A|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[7] .is_wysiwyg = "true";
defparam \PS2Controller|reg_A|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
cycloneive_lcell_comb \PS2Controller|reg_A|Data_Out[6]~feeder (
// Equation(s):
// \PS2Controller|reg_A|Data_Out[6]~feeder_combout  = \PS2Controller|reg_A|Data_Out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_A|Data_Out [7]),
	.cin(gnd),
	.combout(\PS2Controller|reg_A|Data_Out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[6]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_A|Data_Out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N23
dffeas \PS2Controller|reg_A|Data_Out[6] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_A|Data_Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_A|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[6] .is_wysiwyg = "true";
defparam \PS2Controller|reg_A|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneive_lcell_comb \PS2Controller|Equal5~0 (
// Equation(s):
// \PS2Controller|Equal5~0_combout  = (\PS2Controller|reg_A|Data_Out [8] & (\PS2Controller|reg_A|Data_Out [9] & (\PS2Controller|reg_A|Data_Out [6] & \PS2Controller|reg_A|Data_Out [7])))

	.dataa(\PS2Controller|reg_A|Data_Out [8]),
	.datab(\PS2Controller|reg_A|Data_Out [9]),
	.datac(\PS2Controller|reg_A|Data_Out [6]),
	.datad(\PS2Controller|reg_A|Data_Out [7]),
	.cin(gnd),
	.combout(\PS2Controller|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal5~0 .lut_mask = 16'h8000;
defparam \PS2Controller|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
cycloneive_lcell_comb \PS2Controller|reg_A|Data_Out[5]~feeder (
// Equation(s):
// \PS2Controller|reg_A|Data_Out[5]~feeder_combout  = \PS2Controller|reg_A|Data_Out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_A|Data_Out [6]),
	.cin(gnd),
	.combout(\PS2Controller|reg_A|Data_Out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[5]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_A|Data_Out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N11
dffeas \PS2Controller|reg_A|Data_Out[5] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_A|Data_Out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_A|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[5] .is_wysiwyg = "true";
defparam \PS2Controller|reg_A|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N28
cycloneive_lcell_comb \PS2Controller|reg_A|Data_Out[4]~feeder (
// Equation(s):
// \PS2Controller|reg_A|Data_Out[4]~feeder_combout  = \PS2Controller|reg_A|Data_Out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\PS2Controller|reg_A|Data_Out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[4]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_A|Data_Out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N29
dffeas \PS2Controller|reg_A|Data_Out[4] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_A|Data_Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_A|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[4] .is_wysiwyg = "true";
defparam \PS2Controller|reg_A|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N14
cycloneive_lcell_comb \PS2Controller|reg_A|Data_Out[3]~feeder (
// Equation(s):
// \PS2Controller|reg_A|Data_Out[3]~feeder_combout  = \PS2Controller|reg_A|Data_Out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\PS2Controller|reg_A|Data_Out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[3]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|reg_A|Data_Out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N15
dffeas \PS2Controller|reg_A|Data_Out[3] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_A|Data_Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_A|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[3] .is_wysiwyg = "true";
defparam \PS2Controller|reg_A|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
cycloneive_lcell_comb \PS2Controller|reg_A|Data_Out[2]~feeder (
// Equation(s):
// \PS2Controller|reg_A|Data_Out[2]~feeder_combout  = \PS2Controller|reg_A|Data_Out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2Controller|reg_A|Data_Out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2Controller|reg_A|Data_Out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[2]~feeder .lut_mask = 16'hF0F0;
defparam \PS2Controller|reg_A|Data_Out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N9
dffeas \PS2Controller|reg_A|Data_Out[2] (
	.clk(\PS2_CLK~input_o ),
	.d(\PS2Controller|reg_A|Data_Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|reg_A|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|reg_A|Data_Out[2] .is_wysiwyg = "true";
defparam \PS2Controller|reg_A|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
cycloneive_lcell_comb \PS2Controller|Equal5~1 (
// Equation(s):
// \PS2Controller|Equal5~1_combout  = (!\PS2Controller|reg_A|Data_Out [5] & (!\PS2Controller|reg_A|Data_Out [3] & (!\PS2Controller|reg_A|Data_Out [2] & !\PS2Controller|reg_A|Data_Out [4])))

	.dataa(\PS2Controller|reg_A|Data_Out [5]),
	.datab(\PS2Controller|reg_A|Data_Out [3]),
	.datac(\PS2Controller|reg_A|Data_Out [2]),
	.datad(\PS2Controller|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\PS2Controller|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal5~1 .lut_mask = 16'h0001;
defparam \PS2Controller|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode~2 (
// Equation(s):
// \PS2Controller|Typematic_Keycode~2_combout  = (\PS2Controller|reg_B|Data_Out [2] & ((!\PS2Controller|Equal5~1_combout ) # (!\PS2Controller|Equal5~0_combout )))

	.dataa(\PS2Controller|Equal5~0_combout ),
	.datab(\PS2Controller|Equal5~1_combout ),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode~2 .lut_mask = 16'h7700;
defparam \PS2Controller|Typematic_Keycode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N20
cycloneive_lcell_comb \PS2Controller|Equal5~2 (
// Equation(s):
// \PS2Controller|Equal5~2_combout  = (\PS2Controller|Equal5~1_combout  & \PS2Controller|Equal5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2Controller|Equal5~1_combout ),
	.datad(\PS2Controller|Equal5~0_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal5~2 .lut_mask = 16'hF000;
defparam \PS2Controller|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode[7]~1 (
// Equation(s):
// \PS2Controller|Typematic_Keycode[7]~1_combout  = (\PS2Controller|Equal1~1_combout  & (\PS2Controller|Data[0]~1_combout  & (\PS2Controller|Equal4~4_combout  $ (!\PS2Controller|Equal5~2_combout ))))

	.dataa(\PS2Controller|Equal1~1_combout ),
	.datab(\PS2Controller|Data[0]~1_combout ),
	.datac(\PS2Controller|Equal4~4_combout ),
	.datad(\PS2Controller|Equal5~2_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[7]~1 .lut_mask = 16'h8008;
defparam \PS2Controller|Typematic_Keycode[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N29
dffeas \PS2Controller|Typematic_Keycode[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2Controller|Typematic_Keycode~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2Controller|Typematic_Keycode[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Typematic_Keycode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[0] .is_wysiwyg = "true";
defparam \PS2Controller|Typematic_Keycode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode~0 (
// Equation(s):
// \PS2Controller|Typematic_Keycode~0_combout  = (\PS2Controller|reg_B|Data_Out [3] & ((!\PS2Controller|Equal5~1_combout ) # (!\PS2Controller|Equal5~0_combout )))

	.dataa(\PS2Controller|Equal5~0_combout ),
	.datab(\PS2Controller|Equal5~1_combout ),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode~0 .lut_mask = 16'h7700;
defparam \PS2Controller|Typematic_Keycode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N11
dffeas \PS2Controller|Typematic_Keycode[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2Controller|Typematic_Keycode~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2Controller|Typematic_Keycode[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Typematic_Keycode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[1] .is_wysiwyg = "true";
defparam \PS2Controller|Typematic_Keycode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \PS2Controller|Equal4~0 (
// Equation(s):
// \PS2Controller|Equal4~0_combout  = (\PS2Controller|reg_B|Data_Out [2] & (\PS2Controller|Typematic_Keycode [0] & (\PS2Controller|Typematic_Keycode [1] $ (!\PS2Controller|reg_B|Data_Out [3])))) # (!\PS2Controller|reg_B|Data_Out [2] & 
// (!\PS2Controller|Typematic_Keycode [0] & (\PS2Controller|Typematic_Keycode [1] $ (!\PS2Controller|reg_B|Data_Out [3]))))

	.dataa(\PS2Controller|reg_B|Data_Out [2]),
	.datab(\PS2Controller|Typematic_Keycode [0]),
	.datac(\PS2Controller|Typematic_Keycode [1]),
	.datad(\PS2Controller|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\PS2Controller|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal4~0 .lut_mask = 16'h9009;
defparam \PS2Controller|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode~3 (
// Equation(s):
// \PS2Controller|Typematic_Keycode~3_combout  = (\PS2Controller|reg_B|Data_Out [4] & ((!\PS2Controller|Equal5~1_combout ) # (!\PS2Controller|Equal5~0_combout )))

	.dataa(\PS2Controller|Equal5~0_combout ),
	.datab(\PS2Controller|reg_B|Data_Out [4]),
	.datac(gnd),
	.datad(\PS2Controller|Equal5~1_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode~3 .lut_mask = 16'h44CC;
defparam \PS2Controller|Typematic_Keycode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N21
dffeas \PS2Controller|Typematic_Keycode[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2Controller|Typematic_Keycode~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2Controller|Typematic_Keycode[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Typematic_Keycode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[2] .is_wysiwyg = "true";
defparam \PS2Controller|Typematic_Keycode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode~4 (
// Equation(s):
// \PS2Controller|Typematic_Keycode~4_combout  = (\PS2Controller|reg_B|Data_Out [5] & ((!\PS2Controller|Equal5~1_combout ) # (!\PS2Controller|Equal5~0_combout )))

	.dataa(\PS2Controller|reg_B|Data_Out [5]),
	.datab(\PS2Controller|Equal5~0_combout ),
	.datac(gnd),
	.datad(\PS2Controller|Equal5~1_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode~4 .lut_mask = 16'h22AA;
defparam \PS2Controller|Typematic_Keycode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N7
dffeas \PS2Controller|Typematic_Keycode[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2Controller|Typematic_Keycode~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2Controller|Typematic_Keycode[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Typematic_Keycode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[3] .is_wysiwyg = "true";
defparam \PS2Controller|Typematic_Keycode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneive_lcell_comb \PS2Controller|Equal4~1 (
// Equation(s):
// \PS2Controller|Equal4~1_combout  = (\PS2Controller|reg_B|Data_Out [5] & (\PS2Controller|Typematic_Keycode [3] & (\PS2Controller|Typematic_Keycode [2] $ (!\PS2Controller|reg_B|Data_Out [4])))) # (!\PS2Controller|reg_B|Data_Out [5] & 
// (!\PS2Controller|Typematic_Keycode [3] & (\PS2Controller|Typematic_Keycode [2] $ (!\PS2Controller|reg_B|Data_Out [4]))))

	.dataa(\PS2Controller|reg_B|Data_Out [5]),
	.datab(\PS2Controller|Typematic_Keycode [2]),
	.datac(\PS2Controller|Typematic_Keycode [3]),
	.datad(\PS2Controller|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\PS2Controller|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal4~1 .lut_mask = 16'h8421;
defparam \PS2Controller|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode~5 (
// Equation(s):
// \PS2Controller|Typematic_Keycode~5_combout  = (\PS2Controller|reg_B|Data_Out [6] & ((!\PS2Controller|Equal5~1_combout ) # (!\PS2Controller|Equal5~0_combout )))

	.dataa(\PS2Controller|reg_B|Data_Out [6]),
	.datab(\PS2Controller|Equal5~0_combout ),
	.datac(gnd),
	.datad(\PS2Controller|Equal5~1_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode~5 .lut_mask = 16'h22AA;
defparam \PS2Controller|Typematic_Keycode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode[4]~feeder (
// Equation(s):
// \PS2Controller|Typematic_Keycode[4]~feeder_combout  = \PS2Controller|Typematic_Keycode~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2Controller|Typematic_Keycode~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[4]~feeder .lut_mask = 16'hF0F0;
defparam \PS2Controller|Typematic_Keycode[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N19
dffeas \PS2Controller|Typematic_Keycode[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Typematic_Keycode[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2Controller|Typematic_Keycode[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Typematic_Keycode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[4] .is_wysiwyg = "true";
defparam \PS2Controller|Typematic_Keycode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode~6 (
// Equation(s):
// \PS2Controller|Typematic_Keycode~6_combout  = (\PS2Controller|reg_B|Data_Out [7] & ((!\PS2Controller|Equal5~1_combout ) # (!\PS2Controller|Equal5~0_combout )))

	.dataa(gnd),
	.datab(\PS2Controller|Equal5~0_combout ),
	.datac(\PS2Controller|reg_B|Data_Out [7]),
	.datad(\PS2Controller|Equal5~1_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode~6 .lut_mask = 16'h30F0;
defparam \PS2Controller|Typematic_Keycode~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N17
dffeas \PS2Controller|Typematic_Keycode[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2Controller|Typematic_Keycode~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2Controller|Typematic_Keycode[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Typematic_Keycode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[5] .is_wysiwyg = "true";
defparam \PS2Controller|Typematic_Keycode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N16
cycloneive_lcell_comb \PS2Controller|Equal4~2 (
// Equation(s):
// \PS2Controller|Equal4~2_combout  = (\PS2Controller|reg_B|Data_Out [6] & (\PS2Controller|Typematic_Keycode [4] & (\PS2Controller|Typematic_Keycode [5] $ (!\PS2Controller|reg_B|Data_Out [7])))) # (!\PS2Controller|reg_B|Data_Out [6] & 
// (!\PS2Controller|Typematic_Keycode [4] & (\PS2Controller|Typematic_Keycode [5] $ (!\PS2Controller|reg_B|Data_Out [7]))))

	.dataa(\PS2Controller|reg_B|Data_Out [6]),
	.datab(\PS2Controller|Typematic_Keycode [4]),
	.datac(\PS2Controller|Typematic_Keycode [5]),
	.datad(\PS2Controller|reg_B|Data_Out [7]),
	.cin(gnd),
	.combout(\PS2Controller|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal4~2 .lut_mask = 16'h9009;
defparam \PS2Controller|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode~7 (
// Equation(s):
// \PS2Controller|Typematic_Keycode~7_combout  = (\PS2Controller|reg_B|Data_Out [8] & ((!\PS2Controller|Equal5~0_combout ) # (!\PS2Controller|Equal5~1_combout )))

	.dataa(\PS2Controller|reg_B|Data_Out [8]),
	.datab(\PS2Controller|Equal5~1_combout ),
	.datac(gnd),
	.datad(\PS2Controller|Equal5~0_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode~7 .lut_mask = 16'h22AA;
defparam \PS2Controller|Typematic_Keycode~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode[6]~feeder (
// Equation(s):
// \PS2Controller|Typematic_Keycode[6]~feeder_combout  = \PS2Controller|Typematic_Keycode~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2Controller|Typematic_Keycode~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[6]~feeder .lut_mask = 16'hF0F0;
defparam \PS2Controller|Typematic_Keycode[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N3
dffeas \PS2Controller|Typematic_Keycode[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Typematic_Keycode[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2Controller|Typematic_Keycode[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Typematic_Keycode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[6] .is_wysiwyg = "true";
defparam \PS2Controller|Typematic_Keycode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneive_lcell_comb \PS2Controller|Typematic_Keycode~8 (
// Equation(s):
// \PS2Controller|Typematic_Keycode~8_combout  = (\PS2Controller|reg_B|Data_Out [9] & ((!\PS2Controller|Equal5~1_combout ) # (!\PS2Controller|Equal5~0_combout )))

	.dataa(\PS2Controller|Equal5~0_combout ),
	.datab(\PS2Controller|Equal5~1_combout ),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [9]),
	.cin(gnd),
	.combout(\PS2Controller|Typematic_Keycode~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode~8 .lut_mask = 16'h7700;
defparam \PS2Controller|Typematic_Keycode~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N1
dffeas \PS2Controller|Typematic_Keycode[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2Controller|Typematic_Keycode~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2Controller|Typematic_Keycode[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Typematic_Keycode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Typematic_Keycode[7] .is_wysiwyg = "true";
defparam \PS2Controller|Typematic_Keycode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneive_lcell_comb \PS2Controller|Equal4~3 (
// Equation(s):
// \PS2Controller|Equal4~3_combout  = (\PS2Controller|reg_B|Data_Out [8] & (\PS2Controller|Typematic_Keycode [6] & (\PS2Controller|Typematic_Keycode [7] $ (!\PS2Controller|reg_B|Data_Out [9])))) # (!\PS2Controller|reg_B|Data_Out [8] & 
// (!\PS2Controller|Typematic_Keycode [6] & (\PS2Controller|Typematic_Keycode [7] $ (!\PS2Controller|reg_B|Data_Out [9]))))

	.dataa(\PS2Controller|reg_B|Data_Out [8]),
	.datab(\PS2Controller|Typematic_Keycode [6]),
	.datac(\PS2Controller|Typematic_Keycode [7]),
	.datad(\PS2Controller|reg_B|Data_Out [9]),
	.cin(gnd),
	.combout(\PS2Controller|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal4~3 .lut_mask = 16'h9009;
defparam \PS2Controller|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneive_lcell_comb \PS2Controller|Equal4~4 (
// Equation(s):
// \PS2Controller|Equal4~4_combout  = (\PS2Controller|Equal4~0_combout  & (\PS2Controller|Equal4~1_combout  & (\PS2Controller|Equal4~2_combout  & \PS2Controller|Equal4~3_combout )))

	.dataa(\PS2Controller|Equal4~0_combout ),
	.datab(\PS2Controller|Equal4~1_combout ),
	.datac(\PS2Controller|Equal4~2_combout ),
	.datad(\PS2Controller|Equal4~3_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Equal4~4 .lut_mask = 16'h8000;
defparam \PS2Controller|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneive_lcell_comb \PS2Controller|Data[0]~2 (
// Equation(s):
// \PS2Controller|Data[0]~2_combout  = (\PS2Controller|Equal1~1_combout  & (\PS2Controller|Data[0]~1_combout  & ((\PS2Controller|Equal5~2_combout ) # (!\PS2Controller|Equal4~4_combout ))))

	.dataa(\PS2Controller|Equal1~1_combout ),
	.datab(\PS2Controller|Data[0]~1_combout ),
	.datac(\PS2Controller|Equal4~4_combout ),
	.datad(\PS2Controller|Equal5~2_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Data[0]~2 .lut_mask = 16'h8808;
defparam \PS2Controller|Data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N27
dffeas \PS2Controller|Data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2Controller|reg_B|Data_Out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2Controller|Data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Data[3] .is_wysiwyg = "true";
defparam \PS2Controller|Data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneive_lcell_comb \PS2Controller|Data[1]~feeder (
// Equation(s):
// \PS2Controller|Data[1]~feeder_combout  = \PS2Controller|reg_B|Data_Out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\PS2Controller|Data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Data[1]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|Data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N31
dffeas \PS2Controller|Data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2Controller|Data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Data[1] .is_wysiwyg = "true";
defparam \PS2Controller|Data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N17
dffeas \PS2Controller|Data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2Controller|reg_B|Data_Out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2Controller|Data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Data[2] .is_wysiwyg = "true";
defparam \PS2Controller|Data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneive_lcell_comb \PS2Controller|Data[0]~feeder (
// Equation(s):
// \PS2Controller|Data[0]~feeder_combout  = \PS2Controller|reg_B|Data_Out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\PS2Controller|Data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Data[0]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|Data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N9
dffeas \PS2Controller|Data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2Controller|Data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Data[0] .is_wysiwyg = "true";
defparam \PS2Controller|Data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \hex_inst_0|WideOr6~0 (
// Equation(s):
// \hex_inst_0|WideOr6~0_combout  = (\PS2Controller|Data [3] & (\PS2Controller|Data [0] & (\PS2Controller|Data [1] $ (\PS2Controller|Data [2])))) # (!\PS2Controller|Data [3] & (!\PS2Controller|Data [1] & (\PS2Controller|Data [2] $ (\PS2Controller|Data 
// [0]))))

	.dataa(\PS2Controller|Data [3]),
	.datab(\PS2Controller|Data [1]),
	.datac(\PS2Controller|Data [2]),
	.datad(\PS2Controller|Data [0]),
	.cin(gnd),
	.combout(\hex_inst_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_inst_0|WideOr6~0 .lut_mask = 16'h2910;
defparam \hex_inst_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \hex_inst_0|WideOr5~0 (
// Equation(s):
// \hex_inst_0|WideOr5~0_combout  = (\PS2Controller|Data [3] & ((\PS2Controller|Data [0] & (\PS2Controller|Data [1])) # (!\PS2Controller|Data [0] & ((\PS2Controller|Data [2]))))) # (!\PS2Controller|Data [3] & (\PS2Controller|Data [2] & (\PS2Controller|Data 
// [1] $ (\PS2Controller|Data [0]))))

	.dataa(\PS2Controller|Data [3]),
	.datab(\PS2Controller|Data [1]),
	.datac(\PS2Controller|Data [2]),
	.datad(\PS2Controller|Data [0]),
	.cin(gnd),
	.combout(\hex_inst_0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_inst_0|WideOr5~0 .lut_mask = 16'h98E0;
defparam \hex_inst_0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \hex_inst_0|WideOr4~0 (
// Equation(s):
// \hex_inst_0|WideOr4~0_combout  = (\PS2Controller|Data [3] & (\PS2Controller|Data [2] & ((\PS2Controller|Data [1]) # (!\PS2Controller|Data [0])))) # (!\PS2Controller|Data [3] & (\PS2Controller|Data [1] & (!\PS2Controller|Data [2] & !\PS2Controller|Data 
// [0])))

	.dataa(\PS2Controller|Data [3]),
	.datab(\PS2Controller|Data [1]),
	.datac(\PS2Controller|Data [2]),
	.datad(\PS2Controller|Data [0]),
	.cin(gnd),
	.combout(\hex_inst_0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_inst_0|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex_inst_0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \hex_inst_0|WideOr3~0 (
// Equation(s):
// \hex_inst_0|WideOr3~0_combout  = (\PS2Controller|Data [1] & ((\PS2Controller|Data [2] & ((\PS2Controller|Data [0]))) # (!\PS2Controller|Data [2] & (\PS2Controller|Data [3] & !\PS2Controller|Data [0])))) # (!\PS2Controller|Data [1] & (!\PS2Controller|Data 
// [3] & (\PS2Controller|Data [2] $ (\PS2Controller|Data [0]))))

	.dataa(\PS2Controller|Data [3]),
	.datab(\PS2Controller|Data [1]),
	.datac(\PS2Controller|Data [2]),
	.datad(\PS2Controller|Data [0]),
	.cin(gnd),
	.combout(\hex_inst_0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_inst_0|WideOr3~0 .lut_mask = 16'hC118;
defparam \hex_inst_0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \hex_inst_0|WideOr2~0 (
// Equation(s):
// \hex_inst_0|WideOr2~0_combout  = (\PS2Controller|Data [1] & (!\PS2Controller|Data [3] & ((\PS2Controller|Data [0])))) # (!\PS2Controller|Data [1] & ((\PS2Controller|Data [2] & (!\PS2Controller|Data [3])) # (!\PS2Controller|Data [2] & ((\PS2Controller|Data 
// [0])))))

	.dataa(\PS2Controller|Data [3]),
	.datab(\PS2Controller|Data [1]),
	.datac(\PS2Controller|Data [2]),
	.datad(\PS2Controller|Data [0]),
	.cin(gnd),
	.combout(\hex_inst_0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_inst_0|WideOr2~0 .lut_mask = 16'h5710;
defparam \hex_inst_0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \hex_inst_0|WideOr1~0 (
// Equation(s):
// \hex_inst_0|WideOr1~0_combout  = (\PS2Controller|Data [1] & (!\PS2Controller|Data [3] & ((\PS2Controller|Data [0]) # (!\PS2Controller|Data [2])))) # (!\PS2Controller|Data [1] & (\PS2Controller|Data [0] & (\PS2Controller|Data [3] $ (!\PS2Controller|Data 
// [2]))))

	.dataa(\PS2Controller|Data [3]),
	.datab(\PS2Controller|Data [1]),
	.datac(\PS2Controller|Data [2]),
	.datad(\PS2Controller|Data [0]),
	.cin(gnd),
	.combout(\hex_inst_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_inst_0|WideOr1~0 .lut_mask = 16'h6504;
defparam \hex_inst_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \hex_inst_0|WideOr0~0 (
// Equation(s):
// \hex_inst_0|WideOr0~0_combout  = (\PS2Controller|Data [0] & ((\PS2Controller|Data [3]) # (\PS2Controller|Data [1] $ (\PS2Controller|Data [2])))) # (!\PS2Controller|Data [0] & ((\PS2Controller|Data [1]) # (\PS2Controller|Data [3] $ (\PS2Controller|Data 
// [2]))))

	.dataa(\PS2Controller|Data [3]),
	.datab(\PS2Controller|Data [1]),
	.datac(\PS2Controller|Data [2]),
	.datad(\PS2Controller|Data [0]),
	.cin(gnd),
	.combout(\hex_inst_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_inst_0|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \hex_inst_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneive_lcell_comb \PS2Controller|Data[4]~feeder (
// Equation(s):
// \PS2Controller|Data[4]~feeder_combout  = \PS2Controller|reg_B|Data_Out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [6]),
	.cin(gnd),
	.combout(\PS2Controller|Data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Data[4]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|Data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N13
dffeas \PS2Controller|Data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2Controller|Data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Data[4] .is_wysiwyg = "true";
defparam \PS2Controller|Data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \vgasync_instance|clkdiv~0 (
// Equation(s):
// \vgasync_instance|clkdiv~0_combout  = !\vgasync_instance|clkdiv~q 

	.dataa(\vgasync_instance|clkdiv~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\vgasync_instance|clkdiv~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|clkdiv~0 .lut_mask = 16'h5555;
defparam \vgasync_instance|clkdiv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \vgasync_instance|clkdiv~feeder (
// Equation(s):
// \vgasync_instance|clkdiv~feeder_combout  = \vgasync_instance|clkdiv~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgasync_instance|clkdiv~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vgasync_instance|clkdiv~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|clkdiv~feeder .lut_mask = 16'hF0F0;
defparam \vgasync_instance|clkdiv~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N15
dffeas \vgasync_instance|clkdiv (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\vgasync_instance|clkdiv~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|clkdiv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|clkdiv .is_wysiwyg = "true";
defparam \vgasync_instance|clkdiv .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \vgasync_instance|clkdiv~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vgasync_instance|clkdiv~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vgasync_instance|clkdiv~clkctrl_outclk ));
// synopsys translate_off
defparam \vgasync_instance|clkdiv~clkctrl .clock_type = "global clock";
defparam \vgasync_instance|clkdiv~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \vgasync_instance|Add1~8 (
// Equation(s):
// \vgasync_instance|Add1~8_combout  = (\vgasync_instance|vc [4] & (\vgasync_instance|Add1~7  $ (GND))) # (!\vgasync_instance|vc [4] & (!\vgasync_instance|Add1~7  & VCC))
// \vgasync_instance|Add1~9  = CARRY((\vgasync_instance|vc [4] & !\vgasync_instance|Add1~7 ))

	.dataa(\vgasync_instance|vc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add1~7 ),
	.combout(\vgasync_instance|Add1~8_combout ),
	.cout(\vgasync_instance|Add1~9 ));
// synopsys translate_off
defparam \vgasync_instance|Add1~8 .lut_mask = 16'hA50A;
defparam \vgasync_instance|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \vgasync_instance|Add1~10 (
// Equation(s):
// \vgasync_instance|Add1~10_combout  = (\vgasync_instance|vc [5] & (!\vgasync_instance|Add1~9 )) # (!\vgasync_instance|vc [5] & ((\vgasync_instance|Add1~9 ) # (GND)))
// \vgasync_instance|Add1~11  = CARRY((!\vgasync_instance|Add1~9 ) # (!\vgasync_instance|vc [5]))

	.dataa(gnd),
	.datab(\vgasync_instance|vc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add1~9 ),
	.combout(\vgasync_instance|Add1~10_combout ),
	.cout(\vgasync_instance|Add1~11 ));
// synopsys translate_off
defparam \vgasync_instance|Add1~10 .lut_mask = 16'h3C3F;
defparam \vgasync_instance|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \vgasync_instance|Add0~0 (
// Equation(s):
// \vgasync_instance|Add0~0_combout  = \vgasync_instance|hc [0] $ (VCC)
// \vgasync_instance|Add0~1  = CARRY(\vgasync_instance|hc [0])

	.dataa(gnd),
	.datab(\vgasync_instance|hc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vgasync_instance|Add0~0_combout ),
	.cout(\vgasync_instance|Add0~1 ));
// synopsys translate_off
defparam \vgasync_instance|Add0~0 .lut_mask = 16'h33CC;
defparam \vgasync_instance|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \vgasync_instance|hc[0] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hc[0] .is_wysiwyg = "true";
defparam \vgasync_instance|hc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \vgasync_instance|Add0~2 (
// Equation(s):
// \vgasync_instance|Add0~2_combout  = (\vgasync_instance|hc [1] & (!\vgasync_instance|Add0~1 )) # (!\vgasync_instance|hc [1] & ((\vgasync_instance|Add0~1 ) # (GND)))
// \vgasync_instance|Add0~3  = CARRY((!\vgasync_instance|Add0~1 ) # (!\vgasync_instance|hc [1]))

	.dataa(\vgasync_instance|hc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add0~1 ),
	.combout(\vgasync_instance|Add0~2_combout ),
	.cout(\vgasync_instance|Add0~3 ));
// synopsys translate_off
defparam \vgasync_instance|Add0~2 .lut_mask = 16'h5A5F;
defparam \vgasync_instance|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \vgasync_instance|hc[1] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hc[1] .is_wysiwyg = "true";
defparam \vgasync_instance|hc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \vgasync_instance|Add0~4 (
// Equation(s):
// \vgasync_instance|Add0~4_combout  = (\vgasync_instance|hc [2] & (\vgasync_instance|Add0~3  $ (GND))) # (!\vgasync_instance|hc [2] & (!\vgasync_instance|Add0~3  & VCC))
// \vgasync_instance|Add0~5  = CARRY((\vgasync_instance|hc [2] & !\vgasync_instance|Add0~3 ))

	.dataa(gnd),
	.datab(\vgasync_instance|hc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add0~3 ),
	.combout(\vgasync_instance|Add0~4_combout ),
	.cout(\vgasync_instance|Add0~5 ));
// synopsys translate_off
defparam \vgasync_instance|Add0~4 .lut_mask = 16'hC30C;
defparam \vgasync_instance|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \vgasync_instance|hc[2] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hc[2] .is_wysiwyg = "true";
defparam \vgasync_instance|hc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \vgasync_instance|Add0~6 (
// Equation(s):
// \vgasync_instance|Add0~6_combout  = (\vgasync_instance|hc [3] & (!\vgasync_instance|Add0~5 )) # (!\vgasync_instance|hc [3] & ((\vgasync_instance|Add0~5 ) # (GND)))
// \vgasync_instance|Add0~7  = CARRY((!\vgasync_instance|Add0~5 ) # (!\vgasync_instance|hc [3]))

	.dataa(gnd),
	.datab(\vgasync_instance|hc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add0~5 ),
	.combout(\vgasync_instance|Add0~6_combout ),
	.cout(\vgasync_instance|Add0~7 ));
// synopsys translate_off
defparam \vgasync_instance|Add0~6 .lut_mask = 16'h3C3F;
defparam \vgasync_instance|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \vgasync_instance|hc[3] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hc[3] .is_wysiwyg = "true";
defparam \vgasync_instance|hc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \vgasync_instance|Add0~8 (
// Equation(s):
// \vgasync_instance|Add0~8_combout  = (\vgasync_instance|hc [4] & (\vgasync_instance|Add0~7  $ (GND))) # (!\vgasync_instance|hc [4] & (!\vgasync_instance|Add0~7  & VCC))
// \vgasync_instance|Add0~9  = CARRY((\vgasync_instance|hc [4] & !\vgasync_instance|Add0~7 ))

	.dataa(gnd),
	.datab(\vgasync_instance|hc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add0~7 ),
	.combout(\vgasync_instance|Add0~8_combout ),
	.cout(\vgasync_instance|Add0~9 ));
// synopsys translate_off
defparam \vgasync_instance|Add0~8 .lut_mask = 16'hC30C;
defparam \vgasync_instance|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \vgasync_instance|hc[4] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vgasync_instance|Add0~8_combout ),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hc[4] .is_wysiwyg = "true";
defparam \vgasync_instance|hc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \vgasync_instance|Add0~10 (
// Equation(s):
// \vgasync_instance|Add0~10_combout  = (\vgasync_instance|hc [5] & (!\vgasync_instance|Add0~9 )) # (!\vgasync_instance|hc [5] & ((\vgasync_instance|Add0~9 ) # (GND)))
// \vgasync_instance|Add0~11  = CARRY((!\vgasync_instance|Add0~9 ) # (!\vgasync_instance|hc [5]))

	.dataa(\vgasync_instance|hc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add0~9 ),
	.combout(\vgasync_instance|Add0~10_combout ),
	.cout(\vgasync_instance|Add0~11 ));
// synopsys translate_off
defparam \vgasync_instance|Add0~10 .lut_mask = 16'h5A5F;
defparam \vgasync_instance|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \vgasync_instance|hc~2 (
// Equation(s):
// \vgasync_instance|hc~2_combout  = (\vgasync_instance|Add0~10_combout  & !\vgasync_instance|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgasync_instance|Add0~10_combout ),
	.datad(\vgasync_instance|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|hc~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|hc~2 .lut_mask = 16'h00F0;
defparam \vgasync_instance|hc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N5
dffeas \vgasync_instance|hc[5] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|hc~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hc[5] .is_wysiwyg = "true";
defparam \vgasync_instance|hc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \vgasync_instance|Equal0~1 (
// Equation(s):
// \vgasync_instance|Equal0~1_combout  = (!\vgasync_instance|hc [5] & (\vgasync_instance|hc [2] & (\vgasync_instance|hc [4] & \vgasync_instance|hc [3])))

	.dataa(\vgasync_instance|hc [5]),
	.datab(\vgasync_instance|hc [2]),
	.datac(\vgasync_instance|hc [4]),
	.datad(\vgasync_instance|hc [3]),
	.cin(gnd),
	.combout(\vgasync_instance|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Equal0~1 .lut_mask = 16'h4000;
defparam \vgasync_instance|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \vgasync_instance|Add0~12 (
// Equation(s):
// \vgasync_instance|Add0~12_combout  = (\vgasync_instance|hc [6] & (\vgasync_instance|Add0~11  $ (GND))) # (!\vgasync_instance|hc [6] & (!\vgasync_instance|Add0~11  & VCC))
// \vgasync_instance|Add0~13  = CARRY((\vgasync_instance|hc [6] & !\vgasync_instance|Add0~11 ))

	.dataa(\vgasync_instance|hc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add0~11 ),
	.combout(\vgasync_instance|Add0~12_combout ),
	.cout(\vgasync_instance|Add0~13 ));
// synopsys translate_off
defparam \vgasync_instance|Add0~12 .lut_mask = 16'hA50A;
defparam \vgasync_instance|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y37_N17
dffeas \vgasync_instance|hc[6] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hc[6] .is_wysiwyg = "true";
defparam \vgasync_instance|hc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \vgasync_instance|Add0~14 (
// Equation(s):
// \vgasync_instance|Add0~14_combout  = (\vgasync_instance|hc [7] & (!\vgasync_instance|Add0~13 )) # (!\vgasync_instance|hc [7] & ((\vgasync_instance|Add0~13 ) # (GND)))
// \vgasync_instance|Add0~15  = CARRY((!\vgasync_instance|Add0~13 ) # (!\vgasync_instance|hc [7]))

	.dataa(\vgasync_instance|hc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add0~13 ),
	.combout(\vgasync_instance|Add0~14_combout ),
	.cout(\vgasync_instance|Add0~15 ));
// synopsys translate_off
defparam \vgasync_instance|Add0~14 .lut_mask = 16'h5A5F;
defparam \vgasync_instance|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \vgasync_instance|hc[7]~feeder (
// Equation(s):
// \vgasync_instance|hc[7]~feeder_combout  = \vgasync_instance|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vgasync_instance|Add0~14_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|hc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|hc[7]~feeder .lut_mask = 16'hFF00;
defparam \vgasync_instance|hc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N27
dffeas \vgasync_instance|hc[7] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|hc[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hc[7] .is_wysiwyg = "true";
defparam \vgasync_instance|hc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \vgasync_instance|Add0~16 (
// Equation(s):
// \vgasync_instance|Add0~16_combout  = (\vgasync_instance|hc [8] & (\vgasync_instance|Add0~15  $ (GND))) # (!\vgasync_instance|hc [8] & (!\vgasync_instance|Add0~15  & VCC))
// \vgasync_instance|Add0~17  = CARRY((\vgasync_instance|hc [8] & !\vgasync_instance|Add0~15 ))

	.dataa(\vgasync_instance|hc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add0~15 ),
	.combout(\vgasync_instance|Add0~16_combout ),
	.cout(\vgasync_instance|Add0~17 ));
// synopsys translate_off
defparam \vgasync_instance|Add0~16 .lut_mask = 16'hA50A;
defparam \vgasync_instance|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \vgasync_instance|hc~1 (
// Equation(s):
// \vgasync_instance|hc~1_combout  = (!\vgasync_instance|Equal0~2_combout  & \vgasync_instance|Add0~16_combout )

	.dataa(\vgasync_instance|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vgasync_instance|Add0~16_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|hc~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|hc~1 .lut_mask = 16'h5500;
defparam \vgasync_instance|hc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \vgasync_instance|hc[8] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|hc~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hc[8] .is_wysiwyg = "true";
defparam \vgasync_instance|hc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \vgasync_instance|Add0~18 (
// Equation(s):
// \vgasync_instance|Add0~18_combout  = (\vgasync_instance|hc [9] & (!\vgasync_instance|Add0~17 )) # (!\vgasync_instance|hc [9] & ((\vgasync_instance|Add0~17 ) # (GND)))
// \vgasync_instance|Add0~19  = CARRY((!\vgasync_instance|Add0~17 ) # (!\vgasync_instance|hc [9]))

	.dataa(gnd),
	.datab(\vgasync_instance|hc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add0~17 ),
	.combout(\vgasync_instance|Add0~18_combout ),
	.cout(\vgasync_instance|Add0~19 ));
// synopsys translate_off
defparam \vgasync_instance|Add0~18 .lut_mask = 16'h3C3F;
defparam \vgasync_instance|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \vgasync_instance|hc~0 (
// Equation(s):
// \vgasync_instance|hc~0_combout  = (\vgasync_instance|Add0~18_combout  & !\vgasync_instance|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgasync_instance|Add0~18_combout ),
	.datad(\vgasync_instance|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|hc~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|hc~0 .lut_mask = 16'h00F0;
defparam \vgasync_instance|hc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \vgasync_instance|hc[9] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|hc~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hc[9] .is_wysiwyg = "true";
defparam \vgasync_instance|hc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \vgasync_instance|Equal0~0 (
// Equation(s):
// \vgasync_instance|Equal0~0_combout  = (\vgasync_instance|hc [9] & (\vgasync_instance|hc [8] & (!\vgasync_instance|hc [6] & !\vgasync_instance|hc [7])))

	.dataa(\vgasync_instance|hc [9]),
	.datab(\vgasync_instance|hc [8]),
	.datac(\vgasync_instance|hc [6]),
	.datad(\vgasync_instance|hc [7]),
	.cin(gnd),
	.combout(\vgasync_instance|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Equal0~0 .lut_mask = 16'h0008;
defparam \vgasync_instance|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \vgasync_instance|Equal0~2 (
// Equation(s):
// \vgasync_instance|Equal0~2_combout  = (\vgasync_instance|hc [0] & (\vgasync_instance|Equal0~1_combout  & (\vgasync_instance|Equal0~0_combout  & \vgasync_instance|hc [1])))

	.dataa(\vgasync_instance|hc [0]),
	.datab(\vgasync_instance|Equal0~1_combout ),
	.datac(\vgasync_instance|Equal0~0_combout ),
	.datad(\vgasync_instance|hc [1]),
	.cin(gnd),
	.combout(\vgasync_instance|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Equal0~2 .lut_mask = 16'h8000;
defparam \vgasync_instance|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N11
dffeas \vgasync_instance|vc[5] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vgasync_instance|Add1~10_combout ),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vgasync_instance|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vc[5] .is_wysiwyg = "true";
defparam \vgasync_instance|vc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \vgasync_instance|Add1~12 (
// Equation(s):
// \vgasync_instance|Add1~12_combout  = (\vgasync_instance|vc [6] & (\vgasync_instance|Add1~11  $ (GND))) # (!\vgasync_instance|vc [6] & (!\vgasync_instance|Add1~11  & VCC))
// \vgasync_instance|Add1~13  = CARRY((\vgasync_instance|vc [6] & !\vgasync_instance|Add1~11 ))

	.dataa(gnd),
	.datab(\vgasync_instance|vc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add1~11 ),
	.combout(\vgasync_instance|Add1~12_combout ),
	.cout(\vgasync_instance|Add1~13 ));
// synopsys translate_off
defparam \vgasync_instance|Add1~12 .lut_mask = 16'hC30C;
defparam \vgasync_instance|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \vgasync_instance|vc[6] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vgasync_instance|Add1~12_combout ),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vgasync_instance|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vc[6] .is_wysiwyg = "true";
defparam \vgasync_instance|vc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \vgasync_instance|Add1~14 (
// Equation(s):
// \vgasync_instance|Add1~14_combout  = (\vgasync_instance|vc [7] & (!\vgasync_instance|Add1~13 )) # (!\vgasync_instance|vc [7] & ((\vgasync_instance|Add1~13 ) # (GND)))
// \vgasync_instance|Add1~15  = CARRY((!\vgasync_instance|Add1~13 ) # (!\vgasync_instance|vc [7]))

	.dataa(gnd),
	.datab(\vgasync_instance|vc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add1~13 ),
	.combout(\vgasync_instance|Add1~14_combout ),
	.cout(\vgasync_instance|Add1~15 ));
// synopsys translate_off
defparam \vgasync_instance|Add1~14 .lut_mask = 16'h3C3F;
defparam \vgasync_instance|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \vgasync_instance|vc[7] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vgasync_instance|Add1~14_combout ),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vgasync_instance|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vc[7] .is_wysiwyg = "true";
defparam \vgasync_instance|vc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \vgasync_instance|Add1~0 (
// Equation(s):
// \vgasync_instance|Add1~0_combout  = \vgasync_instance|vc [0] $ (VCC)
// \vgasync_instance|Add1~1  = CARRY(\vgasync_instance|vc [0])

	.dataa(gnd),
	.datab(\vgasync_instance|vc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vgasync_instance|Add1~0_combout ),
	.cout(\vgasync_instance|Add1~1 ));
// synopsys translate_off
defparam \vgasync_instance|Add1~0 .lut_mask = 16'h33CC;
defparam \vgasync_instance|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \vgasync_instance|Add1~16 (
// Equation(s):
// \vgasync_instance|Add1~16_combout  = (\vgasync_instance|vc [8] & (\vgasync_instance|Add1~15  $ (GND))) # (!\vgasync_instance|vc [8] & (!\vgasync_instance|Add1~15  & VCC))
// \vgasync_instance|Add1~17  = CARRY((\vgasync_instance|vc [8] & !\vgasync_instance|Add1~15 ))

	.dataa(gnd),
	.datab(\vgasync_instance|vc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add1~15 ),
	.combout(\vgasync_instance|Add1~16_combout ),
	.cout(\vgasync_instance|Add1~17 ));
// synopsys translate_off
defparam \vgasync_instance|Add1~16 .lut_mask = 16'hC30C;
defparam \vgasync_instance|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N13
dffeas \vgasync_instance|vc[8] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vgasync_instance|Add1~16_combout ),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vgasync_instance|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vc[8] .is_wysiwyg = "true";
defparam \vgasync_instance|vc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \vgasync_instance|Equal1~0 (
// Equation(s):
// \vgasync_instance|Equal1~0_combout  = (\vgasync_instance|vc [3] & (!\vgasync_instance|vc [6] & (!\vgasync_instance|vc [4] & !\vgasync_instance|vc [8])))

	.dataa(\vgasync_instance|vc [3]),
	.datab(\vgasync_instance|vc [6]),
	.datac(\vgasync_instance|vc [4]),
	.datad(\vgasync_instance|vc [8]),
	.cin(gnd),
	.combout(\vgasync_instance|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Equal1~0 .lut_mask = 16'h0002;
defparam \vgasync_instance|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \vgasync_instance|vc~3 (
// Equation(s):
// \vgasync_instance|vc~3_combout  = (\vgasync_instance|Add1~0_combout  & (((!\vgasync_instance|Equal1~1_combout ) # (!\vgasync_instance|Equal1~0_combout )) # (!\vgasync_instance|Equal1~2_combout )))

	.dataa(\vgasync_instance|Equal1~2_combout ),
	.datab(\vgasync_instance|Add1~0_combout ),
	.datac(\vgasync_instance|Equal1~0_combout ),
	.datad(\vgasync_instance|Equal1~1_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|vc~3_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|vc~3 .lut_mask = 16'h4CCC;
defparam \vgasync_instance|vc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N1
dffeas \vgasync_instance|vc[0] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|vc~3_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgasync_instance|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vc[0] .is_wysiwyg = "true";
defparam \vgasync_instance|vc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \vgasync_instance|Add1~2 (
// Equation(s):
// \vgasync_instance|Add1~2_combout  = (\vgasync_instance|vc [1] & (!\vgasync_instance|Add1~1 )) # (!\vgasync_instance|vc [1] & ((\vgasync_instance|Add1~1 ) # (GND)))
// \vgasync_instance|Add1~3  = CARRY((!\vgasync_instance|Add1~1 ) # (!\vgasync_instance|vc [1]))

	.dataa(\vgasync_instance|vc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add1~1 ),
	.combout(\vgasync_instance|Add1~2_combout ),
	.cout(\vgasync_instance|Add1~3 ));
// synopsys translate_off
defparam \vgasync_instance|Add1~2 .lut_mask = 16'h5A5F;
defparam \vgasync_instance|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \vgasync_instance|vc[1] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vgasync_instance|Add1~2_combout ),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vgasync_instance|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vc[1] .is_wysiwyg = "true";
defparam \vgasync_instance|vc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \vgasync_instance|Equal1~1 (
// Equation(s):
// \vgasync_instance|Equal1~1_combout  = (!\vgasync_instance|vc [1] & !\vgasync_instance|vc [0])

	.dataa(\vgasync_instance|vc [1]),
	.datab(gnd),
	.datac(\vgasync_instance|vc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vgasync_instance|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Equal1~1 .lut_mask = 16'h0505;
defparam \vgasync_instance|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \vgasync_instance|Add1~18 (
// Equation(s):
// \vgasync_instance|Add1~18_combout  = (\vgasync_instance|vc [9] & (!\vgasync_instance|Add1~17 )) # (!\vgasync_instance|vc [9] & ((\vgasync_instance|Add1~17 ) # (GND)))
// \vgasync_instance|Add1~19  = CARRY((!\vgasync_instance|Add1~17 ) # (!\vgasync_instance|vc [9]))

	.dataa(gnd),
	.datab(\vgasync_instance|vc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add1~17 ),
	.combout(\vgasync_instance|Add1~18_combout ),
	.cout(\vgasync_instance|Add1~19 ));
// synopsys translate_off
defparam \vgasync_instance|Add1~18 .lut_mask = 16'h3C3F;
defparam \vgasync_instance|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \vgasync_instance|vc~0 (
// Equation(s):
// \vgasync_instance|vc~0_combout  = (\vgasync_instance|Add1~18_combout  & (((!\vgasync_instance|Equal1~0_combout ) # (!\vgasync_instance|Equal1~1_combout )) # (!\vgasync_instance|Equal1~2_combout )))

	.dataa(\vgasync_instance|Equal1~2_combout ),
	.datab(\vgasync_instance|Equal1~1_combout ),
	.datac(\vgasync_instance|Equal1~0_combout ),
	.datad(\vgasync_instance|Add1~18_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|vc~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|vc~0 .lut_mask = 16'h7F00;
defparam \vgasync_instance|vc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \vgasync_instance|vc[9] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|vc~0_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgasync_instance|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vc[9] .is_wysiwyg = "true";
defparam \vgasync_instance|vc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \vgasync_instance|Equal1~2 (
// Equation(s):
// \vgasync_instance|Equal1~2_combout  = (\vgasync_instance|vc [2] & (!\vgasync_instance|vc [5] & (!\vgasync_instance|vc [7] & \vgasync_instance|vc [9])))

	.dataa(\vgasync_instance|vc [2]),
	.datab(\vgasync_instance|vc [5]),
	.datac(\vgasync_instance|vc [7]),
	.datad(\vgasync_instance|vc [9]),
	.cin(gnd),
	.combout(\vgasync_instance|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Equal1~2 .lut_mask = 16'h0200;
defparam \vgasync_instance|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \vgasync_instance|Add1~4 (
// Equation(s):
// \vgasync_instance|Add1~4_combout  = (\vgasync_instance|vc [2] & (\vgasync_instance|Add1~3  $ (GND))) # (!\vgasync_instance|vc [2] & (!\vgasync_instance|Add1~3  & VCC))
// \vgasync_instance|Add1~5  = CARRY((\vgasync_instance|vc [2] & !\vgasync_instance|Add1~3 ))

	.dataa(\vgasync_instance|vc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add1~3 ),
	.combout(\vgasync_instance|Add1~4_combout ),
	.cout(\vgasync_instance|Add1~5 ));
// synopsys translate_off
defparam \vgasync_instance|Add1~4 .lut_mask = 16'hA50A;
defparam \vgasync_instance|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \vgasync_instance|vc~2 (
// Equation(s):
// \vgasync_instance|vc~2_combout  = (\vgasync_instance|Add1~4_combout  & (((!\vgasync_instance|Equal1~0_combout ) # (!\vgasync_instance|Equal1~1_combout )) # (!\vgasync_instance|Equal1~2_combout )))

	.dataa(\vgasync_instance|Equal1~2_combout ),
	.datab(\vgasync_instance|Equal1~1_combout ),
	.datac(\vgasync_instance|Equal1~0_combout ),
	.datad(\vgasync_instance|Add1~4_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|vc~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|vc~2 .lut_mask = 16'h7F00;
defparam \vgasync_instance|vc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \vgasync_instance|vc[2] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|vc~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgasync_instance|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vc[2] .is_wysiwyg = "true";
defparam \vgasync_instance|vc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \vgasync_instance|Add1~6 (
// Equation(s):
// \vgasync_instance|Add1~6_combout  = (\vgasync_instance|vc [3] & (!\vgasync_instance|Add1~5 )) # (!\vgasync_instance|vc [3] & ((\vgasync_instance|Add1~5 ) # (GND)))
// \vgasync_instance|Add1~7  = CARRY((!\vgasync_instance|Add1~5 ) # (!\vgasync_instance|vc [3]))

	.dataa(gnd),
	.datab(\vgasync_instance|vc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vgasync_instance|Add1~5 ),
	.combout(\vgasync_instance|Add1~6_combout ),
	.cout(\vgasync_instance|Add1~7 ));
// synopsys translate_off
defparam \vgasync_instance|Add1~6 .lut_mask = 16'h3C3F;
defparam \vgasync_instance|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \vgasync_instance|vc~1 (
// Equation(s):
// \vgasync_instance|vc~1_combout  = (\vgasync_instance|Add1~6_combout  & (((!\vgasync_instance|Equal1~2_combout ) # (!\vgasync_instance|Equal1~0_combout )) # (!\vgasync_instance|Equal1~1_combout )))

	.dataa(\vgasync_instance|Add1~6_combout ),
	.datab(\vgasync_instance|Equal1~1_combout ),
	.datac(\vgasync_instance|Equal1~0_combout ),
	.datad(\vgasync_instance|Equal1~2_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|vc~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|vc~1 .lut_mask = 16'h2AAA;
defparam \vgasync_instance|vc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N3
dffeas \vgasync_instance|vc[3] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|vc~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgasync_instance|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vc[3] .is_wysiwyg = "true";
defparam \vgasync_instance|vc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N31
dffeas \vgasync_instance|vc[4] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vgasync_instance|Add1~8_combout ),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vgasync_instance|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vc[4] .is_wysiwyg = "true";
defparam \vgasync_instance|vc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \frameBufferInst|Add0~0 (
// Equation(s):
// \frameBufferInst|Add0~0_combout  = (\vgasync_instance|vc [2] & (\vgasync_instance|vc [0] $ (VCC))) # (!\vgasync_instance|vc [2] & (\vgasync_instance|vc [0] & VCC))
// \frameBufferInst|Add0~1  = CARRY((\vgasync_instance|vc [2] & \vgasync_instance|vc [0]))

	.dataa(\vgasync_instance|vc [2]),
	.datab(\vgasync_instance|vc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\frameBufferInst|Add0~0_combout ),
	.cout(\frameBufferInst|Add0~1 ));
// synopsys translate_off
defparam \frameBufferInst|Add0~0 .lut_mask = 16'h6688;
defparam \frameBufferInst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \frameBufferInst|Add0~2 (
// Equation(s):
// \frameBufferInst|Add0~2_combout  = (\vgasync_instance|vc [1] & ((\vgasync_instance|vc [3] & (\frameBufferInst|Add0~1  & VCC)) # (!\vgasync_instance|vc [3] & (!\frameBufferInst|Add0~1 )))) # (!\vgasync_instance|vc [1] & ((\vgasync_instance|vc [3] & 
// (!\frameBufferInst|Add0~1 )) # (!\vgasync_instance|vc [3] & ((\frameBufferInst|Add0~1 ) # (GND)))))
// \frameBufferInst|Add0~3  = CARRY((\vgasync_instance|vc [1] & (!\vgasync_instance|vc [3] & !\frameBufferInst|Add0~1 )) # (!\vgasync_instance|vc [1] & ((!\frameBufferInst|Add0~1 ) # (!\vgasync_instance|vc [3]))))

	.dataa(\vgasync_instance|vc [1]),
	.datab(\vgasync_instance|vc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add0~1 ),
	.combout(\frameBufferInst|Add0~2_combout ),
	.cout(\frameBufferInst|Add0~3 ));
// synopsys translate_off
defparam \frameBufferInst|Add0~2 .lut_mask = 16'h9617;
defparam \frameBufferInst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \frameBufferInst|Add0~4 (
// Equation(s):
// \frameBufferInst|Add0~4_combout  = ((\vgasync_instance|vc [4] $ (\vgasync_instance|vc [2] $ (!\frameBufferInst|Add0~3 )))) # (GND)
// \frameBufferInst|Add0~5  = CARRY((\vgasync_instance|vc [4] & ((\vgasync_instance|vc [2]) # (!\frameBufferInst|Add0~3 ))) # (!\vgasync_instance|vc [4] & (\vgasync_instance|vc [2] & !\frameBufferInst|Add0~3 )))

	.dataa(\vgasync_instance|vc [4]),
	.datab(\vgasync_instance|vc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add0~3 ),
	.combout(\frameBufferInst|Add0~4_combout ),
	.cout(\frameBufferInst|Add0~5 ));
// synopsys translate_off
defparam \frameBufferInst|Add0~4 .lut_mask = 16'h698E;
defparam \frameBufferInst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \frameBufferInst|Add0~6 (
// Equation(s):
// \frameBufferInst|Add0~6_combout  = (\vgasync_instance|vc [5] & ((\vgasync_instance|vc [3] & (\frameBufferInst|Add0~5  & VCC)) # (!\vgasync_instance|vc [3] & (!\frameBufferInst|Add0~5 )))) # (!\vgasync_instance|vc [5] & ((\vgasync_instance|vc [3] & 
// (!\frameBufferInst|Add0~5 )) # (!\vgasync_instance|vc [3] & ((\frameBufferInst|Add0~5 ) # (GND)))))
// \frameBufferInst|Add0~7  = CARRY((\vgasync_instance|vc [5] & (!\vgasync_instance|vc [3] & !\frameBufferInst|Add0~5 )) # (!\vgasync_instance|vc [5] & ((!\frameBufferInst|Add0~5 ) # (!\vgasync_instance|vc [3]))))

	.dataa(\vgasync_instance|vc [5]),
	.datab(\vgasync_instance|vc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add0~5 ),
	.combout(\frameBufferInst|Add0~6_combout ),
	.cout(\frameBufferInst|Add0~7 ));
// synopsys translate_off
defparam \frameBufferInst|Add0~6 .lut_mask = 16'h9617;
defparam \frameBufferInst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \frameBufferInst|Add0~8 (
// Equation(s):
// \frameBufferInst|Add0~8_combout  = ((\vgasync_instance|vc [4] $ (\vgasync_instance|vc [6] $ (!\frameBufferInst|Add0~7 )))) # (GND)
// \frameBufferInst|Add0~9  = CARRY((\vgasync_instance|vc [4] & ((\vgasync_instance|vc [6]) # (!\frameBufferInst|Add0~7 ))) # (!\vgasync_instance|vc [4] & (\vgasync_instance|vc [6] & !\frameBufferInst|Add0~7 )))

	.dataa(\vgasync_instance|vc [4]),
	.datab(\vgasync_instance|vc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add0~7 ),
	.combout(\frameBufferInst|Add0~8_combout ),
	.cout(\frameBufferInst|Add0~9 ));
// synopsys translate_off
defparam \frameBufferInst|Add0~8 .lut_mask = 16'h698E;
defparam \frameBufferInst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \frameBufferInst|Add1~0 (
// Equation(s):
// \frameBufferInst|Add1~0_combout  = (\vgasync_instance|vc [0] & (\vgasync_instance|hc [7] $ (VCC))) # (!\vgasync_instance|vc [0] & (\vgasync_instance|hc [7] & VCC))
// \frameBufferInst|Add1~1  = CARRY((\vgasync_instance|vc [0] & \vgasync_instance|hc [7]))

	.dataa(\vgasync_instance|vc [0]),
	.datab(\vgasync_instance|hc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\frameBufferInst|Add1~0_combout ),
	.cout(\frameBufferInst|Add1~1 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~0 .lut_mask = 16'h6688;
defparam \frameBufferInst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \frameBufferInst|Add1~2 (
// Equation(s):
// \frameBufferInst|Add1~2_combout  = (\vgasync_instance|vc [1] & ((\vgasync_instance|hc [8] & (\frameBufferInst|Add1~1  & VCC)) # (!\vgasync_instance|hc [8] & (!\frameBufferInst|Add1~1 )))) # (!\vgasync_instance|vc [1] & ((\vgasync_instance|hc [8] & 
// (!\frameBufferInst|Add1~1 )) # (!\vgasync_instance|hc [8] & ((\frameBufferInst|Add1~1 ) # (GND)))))
// \frameBufferInst|Add1~3  = CARRY((\vgasync_instance|vc [1] & (!\vgasync_instance|hc [8] & !\frameBufferInst|Add1~1 )) # (!\vgasync_instance|vc [1] & ((!\frameBufferInst|Add1~1 ) # (!\vgasync_instance|hc [8]))))

	.dataa(\vgasync_instance|vc [1]),
	.datab(\vgasync_instance|hc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add1~1 ),
	.combout(\frameBufferInst|Add1~2_combout ),
	.cout(\frameBufferInst|Add1~3 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~2 .lut_mask = 16'h9617;
defparam \frameBufferInst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \frameBufferInst|Add1~4 (
// Equation(s):
// \frameBufferInst|Add1~4_combout  = ((\frameBufferInst|Add0~0_combout  $ (\vgasync_instance|hc [9] $ (!\frameBufferInst|Add1~3 )))) # (GND)
// \frameBufferInst|Add1~5  = CARRY((\frameBufferInst|Add0~0_combout  & ((\vgasync_instance|hc [9]) # (!\frameBufferInst|Add1~3 ))) # (!\frameBufferInst|Add0~0_combout  & (\vgasync_instance|hc [9] & !\frameBufferInst|Add1~3 )))

	.dataa(\frameBufferInst|Add0~0_combout ),
	.datab(\vgasync_instance|hc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add1~3 ),
	.combout(\frameBufferInst|Add1~4_combout ),
	.cout(\frameBufferInst|Add1~5 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~4 .lut_mask = 16'h698E;
defparam \frameBufferInst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \frameBufferInst|Add1~6 (
// Equation(s):
// \frameBufferInst|Add1~6_combout  = (\frameBufferInst|Add0~2_combout  & (!\frameBufferInst|Add1~5 )) # (!\frameBufferInst|Add0~2_combout  & ((\frameBufferInst|Add1~5 ) # (GND)))
// \frameBufferInst|Add1~7  = CARRY((!\frameBufferInst|Add1~5 ) # (!\frameBufferInst|Add0~2_combout ))

	.dataa(\frameBufferInst|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add1~5 ),
	.combout(\frameBufferInst|Add1~6_combout ),
	.cout(\frameBufferInst|Add1~7 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~6 .lut_mask = 16'h5A5F;
defparam \frameBufferInst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \frameBufferInst|Add1~8 (
// Equation(s):
// \frameBufferInst|Add1~8_combout  = (\frameBufferInst|Add0~4_combout  & (\frameBufferInst|Add1~7  $ (GND))) # (!\frameBufferInst|Add0~4_combout  & (!\frameBufferInst|Add1~7  & VCC))
// \frameBufferInst|Add1~9  = CARRY((\frameBufferInst|Add0~4_combout  & !\frameBufferInst|Add1~7 ))

	.dataa(\frameBufferInst|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add1~7 ),
	.combout(\frameBufferInst|Add1~8_combout ),
	.cout(\frameBufferInst|Add1~9 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~8 .lut_mask = 16'hA50A;
defparam \frameBufferInst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \frameBufferInst|Add1~10 (
// Equation(s):
// \frameBufferInst|Add1~10_combout  = (\frameBufferInst|Add0~6_combout  & (!\frameBufferInst|Add1~9 )) # (!\frameBufferInst|Add0~6_combout  & ((\frameBufferInst|Add1~9 ) # (GND)))
// \frameBufferInst|Add1~11  = CARRY((!\frameBufferInst|Add1~9 ) # (!\frameBufferInst|Add0~6_combout ))

	.dataa(\frameBufferInst|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add1~9 ),
	.combout(\frameBufferInst|Add1~10_combout ),
	.cout(\frameBufferInst|Add1~11 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~10 .lut_mask = 16'h5A5F;
defparam \frameBufferInst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \frameBufferInst|Add1~12 (
// Equation(s):
// \frameBufferInst|Add1~12_combout  = (\frameBufferInst|Add0~8_combout  & (\frameBufferInst|Add1~11  $ (GND))) # (!\frameBufferInst|Add0~8_combout  & (!\frameBufferInst|Add1~11  & VCC))
// \frameBufferInst|Add1~13  = CARRY((\frameBufferInst|Add0~8_combout  & !\frameBufferInst|Add1~11 ))

	.dataa(\frameBufferInst|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add1~11 ),
	.combout(\frameBufferInst|Add1~12_combout ),
	.cout(\frameBufferInst|Add1~13 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~12 .lut_mask = 16'hA50A;
defparam \frameBufferInst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \frameBufferInst|Add0~10 (
// Equation(s):
// \frameBufferInst|Add0~10_combout  = (\vgasync_instance|vc [5] & ((\vgasync_instance|vc [7] & (\frameBufferInst|Add0~9  & VCC)) # (!\vgasync_instance|vc [7] & (!\frameBufferInst|Add0~9 )))) # (!\vgasync_instance|vc [5] & ((\vgasync_instance|vc [7] & 
// (!\frameBufferInst|Add0~9 )) # (!\vgasync_instance|vc [7] & ((\frameBufferInst|Add0~9 ) # (GND)))))
// \frameBufferInst|Add0~11  = CARRY((\vgasync_instance|vc [5] & (!\vgasync_instance|vc [7] & !\frameBufferInst|Add0~9 )) # (!\vgasync_instance|vc [5] & ((!\frameBufferInst|Add0~9 ) # (!\vgasync_instance|vc [7]))))

	.dataa(\vgasync_instance|vc [5]),
	.datab(\vgasync_instance|vc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add0~9 ),
	.combout(\frameBufferInst|Add0~10_combout ),
	.cout(\frameBufferInst|Add0~11 ));
// synopsys translate_off
defparam \frameBufferInst|Add0~10 .lut_mask = 16'h9617;
defparam \frameBufferInst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \frameBufferInst|Add1~14 (
// Equation(s):
// \frameBufferInst|Add1~14_combout  = (\frameBufferInst|Add0~10_combout  & (!\frameBufferInst|Add1~13 )) # (!\frameBufferInst|Add0~10_combout  & ((\frameBufferInst|Add1~13 ) # (GND)))
// \frameBufferInst|Add1~15  = CARRY((!\frameBufferInst|Add1~13 ) # (!\frameBufferInst|Add0~10_combout ))

	.dataa(gnd),
	.datab(\frameBufferInst|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add1~13 ),
	.combout(\frameBufferInst|Add1~14_combout ),
	.cout(\frameBufferInst|Add1~15 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~14 .lut_mask = 16'h3C3F;
defparam \frameBufferInst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \frameBufferInst|Add0~12 (
// Equation(s):
// \frameBufferInst|Add0~12_combout  = ((\vgasync_instance|vc [8] $ (\vgasync_instance|vc [6] $ (!\frameBufferInst|Add0~11 )))) # (GND)
// \frameBufferInst|Add0~13  = CARRY((\vgasync_instance|vc [8] & ((\vgasync_instance|vc [6]) # (!\frameBufferInst|Add0~11 ))) # (!\vgasync_instance|vc [8] & (\vgasync_instance|vc [6] & !\frameBufferInst|Add0~11 )))

	.dataa(\vgasync_instance|vc [8]),
	.datab(\vgasync_instance|vc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add0~11 ),
	.combout(\frameBufferInst|Add0~12_combout ),
	.cout(\frameBufferInst|Add0~13 ));
// synopsys translate_off
defparam \frameBufferInst|Add0~12 .lut_mask = 16'h698E;
defparam \frameBufferInst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \frameBufferInst|Add0~14 (
// Equation(s):
// \frameBufferInst|Add0~14_combout  = (\vgasync_instance|vc [9] & ((\vgasync_instance|vc [7] & (\frameBufferInst|Add0~13  & VCC)) # (!\vgasync_instance|vc [7] & (!\frameBufferInst|Add0~13 )))) # (!\vgasync_instance|vc [9] & ((\vgasync_instance|vc [7] & 
// (!\frameBufferInst|Add0~13 )) # (!\vgasync_instance|vc [7] & ((\frameBufferInst|Add0~13 ) # (GND)))))
// \frameBufferInst|Add0~15  = CARRY((\vgasync_instance|vc [9] & (!\vgasync_instance|vc [7] & !\frameBufferInst|Add0~13 )) # (!\vgasync_instance|vc [9] & ((!\frameBufferInst|Add0~13 ) # (!\vgasync_instance|vc [7]))))

	.dataa(\vgasync_instance|vc [9]),
	.datab(\vgasync_instance|vc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add0~13 ),
	.combout(\frameBufferInst|Add0~14_combout ),
	.cout(\frameBufferInst|Add0~15 ));
// synopsys translate_off
defparam \frameBufferInst|Add0~14 .lut_mask = 16'h9617;
defparam \frameBufferInst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \frameBufferInst|Add1~16 (
// Equation(s):
// \frameBufferInst|Add1~16_combout  = (\frameBufferInst|Add0~12_combout  & (\frameBufferInst|Add1~15  $ (GND))) # (!\frameBufferInst|Add0~12_combout  & (!\frameBufferInst|Add1~15  & VCC))
// \frameBufferInst|Add1~17  = CARRY((\frameBufferInst|Add0~12_combout  & !\frameBufferInst|Add1~15 ))

	.dataa(gnd),
	.datab(\frameBufferInst|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add1~15 ),
	.combout(\frameBufferInst|Add1~16_combout ),
	.cout(\frameBufferInst|Add1~17 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~16 .lut_mask = 16'hC30C;
defparam \frameBufferInst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \frameBufferInst|Add1~18 (
// Equation(s):
// \frameBufferInst|Add1~18_combout  = (\frameBufferInst|Add0~14_combout  & (!\frameBufferInst|Add1~17 )) # (!\frameBufferInst|Add0~14_combout  & ((\frameBufferInst|Add1~17 ) # (GND)))
// \frameBufferInst|Add1~19  = CARRY((!\frameBufferInst|Add1~17 ) # (!\frameBufferInst|Add0~14_combout ))

	.dataa(gnd),
	.datab(\frameBufferInst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add1~17 ),
	.combout(\frameBufferInst|Add1~18_combout ),
	.cout(\frameBufferInst|Add1~19 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~18 .lut_mask = 16'h3C3F;
defparam \frameBufferInst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \frameBufferInst|Add0~16 (
// Equation(s):
// \frameBufferInst|Add0~16_combout  = (\vgasync_instance|vc [8] & (\frameBufferInst|Add0~15  $ (GND))) # (!\vgasync_instance|vc [8] & (!\frameBufferInst|Add0~15  & VCC))
// \frameBufferInst|Add0~17  = CARRY((\vgasync_instance|vc [8] & !\frameBufferInst|Add0~15 ))

	.dataa(\vgasync_instance|vc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add0~15 ),
	.combout(\frameBufferInst|Add0~16_combout ),
	.cout(\frameBufferInst|Add0~17 ));
// synopsys translate_off
defparam \frameBufferInst|Add0~16 .lut_mask = 16'hA50A;
defparam \frameBufferInst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \frameBufferInst|Add1~20 (
// Equation(s):
// \frameBufferInst|Add1~20_combout  = (\frameBufferInst|Add0~16_combout  & (\frameBufferInst|Add1~19  $ (GND))) # (!\frameBufferInst|Add0~16_combout  & (!\frameBufferInst|Add1~19  & VCC))
// \frameBufferInst|Add1~21  = CARRY((\frameBufferInst|Add0~16_combout  & !\frameBufferInst|Add1~19 ))

	.dataa(gnd),
	.datab(\frameBufferInst|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameBufferInst|Add1~19 ),
	.combout(\frameBufferInst|Add1~20_combout ),
	.cout(\frameBufferInst|Add1~21 ));
// synopsys translate_off
defparam \frameBufferInst|Add1~20 .lut_mask = 16'hC30C;
defparam \frameBufferInst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout  = (!\frameBufferInst|Add1~18_combout  & \frameBufferInst|Add1~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~18_combout ),
	.datad(\frameBufferInst|Add1~20_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5 .lut_mask = 16'h0F00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \frameBufferInst|Add0~18 (
// Equation(s):
// \frameBufferInst|Add0~18_combout  = \frameBufferInst|Add0~17  $ (\vgasync_instance|vc [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vgasync_instance|vc [9]),
	.cin(\frameBufferInst|Add0~17 ),
	.combout(\frameBufferInst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|Add0~18 .lut_mask = 16'h0FF0;
defparam \frameBufferInst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \frameBufferInst|Add1~22 (
// Equation(s):
// \frameBufferInst|Add1~22_combout  = \frameBufferInst|Add0~18_combout  $ (\frameBufferInst|Add1~21 )

	.dataa(\frameBufferInst|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\frameBufferInst|Add1~21 ),
	.combout(\frameBufferInst|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|Add1~22 .lut_mask = 16'h5A5A;
defparam \frameBufferInst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \vgasync_instance|LessThan3~0 (
// Equation(s):
// \vgasync_instance|LessThan3~0_combout  = (\vgasync_instance|vc [8] & (\vgasync_instance|vc [7] & (\vgasync_instance|vc [6] & \vgasync_instance|vc [5])))

	.dataa(\vgasync_instance|vc [8]),
	.datab(\vgasync_instance|vc [7]),
	.datac(\vgasync_instance|vc [6]),
	.datad(\vgasync_instance|vc [5]),
	.cin(gnd),
	.combout(\vgasync_instance|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|LessThan3~0 .lut_mask = 16'h8000;
defparam \vgasync_instance|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \vgasync_instance|always4~0 (
// Equation(s):
// \vgasync_instance|always4~0_combout  = (\vgasync_instance|vc [9]) # ((\vgasync_instance|hc [9] & ((\vgasync_instance|hc [7]) # (\vgasync_instance|hc [8]))))

	.dataa(\vgasync_instance|hc [7]),
	.datab(\vgasync_instance|hc [8]),
	.datac(\vgasync_instance|hc [9]),
	.datad(\vgasync_instance|vc [9]),
	.cin(gnd),
	.combout(\vgasync_instance|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|always4~0 .lut_mask = 16'hFFE0;
defparam \vgasync_instance|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \frameBufferInst|frameStateNext~0 (
// Equation(s):
// \frameBufferInst|frameStateNext~0_combout  = (\vgasync_instance|LessThan3~0_combout ) # ((\vgasync_instance|always4~0_combout ) # (!\frameBufferInst|frameStateCurr~q ))

	.dataa(\vgasync_instance|LessThan3~0_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|frameStateCurr~q ),
	.datad(\vgasync_instance|always4~0_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameStateNext~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameStateNext~0 .lut_mask = 16'hFFAF;
defparam \frameBufferInst|frameStateNext~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N25
dffeas \frameBufferInst|frameStateCurr (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\frameBufferInst|frameStateNext~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SW[1]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBufferInst|frameStateCurr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frameBufferInst|frameStateCurr .is_wysiwyg = "true";
defparam \frameBufferInst|frameStateCurr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout  = (\frameBufferInst|Add1~16_combout  & (!\frameBufferInst|Add1~22_combout  & !\frameBufferInst|frameStateCurr~q ))

	.dataa(gnd),
	.datab(\frameBufferInst|Add1~16_combout ),
	.datac(\frameBufferInst|Add1~22_combout ),
	.datad(\frameBufferInst|frameStateCurr~q ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5 .lut_mask = 16'h000C;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0_combout  = (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|Add1~14_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout  = (\frameBufferInst|Add1~14_combout  & (!\frameBufferInst|Add1~12_combout  & (!\frameBufferInst|Add1~22_combout  & \frameBufferInst|Add1~16_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|Add1~22_combout ),
	.datad(\frameBufferInst|Add1~16_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2 .lut_mask = 16'h0200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3_combout  = (!\frameBufferInst|Add1~18_combout  & (\frameBufferInst|Add1~20_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout ))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~20_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3 .lut_mask = 16'h5000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|always1~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|always1~0_combout  = (!\vgasync_instance|vc [9] & \vgasync_instance|vc [7])

	.dataa(\vgasync_instance|vc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vgasync_instance|vc [7]),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|always1~0 .lut_mask = 16'h5500;
defparam \heroInst|playerAnimationJumpInst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \vgasync_instance|Add1~20 (
// Equation(s):
// \vgasync_instance|Add1~20_combout  = !\vgasync_instance|Add1~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vgasync_instance|Add1~19 ),
	.combout(\vgasync_instance|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Add1~20 .lut_mask = 16'h0F0F;
defparam \vgasync_instance|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \vgasync_instance|Equal2~0 (
// Equation(s):
// \vgasync_instance|Equal2~0_combout  = (\vgasync_instance|Add1~14_combout  & (\vgasync_instance|Add1~12_combout  & (\vgasync_instance|Add1~16_combout  & !\vgasync_instance|Add1~18_combout )))

	.dataa(\vgasync_instance|Add1~14_combout ),
	.datab(\vgasync_instance|Add1~12_combout ),
	.datac(\vgasync_instance|Add1~16_combout ),
	.datad(\vgasync_instance|Add1~18_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Equal2~0 .lut_mask = 16'h0080;
defparam \vgasync_instance|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \vgasync_instance|Equal2~1 (
// Equation(s):
// \vgasync_instance|Equal2~1_combout  = (\vgasync_instance|Add1~2_combout  & (\vgasync_instance|Add1~6_combout  & (\vgasync_instance|Add1~10_combout  & !\vgasync_instance|Add1~4_combout )))

	.dataa(\vgasync_instance|Add1~2_combout ),
	.datab(\vgasync_instance|Add1~6_combout ),
	.datac(\vgasync_instance|Add1~10_combout ),
	.datad(\vgasync_instance|Add1~4_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Equal2~1 .lut_mask = 16'h0080;
defparam \vgasync_instance|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \vgasync_instance|Equal2~2 (
// Equation(s):
// \vgasync_instance|Equal2~2_combout  = (\vgasync_instance|Add1~20_combout ) # (((\vgasync_instance|Add1~8_combout ) # (!\vgasync_instance|Equal2~1_combout )) # (!\vgasync_instance|Equal2~0_combout ))

	.dataa(\vgasync_instance|Add1~20_combout ),
	.datab(\vgasync_instance|Equal2~0_combout ),
	.datac(\vgasync_instance|Add1~8_combout ),
	.datad(\vgasync_instance|Equal2~1_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Equal2~2 .lut_mask = 16'hFBFF;
defparam \vgasync_instance|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \vgasync_instance|vs (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|vs .is_wysiwyg = "true";
defparam \vgasync_instance|vs .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \vgasync_instance|vs~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\vgasync_instance|vs~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\vgasync_instance|vs~clkctrl_outclk ));
// synopsys translate_off
defparam \vgasync_instance|vs~clkctrl .clock_type = "global clock";
defparam \vgasync_instance|vs~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \heroInst|playerMovementInst|PlayerXMotionNext[2]~0 (
// Equation(s):
// \heroInst|playerMovementInst|PlayerXMotionNext[2]~0_combout  = (\PS2Controller|Data [3] & (!\PS2Controller|Data [1] & (\PS2Controller|Data [2] & !\PS2Controller|Data [0])))

	.dataa(\PS2Controller|Data [3]),
	.datab(\PS2Controller|Data [1]),
	.datac(\PS2Controller|Data [2]),
	.datad(\PS2Controller|Data [0]),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|PlayerXMotionNext[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|PlayerXMotionNext[2]~0 .lut_mask = 16'h0020;
defparam \heroInst|playerMovementInst|PlayerXMotionNext[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N5
dffeas \PS2Controller|Data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2Controller|reg_B|Data_Out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2Controller|Data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Data[6] .is_wysiwyg = "true";
defparam \PS2Controller|Data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneive_lcell_comb \PS2Controller|Data[7]~feeder (
// Equation(s):
// \PS2Controller|Data[7]~feeder_combout  = \PS2Controller|reg_B|Data_Out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2Controller|reg_B|Data_Out [9]),
	.cin(gnd),
	.combout(\PS2Controller|Data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Data[7]~feeder .lut_mask = 16'hFF00;
defparam \PS2Controller|Data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N15
dffeas \PS2Controller|Data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2Controller|Data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Data[7] .is_wysiwyg = "true";
defparam \PS2Controller|Data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneive_lcell_comb \PS2Controller|Data[0]~3 (
// Equation(s):
// \PS2Controller|Data[0]~3_combout  = (\PS2Controller|Equal1~0_combout  & (\PS2Controller|Data[0]~1_combout  & !\PS2Controller|Count [4]))

	.dataa(\PS2Controller|Equal1~0_combout ),
	.datab(gnd),
	.datac(\PS2Controller|Data[0]~1_combout ),
	.datad(\PS2Controller|Count [4]),
	.cin(gnd),
	.combout(\PS2Controller|Data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Data[0]~3 .lut_mask = 16'h00A0;
defparam \PS2Controller|Data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \PS2Controller|Press~0 (
// Equation(s):
// \PS2Controller|Press~0_combout  = (\PS2Controller|Data[0]~3_combout  & (!\PS2Controller|Equal5~2_combout  & ((\PS2Controller|Press~q ) # (!\PS2Controller|Equal4~4_combout )))) # (!\PS2Controller|Data[0]~3_combout  & (\PS2Controller|Press~q ))

	.dataa(\PS2Controller|Press~q ),
	.datab(\PS2Controller|Equal5~2_combout ),
	.datac(\PS2Controller|Equal4~4_combout ),
	.datad(\PS2Controller|Data[0]~3_combout ),
	.cin(gnd),
	.combout(\PS2Controller|Press~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Press~0 .lut_mask = 16'h23AA;
defparam \PS2Controller|Press~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneive_lcell_comb \PS2Controller|Press~feeder (
// Equation(s):
// \PS2Controller|Press~feeder_combout  = \PS2Controller|Press~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2Controller|Press~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2Controller|Press~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Press~feeder .lut_mask = 16'hF0F0;
defparam \PS2Controller|Press~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N9
dffeas \PS2Controller|Press (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Press~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Press~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Press .is_wysiwyg = "true";
defparam \PS2Controller|Press .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneive_lcell_comb \heroInst|playerMovementInst|PlayerXMotionNext[2]~1 (
// Equation(s):
// \heroInst|playerMovementInst|PlayerXMotionNext[2]~1_combout  = (!\PS2Controller|Data [6] & (!\PS2Controller|Data [7] & (\PS2Controller|Data [4] & \PS2Controller|Press~q )))

	.dataa(\PS2Controller|Data [6]),
	.datab(\PS2Controller|Data [7]),
	.datac(\PS2Controller|Data [4]),
	.datad(\PS2Controller|Press~q ),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|PlayerXMotionNext[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|PlayerXMotionNext[2]~1 .lut_mask = 16'h1000;
defparam \heroInst|playerMovementInst|PlayerXMotionNext[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \PS2Controller|Data[5]~feeder (
// Equation(s):
// \PS2Controller|Data[5]~feeder_combout  = \PS2Controller|reg_B|Data_Out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2Controller|reg_B|Data_Out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2Controller|Data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2Controller|Data[5]~feeder .lut_mask = 16'hF0F0;
defparam \PS2Controller|Data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N21
dffeas \PS2Controller|Data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\PS2Controller|Data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2Controller|Data[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2Controller|Data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2Controller|Data[5] .is_wysiwyg = "true";
defparam \PS2Controller|Data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \heroInst|playerMovementInst|PlayerXMotionNext[2]~2 (
// Equation(s):
// \heroInst|playerMovementInst|PlayerXMotionNext[2]~2_combout  = (\heroInst|playerMovementInst|PlayerXMotionNext[2]~0_combout  & (\heroInst|playerMovementInst|PlayerXMotionNext[2]~1_combout  & !\PS2Controller|Data [5]))

	.dataa(\heroInst|playerMovementInst|PlayerXMotionNext[2]~0_combout ),
	.datab(\heroInst|playerMovementInst|PlayerXMotionNext[2]~1_combout ),
	.datac(\PS2Controller|Data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|PlayerXMotionNext[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|PlayerXMotionNext[2]~2 .lut_mask = 16'h0808;
defparam \heroInst|playerMovementInst|PlayerXMotionNext[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N15
dffeas \heroInst|playerMovementInst|Player_X_Motion[2] (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|PlayerXMotionNext[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Motion [2]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Motion[2] .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Motion[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Motion[1]~0feeder (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Motion[1]~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|Player_X_Motion[1]~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~0feeder .lut_mask = 16'hFFFF;
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N5
dffeas \heroInst|playerMovementInst|Player_X_Motion[1]~0 (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Motion[1]~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Motion[1]~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~0 .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N1
dffeas \heroInst|playerMovementInst|Player_X_Motion[1]~2 (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2Controller|Press~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Motion[1]~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~2 .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneive_lcell_comb \heroInst|playerMovementInst|playerMoving~0 (
// Equation(s):
// \heroInst|playerMovementInst|playerMoving~0_combout  = (!\PS2Controller|Data [3] & (\PS2Controller|Data [0] & (\PS2Controller|Data [1] & !\PS2Controller|Data [2])))

	.dataa(\PS2Controller|Data [3]),
	.datab(\PS2Controller|Data [0]),
	.datac(\PS2Controller|Data [1]),
	.datad(\PS2Controller|Data [2]),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|playerMoving~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|playerMoving~0 .lut_mask = 16'h0040;
defparam \heroInst|playerMovementInst|playerMoving~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \heroInst|playerMovementInst|Direction~0 (
// Equation(s):
// \heroInst|playerMovementInst|Direction~0_combout  = (!\PS2Controller|Data [6] & (!\PS2Controller|Data [7] & (\PS2Controller|Data [4] $ (\PS2Controller|Data [5]))))

	.dataa(\PS2Controller|Data [4]),
	.datab(\PS2Controller|Data [5]),
	.datac(\PS2Controller|Data [6]),
	.datad(\PS2Controller|Data [7]),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|Direction~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|Direction~0 .lut_mask = 16'h0006;
defparam \heroInst|playerMovementInst|Direction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \heroInst|playerMovementInst|playerMoving~1 (
// Equation(s):
// \heroInst|playerMovementInst|playerMoving~1_combout  = (\heroInst|playerMovementInst|Direction~0_combout  & ((\PS2Controller|Data [5] & (\heroInst|playerMovementInst|playerMoving~0_combout )) # (!\PS2Controller|Data [5] & 
// ((\heroInst|playerMovementInst|PlayerXMotionNext[2]~0_combout )))))

	.dataa(\PS2Controller|Data [5]),
	.datab(\heroInst|playerMovementInst|playerMoving~0_combout ),
	.datac(\heroInst|playerMovementInst|Direction~0_combout ),
	.datad(\heroInst|playerMovementInst|PlayerXMotionNext[2]~0_combout ),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|playerMoving~1 .lut_mask = 16'hD080;
defparam \heroInst|playerMovementInst|playerMoving~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Motion[1]~1feeder (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Motion[1]~1feeder_combout  = \heroInst|playerMovementInst|playerMoving~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|Player_X_Motion[1]~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~1feeder .lut_mask = 16'hFF00;
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N1
dffeas \heroInst|playerMovementInst|Player_X_Motion[1]~1 (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Motion[1]~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Motion[1]~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~1 .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Motion[1]~3 (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Motion[1]~3_combout  = (\heroInst|playerMovementInst|Player_X_Motion[1]~0_q  & (\heroInst|playerMovementInst|Player_X_Motion[1]~2_q  & \heroInst|playerMovementInst|Player_X_Motion[1]~1_q ))

	.dataa(gnd),
	.datab(\heroInst|playerMovementInst|Player_X_Motion[1]~0_q ),
	.datac(\heroInst|playerMovementInst|Player_X_Motion[1]~2_q ),
	.datad(\heroInst|playerMovementInst|Player_X_Motion[1]~1_q ),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|Player_X_Motion[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~3 .lut_mask = 16'hC000;
defparam \heroInst|playerMovementInst|Player_X_Motion[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Pos[1]~9 (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Pos[1]~9_combout  = (\heroInst|playerMovementInst|Player_X_Pos [1] & (!\heroInst|playerMovementInst|Player_X_Motion[1]~3_combout  & VCC)) # (!\heroInst|playerMovementInst|Player_X_Pos [1] & 
// (\heroInst|playerMovementInst|Player_X_Motion[1]~3_combout ))
// \heroInst|playerMovementInst|Player_X_Pos[1]~10  = CARRY((!\heroInst|playerMovementInst|Player_X_Pos [1] & \heroInst|playerMovementInst|Player_X_Motion[1]~3_combout ))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [1]),
	.datab(\heroInst|playerMovementInst|Player_X_Motion[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|Player_X_Pos[1]~9_combout ),
	.cout(\heroInst|playerMovementInst|Player_X_Pos[1]~10 ));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[1]~9 .lut_mask = 16'h6644;
defparam \heroInst|playerMovementInst|Player_X_Pos[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N15
dffeas \heroInst|playerMovementInst|Player_X_Pos[1] (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Pos[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[1] .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Pos[2]~11 (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Pos[2]~11_combout  = ((\heroInst|playerMovementInst|Player_X_Motion [2] $ (\heroInst|playerMovementInst|Player_X_Pos [2] $ (\heroInst|playerMovementInst|Player_X_Pos[1]~10 )))) # (GND)
// \heroInst|playerMovementInst|Player_X_Pos[2]~12  = CARRY((\heroInst|playerMovementInst|Player_X_Motion [2] & (\heroInst|playerMovementInst|Player_X_Pos [2] & !\heroInst|playerMovementInst|Player_X_Pos[1]~10 )) # 
// (!\heroInst|playerMovementInst|Player_X_Motion [2] & ((\heroInst|playerMovementInst|Player_X_Pos [2]) # (!\heroInst|playerMovementInst|Player_X_Pos[1]~10 ))))

	.dataa(\heroInst|playerMovementInst|Player_X_Motion [2]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerMovementInst|Player_X_Pos[1]~10 ),
	.combout(\heroInst|playerMovementInst|Player_X_Pos[2]~11_combout ),
	.cout(\heroInst|playerMovementInst|Player_X_Pos[2]~12 ));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[2]~11 .lut_mask = 16'h964D;
defparam \heroInst|playerMovementInst|Player_X_Pos[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N17
dffeas \heroInst|playerMovementInst|Player_X_Pos[2] (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Pos[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[2] .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Pos[3]~13 (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Pos[3]~13_combout  = (\heroInst|playerMovementInst|Player_X_Motion [2] & ((\heroInst|playerMovementInst|Player_X_Pos [3] & (!\heroInst|playerMovementInst|Player_X_Pos[2]~12 )) # 
// (!\heroInst|playerMovementInst|Player_X_Pos [3] & ((\heroInst|playerMovementInst|Player_X_Pos[2]~12 ) # (GND))))) # (!\heroInst|playerMovementInst|Player_X_Motion [2] & ((\heroInst|playerMovementInst|Player_X_Pos [3] & 
// (\heroInst|playerMovementInst|Player_X_Pos[2]~12  & VCC)) # (!\heroInst|playerMovementInst|Player_X_Pos [3] & (!\heroInst|playerMovementInst|Player_X_Pos[2]~12 ))))
// \heroInst|playerMovementInst|Player_X_Pos[3]~14  = CARRY((\heroInst|playerMovementInst|Player_X_Motion [2] & ((!\heroInst|playerMovementInst|Player_X_Pos[2]~12 ) # (!\heroInst|playerMovementInst|Player_X_Pos [3]))) # 
// (!\heroInst|playerMovementInst|Player_X_Motion [2] & (!\heroInst|playerMovementInst|Player_X_Pos [3] & !\heroInst|playerMovementInst|Player_X_Pos[2]~12 )))

	.dataa(\heroInst|playerMovementInst|Player_X_Motion [2]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerMovementInst|Player_X_Pos[2]~12 ),
	.combout(\heroInst|playerMovementInst|Player_X_Pos[3]~13_combout ),
	.cout(\heroInst|playerMovementInst|Player_X_Pos[3]~14 ));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[3]~13 .lut_mask = 16'h692B;
defparam \heroInst|playerMovementInst|Player_X_Pos[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N19
dffeas \heroInst|playerMovementInst|Player_X_Pos[3] (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Pos[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[3] .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Pos[4]~15 (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Pos[4]~15_combout  = ((\heroInst|playerMovementInst|Player_X_Motion [2] $ (\heroInst|playerMovementInst|Player_X_Pos [4] $ (\heroInst|playerMovementInst|Player_X_Pos[3]~14 )))) # (GND)
// \heroInst|playerMovementInst|Player_X_Pos[4]~16  = CARRY((\heroInst|playerMovementInst|Player_X_Motion [2] & (\heroInst|playerMovementInst|Player_X_Pos [4] & !\heroInst|playerMovementInst|Player_X_Pos[3]~14 )) # 
// (!\heroInst|playerMovementInst|Player_X_Motion [2] & ((\heroInst|playerMovementInst|Player_X_Pos [4]) # (!\heroInst|playerMovementInst|Player_X_Pos[3]~14 ))))

	.dataa(\heroInst|playerMovementInst|Player_X_Motion [2]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerMovementInst|Player_X_Pos[3]~14 ),
	.combout(\heroInst|playerMovementInst|Player_X_Pos[4]~15_combout ),
	.cout(\heroInst|playerMovementInst|Player_X_Pos[4]~16 ));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[4]~15 .lut_mask = 16'h964D;
defparam \heroInst|playerMovementInst|Player_X_Pos[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N21
dffeas \heroInst|playerMovementInst|Player_X_Pos[4] (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Pos[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[4] .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Pos[5]~17 (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Pos[5]~17_combout  = ((\heroInst|playerMovementInst|Player_X_Motion [2] $ (\heroInst|playerMovementInst|Player_X_Pos [5] $ (!\heroInst|playerMovementInst|Player_X_Pos[4]~16 )))) # (GND)
// \heroInst|playerMovementInst|Player_X_Pos[5]~18  = CARRY((\heroInst|playerMovementInst|Player_X_Motion [2] & ((\heroInst|playerMovementInst|Player_X_Pos [5]) # (!\heroInst|playerMovementInst|Player_X_Pos[4]~16 ))) # 
// (!\heroInst|playerMovementInst|Player_X_Motion [2] & (\heroInst|playerMovementInst|Player_X_Pos [5] & !\heroInst|playerMovementInst|Player_X_Pos[4]~16 )))

	.dataa(\heroInst|playerMovementInst|Player_X_Motion [2]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerMovementInst|Player_X_Pos[4]~16 ),
	.combout(\heroInst|playerMovementInst|Player_X_Pos[5]~17_combout ),
	.cout(\heroInst|playerMovementInst|Player_X_Pos[5]~18 ));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[5]~17 .lut_mask = 16'h698E;
defparam \heroInst|playerMovementInst|Player_X_Pos[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N23
dffeas \heroInst|playerMovementInst|Player_X_Pos[5] (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Pos[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[5] .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Pos[6]~19 (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Pos[6]~19_combout  = (\heroInst|playerMovementInst|Player_X_Motion [2] & ((\heroInst|playerMovementInst|Player_X_Pos [6] & (\heroInst|playerMovementInst|Player_X_Pos[5]~18  & VCC)) # 
// (!\heroInst|playerMovementInst|Player_X_Pos [6] & (!\heroInst|playerMovementInst|Player_X_Pos[5]~18 )))) # (!\heroInst|playerMovementInst|Player_X_Motion [2] & ((\heroInst|playerMovementInst|Player_X_Pos [6] & 
// (!\heroInst|playerMovementInst|Player_X_Pos[5]~18 )) # (!\heroInst|playerMovementInst|Player_X_Pos [6] & ((\heroInst|playerMovementInst|Player_X_Pos[5]~18 ) # (GND)))))
// \heroInst|playerMovementInst|Player_X_Pos[6]~20  = CARRY((\heroInst|playerMovementInst|Player_X_Motion [2] & (!\heroInst|playerMovementInst|Player_X_Pos [6] & !\heroInst|playerMovementInst|Player_X_Pos[5]~18 )) # 
// (!\heroInst|playerMovementInst|Player_X_Motion [2] & ((!\heroInst|playerMovementInst|Player_X_Pos[5]~18 ) # (!\heroInst|playerMovementInst|Player_X_Pos [6]))))

	.dataa(\heroInst|playerMovementInst|Player_X_Motion [2]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerMovementInst|Player_X_Pos[5]~18 ),
	.combout(\heroInst|playerMovementInst|Player_X_Pos[6]~19_combout ),
	.cout(\heroInst|playerMovementInst|Player_X_Pos[6]~20 ));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[6]~19 .lut_mask = 16'h9617;
defparam \heroInst|playerMovementInst|Player_X_Pos[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N25
dffeas \heroInst|playerMovementInst|Player_X_Pos[6] (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Pos[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[6] .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Pos[7]~21 (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Pos[7]~21_combout  = ((\heroInst|playerMovementInst|Player_X_Motion [2] $ (\heroInst|playerMovementInst|Player_X_Pos [7] $ (!\heroInst|playerMovementInst|Player_X_Pos[6]~20 )))) # (GND)
// \heroInst|playerMovementInst|Player_X_Pos[7]~22  = CARRY((\heroInst|playerMovementInst|Player_X_Motion [2] & ((\heroInst|playerMovementInst|Player_X_Pos [7]) # (!\heroInst|playerMovementInst|Player_X_Pos[6]~20 ))) # 
// (!\heroInst|playerMovementInst|Player_X_Motion [2] & (\heroInst|playerMovementInst|Player_X_Pos [7] & !\heroInst|playerMovementInst|Player_X_Pos[6]~20 )))

	.dataa(\heroInst|playerMovementInst|Player_X_Motion [2]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerMovementInst|Player_X_Pos[6]~20 ),
	.combout(\heroInst|playerMovementInst|Player_X_Pos[7]~21_combout ),
	.cout(\heroInst|playerMovementInst|Player_X_Pos[7]~22 ));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[7]~21 .lut_mask = 16'h698E;
defparam \heroInst|playerMovementInst|Player_X_Pos[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N27
dffeas \heroInst|playerMovementInst|Player_X_Pos[7] (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Pos[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[7] .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Pos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Pos[8]~23 (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Pos[8]~23_combout  = (\heroInst|playerMovementInst|Player_X_Motion [2] & ((\heroInst|playerMovementInst|Player_X_Pos [8] & (\heroInst|playerMovementInst|Player_X_Pos[7]~22  & VCC)) # 
// (!\heroInst|playerMovementInst|Player_X_Pos [8] & (!\heroInst|playerMovementInst|Player_X_Pos[7]~22 )))) # (!\heroInst|playerMovementInst|Player_X_Motion [2] & ((\heroInst|playerMovementInst|Player_X_Pos [8] & 
// (!\heroInst|playerMovementInst|Player_X_Pos[7]~22 )) # (!\heroInst|playerMovementInst|Player_X_Pos [8] & ((\heroInst|playerMovementInst|Player_X_Pos[7]~22 ) # (GND)))))
// \heroInst|playerMovementInst|Player_X_Pos[8]~24  = CARRY((\heroInst|playerMovementInst|Player_X_Motion [2] & (!\heroInst|playerMovementInst|Player_X_Pos [8] & !\heroInst|playerMovementInst|Player_X_Pos[7]~22 )) # 
// (!\heroInst|playerMovementInst|Player_X_Motion [2] & ((!\heroInst|playerMovementInst|Player_X_Pos[7]~22 ) # (!\heroInst|playerMovementInst|Player_X_Pos [8]))))

	.dataa(\heroInst|playerMovementInst|Player_X_Motion [2]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerMovementInst|Player_X_Pos[7]~22 ),
	.combout(\heroInst|playerMovementInst|Player_X_Pos[8]~23_combout ),
	.cout(\heroInst|playerMovementInst|Player_X_Pos[8]~24 ));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[8]~23 .lut_mask = 16'h9617;
defparam \heroInst|playerMovementInst|Player_X_Pos[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N29
dffeas \heroInst|playerMovementInst|Player_X_Pos[8] (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Pos[8]~23_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Pos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[8] .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Pos[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \heroInst|playerMovementInst|Player_X_Pos[9]~25 (
// Equation(s):
// \heroInst|playerMovementInst|Player_X_Pos[9]~25_combout  = \heroInst|playerMovementInst|Player_X_Pos [9] $ (\heroInst|playerMovementInst|Player_X_Pos[8]~24  $ (!\heroInst|playerMovementInst|Player_X_Motion [2]))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\heroInst|playerMovementInst|Player_X_Motion [2]),
	.cin(\heroInst|playerMovementInst|Player_X_Pos[8]~24 ),
	.combout(\heroInst|playerMovementInst|Player_X_Pos[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[9]~25 .lut_mask = 16'h5AA5;
defparam \heroInst|playerMovementInst|Player_X_Pos[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N31
dffeas \heroInst|playerMovementInst|Player_X_Pos[9] (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Player_X_Pos[9]~25_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Player_X_Pos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Player_X_Pos[9] .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Player_X_Pos[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan1~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan1~1_cout  = CARRY((\vgasync_instance|hc [1] & \heroInst|playerMovementInst|Player_X_Pos [1]))

	.dataa(\vgasync_instance|hc [1]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan1~1_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan1~1 .lut_mask = 16'h0088;
defparam \heroInst|playerAnimationJumpInst|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan1~3 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan1~3_cout  = CARRY((\heroInst|playerMovementInst|Player_X_Pos [2] & (!\vgasync_instance|hc [2] & !\heroInst|playerAnimationJumpInst|LessThan1~1_cout )) # (!\heroInst|playerMovementInst|Player_X_Pos [2] & 
// ((!\heroInst|playerAnimationJumpInst|LessThan1~1_cout ) # (!\vgasync_instance|hc [2]))))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [2]),
	.datab(\vgasync_instance|hc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan1~1_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan1~3_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan1~3 .lut_mask = 16'h0017;
defparam \heroInst|playerAnimationJumpInst|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan1~5 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan1~5_cout  = CARRY((\heroInst|playerMovementInst|Player_X_Pos [3] & ((\vgasync_instance|hc [3]) # (!\heroInst|playerAnimationJumpInst|LessThan1~3_cout ))) # (!\heroInst|playerMovementInst|Player_X_Pos [3] & 
// (\vgasync_instance|hc [3] & !\heroInst|playerAnimationJumpInst|LessThan1~3_cout )))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [3]),
	.datab(\vgasync_instance|hc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan1~3_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan1~5_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan1~5 .lut_mask = 16'h008E;
defparam \heroInst|playerAnimationJumpInst|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan1~7 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan1~7_cout  = CARRY((\heroInst|playerMovementInst|Player_X_Pos [4] & (!\vgasync_instance|hc [4] & !\heroInst|playerAnimationJumpInst|LessThan1~5_cout )) # (!\heroInst|playerMovementInst|Player_X_Pos [4] & 
// ((!\heroInst|playerAnimationJumpInst|LessThan1~5_cout ) # (!\vgasync_instance|hc [4]))))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [4]),
	.datab(\vgasync_instance|hc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan1~5_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan1~7_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan1~7 .lut_mask = 16'h0017;
defparam \heroInst|playerAnimationJumpInst|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan1~9 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan1~9_cout  = CARRY((\vgasync_instance|hc [5] & ((!\heroInst|playerAnimationJumpInst|LessThan1~7_cout ) # (!\heroInst|playerMovementInst|Player_X_Pos [5]))) # (!\vgasync_instance|hc [5] & 
// (!\heroInst|playerMovementInst|Player_X_Pos [5] & !\heroInst|playerAnimationJumpInst|LessThan1~7_cout )))

	.dataa(\vgasync_instance|hc [5]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan1~7_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan1~9_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan1~9 .lut_mask = 16'h002B;
defparam \heroInst|playerAnimationJumpInst|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan1~11 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan1~11_cout  = CARRY((\vgasync_instance|hc [6] & (\heroInst|playerMovementInst|Player_X_Pos [6] & !\heroInst|playerAnimationJumpInst|LessThan1~9_cout )) # (!\vgasync_instance|hc [6] & 
// ((\heroInst|playerMovementInst|Player_X_Pos [6]) # (!\heroInst|playerAnimationJumpInst|LessThan1~9_cout ))))

	.dataa(\vgasync_instance|hc [6]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan1~9_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan1~11_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan1~11 .lut_mask = 16'h004D;
defparam \heroInst|playerAnimationJumpInst|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan1~13 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan1~13_cout  = CARRY((\heroInst|playerMovementInst|Player_X_Pos [7] & (\vgasync_instance|hc [7] & !\heroInst|playerAnimationJumpInst|LessThan1~11_cout )) # (!\heroInst|playerMovementInst|Player_X_Pos [7] & 
// ((\vgasync_instance|hc [7]) # (!\heroInst|playerAnimationJumpInst|LessThan1~11_cout ))))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [7]),
	.datab(\vgasync_instance|hc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan1~11_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan1~13_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan1~13 .lut_mask = 16'h004D;
defparam \heroInst|playerAnimationJumpInst|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan1~15 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan1~15_cout  = CARRY((\heroInst|playerMovementInst|Player_X_Pos [8] & ((!\heroInst|playerAnimationJumpInst|LessThan1~13_cout ) # (!\vgasync_instance|hc [8]))) # (!\heroInst|playerMovementInst|Player_X_Pos [8] & 
// (!\vgasync_instance|hc [8] & !\heroInst|playerAnimationJumpInst|LessThan1~13_cout )))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [8]),
	.datab(\vgasync_instance|hc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan1~13_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan1~15_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan1~15 .lut_mask = 16'h002B;
defparam \heroInst|playerAnimationJumpInst|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan1~16 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan1~16_combout  = (\vgasync_instance|hc [9] & ((!\heroInst|playerMovementInst|Player_X_Pos [9]) # (!\heroInst|playerAnimationJumpInst|LessThan1~15_cout ))) # (!\vgasync_instance|hc [9] & 
// (!\heroInst|playerAnimationJumpInst|LessThan1~15_cout  & !\heroInst|playerMovementInst|Player_X_Pos [9]))

	.dataa(\vgasync_instance|hc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\heroInst|playerMovementInst|Player_X_Pos [9]),
	.cin(\heroInst|playerAnimationJumpInst|LessThan1~15_cout ),
	.combout(\heroInst|playerAnimationJumpInst|LessThan1~16_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan1~16 .lut_mask = 16'h0AAF;
defparam \heroInst|playerAnimationJumpInst|LessThan1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add0~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add0~0_combout  = (\heroInst|playerMovementInst|Player_X_Pos [4] & (!\heroInst|playerMovementInst|Player_X_Pos [3] & VCC)) # (!\heroInst|playerMovementInst|Player_X_Pos [4] & (\heroInst|playerMovementInst|Player_X_Pos [3] 
// $ (GND)))
// \heroInst|playerAnimationJumpInst|Add0~1  = CARRY((!\heroInst|playerMovementInst|Player_X_Pos [4] & !\heroInst|playerMovementInst|Player_X_Pos [3]))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [4]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add0~0_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add0~1 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add0~0 .lut_mask = 16'h6611;
defparam \heroInst|playerAnimationJumpInst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add0~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add0~2_combout  = (\heroInst|playerMovementInst|Player_X_Pos [5] & (\heroInst|playerAnimationJumpInst|Add0~1  & VCC)) # (!\heroInst|playerMovementInst|Player_X_Pos [5] & (!\heroInst|playerAnimationJumpInst|Add0~1 ))
// \heroInst|playerAnimationJumpInst|Add0~3  = CARRY((!\heroInst|playerMovementInst|Player_X_Pos [5] & !\heroInst|playerAnimationJumpInst|Add0~1 ))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add0~1 ),
	.combout(\heroInst|playerAnimationJumpInst|Add0~2_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add0~3 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add0~2 .lut_mask = 16'hA505;
defparam \heroInst|playerAnimationJumpInst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add0~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add0~4_combout  = (\heroInst|playerMovementInst|Player_X_Pos [6] & (\heroInst|playerAnimationJumpInst|Add0~3  $ (GND))) # (!\heroInst|playerMovementInst|Player_X_Pos [6] & (!\heroInst|playerAnimationJumpInst|Add0~3  & 
// VCC))
// \heroInst|playerAnimationJumpInst|Add0~5  = CARRY((\heroInst|playerMovementInst|Player_X_Pos [6] & !\heroInst|playerAnimationJumpInst|Add0~3 ))

	.dataa(gnd),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add0~3 ),
	.combout(\heroInst|playerAnimationJumpInst|Add0~4_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add0~5 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add0~4 .lut_mask = 16'hC30C;
defparam \heroInst|playerAnimationJumpInst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add0~6 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add0~6_combout  = (\heroInst|playerMovementInst|Player_X_Pos [7] & (!\heroInst|playerAnimationJumpInst|Add0~5 )) # (!\heroInst|playerMovementInst|Player_X_Pos [7] & ((\heroInst|playerAnimationJumpInst|Add0~5 ) # (GND)))
// \heroInst|playerAnimationJumpInst|Add0~7  = CARRY((!\heroInst|playerAnimationJumpInst|Add0~5 ) # (!\heroInst|playerMovementInst|Player_X_Pos [7]))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add0~5 ),
	.combout(\heroInst|playerAnimationJumpInst|Add0~6_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add0~7 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add0~6 .lut_mask = 16'h5A5F;
defparam \heroInst|playerAnimationJumpInst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add0~8 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add0~8_combout  = (\heroInst|playerMovementInst|Player_X_Pos [8] & (\heroInst|playerAnimationJumpInst|Add0~7  $ (GND))) # (!\heroInst|playerMovementInst|Player_X_Pos [8] & (!\heroInst|playerAnimationJumpInst|Add0~7  & 
// VCC))
// \heroInst|playerAnimationJumpInst|Add0~9  = CARRY((\heroInst|playerMovementInst|Player_X_Pos [8] & !\heroInst|playerAnimationJumpInst|Add0~7 ))

	.dataa(gnd),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add0~7 ),
	.combout(\heroInst|playerAnimationJumpInst|Add0~8_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add0~9 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add0~8 .lut_mask = 16'hC30C;
defparam \heroInst|playerAnimationJumpInst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add0~10 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add0~10_combout  = \heroInst|playerMovementInst|Player_X_Pos [9] $ (\heroInst|playerAnimationJumpInst|Add0~9 )

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\heroInst|playerAnimationJumpInst|Add0~9 ),
	.combout(\heroInst|playerAnimationJumpInst|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add0~10 .lut_mask = 16'h5A5A;
defparam \heroInst|playerAnimationJumpInst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan0~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan0~1_cout  = CARRY(\vgasync_instance|hc [0])

	.dataa(\vgasync_instance|hc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan0~1_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan0~1 .lut_mask = 16'h00AA;
defparam \heroInst|playerAnimationJumpInst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan0~3 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan0~3_cout  = CARRY((\vgasync_instance|hc [1] & (!\heroInst|playerMovementInst|Player_X_Pos [1] & !\heroInst|playerAnimationJumpInst|LessThan0~1_cout )) # (!\vgasync_instance|hc [1] & 
// ((!\heroInst|playerAnimationJumpInst|LessThan0~1_cout ) # (!\heroInst|playerMovementInst|Player_X_Pos [1]))))

	.dataa(\vgasync_instance|hc [1]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan0~1_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan0~3_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan0~3 .lut_mask = 16'h0017;
defparam \heroInst|playerAnimationJumpInst|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan0~5 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan0~5_cout  = CARRY((\vgasync_instance|hc [2] & ((\heroInst|playerMovementInst|Player_X_Pos [2]) # (!\heroInst|playerAnimationJumpInst|LessThan0~3_cout ))) # (!\vgasync_instance|hc [2] & 
// (\heroInst|playerMovementInst|Player_X_Pos [2] & !\heroInst|playerAnimationJumpInst|LessThan0~3_cout )))

	.dataa(\vgasync_instance|hc [2]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan0~3_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan0~5_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan0~5 .lut_mask = 16'h008E;
defparam \heroInst|playerAnimationJumpInst|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan0~7 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan0~7_cout  = CARRY((\vgasync_instance|hc [3] & (\heroInst|playerMovementInst|Player_X_Pos [3] & !\heroInst|playerAnimationJumpInst|LessThan0~5_cout )) # (!\vgasync_instance|hc [3] & 
// ((\heroInst|playerMovementInst|Player_X_Pos [3]) # (!\heroInst|playerAnimationJumpInst|LessThan0~5_cout ))))

	.dataa(\vgasync_instance|hc [3]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan0~5_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan0~7_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan0~7 .lut_mask = 16'h004D;
defparam \heroInst|playerAnimationJumpInst|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan0~9 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan0~9_cout  = CARRY((\heroInst|playerAnimationJumpInst|Add0~0_combout  & (\vgasync_instance|hc [4] & !\heroInst|playerAnimationJumpInst|LessThan0~7_cout )) # (!\heroInst|playerAnimationJumpInst|Add0~0_combout  & 
// ((\vgasync_instance|hc [4]) # (!\heroInst|playerAnimationJumpInst|LessThan0~7_cout ))))

	.dataa(\heroInst|playerAnimationJumpInst|Add0~0_combout ),
	.datab(\vgasync_instance|hc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan0~7_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan0~9_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan0~9 .lut_mask = 16'h004D;
defparam \heroInst|playerAnimationJumpInst|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan0~11 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan0~11_cout  = CARRY((\heroInst|playerAnimationJumpInst|Add0~2_combout  & ((!\heroInst|playerAnimationJumpInst|LessThan0~9_cout ) # (!\vgasync_instance|hc [5]))) # (!\heroInst|playerAnimationJumpInst|Add0~2_combout  
// & (!\vgasync_instance|hc [5] & !\heroInst|playerAnimationJumpInst|LessThan0~9_cout )))

	.dataa(\heroInst|playerAnimationJumpInst|Add0~2_combout ),
	.datab(\vgasync_instance|hc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan0~9_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan0~11_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan0~11 .lut_mask = 16'h002B;
defparam \heroInst|playerAnimationJumpInst|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan0~13 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan0~13_cout  = CARRY((\heroInst|playerAnimationJumpInst|Add0~4_combout  & (\vgasync_instance|hc [6] & !\heroInst|playerAnimationJumpInst|LessThan0~11_cout )) # (!\heroInst|playerAnimationJumpInst|Add0~4_combout  & 
// ((\vgasync_instance|hc [6]) # (!\heroInst|playerAnimationJumpInst|LessThan0~11_cout ))))

	.dataa(\heroInst|playerAnimationJumpInst|Add0~4_combout ),
	.datab(\vgasync_instance|hc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan0~11_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan0~13_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan0~13 .lut_mask = 16'h004D;
defparam \heroInst|playerAnimationJumpInst|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan0~15 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan0~15_cout  = CARRY((\vgasync_instance|hc [7] & (\heroInst|playerAnimationJumpInst|Add0~6_combout  & !\heroInst|playerAnimationJumpInst|LessThan0~13_cout )) # (!\vgasync_instance|hc [7] & 
// ((\heroInst|playerAnimationJumpInst|Add0~6_combout ) # (!\heroInst|playerAnimationJumpInst|LessThan0~13_cout ))))

	.dataa(\vgasync_instance|hc [7]),
	.datab(\heroInst|playerAnimationJumpInst|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan0~13_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan0~15_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan0~15 .lut_mask = 16'h004D;
defparam \heroInst|playerAnimationJumpInst|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan0~17 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan0~17_cout  = CARRY((\vgasync_instance|hc [8] & ((!\heroInst|playerAnimationJumpInst|LessThan0~15_cout ) # (!\heroInst|playerAnimationJumpInst|Add0~8_combout ))) # (!\vgasync_instance|hc [8] & 
// (!\heroInst|playerAnimationJumpInst|Add0~8_combout  & !\heroInst|playerAnimationJumpInst|LessThan0~15_cout )))

	.dataa(\vgasync_instance|hc [8]),
	.datab(\heroInst|playerAnimationJumpInst|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|LessThan0~15_cout ),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|LessThan0~17_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan0~17 .lut_mask = 16'h002B;
defparam \heroInst|playerAnimationJumpInst|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|LessThan0~18 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|LessThan0~18_combout  = (\vgasync_instance|hc [9] & ((\heroInst|playerAnimationJumpInst|LessThan0~17_cout ) # (!\heroInst|playerAnimationJumpInst|Add0~10_combout ))) # (!\vgasync_instance|hc [9] & 
// (\heroInst|playerAnimationJumpInst|LessThan0~17_cout  & !\heroInst|playerAnimationJumpInst|Add0~10_combout ))

	.dataa(gnd),
	.datab(\vgasync_instance|hc [9]),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|Add0~10_combout ),
	.cin(\heroInst|playerAnimationJumpInst|LessThan0~17_cout ),
	.combout(\heroInst|playerAnimationJumpInst|LessThan0~18_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|LessThan0~18 .lut_mask = 16'hC0FC;
defparam \heroInst|playerAnimationJumpInst|LessThan0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|playerOn~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|playerOn~1_combout  = ((\vgasync_instance|vc [8]) # ((\heroInst|playerAnimationJumpInst|LessThan0~18_combout ) # (!\heroInst|playerAnimationJumpInst|LessThan1~16_combout ))) # 
// (!\heroInst|playerAnimationJumpInst|always1~0_combout )

	.dataa(\heroInst|playerAnimationJumpInst|always1~0_combout ),
	.datab(\vgasync_instance|vc [8]),
	.datac(\heroInst|playerAnimationJumpInst|LessThan1~16_combout ),
	.datad(\heroInst|playerAnimationJumpInst|LessThan0~18_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|playerOn~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|playerOn~1 .lut_mask = 16'hFFDF;
defparam \heroInst|playerAnimationJumpInst|playerOn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|always1~6 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|always1~6_combout  = (\vgasync_instance|vc [9]) # ((\vgasync_instance|hc [9] $ (\heroInst|playerMovementInst|Player_X_Pos [9])) # (!\vgasync_instance|vc [7]))

	.dataa(\vgasync_instance|hc [9]),
	.datab(\vgasync_instance|vc [9]),
	.datac(\vgasync_instance|vc [7]),
	.datad(\heroInst|playerMovementInst|Player_X_Pos [9]),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|always1~6 .lut_mask = 16'hDFEF;
defparam \heroInst|playerAnimationJumpInst|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|always1~7 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|always1~7_combout  = (\vgasync_instance|hc [0]) # ((\vgasync_instance|vc [2]) # ((\heroInst|playerAnimationJumpInst|always1~6_combout ) # (!\vgasync_instance|vc [5])))

	.dataa(\vgasync_instance|hc [0]),
	.datab(\vgasync_instance|vc [2]),
	.datac(\vgasync_instance|vc [5]),
	.datad(\heroInst|playerAnimationJumpInst|always1~6_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|always1~7 .lut_mask = 16'hFFEF;
defparam \heroInst|playerAnimationJumpInst|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|always1~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|always1~4_combout  = (\vgasync_instance|hc [6] & ((\heroInst|playerMovementInst|Player_X_Pos [5] $ (\vgasync_instance|hc [5])) # (!\heroInst|playerMovementInst|Player_X_Pos [6]))) # (!\vgasync_instance|hc [6] & 
// ((\heroInst|playerMovementInst|Player_X_Pos [6]) # (\heroInst|playerMovementInst|Player_X_Pos [5] $ (\vgasync_instance|hc [5]))))

	.dataa(\vgasync_instance|hc [6]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [5]),
	.datac(\vgasync_instance|hc [5]),
	.datad(\heroInst|playerMovementInst|Player_X_Pos [6]),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|always1~4 .lut_mask = 16'h7DBE;
defparam \heroInst|playerAnimationJumpInst|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|always1~5 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|always1~5_combout  = (\heroInst|playerMovementInst|Player_X_Pos [7] & ((\vgasync_instance|hc [8] $ (\heroInst|playerMovementInst|Player_X_Pos [8])) # (!\vgasync_instance|hc [7]))) # 
// (!\heroInst|playerMovementInst|Player_X_Pos [7] & ((\vgasync_instance|hc [7]) # (\vgasync_instance|hc [8] $ (\heroInst|playerMovementInst|Player_X_Pos [8]))))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [7]),
	.datab(\vgasync_instance|hc [7]),
	.datac(\vgasync_instance|hc [8]),
	.datad(\heroInst|playerMovementInst|Player_X_Pos [8]),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|always1~5 .lut_mask = 16'h6FF6;
defparam \heroInst|playerAnimationJumpInst|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|always1~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|always1~2_combout  = (\vgasync_instance|hc [4] & ((\heroInst|playerMovementInst|Player_X_Pos [4]) # (\heroInst|playerMovementInst|Player_X_Pos [3] $ (!\vgasync_instance|hc [3])))) # (!\vgasync_instance|hc [4] & 
// ((\heroInst|playerMovementInst|Player_X_Pos [3] $ (!\vgasync_instance|hc [3])) # (!\heroInst|playerMovementInst|Player_X_Pos [4])))

	.dataa(\vgasync_instance|hc [4]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [4]),
	.datac(\heroInst|playerMovementInst|Player_X_Pos [3]),
	.datad(\vgasync_instance|hc [3]),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|always1~2 .lut_mask = 16'hF99F;
defparam \heroInst|playerAnimationJumpInst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|always1~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|always1~1_combout  = (\heroInst|playerMovementInst|Player_X_Pos [2] & ((\vgasync_instance|hc [2]) # (\vgasync_instance|hc [1] $ (!\heroInst|playerMovementInst|Player_X_Pos [1])))) # 
// (!\heroInst|playerMovementInst|Player_X_Pos [2] & ((\vgasync_instance|hc [1] $ (!\heroInst|playerMovementInst|Player_X_Pos [1])) # (!\vgasync_instance|hc [2])))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [2]),
	.datab(\vgasync_instance|hc [1]),
	.datac(\vgasync_instance|hc [2]),
	.datad(\heroInst|playerMovementInst|Player_X_Pos [1]),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|always1~1 .lut_mask = 16'hEDB7;
defparam \heroInst|playerAnimationJumpInst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|always1~3 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|always1~3_combout  = (\heroInst|playerAnimationJumpInst|always1~2_combout ) # ((\heroInst|playerAnimationJumpInst|always1~1_combout ) # ((!\vgasync_instance|Equal1~0_combout ) # (!\vgasync_instance|Equal1~1_combout )))

	.dataa(\heroInst|playerAnimationJumpInst|always1~2_combout ),
	.datab(\heroInst|playerAnimationJumpInst|always1~1_combout ),
	.datac(\vgasync_instance|Equal1~1_combout ),
	.datad(\vgasync_instance|Equal1~0_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|always1~3 .lut_mask = 16'hEFFF;
defparam \heroInst|playerAnimationJumpInst|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|always1~8 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|always1~8_combout  = (\heroInst|playerAnimationJumpInst|always1~7_combout ) # ((\heroInst|playerAnimationJumpInst|always1~4_combout ) # ((\heroInst|playerAnimationJumpInst|always1~5_combout ) # 
// (\heroInst|playerAnimationJumpInst|always1~3_combout )))

	.dataa(\heroInst|playerAnimationJumpInst|always1~7_combout ),
	.datab(\heroInst|playerAnimationJumpInst|always1~4_combout ),
	.datac(\heroInst|playerAnimationJumpInst|always1~5_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always1~3_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|always1~8 .lut_mask = 16'hFFFE;
defparam \heroInst|playerAnimationJumpInst|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \heroInst|playerMovementInst|Direction~1 (
// Equation(s):
// \heroInst|playerMovementInst|Direction~1_combout  = (\PS2Controller|Data [5] & (((\heroInst|playerMovementInst|playerMoving~0_combout  & \heroInst|playerMovementInst|Direction~q )))) # (!\PS2Controller|Data [5] & 
// (\heroInst|playerMovementInst|PlayerXMotionNext[2]~0_combout  & ((!\heroInst|playerMovementInst|Direction~q ))))

	.dataa(\PS2Controller|Data [5]),
	.datab(\heroInst|playerMovementInst|PlayerXMotionNext[2]~0_combout ),
	.datac(\heroInst|playerMovementInst|playerMoving~0_combout ),
	.datad(\heroInst|playerMovementInst|Direction~q ),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|Direction~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|Direction~1 .lut_mask = 16'hA044;
defparam \heroInst|playerMovementInst|Direction~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \heroInst|playerMovementInst|Direction~2 (
// Equation(s):
// \heroInst|playerMovementInst|Direction~2_combout  = \heroInst|playerMovementInst|Direction~q  $ (((\PS2Controller|Press~q  & (\heroInst|playerMovementInst|Direction~0_combout  & \heroInst|playerMovementInst|Direction~1_combout ))))

	.dataa(\PS2Controller|Press~q ),
	.datab(\heroInst|playerMovementInst|Direction~0_combout ),
	.datac(\heroInst|playerMovementInst|Direction~q ),
	.datad(\heroInst|playerMovementInst|Direction~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerMovementInst|Direction~2_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerMovementInst|Direction~2 .lut_mask = 16'h78F0;
defparam \heroInst|playerMovementInst|Direction~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N21
dffeas \heroInst|playerMovementInst|Direction (
	.clk(\vgasync_instance|vs~clkctrl_outclk ),
	.d(\heroInst|playerMovementInst|Direction~2_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerMovementInst|Direction~q ),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerMovementInst|Direction .is_wysiwyg = "true";
defparam \heroInst|playerMovementInst|Direction .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|currframeOffset~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|currframeOffset~0_combout  = (\heroInst|playerMovementInst|Direction~q  & !\SW[1]~input_o )

	.dataa(gnd),
	.datab(\heroInst|playerMovementInst|Direction~q ),
	.datac(\SW[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|currframeOffset~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currframeOffset~0 .lut_mask = 16'h0C0C;
defparam \heroInst|playerAnimationJumpInst|currframeOffset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N23
dffeas \heroInst|playerAnimationJumpInst|currframeOffset[11] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|currframeOffset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currframeOffset [11]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currframeOffset[11] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currframeOffset[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N20
cycloneive_lcell_comb \frameCount|Selector2~0 (
// Equation(s):
// \frameCount|Selector2~0_combout  = (\frameCount|VStateCurr.VSync~q ) # ((\frameCount|VStateCurr.VSyncBackPorch~q  & !\vgasync_instance|vs~q ))

	.dataa(gnd),
	.datab(\frameCount|VStateCurr.VSyncBackPorch~q ),
	.datac(\vgasync_instance|vs~q ),
	.datad(\frameCount|VStateCurr.VSync~q ),
	.cin(gnd),
	.combout(\frameCount|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameCount|Selector2~0 .lut_mask = 16'hFF0C;
defparam \frameCount|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N9
dffeas \frameCount|VStateCurr.VSyncBackPorch (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(gnd),
	.asdata(\frameCount|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameCount|VStateCurr.VSyncBackPorch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frameCount|VStateCurr.VSyncBackPorch .is_wysiwyg = "true";
defparam \frameCount|VStateCurr.VSyncBackPorch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N26
cycloneive_lcell_comb \frameCount|VStateCurr~6 (
// Equation(s):
// \frameCount|VStateCurr~6_combout  = (!\SW[1]~input_o  & (((!\frameCount|VStateCurr.VSyncBackPorch~q  & \frameCount|VStateCurr.VSyncFrontPorch~q )) # (!\vgasync_instance|vs~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\vgasync_instance|vs~q ),
	.datac(\frameCount|VStateCurr.VSyncBackPorch~q ),
	.datad(\frameCount|VStateCurr.VSyncFrontPorch~q ),
	.cin(gnd),
	.combout(\frameCount|VStateCurr~6_combout ),
	.cout());
// synopsys translate_off
defparam \frameCount|VStateCurr~6 .lut_mask = 16'h1511;
defparam \frameCount|VStateCurr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N18
cycloneive_lcell_comb \frameCount|VStateCurr.VSyncFrontPorch~feeder (
// Equation(s):
// \frameCount|VStateCurr.VSyncFrontPorch~feeder_combout  = \frameCount|VStateCurr~6_combout 

	.dataa(\frameCount|VStateCurr~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\frameCount|VStateCurr.VSyncFrontPorch~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frameCount|VStateCurr.VSyncFrontPorch~feeder .lut_mask = 16'hAAAA;
defparam \frameCount|VStateCurr.VSyncFrontPorch~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N19
dffeas \frameCount|VStateCurr.VSyncFrontPorch (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\frameCount|VStateCurr.VSyncFrontPorch~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameCount|VStateCurr.VSyncFrontPorch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frameCount|VStateCurr.VSyncFrontPorch .is_wysiwyg = "true";
defparam \frameCount|VStateCurr.VSyncFrontPorch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N12
cycloneive_lcell_comb \frameCount|VStateCurr~5 (
// Equation(s):
// \frameCount|VStateCurr~5_combout  = (!\SW[1]~input_o  & (!\vgasync_instance|vs~q  & !\frameCount|VStateCurr.VSyncFrontPorch~q ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\vgasync_instance|vs~q ),
	.datad(\frameCount|VStateCurr.VSyncFrontPorch~q ),
	.cin(gnd),
	.combout(\frameCount|VStateCurr~5_combout ),
	.cout());
// synopsys translate_off
defparam \frameCount|VStateCurr~5 .lut_mask = 16'h0003;
defparam \frameCount|VStateCurr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N30
cycloneive_lcell_comb \frameCount|VStateCurr.VSync~feeder (
// Equation(s):
// \frameCount|VStateCurr.VSync~feeder_combout  = \frameCount|VStateCurr~5_combout 

	.dataa(\frameCount|VStateCurr~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\frameCount|VStateCurr.VSync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frameCount|VStateCurr.VSync~feeder .lut_mask = 16'hAAAA;
defparam \frameCount|VStateCurr.VSync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y1_N31
dffeas \frameCount|VStateCurr.VSync (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\frameCount|VStateCurr.VSync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameCount|VStateCurr.VSync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frameCount|VStateCurr.VSync .is_wysiwyg = "true";
defparam \frameCount|VStateCurr.VSync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N12
cycloneive_lcell_comb \frameCount|counter[0]~7 (
// Equation(s):
// \frameCount|counter[0]~7_combout  = (\frameCount|counter [0] & (\frameCount|VStateCurr.VSync~q  $ (VCC))) # (!\frameCount|counter [0] & (\frameCount|VStateCurr.VSync~q  & VCC))
// \frameCount|counter[0]~8  = CARRY((\frameCount|counter [0] & \frameCount|VStateCurr.VSync~q ))

	.dataa(\frameCount|counter [0]),
	.datab(\frameCount|VStateCurr.VSync~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\frameCount|counter[0]~7_combout ),
	.cout(\frameCount|counter[0]~8 ));
// synopsys translate_off
defparam \frameCount|counter[0]~7 .lut_mask = 16'h6688;
defparam \frameCount|counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N28
cycloneive_lcell_comb \frameCount|counter[0]~feeder (
// Equation(s):
// \frameCount|counter[0]~feeder_combout  = \frameCount|counter[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\frameCount|counter[0]~7_combout ),
	.cin(gnd),
	.combout(\frameCount|counter[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frameCount|counter[0]~feeder .lut_mask = 16'hFF00;
defparam \frameCount|counter[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N26
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N14
cycloneive_lcell_comb \frameCount|counter[1]~9 (
// Equation(s):
// \frameCount|counter[1]~9_combout  = (\frameCount|counter [1] & (!\frameCount|counter[0]~8 )) # (!\frameCount|counter [1] & ((\frameCount|counter[0]~8 ) # (GND)))
// \frameCount|counter[1]~10  = CARRY((!\frameCount|counter[0]~8 ) # (!\frameCount|counter [1]))

	.dataa(gnd),
	.datab(\frameCount|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameCount|counter[0]~8 ),
	.combout(\frameCount|counter[1]~9_combout ),
	.cout(\frameCount|counter[1]~10 ));
// synopsys translate_off
defparam \frameCount|counter[1]~9 .lut_mask = 16'h3C3F;
defparam \frameCount|counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y1_N15
dffeas \frameCount|counter[1] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\frameCount|counter[1]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(\frameCount|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameCount|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \frameCount|counter[1] .is_wysiwyg = "true";
defparam \frameCount|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N16
cycloneive_lcell_comb \frameCount|counter[2]~11 (
// Equation(s):
// \frameCount|counter[2]~11_combout  = (\frameCount|counter [2] & (\frameCount|counter[1]~10  $ (GND))) # (!\frameCount|counter [2] & (!\frameCount|counter[1]~10  & VCC))
// \frameCount|counter[2]~12  = CARRY((\frameCount|counter [2] & !\frameCount|counter[1]~10 ))

	.dataa(gnd),
	.datab(\frameCount|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameCount|counter[1]~10 ),
	.combout(\frameCount|counter[2]~11_combout ),
	.cout(\frameCount|counter[2]~12 ));
// synopsys translate_off
defparam \frameCount|counter[2]~11 .lut_mask = 16'hC30C;
defparam \frameCount|counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y1_N17
dffeas \frameCount|counter[2] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\frameCount|counter[2]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(\frameCount|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameCount|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frameCount|counter[2] .is_wysiwyg = "true";
defparam \frameCount|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N18
cycloneive_lcell_comb \frameCount|counter[3]~13 (
// Equation(s):
// \frameCount|counter[3]~13_combout  = (\frameCount|counter [3] & (!\frameCount|counter[2]~12 )) # (!\frameCount|counter [3] & ((\frameCount|counter[2]~12 ) # (GND)))
// \frameCount|counter[3]~14  = CARRY((!\frameCount|counter[2]~12 ) # (!\frameCount|counter [3]))

	.dataa(gnd),
	.datab(\frameCount|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameCount|counter[2]~12 ),
	.combout(\frameCount|counter[3]~13_combout ),
	.cout(\frameCount|counter[3]~14 ));
// synopsys translate_off
defparam \frameCount|counter[3]~13 .lut_mask = 16'h3C3F;
defparam \frameCount|counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y1_N19
dffeas \frameCount|counter[3] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\frameCount|counter[3]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(\frameCount|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameCount|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \frameCount|counter[3] .is_wysiwyg = "true";
defparam \frameCount|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N24
cycloneive_lcell_comb \frameCount|Equal0~0 (
// Equation(s):
// \frameCount|Equal0~0_combout  = (\frameCount|counter [0] & (\frameCount|counter [3] & (\frameCount|counter [1] & \frameCount|counter [2])))

	.dataa(\frameCount|counter [0]),
	.datab(\frameCount|counter [3]),
	.datac(\frameCount|counter [1]),
	.datad(\frameCount|counter [2]),
	.cin(gnd),
	.combout(\frameCount|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameCount|Equal0~0 .lut_mask = 16'h8000;
defparam \frameCount|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N20
cycloneive_lcell_comb \frameCount|counter[4]~15 (
// Equation(s):
// \frameCount|counter[4]~15_combout  = (\frameCount|counter [4] & (\frameCount|counter[3]~14  $ (GND))) # (!\frameCount|counter [4] & (!\frameCount|counter[3]~14  & VCC))
// \frameCount|counter[4]~16  = CARRY((\frameCount|counter [4] & !\frameCount|counter[3]~14 ))

	.dataa(gnd),
	.datab(\frameCount|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\frameCount|counter[3]~14 ),
	.combout(\frameCount|counter[4]~15_combout ),
	.cout(\frameCount|counter[4]~16 ));
// synopsys translate_off
defparam \frameCount|counter[4]~15 .lut_mask = 16'hC30C;
defparam \frameCount|counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y1_N21
dffeas \frameCount|counter[4] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\frameCount|counter[4]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(\frameCount|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameCount|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \frameCount|counter[4] .is_wysiwyg = "true";
defparam \frameCount|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N22
cycloneive_lcell_comb \frameCount|counter[5]~17 (
// Equation(s):
// \frameCount|counter[5]~17_combout  = \frameCount|counter [5] $ (\frameCount|counter[4]~16 )

	.dataa(\frameCount|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\frameCount|counter[4]~16 ),
	.combout(\frameCount|counter[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \frameCount|counter[5]~17 .lut_mask = 16'h5A5A;
defparam \frameCount|counter[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y1_N23
dffeas \frameCount|counter[5] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\frameCount|counter[5]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(\frameCount|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameCount|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \frameCount|counter[5] .is_wysiwyg = "true";
defparam \frameCount|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N10
cycloneive_lcell_comb \frameCount|Equal0~1 (
// Equation(s):
// \frameCount|Equal0~1_combout  = (\frameCount|Equal0~0_combout  & (\frameCount|counter [5] & \frameCount|counter [4]))

	.dataa(\frameCount|Equal0~0_combout ),
	.datab(gnd),
	.datac(\frameCount|counter [5]),
	.datad(\frameCount|counter [4]),
	.cin(gnd),
	.combout(\frameCount|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \frameCount|Equal0~1 .lut_mask = 16'hA000;
defparam \frameCount|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y1_N29
dffeas \frameCount|counter[0] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\frameCount|counter[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(\frameCount|Equal0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameCount|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \frameCount|counter[0] .is_wysiwyg = "true";
defparam \frameCount|counter[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \frameCount|counter[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\frameCount|counter [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\frameCount|counter[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \frameCount|counter[0]~clkctrl .clock_type = "global clock";
defparam \frameCount|counter[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector4~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector4~0_combout  = (!\heroInst|playerAnimationJumpInst|playerCurr.player4~q  & (((!\heroInst|playerMovementInst|playerMoving~1_combout ) # (!\PS2Controller|Press~q )) # 
// (!\heroInst|playerAnimationJumpInst|playerCurr.player5~q )))

	.dataa(\heroInst|playerAnimationJumpInst|playerCurr.player5~q ),
	.datab(\heroInst|playerAnimationJumpInst|playerCurr.player4~q ),
	.datac(\PS2Controller|Press~q ),
	.datad(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector4~0 .lut_mask = 16'h1333;
defparam \heroInst|playerAnimationJumpInst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|counter~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|counter~2_combout  = (\PS2Controller|Press~q  & (!\SW[1]~input_o  & (!\heroInst|playerAnimationJumpInst|counter [0] & \heroInst|playerMovementInst|playerMoving~1_combout )))

	.dataa(\PS2Controller|Press~q ),
	.datab(\SW[1]~input_o ),
	.datac(\heroInst|playerAnimationJumpInst|counter [0]),
	.datad(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|counter~2 .lut_mask = 16'h0200;
defparam \heroInst|playerAnimationJumpInst|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N25
dffeas \heroInst|playerAnimationJumpInst|counter[0] (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|counter[0] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|counter~3 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|counter~3_combout  = (\PS2Controller|Press~q  & (!\SW[1]~input_o  & (!\heroInst|playerAnimationJumpInst|Equal2~0_combout  & \heroInst|playerMovementInst|playerMoving~1_combout )))

	.dataa(\PS2Controller|Press~q ),
	.datab(\SW[1]~input_o ),
	.datac(\heroInst|playerAnimationJumpInst|Equal2~0_combout ),
	.datad(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|counter~3 .lut_mask = 16'h0200;
defparam \heroInst|playerAnimationJumpInst|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|counter~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|counter~4_combout  = (\heroInst|playerAnimationJumpInst|counter~3_combout  & (\heroInst|playerAnimationJumpInst|counter [0] $ (\heroInst|playerAnimationJumpInst|counter [1])))

	.dataa(\heroInst|playerAnimationJumpInst|counter [0]),
	.datab(gnd),
	.datac(\heroInst|playerAnimationJumpInst|counter [1]),
	.datad(\heroInst|playerAnimationJumpInst|counter~3_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|counter~4 .lut_mask = 16'h5A00;
defparam \heroInst|playerAnimationJumpInst|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N29
dffeas \heroInst|playerAnimationJumpInst|counter[1] (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|counter[1] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|counter~7 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|counter~7_combout  = (!\SW[1]~input_o  & (\heroInst|playerAnimationJumpInst|counter [2] $ (((\heroInst|playerAnimationJumpInst|counter [1] & \heroInst|playerAnimationJumpInst|counter [0])))))

	.dataa(\SW[1]~input_o ),
	.datab(\heroInst|playerAnimationJumpInst|counter [1]),
	.datac(\heroInst|playerAnimationJumpInst|counter [0]),
	.datad(\heroInst|playerAnimationJumpInst|counter [2]),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|counter~7 .lut_mask = 16'h1540;
defparam \heroInst|playerAnimationJumpInst|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|counter~5 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|counter~5_combout  = (\PS2Controller|Press~q  & (!\heroInst|playerAnimationJumpInst|Equal2~0_combout  & (\heroInst|playerAnimationJumpInst|counter~7_combout  & \heroInst|playerMovementInst|playerMoving~1_combout )))

	.dataa(\PS2Controller|Press~q ),
	.datab(\heroInst|playerAnimationJumpInst|Equal2~0_combout ),
	.datac(\heroInst|playerAnimationJumpInst|counter~7_combout ),
	.datad(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|counter~5 .lut_mask = 16'h2000;
defparam \heroInst|playerAnimationJumpInst|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N31
dffeas \heroInst|playerAnimationJumpInst|counter[2] (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|counter[2] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Equal2~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Equal2~1_combout  = (\heroInst|playerAnimationJumpInst|counter [1] & \heroInst|playerAnimationJumpInst|counter [0])

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|counter [1]),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|counter [0]),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Equal2~1 .lut_mask = 16'hCC00;
defparam \heroInst|playerAnimationJumpInst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|counter~6 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|counter~6_combout  = (\heroInst|playerAnimationJumpInst|counter~3_combout  & (\heroInst|playerAnimationJumpInst|counter [3] $ (((\heroInst|playerAnimationJumpInst|Equal2~1_combout  & 
// \heroInst|playerAnimationJumpInst|counter [2])))))

	.dataa(\heroInst|playerAnimationJumpInst|Equal2~1_combout ),
	.datab(\heroInst|playerAnimationJumpInst|counter [2]),
	.datac(\heroInst|playerAnimationJumpInst|counter [3]),
	.datad(\heroInst|playerAnimationJumpInst|counter~3_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|counter~6 .lut_mask = 16'h7800;
defparam \heroInst|playerAnimationJumpInst|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N9
dffeas \heroInst|playerAnimationJumpInst|counter[3] (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|counter[3] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Equal2~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Equal2~0_combout  = (!\heroInst|playerAnimationJumpInst|counter [2] & (\heroInst|playerAnimationJumpInst|counter [1] & (!\heroInst|playerAnimationJumpInst|counter [3] & \heroInst|playerAnimationJumpInst|counter [0])))

	.dataa(\heroInst|playerAnimationJumpInst|counter [2]),
	.datab(\heroInst|playerAnimationJumpInst|counter [1]),
	.datac(\heroInst|playerAnimationJumpInst|counter [3]),
	.datad(\heroInst|playerAnimationJumpInst|counter [0]),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Equal2~0 .lut_mask = 16'h0400;
defparam \heroInst|playerAnimationJumpInst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|always3~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|always3~0_combout  = (\heroInst|playerMovementInst|playerMoving~1_combout  & (\PS2Controller|Press~q  & \heroInst|playerAnimationJumpInst|Equal2~0_combout ))

	.dataa(gnd),
	.datab(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.datac(\PS2Controller|Press~q ),
	.datad(\heroInst|playerAnimationJumpInst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|always3~0 .lut_mask = 16'hC000;
defparam \heroInst|playerAnimationJumpInst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector4~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector4~1_combout  = (!\SW[1]~input_o  & (!\heroInst|playerAnimationJumpInst|Selector4~0_combout  & (\heroInst|playerAnimationJumpInst|playerCurr.player4~q  $ (!\heroInst|playerAnimationJumpInst|always3~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\heroInst|playerAnimationJumpInst|playerCurr.player4~q ),
	.datac(\heroInst|playerAnimationJumpInst|Selector4~0_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always3~0_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector4~1 .lut_mask = 16'h0401;
defparam \heroInst|playerAnimationJumpInst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N21
dffeas \heroInst|playerAnimationJumpInst|playerCurr.player5 (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|playerCurr.player5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|playerCurr.player5 .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|playerCurr.player5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector5~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector5~0_combout  = (!\heroInst|playerAnimationJumpInst|playerCurr.player5~q  & (((!\heroInst|playerMovementInst|playerMoving~1_combout ) # (!\heroInst|playerAnimationJumpInst|playerCurr.player6~q )) # 
// (!\PS2Controller|Press~q )))

	.dataa(\heroInst|playerAnimationJumpInst|playerCurr.player5~q ),
	.datab(\PS2Controller|Press~q ),
	.datac(\heroInst|playerAnimationJumpInst|playerCurr.player6~q ),
	.datad(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector5~0 .lut_mask = 16'h1555;
defparam \heroInst|playerAnimationJumpInst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector5~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector5~1_combout  = (!\SW[1]~input_o  & (!\heroInst|playerAnimationJumpInst|Selector5~0_combout  & (\heroInst|playerAnimationJumpInst|playerCurr.player5~q  $ (!\heroInst|playerAnimationJumpInst|always3~0_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|playerCurr.player5~q ),
	.datab(\SW[1]~input_o ),
	.datac(\heroInst|playerAnimationJumpInst|Selector5~0_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always3~0_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector5~1 .lut_mask = 16'h0201;
defparam \heroInst|playerAnimationJumpInst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N31
dffeas \heroInst|playerAnimationJumpInst|playerCurr.player6 (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|playerCurr.player6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|playerCurr.player6 .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|playerCurr.player6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector0~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector0~0_combout  = (((!\heroInst|playerAnimationJumpInst|playerCurr.player1~q  & !\heroInst|playerAnimationJumpInst|Equal2~0_combout )) # (!\heroInst|playerMovementInst|playerMoving~1_combout )) # 
// (!\PS2Controller|Press~q )

	.dataa(\heroInst|playerAnimationJumpInst|playerCurr.player1~q ),
	.datab(\PS2Controller|Press~q ),
	.datac(\heroInst|playerAnimationJumpInst|Equal2~0_combout ),
	.datad(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector0~0 .lut_mask = 16'h37FF;
defparam \heroInst|playerAnimationJumpInst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector0~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector0~1_combout  = (!\SW[1]~input_o  & (!\heroInst|playerAnimationJumpInst|Selector0~0_combout  & ((!\heroInst|playerAnimationJumpInst|always3~0_combout ) # (!\heroInst|playerAnimationJumpInst|playerCurr.player6~q 
// ))))

	.dataa(\heroInst|playerAnimationJumpInst|playerCurr.player6~q ),
	.datab(\SW[1]~input_o ),
	.datac(\heroInst|playerAnimationJumpInst|Selector0~0_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always3~0_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector0~1 .lut_mask = 16'h0103;
defparam \heroInst|playerAnimationJumpInst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N11
dffeas \heroInst|playerAnimationJumpInst|playerCurr.player1 (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|playerCurr.player1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|playerCurr.player1 .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|playerCurr.player1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector1~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector1~0_combout  = (\heroInst|playerAnimationJumpInst|playerCurr.player1~q  & (((!\heroInst|playerMovementInst|playerMoving~1_combout ) # (!\heroInst|playerAnimationJumpInst|playerCurr.player2~q )) # 
// (!\PS2Controller|Press~q )))

	.dataa(\PS2Controller|Press~q ),
	.datab(\heroInst|playerAnimationJumpInst|playerCurr.player1~q ),
	.datac(\heroInst|playerAnimationJumpInst|playerCurr.player2~q ),
	.datad(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector1~0 .lut_mask = 16'h4CCC;
defparam \heroInst|playerAnimationJumpInst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector1~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector1~1_combout  = (!\SW[1]~input_o  & (!\heroInst|playerAnimationJumpInst|Selector1~0_combout  & (\heroInst|playerAnimationJumpInst|playerCurr.player1~q  $ (\heroInst|playerAnimationJumpInst|always3~0_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|playerCurr.player1~q ),
	.datab(\SW[1]~input_o ),
	.datac(\heroInst|playerAnimationJumpInst|Selector1~0_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always3~0_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector1~1 .lut_mask = 16'h0102;
defparam \heroInst|playerAnimationJumpInst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N25
dffeas \heroInst|playerAnimationJumpInst|playerCurr.player2 (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|playerCurr.player2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|playerCurr.player2 .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|playerCurr.player2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector2~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector2~0_combout  = (!\heroInst|playerAnimationJumpInst|playerCurr.player2~q  & (((!\heroInst|playerMovementInst|playerMoving~1_combout ) # (!\heroInst|playerAnimationJumpInst|playerCurr.player3~q )) # 
// (!\PS2Controller|Press~q )))

	.dataa(\PS2Controller|Press~q ),
	.datab(\heroInst|playerAnimationJumpInst|playerCurr.player3~q ),
	.datac(\heroInst|playerAnimationJumpInst|playerCurr.player2~q ),
	.datad(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector2~0 .lut_mask = 16'h070F;
defparam \heroInst|playerAnimationJumpInst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector2~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector2~1_combout  = (!\heroInst|playerAnimationJumpInst|Selector2~0_combout  & (!\SW[1]~input_o  & (\heroInst|playerAnimationJumpInst|playerCurr.player2~q  $ (!\heroInst|playerAnimationJumpInst|always3~0_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|playerCurr.player2~q ),
	.datab(\heroInst|playerAnimationJumpInst|Selector2~0_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\heroInst|playerAnimationJumpInst|always3~0_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector2~1 .lut_mask = 16'h0201;
defparam \heroInst|playerAnimationJumpInst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N23
dffeas \heroInst|playerAnimationJumpInst|playerCurr.player3 (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|playerCurr.player3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|playerCurr.player3 .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|playerCurr.player3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector3~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector3~0_combout  = (!\heroInst|playerAnimationJumpInst|playerCurr.player3~q  & (((!\heroInst|playerMovementInst|playerMoving~1_combout ) # (!\heroInst|playerAnimationJumpInst|playerCurr.player4~q )) # 
// (!\PS2Controller|Press~q )))

	.dataa(\PS2Controller|Press~q ),
	.datab(\heroInst|playerAnimationJumpInst|playerCurr.player3~q ),
	.datac(\heroInst|playerAnimationJumpInst|playerCurr.player4~q ),
	.datad(\heroInst|playerMovementInst|playerMoving~1_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector3~0 .lut_mask = 16'h1333;
defparam \heroInst|playerAnimationJumpInst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Selector3~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Selector3~1_combout  = (!\SW[1]~input_o  & (!\heroInst|playerAnimationJumpInst|Selector3~0_combout  & (\heroInst|playerAnimationJumpInst|playerCurr.player3~q  $ (!\heroInst|playerAnimationJumpInst|always3~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\heroInst|playerAnimationJumpInst|Selector3~0_combout ),
	.datac(\heroInst|playerAnimationJumpInst|playerCurr.player3~q ),
	.datad(\heroInst|playerAnimationJumpInst|always3~0_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Selector3~1 .lut_mask = 16'h1001;
defparam \heroInst|playerAnimationJumpInst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N1
dffeas \heroInst|playerAnimationJumpInst|playerCurr.player4 (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|playerCurr.player4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|playerCurr.player4 .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|playerCurr.player4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|animationOffset[12]~feeder (
// Equation(s):
// \heroInst|playerAnimationJumpInst|animationOffset[12]~feeder_combout  = \heroInst|playerAnimationJumpInst|playerCurr.player4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|playerCurr.player4~q ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|animationOffset[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|animationOffset[12]~feeder .lut_mask = 16'hFF00;
defparam \heroInst|playerAnimationJumpInst|animationOffset[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N9
dffeas \heroInst|playerAnimationJumpInst|animationOffset[12] (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|animationOffset[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|animationOffset [12]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|animationOffset[12] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|animationOffset[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|animationOffset~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|animationOffset~4_combout  = (\heroInst|playerAnimationJumpInst|playerCurr.player3~q ) # (\heroInst|playerAnimationJumpInst|playerCurr.player5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\heroInst|playerAnimationJumpInst|playerCurr.player3~q ),
	.datad(\heroInst|playerAnimationJumpInst|playerCurr.player5~q ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|animationOffset~4_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|animationOffset~4 .lut_mask = 16'hFFF0;
defparam \heroInst|playerAnimationJumpInst|animationOffset~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N15
dffeas \heroInst|playerAnimationJumpInst|animationOffset[11] (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|animationOffset~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|animationOffset [11]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|animationOffset[11] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|animationOffset[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add3~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add3~0_combout  = (\heroInst|playerAnimationJumpInst|currframeOffset [11] & (\heroInst|playerAnimationJumpInst|animationOffset [11] $ (VCC))) # (!\heroInst|playerAnimationJumpInst|currframeOffset [11] & 
// (\heroInst|playerAnimationJumpInst|animationOffset [11] & VCC))
// \heroInst|playerAnimationJumpInst|Add3~1  = CARRY((\heroInst|playerAnimationJumpInst|currframeOffset [11] & \heroInst|playerAnimationJumpInst|animationOffset [11]))

	.dataa(\heroInst|playerAnimationJumpInst|currframeOffset [11]),
	.datab(\heroInst|playerAnimationJumpInst|animationOffset [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add3~0_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add3~1 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add3~0 .lut_mask = 16'h6688;
defparam \heroInst|playerAnimationJumpInst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add3~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add3~2_combout  = (\heroInst|playerAnimationJumpInst|currframeOffset [11] & ((\heroInst|playerAnimationJumpInst|animationOffset [12] & (\heroInst|playerAnimationJumpInst|Add3~1  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|animationOffset [12] & (!\heroInst|playerAnimationJumpInst|Add3~1 )))) # (!\heroInst|playerAnimationJumpInst|currframeOffset [11] & ((\heroInst|playerAnimationJumpInst|animationOffset [12] & 
// (!\heroInst|playerAnimationJumpInst|Add3~1 )) # (!\heroInst|playerAnimationJumpInst|animationOffset [12] & ((\heroInst|playerAnimationJumpInst|Add3~1 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add3~3  = CARRY((\heroInst|playerAnimationJumpInst|currframeOffset [11] & (!\heroInst|playerAnimationJumpInst|animationOffset [12] & !\heroInst|playerAnimationJumpInst|Add3~1 )) # 
// (!\heroInst|playerAnimationJumpInst|currframeOffset [11] & ((!\heroInst|playerAnimationJumpInst|Add3~1 ) # (!\heroInst|playerAnimationJumpInst|animationOffset [12]))))

	.dataa(\heroInst|playerAnimationJumpInst|currframeOffset [11]),
	.datab(\heroInst|playerAnimationJumpInst|animationOffset [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add3~1 ),
	.combout(\heroInst|playerAnimationJumpInst|Add3~2_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add3~3 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add3~2 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add3~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add3~4_combout  = !\heroInst|playerAnimationJumpInst|Add3~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\heroInst|playerAnimationJumpInst|Add3~3 ),
	.combout(\heroInst|playerAnimationJumpInst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add3~4 .lut_mask = 16'h0F0F;
defparam \heroInst|playerAnimationJumpInst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add4~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add4~0_combout  = (\heroInst|playerMovementInst|Player_X_Pos [1] & ((\vgasync_instance|hc [1]) # (GND))) # (!\heroInst|playerMovementInst|Player_X_Pos [1] & (\vgasync_instance|hc [1] $ (VCC)))
// \heroInst|playerAnimationJumpInst|Add4~1  = CARRY((\heroInst|playerMovementInst|Player_X_Pos [1]) # (\vgasync_instance|hc [1]))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [1]),
	.datab(\vgasync_instance|hc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add4~0_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add4~1 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add4~0 .lut_mask = 16'h99EE;
defparam \heroInst|playerAnimationJumpInst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add4~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add4~2_combout  = (\heroInst|playerMovementInst|Player_X_Pos [2] & ((\vgasync_instance|hc [2] & (\heroInst|playerAnimationJumpInst|Add4~1  & VCC)) # (!\vgasync_instance|hc [2] & (!\heroInst|playerAnimationJumpInst|Add4~1 
// )))) # (!\heroInst|playerMovementInst|Player_X_Pos [2] & ((\vgasync_instance|hc [2] & (!\heroInst|playerAnimationJumpInst|Add4~1 )) # (!\vgasync_instance|hc [2] & ((\heroInst|playerAnimationJumpInst|Add4~1 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add4~3  = CARRY((\heroInst|playerMovementInst|Player_X_Pos [2] & (!\vgasync_instance|hc [2] & !\heroInst|playerAnimationJumpInst|Add4~1 )) # (!\heroInst|playerMovementInst|Player_X_Pos [2] & 
// ((!\heroInst|playerAnimationJumpInst|Add4~1 ) # (!\vgasync_instance|hc [2]))))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [2]),
	.datab(\vgasync_instance|hc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add4~1 ),
	.combout(\heroInst|playerAnimationJumpInst|Add4~2_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add4~3 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add4~2 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add4~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add4~4_combout  = ((\vgasync_instance|hc [3] $ (\heroInst|playerMovementInst|Player_X_Pos [3] $ (!\heroInst|playerAnimationJumpInst|Add4~3 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add4~5  = CARRY((\vgasync_instance|hc [3] & ((\heroInst|playerMovementInst|Player_X_Pos [3]) # (!\heroInst|playerAnimationJumpInst|Add4~3 ))) # (!\vgasync_instance|hc [3] & (\heroInst|playerMovementInst|Player_X_Pos [3] & 
// !\heroInst|playerAnimationJumpInst|Add4~3 )))

	.dataa(\vgasync_instance|hc [3]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add4~3 ),
	.combout(\heroInst|playerAnimationJumpInst|Add4~4_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add4~5 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add4~4 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add4~6 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add4~6_combout  = (\vgasync_instance|hc [4] & ((\heroInst|playerMovementInst|Player_X_Pos [4] & (\heroInst|playerAnimationJumpInst|Add4~5  & VCC)) # (!\heroInst|playerMovementInst|Player_X_Pos [4] & 
// (!\heroInst|playerAnimationJumpInst|Add4~5 )))) # (!\vgasync_instance|hc [4] & ((\heroInst|playerMovementInst|Player_X_Pos [4] & (!\heroInst|playerAnimationJumpInst|Add4~5 )) # (!\heroInst|playerMovementInst|Player_X_Pos [4] & 
// ((\heroInst|playerAnimationJumpInst|Add4~5 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add4~7  = CARRY((\vgasync_instance|hc [4] & (!\heroInst|playerMovementInst|Player_X_Pos [4] & !\heroInst|playerAnimationJumpInst|Add4~5 )) # (!\vgasync_instance|hc [4] & ((!\heroInst|playerAnimationJumpInst|Add4~5 ) # 
// (!\heroInst|playerMovementInst|Player_X_Pos [4]))))

	.dataa(\vgasync_instance|hc [4]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add4~5 ),
	.combout(\heroInst|playerAnimationJumpInst|Add4~6_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add4~7 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add4~6 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add4~8 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add4~8_combout  = ((\vgasync_instance|hc [5] $ (\heroInst|playerMovementInst|Player_X_Pos [5] $ (\heroInst|playerAnimationJumpInst|Add4~7 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add4~9  = CARRY((\vgasync_instance|hc [5] & ((!\heroInst|playerAnimationJumpInst|Add4~7 ) # (!\heroInst|playerMovementInst|Player_X_Pos [5]))) # (!\vgasync_instance|hc [5] & (!\heroInst|playerMovementInst|Player_X_Pos [5] 
// & !\heroInst|playerAnimationJumpInst|Add4~7 )))

	.dataa(\vgasync_instance|hc [5]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add4~7 ),
	.combout(\heroInst|playerAnimationJumpInst|Add4~8_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add4~9 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add4~8 .lut_mask = 16'h962B;
defparam \heroInst|playerAnimationJumpInst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add4~10 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add4~10_combout  = (\vgasync_instance|hc [6] & ((\heroInst|playerMovementInst|Player_X_Pos [6] & (!\heroInst|playerAnimationJumpInst|Add4~9 )) # (!\heroInst|playerMovementInst|Player_X_Pos [6] & 
// (\heroInst|playerAnimationJumpInst|Add4~9  & VCC)))) # (!\vgasync_instance|hc [6] & ((\heroInst|playerMovementInst|Player_X_Pos [6] & ((\heroInst|playerAnimationJumpInst|Add4~9 ) # (GND))) # (!\heroInst|playerMovementInst|Player_X_Pos [6] & 
// (!\heroInst|playerAnimationJumpInst|Add4~9 ))))
// \heroInst|playerAnimationJumpInst|Add4~11  = CARRY((\vgasync_instance|hc [6] & (\heroInst|playerMovementInst|Player_X_Pos [6] & !\heroInst|playerAnimationJumpInst|Add4~9 )) # (!\vgasync_instance|hc [6] & ((\heroInst|playerMovementInst|Player_X_Pos [6]) # 
// (!\heroInst|playerAnimationJumpInst|Add4~9 ))))

	.dataa(\vgasync_instance|hc [6]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add4~9 ),
	.combout(\heroInst|playerAnimationJumpInst|Add4~10_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add4~11 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add4~10 .lut_mask = 16'h694D;
defparam \heroInst|playerAnimationJumpInst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add4~12 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add4~12_combout  = ((\heroInst|playerMovementInst|Player_X_Pos [7] $ (\vgasync_instance|hc [7] $ (\heroInst|playerAnimationJumpInst|Add4~11 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add4~13  = CARRY((\heroInst|playerMovementInst|Player_X_Pos [7] & (\vgasync_instance|hc [7] & !\heroInst|playerAnimationJumpInst|Add4~11 )) # (!\heroInst|playerMovementInst|Player_X_Pos [7] & ((\vgasync_instance|hc [7]) # 
// (!\heroInst|playerAnimationJumpInst|Add4~11 ))))

	.dataa(\heroInst|playerMovementInst|Player_X_Pos [7]),
	.datab(\vgasync_instance|hc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add4~11 ),
	.combout(\heroInst|playerAnimationJumpInst|Add4~12_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add4~13 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add4~12 .lut_mask = 16'h964D;
defparam \heroInst|playerAnimationJumpInst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add4~14 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add4~14_combout  = (\vgasync_instance|hc [8] & ((\heroInst|playerMovementInst|Player_X_Pos [8] & (!\heroInst|playerAnimationJumpInst|Add4~13 )) # (!\heroInst|playerMovementInst|Player_X_Pos [8] & 
// (\heroInst|playerAnimationJumpInst|Add4~13  & VCC)))) # (!\vgasync_instance|hc [8] & ((\heroInst|playerMovementInst|Player_X_Pos [8] & ((\heroInst|playerAnimationJumpInst|Add4~13 ) # (GND))) # (!\heroInst|playerMovementInst|Player_X_Pos [8] & 
// (!\heroInst|playerAnimationJumpInst|Add4~13 ))))
// \heroInst|playerAnimationJumpInst|Add4~15  = CARRY((\vgasync_instance|hc [8] & (\heroInst|playerMovementInst|Player_X_Pos [8] & !\heroInst|playerAnimationJumpInst|Add4~13 )) # (!\vgasync_instance|hc [8] & ((\heroInst|playerMovementInst|Player_X_Pos [8]) # 
// (!\heroInst|playerAnimationJumpInst|Add4~13 ))))

	.dataa(\vgasync_instance|hc [8]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add4~13 ),
	.combout(\heroInst|playerAnimationJumpInst|Add4~14_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add4~15 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add4~14 .lut_mask = 16'h694D;
defparam \heroInst|playerAnimationJumpInst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add4~16 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add4~16_combout  = ((\vgasync_instance|hc [9] $ (\heroInst|playerMovementInst|Player_X_Pos [9] $ (\heroInst|playerAnimationJumpInst|Add4~15 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add4~17  = CARRY((\vgasync_instance|hc [9] & ((!\heroInst|playerAnimationJumpInst|Add4~15 ) # (!\heroInst|playerMovementInst|Player_X_Pos [9]))) # (!\vgasync_instance|hc [9] & (!\heroInst|playerMovementInst|Player_X_Pos 
// [9] & !\heroInst|playerAnimationJumpInst|Add4~15 )))

	.dataa(\vgasync_instance|hc [9]),
	.datab(\heroInst|playerMovementInst|Player_X_Pos [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add4~15 ),
	.combout(\heroInst|playerAnimationJumpInst|Add4~16_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add4~17 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add4~16 .lut_mask = 16'h962B;
defparam \heroInst|playerAnimationJumpInst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add4~18 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add4~18_combout  = !\heroInst|playerAnimationJumpInst|Add4~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\heroInst|playerAnimationJumpInst|Add4~17 ),
	.combout(\heroInst|playerAnimationJumpInst|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add4~18 .lut_mask = 16'h0F0F;
defparam \heroInst|playerAnimationJumpInst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add5~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add5~1_cout  = CARRY(\vgasync_instance|vc [3])

	.dataa(\vgasync_instance|vc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\heroInst|playerAnimationJumpInst|Add5~1_cout ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add5~1 .lut_mask = 16'h00AA;
defparam \heroInst|playerAnimationJumpInst|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add5~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add5~2_combout  = (\vgasync_instance|vc [4] & (\heroInst|playerAnimationJumpInst|Add5~1_cout  & VCC)) # (!\vgasync_instance|vc [4] & (!\heroInst|playerAnimationJumpInst|Add5~1_cout ))
// \heroInst|playerAnimationJumpInst|Add5~3  = CARRY((!\vgasync_instance|vc [4] & !\heroInst|playerAnimationJumpInst|Add5~1_cout ))

	.dataa(\vgasync_instance|vc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add5~1_cout ),
	.combout(\heroInst|playerAnimationJumpInst|Add5~2_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add5~3 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add5~2 .lut_mask = 16'hA505;
defparam \heroInst|playerAnimationJumpInst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add5~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add5~4_combout  = (\vgasync_instance|vc [5] & (\heroInst|playerAnimationJumpInst|Add5~3  $ (GND))) # (!\vgasync_instance|vc [5] & (!\heroInst|playerAnimationJumpInst|Add5~3  & VCC))
// \heroInst|playerAnimationJumpInst|Add5~5  = CARRY((\vgasync_instance|vc [5] & !\heroInst|playerAnimationJumpInst|Add5~3 ))

	.dataa(\vgasync_instance|vc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add5~3 ),
	.combout(\heroInst|playerAnimationJumpInst|Add5~4_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add5~5 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add5~4 .lut_mask = 16'hA50A;
defparam \heroInst|playerAnimationJumpInst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add5~6 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add5~6_combout  = (\vgasync_instance|vc [6] & (\heroInst|playerAnimationJumpInst|Add5~5  & VCC)) # (!\vgasync_instance|vc [6] & (!\heroInst|playerAnimationJumpInst|Add5~5 ))
// \heroInst|playerAnimationJumpInst|Add5~7  = CARRY((!\vgasync_instance|vc [6] & !\heroInst|playerAnimationJumpInst|Add5~5 ))

	.dataa(\vgasync_instance|vc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add5~5 ),
	.combout(\heroInst|playerAnimationJumpInst|Add5~6_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add5~7 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add5~6 .lut_mask = 16'hA505;
defparam \heroInst|playerAnimationJumpInst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add5~8 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add5~8_combout  = (\vgasync_instance|vc [7] & (\heroInst|playerAnimationJumpInst|Add5~7  $ (GND))) # (!\vgasync_instance|vc [7] & (!\heroInst|playerAnimationJumpInst|Add5~7  & VCC))
// \heroInst|playerAnimationJumpInst|Add5~9  = CARRY((\vgasync_instance|vc [7] & !\heroInst|playerAnimationJumpInst|Add5~7 ))

	.dataa(\vgasync_instance|vc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add5~7 ),
	.combout(\heroInst|playerAnimationJumpInst|Add5~8_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add5~9 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add5~8 .lut_mask = 16'hA50A;
defparam \heroInst|playerAnimationJumpInst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add5~10 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add5~10_combout  = (\vgasync_instance|vc [8] & (\heroInst|playerAnimationJumpInst|Add5~9  & VCC)) # (!\vgasync_instance|vc [8] & (!\heroInst|playerAnimationJumpInst|Add5~9 ))
// \heroInst|playerAnimationJumpInst|Add5~11  = CARRY((!\vgasync_instance|vc [8] & !\heroInst|playerAnimationJumpInst|Add5~9 ))

	.dataa(\vgasync_instance|vc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add5~9 ),
	.combout(\heroInst|playerAnimationJumpInst|Add5~10_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add5~11 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add5~10 .lut_mask = 16'hA505;
defparam \heroInst|playerAnimationJumpInst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add5~12 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add5~12_combout  = (\vgasync_instance|vc [9] & ((GND) # (!\heroInst|playerAnimationJumpInst|Add5~11 ))) # (!\vgasync_instance|vc [9] & (\heroInst|playerAnimationJumpInst|Add5~11  $ (GND)))
// \heroInst|playerAnimationJumpInst|Add5~13  = CARRY((\vgasync_instance|vc [9]) # (!\heroInst|playerAnimationJumpInst|Add5~11 ))

	.dataa(gnd),
	.datab(\vgasync_instance|vc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add5~11 ),
	.combout(\heroInst|playerAnimationJumpInst|Add5~12_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add5~13 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add5~12 .lut_mask = 16'h3CCF;
defparam \heroInst|playerAnimationJumpInst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add5~14 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add5~14_combout  = !\heroInst|playerAnimationJumpInst|Add5~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\heroInst|playerAnimationJumpInst|Add5~13 ),
	.combout(\heroInst|playerAnimationJumpInst|Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add5~14 .lut_mask = 16'h0F0F;
defparam \heroInst|playerAnimationJumpInst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add6~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add6~0_combout  = (\vgasync_instance|vc [2] & (\vgasync_instance|vc [0] $ (VCC))) # (!\vgasync_instance|vc [2] & (\vgasync_instance|vc [0] & VCC))
// \heroInst|playerAnimationJumpInst|Add6~1  = CARRY((\vgasync_instance|vc [2] & \vgasync_instance|vc [0]))

	.dataa(\vgasync_instance|vc [2]),
	.datab(\vgasync_instance|vc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add6~0_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add6~1 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add6~0 .lut_mask = 16'h6688;
defparam \heroInst|playerAnimationJumpInst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add6~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add6~2_combout  = (\vgasync_instance|vc [1] & ((\vgasync_instance|vc [3] & (!\heroInst|playerAnimationJumpInst|Add6~1 )) # (!\vgasync_instance|vc [3] & (\heroInst|playerAnimationJumpInst|Add6~1  & VCC)))) # 
// (!\vgasync_instance|vc [1] & ((\vgasync_instance|vc [3] & ((\heroInst|playerAnimationJumpInst|Add6~1 ) # (GND))) # (!\vgasync_instance|vc [3] & (!\heroInst|playerAnimationJumpInst|Add6~1 ))))
// \heroInst|playerAnimationJumpInst|Add6~3  = CARRY((\vgasync_instance|vc [1] & (\vgasync_instance|vc [3] & !\heroInst|playerAnimationJumpInst|Add6~1 )) # (!\vgasync_instance|vc [1] & ((\vgasync_instance|vc [3]) # (!\heroInst|playerAnimationJumpInst|Add6~1 
// ))))

	.dataa(\vgasync_instance|vc [1]),
	.datab(\vgasync_instance|vc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add6~1 ),
	.combout(\heroInst|playerAnimationJumpInst|Add6~2_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add6~3 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add6~2 .lut_mask = 16'h694D;
defparam \heroInst|playerAnimationJumpInst|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add6~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add6~4_combout  = ((\heroInst|playerAnimationJumpInst|Add5~2_combout  $ (\vgasync_instance|vc [2] $ (!\heroInst|playerAnimationJumpInst|Add6~3 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add6~5  = CARRY((\heroInst|playerAnimationJumpInst|Add5~2_combout  & ((\vgasync_instance|vc [2]) # (!\heroInst|playerAnimationJumpInst|Add6~3 ))) # (!\heroInst|playerAnimationJumpInst|Add5~2_combout  & 
// (\vgasync_instance|vc [2] & !\heroInst|playerAnimationJumpInst|Add6~3 )))

	.dataa(\heroInst|playerAnimationJumpInst|Add5~2_combout ),
	.datab(\vgasync_instance|vc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add6~3 ),
	.combout(\heroInst|playerAnimationJumpInst|Add6~4_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add6~5 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add6~4 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add6~6 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add6~6_combout  = (\vgasync_instance|vc [3] & ((\heroInst|playerAnimationJumpInst|Add5~4_combout  & (!\heroInst|playerAnimationJumpInst|Add6~5 )) # (!\heroInst|playerAnimationJumpInst|Add5~4_combout  & 
// ((\heroInst|playerAnimationJumpInst|Add6~5 ) # (GND))))) # (!\vgasync_instance|vc [3] & ((\heroInst|playerAnimationJumpInst|Add5~4_combout  & (\heroInst|playerAnimationJumpInst|Add6~5  & VCC)) # (!\heroInst|playerAnimationJumpInst|Add5~4_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add6~5 ))))
// \heroInst|playerAnimationJumpInst|Add6~7  = CARRY((\vgasync_instance|vc [3] & ((!\heroInst|playerAnimationJumpInst|Add6~5 ) # (!\heroInst|playerAnimationJumpInst|Add5~4_combout ))) # (!\vgasync_instance|vc [3] & 
// (!\heroInst|playerAnimationJumpInst|Add5~4_combout  & !\heroInst|playerAnimationJumpInst|Add6~5 )))

	.dataa(\vgasync_instance|vc [3]),
	.datab(\heroInst|playerAnimationJumpInst|Add5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add6~5 ),
	.combout(\heroInst|playerAnimationJumpInst|Add6~6_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add6~7 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add6~6 .lut_mask = 16'h692B;
defparam \heroInst|playerAnimationJumpInst|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add6~8 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add6~8_combout  = ((\heroInst|playerAnimationJumpInst|Add5~2_combout  $ (\heroInst|playerAnimationJumpInst|Add5~6_combout  $ (!\heroInst|playerAnimationJumpInst|Add6~7 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add6~9  = CARRY((\heroInst|playerAnimationJumpInst|Add5~2_combout  & ((\heroInst|playerAnimationJumpInst|Add5~6_combout ) # (!\heroInst|playerAnimationJumpInst|Add6~7 ))) # 
// (!\heroInst|playerAnimationJumpInst|Add5~2_combout  & (\heroInst|playerAnimationJumpInst|Add5~6_combout  & !\heroInst|playerAnimationJumpInst|Add6~7 )))

	.dataa(\heroInst|playerAnimationJumpInst|Add5~2_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add5~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add6~7 ),
	.combout(\heroInst|playerAnimationJumpInst|Add6~8_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add6~9 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add6~8 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add6~10 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add6~10_combout  = (\heroInst|playerAnimationJumpInst|Add5~4_combout  & ((\heroInst|playerAnimationJumpInst|Add5~8_combout  & (\heroInst|playerAnimationJumpInst|Add6~9  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|Add5~8_combout  & (!\heroInst|playerAnimationJumpInst|Add6~9 )))) # (!\heroInst|playerAnimationJumpInst|Add5~4_combout  & ((\heroInst|playerAnimationJumpInst|Add5~8_combout  & (!\heroInst|playerAnimationJumpInst|Add6~9 
// )) # (!\heroInst|playerAnimationJumpInst|Add5~8_combout  & ((\heroInst|playerAnimationJumpInst|Add6~9 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add6~11  = CARRY((\heroInst|playerAnimationJumpInst|Add5~4_combout  & (!\heroInst|playerAnimationJumpInst|Add5~8_combout  & !\heroInst|playerAnimationJumpInst|Add6~9 )) # (!\heroInst|playerAnimationJumpInst|Add5~4_combout 
//  & ((!\heroInst|playerAnimationJumpInst|Add6~9 ) # (!\heroInst|playerAnimationJumpInst|Add5~8_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|Add5~4_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add6~9 ),
	.combout(\heroInst|playerAnimationJumpInst|Add6~10_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add6~11 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add6~10 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add6~12 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add6~12_combout  = ((\heroInst|playerAnimationJumpInst|Add5~6_combout  $ (\heroInst|playerAnimationJumpInst|Add5~10_combout  $ (!\heroInst|playerAnimationJumpInst|Add6~11 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add6~13  = CARRY((\heroInst|playerAnimationJumpInst|Add5~6_combout  & ((\heroInst|playerAnimationJumpInst|Add5~10_combout ) # (!\heroInst|playerAnimationJumpInst|Add6~11 ))) # 
// (!\heroInst|playerAnimationJumpInst|Add5~6_combout  & (\heroInst|playerAnimationJumpInst|Add5~10_combout  & !\heroInst|playerAnimationJumpInst|Add6~11 )))

	.dataa(\heroInst|playerAnimationJumpInst|Add5~6_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add6~11 ),
	.combout(\heroInst|playerAnimationJumpInst|Add6~12_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add6~13 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add6~12 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add6~14 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add6~14_combout  = (\heroInst|playerAnimationJumpInst|Add5~12_combout  & ((\heroInst|playerAnimationJumpInst|Add5~8_combout  & (\heroInst|playerAnimationJumpInst|Add6~13  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|Add5~8_combout  & (!\heroInst|playerAnimationJumpInst|Add6~13 )))) # (!\heroInst|playerAnimationJumpInst|Add5~12_combout  & ((\heroInst|playerAnimationJumpInst|Add5~8_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add6~13 )) # (!\heroInst|playerAnimationJumpInst|Add5~8_combout  & ((\heroInst|playerAnimationJumpInst|Add6~13 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add6~15  = CARRY((\heroInst|playerAnimationJumpInst|Add5~12_combout  & (!\heroInst|playerAnimationJumpInst|Add5~8_combout  & !\heroInst|playerAnimationJumpInst|Add6~13 )) # 
// (!\heroInst|playerAnimationJumpInst|Add5~12_combout  & ((!\heroInst|playerAnimationJumpInst|Add6~13 ) # (!\heroInst|playerAnimationJumpInst|Add5~8_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|Add5~12_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add6~13 ),
	.combout(\heroInst|playerAnimationJumpInst|Add6~14_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add6~15 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add6~14 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add6~16 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add6~16_combout  = \heroInst|playerAnimationJumpInst|Add5~10_combout  $ (\heroInst|playerAnimationJumpInst|Add6~15  $ (!\heroInst|playerAnimationJumpInst|Add5~14_combout ))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|Add5~10_combout ),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|Add5~14_combout ),
	.cin(\heroInst|playerAnimationJumpInst|Add6~15 ),
	.combout(\heroInst|playerAnimationJumpInst|Add6~16_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add6~16 .lut_mask = 16'h3CC3;
defparam \heroInst|playerAnimationJumpInst|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~0_combout  = (\heroInst|playerAnimationJumpInst|Add4~4_combout  & (\vgasync_instance|vc [0] $ (VCC))) # (!\heroInst|playerAnimationJumpInst|Add4~4_combout  & (\vgasync_instance|vc [0] & VCC))
// \heroInst|playerAnimationJumpInst|Add7~1  = CARRY((\heroInst|playerAnimationJumpInst|Add4~4_combout  & \vgasync_instance|vc [0]))

	.dataa(\heroInst|playerAnimationJumpInst|Add4~4_combout ),
	.datab(\vgasync_instance|vc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add7~0_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add7~1 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~0 .lut_mask = 16'h6688;
defparam \heroInst|playerAnimationJumpInst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~2_combout  = (\vgasync_instance|vc [1] & ((\heroInst|playerAnimationJumpInst|Add4~6_combout  & (\heroInst|playerAnimationJumpInst|Add7~1  & VCC)) # (!\heroInst|playerAnimationJumpInst|Add4~6_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add7~1 )))) # (!\vgasync_instance|vc [1] & ((\heroInst|playerAnimationJumpInst|Add4~6_combout  & (!\heroInst|playerAnimationJumpInst|Add7~1 )) # (!\heroInst|playerAnimationJumpInst|Add4~6_combout  & 
// ((\heroInst|playerAnimationJumpInst|Add7~1 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add7~3  = CARRY((\vgasync_instance|vc [1] & (!\heroInst|playerAnimationJumpInst|Add4~6_combout  & !\heroInst|playerAnimationJumpInst|Add7~1 )) # (!\vgasync_instance|vc [1] & ((!\heroInst|playerAnimationJumpInst|Add7~1 ) # 
// (!\heroInst|playerAnimationJumpInst|Add4~6_combout ))))

	.dataa(\vgasync_instance|vc [1]),
	.datab(\heroInst|playerAnimationJumpInst|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add7~1 ),
	.combout(\heroInst|playerAnimationJumpInst|Add7~2_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add7~3 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~2 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~4_combout  = ((\heroInst|playerAnimationJumpInst|Add4~8_combout  $ (\heroInst|playerAnimationJumpInst|Add6~0_combout  $ (!\heroInst|playerAnimationJumpInst|Add7~3 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add7~5  = CARRY((\heroInst|playerAnimationJumpInst|Add4~8_combout  & ((\heroInst|playerAnimationJumpInst|Add6~0_combout ) # (!\heroInst|playerAnimationJumpInst|Add7~3 ))) # 
// (!\heroInst|playerAnimationJumpInst|Add4~8_combout  & (\heroInst|playerAnimationJumpInst|Add6~0_combout  & !\heroInst|playerAnimationJumpInst|Add7~3 )))

	.dataa(\heroInst|playerAnimationJumpInst|Add4~8_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add7~3 ),
	.combout(\heroInst|playerAnimationJumpInst|Add7~4_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add7~5 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~4 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~6 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~6_combout  = (\heroInst|playerAnimationJumpInst|Add6~2_combout  & ((\heroInst|playerAnimationJumpInst|Add4~10_combout  & (\heroInst|playerAnimationJumpInst|Add7~5  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|Add4~10_combout  & (!\heroInst|playerAnimationJumpInst|Add7~5 )))) # (!\heroInst|playerAnimationJumpInst|Add6~2_combout  & ((\heroInst|playerAnimationJumpInst|Add4~10_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add7~5 )) # (!\heroInst|playerAnimationJumpInst|Add4~10_combout  & ((\heroInst|playerAnimationJumpInst|Add7~5 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add7~7  = CARRY((\heroInst|playerAnimationJumpInst|Add6~2_combout  & (!\heroInst|playerAnimationJumpInst|Add4~10_combout  & !\heroInst|playerAnimationJumpInst|Add7~5 )) # (!\heroInst|playerAnimationJumpInst|Add6~2_combout 
//  & ((!\heroInst|playerAnimationJumpInst|Add7~5 ) # (!\heroInst|playerAnimationJumpInst|Add4~10_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|Add6~2_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add7~5 ),
	.combout(\heroInst|playerAnimationJumpInst|Add7~6_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add7~7 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~6 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~8 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~8_combout  = ((\heroInst|playerAnimationJumpInst|Add4~12_combout  $ (\heroInst|playerAnimationJumpInst|Add6~4_combout  $ (!\heroInst|playerAnimationJumpInst|Add7~7 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add7~9  = CARRY((\heroInst|playerAnimationJumpInst|Add4~12_combout  & ((\heroInst|playerAnimationJumpInst|Add6~4_combout ) # (!\heroInst|playerAnimationJumpInst|Add7~7 ))) # 
// (!\heroInst|playerAnimationJumpInst|Add4~12_combout  & (\heroInst|playerAnimationJumpInst|Add6~4_combout  & !\heroInst|playerAnimationJumpInst|Add7~7 )))

	.dataa(\heroInst|playerAnimationJumpInst|Add4~12_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add7~7 ),
	.combout(\heroInst|playerAnimationJumpInst|Add7~8_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add7~9 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~8 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~10 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~10_combout  = (\heroInst|playerAnimationJumpInst|Add6~6_combout  & ((\heroInst|playerAnimationJumpInst|Add4~14_combout  & (\heroInst|playerAnimationJumpInst|Add7~9  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|Add4~14_combout  & (!\heroInst|playerAnimationJumpInst|Add7~9 )))) # (!\heroInst|playerAnimationJumpInst|Add6~6_combout  & ((\heroInst|playerAnimationJumpInst|Add4~14_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add7~9 )) # (!\heroInst|playerAnimationJumpInst|Add4~14_combout  & ((\heroInst|playerAnimationJumpInst|Add7~9 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add7~11  = CARRY((\heroInst|playerAnimationJumpInst|Add6~6_combout  & (!\heroInst|playerAnimationJumpInst|Add4~14_combout  & !\heroInst|playerAnimationJumpInst|Add7~9 )) # 
// (!\heroInst|playerAnimationJumpInst|Add6~6_combout  & ((!\heroInst|playerAnimationJumpInst|Add7~9 ) # (!\heroInst|playerAnimationJumpInst|Add4~14_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|Add6~6_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add7~9 ),
	.combout(\heroInst|playerAnimationJumpInst|Add7~10_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add7~11 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~10 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~12 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~12_combout  = ((\heroInst|playerAnimationJumpInst|Add4~16_combout  $ (\heroInst|playerAnimationJumpInst|Add6~8_combout  $ (!\heroInst|playerAnimationJumpInst|Add7~11 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add7~13  = CARRY((\heroInst|playerAnimationJumpInst|Add4~16_combout  & ((\heroInst|playerAnimationJumpInst|Add6~8_combout ) # (!\heroInst|playerAnimationJumpInst|Add7~11 ))) # 
// (!\heroInst|playerAnimationJumpInst|Add4~16_combout  & (\heroInst|playerAnimationJumpInst|Add6~8_combout  & !\heroInst|playerAnimationJumpInst|Add7~11 )))

	.dataa(\heroInst|playerAnimationJumpInst|Add4~16_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add6~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add7~11 ),
	.combout(\heroInst|playerAnimationJumpInst|Add7~12_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add7~13 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~12 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~14 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~14_combout  = (\heroInst|playerAnimationJumpInst|Add4~18_combout  & ((\heroInst|playerAnimationJumpInst|Add6~10_combout  & (\heroInst|playerAnimationJumpInst|Add7~13  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|Add6~10_combout  & (!\heroInst|playerAnimationJumpInst|Add7~13 )))) # (!\heroInst|playerAnimationJumpInst|Add4~18_combout  & ((\heroInst|playerAnimationJumpInst|Add6~10_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add7~13 )) # (!\heroInst|playerAnimationJumpInst|Add6~10_combout  & ((\heroInst|playerAnimationJumpInst|Add7~13 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add7~15  = CARRY((\heroInst|playerAnimationJumpInst|Add4~18_combout  & (!\heroInst|playerAnimationJumpInst|Add6~10_combout  & !\heroInst|playerAnimationJumpInst|Add7~13 )) # 
// (!\heroInst|playerAnimationJumpInst|Add4~18_combout  & ((!\heroInst|playerAnimationJumpInst|Add7~13 ) # (!\heroInst|playerAnimationJumpInst|Add6~10_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|Add4~18_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add6~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add7~13 ),
	.combout(\heroInst|playerAnimationJumpInst|Add7~14_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add7~15 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~14 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~16 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~16_combout  = ((\heroInst|playerAnimationJumpInst|Add4~18_combout  $ (\heroInst|playerAnimationJumpInst|Add6~12_combout  $ (!\heroInst|playerAnimationJumpInst|Add7~15 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add7~17  = CARRY((\heroInst|playerAnimationJumpInst|Add4~18_combout  & ((\heroInst|playerAnimationJumpInst|Add6~12_combout ) # (!\heroInst|playerAnimationJumpInst|Add7~15 ))) # 
// (!\heroInst|playerAnimationJumpInst|Add4~18_combout  & (\heroInst|playerAnimationJumpInst|Add6~12_combout  & !\heroInst|playerAnimationJumpInst|Add7~15 )))

	.dataa(\heroInst|playerAnimationJumpInst|Add4~18_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add6~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add7~15 ),
	.combout(\heroInst|playerAnimationJumpInst|Add7~16_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add7~17 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~16 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~18 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~18_combout  = (\heroInst|playerAnimationJumpInst|Add6~14_combout  & ((\heroInst|playerAnimationJumpInst|Add4~18_combout  & (\heroInst|playerAnimationJumpInst|Add7~17  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|Add4~18_combout  & (!\heroInst|playerAnimationJumpInst|Add7~17 )))) # (!\heroInst|playerAnimationJumpInst|Add6~14_combout  & ((\heroInst|playerAnimationJumpInst|Add4~18_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add7~17 )) # (!\heroInst|playerAnimationJumpInst|Add4~18_combout  & ((\heroInst|playerAnimationJumpInst|Add7~17 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add7~19  = CARRY((\heroInst|playerAnimationJumpInst|Add6~14_combout  & (!\heroInst|playerAnimationJumpInst|Add4~18_combout  & !\heroInst|playerAnimationJumpInst|Add7~17 )) # 
// (!\heroInst|playerAnimationJumpInst|Add6~14_combout  & ((!\heroInst|playerAnimationJumpInst|Add7~17 ) # (!\heroInst|playerAnimationJumpInst|Add4~18_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|Add6~14_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add4~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add7~17 ),
	.combout(\heroInst|playerAnimationJumpInst|Add7~18_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add7~19 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~18 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add7~20 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add7~20_combout  = \heroInst|playerAnimationJumpInst|Add4~18_combout  $ (\heroInst|playerAnimationJumpInst|Add7~19  $ (!\heroInst|playerAnimationJumpInst|Add6~16_combout ))

	.dataa(\heroInst|playerAnimationJumpInst|Add4~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|Add6~16_combout ),
	.cin(\heroInst|playerAnimationJumpInst|Add7~19 ),
	.combout(\heroInst|playerAnimationJumpInst|Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add7~20 .lut_mask = 16'h5AA5;
defparam \heroInst|playerAnimationJumpInst|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|animationOffset~5 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|animationOffset~5_combout  = (\heroInst|playerAnimationJumpInst|playerCurr.player1~q  & !\heroInst|playerAnimationJumpInst|playerCurr.player4~q )

	.dataa(\heroInst|playerAnimationJumpInst|playerCurr.player1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|playerCurr.player4~q ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|animationOffset~5_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|animationOffset~5 .lut_mask = 16'h00AA;
defparam \heroInst|playerAnimationJumpInst|animationOffset~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N1
dffeas \heroInst|playerAnimationJumpInst|animationOffset[10] (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|animationOffset~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|animationOffset [10]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|animationOffset[10] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|animationOffset[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|WideOr0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|WideOr0~combout  = (\heroInst|playerAnimationJumpInst|playerCurr.player1~q  & (!\heroInst|playerAnimationJumpInst|playerCurr.player3~q  & !\heroInst|playerAnimationJumpInst|playerCurr.player5~q ))

	.dataa(\heroInst|playerAnimationJumpInst|playerCurr.player1~q ),
	.datab(gnd),
	.datac(\heroInst|playerAnimationJumpInst|playerCurr.player3~q ),
	.datad(\heroInst|playerAnimationJumpInst|playerCurr.player5~q ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|WideOr0 .lut_mask = 16'h000A;
defparam \heroInst|playerAnimationJumpInst|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N11
dffeas \heroInst|playerAnimationJumpInst|animationOffset[6] (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|animationOffset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|animationOffset[6] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|animationOffset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|WideOr1~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|WideOr1~0_combout  = (!\heroInst|playerAnimationJumpInst|playerCurr.player6~q  & (!\heroInst|playerAnimationJumpInst|playerCurr.player2~q  & \heroInst|playerAnimationJumpInst|playerCurr.player1~q ))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|playerCurr.player6~q ),
	.datac(\heroInst|playerAnimationJumpInst|playerCurr.player2~q ),
	.datad(\heroInst|playerAnimationJumpInst|playerCurr.player1~q ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|WideOr1~0 .lut_mask = 16'h0300;
defparam \heroInst|playerAnimationJumpInst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N13
dffeas \heroInst|playerAnimationJumpInst|animationOffset[7] (
	.clk(\frameCount|counter[0]~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[1]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|animationOffset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|animationOffset[7] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|animationOffset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add8~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add8~0_combout  = (\heroInst|playerAnimationJumpInst|animationOffset [6] & (\heroInst|playerAnimationJumpInst|Add7~6_combout  $ (VCC))) # (!\heroInst|playerAnimationJumpInst|animationOffset [6] & 
// (\heroInst|playerAnimationJumpInst|Add7~6_combout  & VCC))
// \heroInst|playerAnimationJumpInst|Add8~1  = CARRY((\heroInst|playerAnimationJumpInst|animationOffset [6] & \heroInst|playerAnimationJumpInst|Add7~6_combout ))

	.dataa(\heroInst|playerAnimationJumpInst|animationOffset [6]),
	.datab(\heroInst|playerAnimationJumpInst|Add7~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add8~0_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add8~1 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add8~0 .lut_mask = 16'h6688;
defparam \heroInst|playerAnimationJumpInst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add8~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add8~2_combout  = (\heroInst|playerAnimationJumpInst|animationOffset [7] & ((\heroInst|playerAnimationJumpInst|Add7~8_combout  & (\heroInst|playerAnimationJumpInst|Add8~1  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|Add7~8_combout  & (!\heroInst|playerAnimationJumpInst|Add8~1 )))) # (!\heroInst|playerAnimationJumpInst|animationOffset [7] & ((\heroInst|playerAnimationJumpInst|Add7~8_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add8~1 )) # (!\heroInst|playerAnimationJumpInst|Add7~8_combout  & ((\heroInst|playerAnimationJumpInst|Add8~1 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add8~3  = CARRY((\heroInst|playerAnimationJumpInst|animationOffset [7] & (!\heroInst|playerAnimationJumpInst|Add7~8_combout  & !\heroInst|playerAnimationJumpInst|Add8~1 )) # 
// (!\heroInst|playerAnimationJumpInst|animationOffset [7] & ((!\heroInst|playerAnimationJumpInst|Add8~1 ) # (!\heroInst|playerAnimationJumpInst|Add7~8_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|animationOffset [7]),
	.datab(\heroInst|playerAnimationJumpInst|Add7~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add8~1 ),
	.combout(\heroInst|playerAnimationJumpInst|Add8~2_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add8~3 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add8~2 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add8~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add8~4_combout  = (\heroInst|playerAnimationJumpInst|Add7~10_combout  & (\heroInst|playerAnimationJumpInst|Add8~3  $ (GND))) # (!\heroInst|playerAnimationJumpInst|Add7~10_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add8~3  & VCC))
// \heroInst|playerAnimationJumpInst|Add8~5  = CARRY((\heroInst|playerAnimationJumpInst|Add7~10_combout  & !\heroInst|playerAnimationJumpInst|Add8~3 ))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|Add7~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add8~3 ),
	.combout(\heroInst|playerAnimationJumpInst|Add8~4_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add8~5 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add8~4 .lut_mask = 16'hC30C;
defparam \heroInst|playerAnimationJumpInst|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add8~6 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add8~6_combout  = (\heroInst|playerAnimationJumpInst|animationOffset [6] & ((\heroInst|playerAnimationJumpInst|Add7~12_combout  & (\heroInst|playerAnimationJumpInst|Add8~5  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|Add7~12_combout  & (!\heroInst|playerAnimationJumpInst|Add8~5 )))) # (!\heroInst|playerAnimationJumpInst|animationOffset [6] & ((\heroInst|playerAnimationJumpInst|Add7~12_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add8~5 )) # (!\heroInst|playerAnimationJumpInst|Add7~12_combout  & ((\heroInst|playerAnimationJumpInst|Add8~5 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add8~7  = CARRY((\heroInst|playerAnimationJumpInst|animationOffset [6] & (!\heroInst|playerAnimationJumpInst|Add7~12_combout  & !\heroInst|playerAnimationJumpInst|Add8~5 )) # 
// (!\heroInst|playerAnimationJumpInst|animationOffset [6] & ((!\heroInst|playerAnimationJumpInst|Add8~5 ) # (!\heroInst|playerAnimationJumpInst|Add7~12_combout ))))

	.dataa(\heroInst|playerAnimationJumpInst|animationOffset [6]),
	.datab(\heroInst|playerAnimationJumpInst|Add7~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add8~5 ),
	.combout(\heroInst|playerAnimationJumpInst|Add8~6_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add8~7 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add8~6 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add8~8 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add8~8_combout  = ((\heroInst|playerAnimationJumpInst|animationOffset [10] $ (\heroInst|playerAnimationJumpInst|Add7~14_combout  $ (!\heroInst|playerAnimationJumpInst|Add8~7 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add8~9  = CARRY((\heroInst|playerAnimationJumpInst|animationOffset [10] & ((\heroInst|playerAnimationJumpInst|Add7~14_combout ) # (!\heroInst|playerAnimationJumpInst|Add8~7 ))) # 
// (!\heroInst|playerAnimationJumpInst|animationOffset [10] & (\heroInst|playerAnimationJumpInst|Add7~14_combout  & !\heroInst|playerAnimationJumpInst|Add8~7 )))

	.dataa(\heroInst|playerAnimationJumpInst|animationOffset [10]),
	.datab(\heroInst|playerAnimationJumpInst|Add7~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add8~7 ),
	.combout(\heroInst|playerAnimationJumpInst|Add8~8_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add8~9 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add8~8 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add8~10 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add8~10_combout  = (\heroInst|playerAnimationJumpInst|Add7~16_combout  & ((\heroInst|playerAnimationJumpInst|animationOffset [11] & (\heroInst|playerAnimationJumpInst|Add8~9  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|animationOffset [11] & (!\heroInst|playerAnimationJumpInst|Add8~9 )))) # (!\heroInst|playerAnimationJumpInst|Add7~16_combout  & ((\heroInst|playerAnimationJumpInst|animationOffset [11] & 
// (!\heroInst|playerAnimationJumpInst|Add8~9 )) # (!\heroInst|playerAnimationJumpInst|animationOffset [11] & ((\heroInst|playerAnimationJumpInst|Add8~9 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add8~11  = CARRY((\heroInst|playerAnimationJumpInst|Add7~16_combout  & (!\heroInst|playerAnimationJumpInst|animationOffset [11] & !\heroInst|playerAnimationJumpInst|Add8~9 )) # 
// (!\heroInst|playerAnimationJumpInst|Add7~16_combout  & ((!\heroInst|playerAnimationJumpInst|Add8~9 ) # (!\heroInst|playerAnimationJumpInst|animationOffset [11]))))

	.dataa(\heroInst|playerAnimationJumpInst|Add7~16_combout ),
	.datab(\heroInst|playerAnimationJumpInst|animationOffset [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add8~9 ),
	.combout(\heroInst|playerAnimationJumpInst|Add8~10_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add8~11 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add8~10 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add8~12 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add8~12_combout  = ((\heroInst|playerAnimationJumpInst|animationOffset [12] $ (\heroInst|playerAnimationJumpInst|Add7~18_combout  $ (!\heroInst|playerAnimationJumpInst|Add8~11 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add8~13  = CARRY((\heroInst|playerAnimationJumpInst|animationOffset [12] & ((\heroInst|playerAnimationJumpInst|Add7~18_combout ) # (!\heroInst|playerAnimationJumpInst|Add8~11 ))) # 
// (!\heroInst|playerAnimationJumpInst|animationOffset [12] & (\heroInst|playerAnimationJumpInst|Add7~18_combout  & !\heroInst|playerAnimationJumpInst|Add8~11 )))

	.dataa(\heroInst|playerAnimationJumpInst|animationOffset [12]),
	.datab(\heroInst|playerAnimationJumpInst|Add7~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add8~11 ),
	.combout(\heroInst|playerAnimationJumpInst|Add8~12_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add8~13 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add8~12 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add8~14 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add8~14_combout  = \heroInst|playerAnimationJumpInst|Add8~13  $ (\heroInst|playerAnimationJumpInst|Add7~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|Add7~20_combout ),
	.cin(\heroInst|playerAnimationJumpInst|Add8~13 ),
	.combout(\heroInst|playerAnimationJumpInst|Add8~14_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add8~14 .lut_mask = 16'h0FF0;
defparam \heroInst|playerAnimationJumpInst|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~0_combout  = (\heroInst|playerAnimationJumpInst|Add8~4_combout  & (\heroInst|playerAnimationJumpInst|currframeOffset [11] $ (VCC))) # (!\heroInst|playerAnimationJumpInst|Add8~4_combout  & 
// (\heroInst|playerAnimationJumpInst|currframeOffset [11] & VCC))
// \heroInst|playerAnimationJumpInst|Add9~1  = CARRY((\heroInst|playerAnimationJumpInst|Add8~4_combout  & \heroInst|playerAnimationJumpInst|currframeOffset [11]))

	.dataa(\heroInst|playerAnimationJumpInst|Add8~4_combout ),
	.datab(\heroInst|playerAnimationJumpInst|currframeOffset [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add9~0_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add9~1 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~0 .lut_mask = 16'h6688;
defparam \heroInst|playerAnimationJumpInst|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~2_combout  = (\heroInst|playerAnimationJumpInst|Add8~6_combout  & (!\heroInst|playerAnimationJumpInst|Add9~1 )) # (!\heroInst|playerAnimationJumpInst|Add8~6_combout  & ((\heroInst|playerAnimationJumpInst|Add9~1 ) # 
// (GND)))
// \heroInst|playerAnimationJumpInst|Add9~3  = CARRY((!\heroInst|playerAnimationJumpInst|Add9~1 ) # (!\heroInst|playerAnimationJumpInst|Add8~6_combout ))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|Add8~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add9~1 ),
	.combout(\heroInst|playerAnimationJumpInst|Add9~2_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add9~3 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~2 .lut_mask = 16'h3C3F;
defparam \heroInst|playerAnimationJumpInst|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~4_combout  = (\heroInst|playerAnimationJumpInst|Add8~8_combout  & (\heroInst|playerAnimationJumpInst|Add9~3  $ (GND))) # (!\heroInst|playerAnimationJumpInst|Add8~8_combout  & 
// (!\heroInst|playerAnimationJumpInst|Add9~3  & VCC))
// \heroInst|playerAnimationJumpInst|Add9~5  = CARRY((\heroInst|playerAnimationJumpInst|Add8~8_combout  & !\heroInst|playerAnimationJumpInst|Add9~3 ))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|Add8~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add9~3 ),
	.combout(\heroInst|playerAnimationJumpInst|Add9~4_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add9~5 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~4 .lut_mask = 16'hC30C;
defparam \heroInst|playerAnimationJumpInst|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~6 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~6_combout  = (\heroInst|playerAnimationJumpInst|Add8~10_combout  & ((\heroInst|playerAnimationJumpInst|currframeOffset [11] & (\heroInst|playerAnimationJumpInst|Add9~5  & VCC)) # 
// (!\heroInst|playerAnimationJumpInst|currframeOffset [11] & (!\heroInst|playerAnimationJumpInst|Add9~5 )))) # (!\heroInst|playerAnimationJumpInst|Add8~10_combout  & ((\heroInst|playerAnimationJumpInst|currframeOffset [11] & 
// (!\heroInst|playerAnimationJumpInst|Add9~5 )) # (!\heroInst|playerAnimationJumpInst|currframeOffset [11] & ((\heroInst|playerAnimationJumpInst|Add9~5 ) # (GND)))))
// \heroInst|playerAnimationJumpInst|Add9~7  = CARRY((\heroInst|playerAnimationJumpInst|Add8~10_combout  & (!\heroInst|playerAnimationJumpInst|currframeOffset [11] & !\heroInst|playerAnimationJumpInst|Add9~5 )) # 
// (!\heroInst|playerAnimationJumpInst|Add8~10_combout  & ((!\heroInst|playerAnimationJumpInst|Add9~5 ) # (!\heroInst|playerAnimationJumpInst|currframeOffset [11]))))

	.dataa(\heroInst|playerAnimationJumpInst|Add8~10_combout ),
	.datab(\heroInst|playerAnimationJumpInst|currframeOffset [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add9~5 ),
	.combout(\heroInst|playerAnimationJumpInst|Add9~6_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add9~7 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~6 .lut_mask = 16'h9617;
defparam \heroInst|playerAnimationJumpInst|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~8 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~8_combout  = ((\heroInst|playerAnimationJumpInst|currframeOffset [11] $ (\heroInst|playerAnimationJumpInst|Add8~12_combout  $ (!\heroInst|playerAnimationJumpInst|Add9~7 )))) # (GND)
// \heroInst|playerAnimationJumpInst|Add9~9  = CARRY((\heroInst|playerAnimationJumpInst|currframeOffset [11] & ((\heroInst|playerAnimationJumpInst|Add8~12_combout ) # (!\heroInst|playerAnimationJumpInst|Add9~7 ))) # 
// (!\heroInst|playerAnimationJumpInst|currframeOffset [11] & (\heroInst|playerAnimationJumpInst|Add8~12_combout  & !\heroInst|playerAnimationJumpInst|Add9~7 )))

	.dataa(\heroInst|playerAnimationJumpInst|currframeOffset [11]),
	.datab(\heroInst|playerAnimationJumpInst|Add8~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\heroInst|playerAnimationJumpInst|Add9~7 ),
	.combout(\heroInst|playerAnimationJumpInst|Add9~8_combout ),
	.cout(\heroInst|playerAnimationJumpInst|Add9~9 ));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~8 .lut_mask = 16'h698E;
defparam \heroInst|playerAnimationJumpInst|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~10 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~10_combout  = \heroInst|playerAnimationJumpInst|Add8~14_combout  $ (\heroInst|playerAnimationJumpInst|Add9~9 )

	.dataa(\heroInst|playerAnimationJumpInst|Add8~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\heroInst|playerAnimationJumpInst|Add9~9 ),
	.combout(\heroInst|playerAnimationJumpInst|Add9~10_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~10 .lut_mask = 16'h5A5A;
defparam \heroInst|playerAnimationJumpInst|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~12 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~12_combout  = (\heroInst|playerAnimationJumpInst|always1~8_combout  & ((\heroInst|playerAnimationJumpInst|Add9~10_combout ))) # (!\heroInst|playerAnimationJumpInst|always1~8_combout  & 
// (\heroInst|playerAnimationJumpInst|Add3~4_combout ))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.datac(\heroInst|playerAnimationJumpInst|Add3~4_combout ),
	.datad(\heroInst|playerAnimationJumpInst|Add9~10_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add9~12_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~12 .lut_mask = 16'hFC30;
defparam \heroInst|playerAnimationJumpInst|Add9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|playerOn~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|playerOn~0_combout  = (\vgasync_instance|vc [6] & (((!\vgasync_instance|vc [4] & !\vgasync_instance|vc [5])))) # (!\vgasync_instance|vc [6] & (\vgasync_instance|vc [5] & ((\vgasync_instance|vc [3]) # (\vgasync_instance|vc 
// [4]))))

	.dataa(\vgasync_instance|vc [3]),
	.datab(\vgasync_instance|vc [4]),
	.datac(\vgasync_instance|vc [6]),
	.datad(\vgasync_instance|vc [5]),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|playerOn~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|playerOn~0 .lut_mask = 16'h0E30;
defparam \heroInst|playerAnimationJumpInst|playerOn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout  = (\SW[1]~input_o ) # (((\heroInst|playerAnimationJumpInst|playerOn~0_combout  & !\heroInst|playerAnimationJumpInst|playerOn~1_combout )) # 
// (!\heroInst|playerAnimationJumpInst|always1~8_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\heroInst|playerAnimationJumpInst|playerOn~0_combout ),
	.datac(\heroInst|playerAnimationJumpInst|playerOn~1_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0 .lut_mask = 16'hAEFF;
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N29
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[13] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Add9~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[13] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N6
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|currSpriteAddress~1 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|currSpriteAddress~1_combout  = (\vgasync_instance|hc [0] & !\SW[1]~input_o )

	.dataa(\vgasync_instance|hc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|currSpriteAddress~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~1 .lut_mask = 16'h00AA;
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N7
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[0] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|currSpriteAddress~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[0] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|currSpriteAddress~2 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|currSpriteAddress~2_combout  = (\heroInst|playerAnimationJumpInst|Add4~0_combout  & (!\SW[1]~input_o  & \heroInst|playerAnimationJumpInst|always1~8_combout ))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|Add4~0_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|currSpriteAddress~2_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~2 .lut_mask = 16'h0C00;
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N5
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[1] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|currSpriteAddress~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[1] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|currSpriteAddress~3 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|currSpriteAddress~3_combout  = (\heroInst|playerAnimationJumpInst|Add4~2_combout  & (!\SW[1]~input_o  & \heroInst|playerAnimationJumpInst|always1~8_combout ))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|Add4~2_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|currSpriteAddress~3_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~3 .lut_mask = 16'h0C00;
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N11
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[2] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|currSpriteAddress~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[2] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|currSpriteAddress~4 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|currSpriteAddress~4_combout  = (!\SW[1]~input_o  & (\heroInst|playerAnimationJumpInst|Add7~0_combout  & \heroInst|playerAnimationJumpInst|always1~8_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\heroInst|playerAnimationJumpInst|Add7~0_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|currSpriteAddress~4_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~4 .lut_mask = 16'h5000;
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N13
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[3] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|currSpriteAddress~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[3] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|currSpriteAddress~5 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|currSpriteAddress~5_combout  = (!\SW[1]~input_o  & (\heroInst|playerAnimationJumpInst|Add7~2_combout  & \heroInst|playerAnimationJumpInst|always1~8_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\heroInst|playerAnimationJumpInst|Add7~2_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|currSpriteAddress~5_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~5 .lut_mask = 16'h5000;
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N27
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[4] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|currSpriteAddress~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[4] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|currSpriteAddress~6 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|currSpriteAddress~6_combout  = (!\SW[1]~input_o  & (\heroInst|playerAnimationJumpInst|Add7~4_combout  & \heroInst|playerAnimationJumpInst|always1~8_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\heroInst|playerAnimationJumpInst|Add7~4_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|currSpriteAddress~6_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~6 .lut_mask = 16'h5000;
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N29
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[5] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|currSpriteAddress~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[5] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|currSpriteAddress~7 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|currSpriteAddress~7_combout  = (\heroInst|playerAnimationJumpInst|always1~8_combout  & ((\heroInst|playerAnimationJumpInst|Add8~0_combout ))) # (!\heroInst|playerAnimationJumpInst|always1~8_combout  & 
// (\heroInst|playerAnimationJumpInst|animationOffset [6]))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.datac(\heroInst|playerAnimationJumpInst|animationOffset [6]),
	.datad(\heroInst|playerAnimationJumpInst|Add8~0_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|currSpriteAddress~7_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~7 .lut_mask = 16'hFC30;
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N23
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[6] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|currSpriteAddress~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[6] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|currSpriteAddress~8 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|currSpriteAddress~8_combout  = (\heroInst|playerAnimationJumpInst|always1~8_combout  & ((\heroInst|playerAnimationJumpInst|Add8~2_combout ))) # (!\heroInst|playerAnimationJumpInst|always1~8_combout  & 
// (\heroInst|playerAnimationJumpInst|animationOffset [7]))

	.dataa(\heroInst|playerAnimationJumpInst|animationOffset [7]),
	.datab(gnd),
	.datac(\heroInst|playerAnimationJumpInst|Add8~2_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|currSpriteAddress~8_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~8 .lut_mask = 16'hF0AA;
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N21
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[7] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|currSpriteAddress~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[7] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~13 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~13_combout  = (\heroInst|playerAnimationJumpInst|always1~8_combout  & ((\heroInst|playerAnimationJumpInst|Add9~0_combout ))) # (!\heroInst|playerAnimationJumpInst|always1~8_combout  & 
// (\heroInst|playerAnimationJumpInst|currframeOffset [11]))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|currframeOffset [11]),
	.datac(\heroInst|playerAnimationJumpInst|Add9~0_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add9~13_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~13 .lut_mask = 16'hF0CC;
defparam \heroInst|playerAnimationJumpInst|Add9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N27
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[8] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Add9~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[8] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~14 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~14_combout  = (\heroInst|playerAnimationJumpInst|always1~8_combout  & (\heroInst|playerAnimationJumpInst|Add9~2_combout )) # (!\heroInst|playerAnimationJumpInst|always1~8_combout  & 
// ((\heroInst|playerAnimationJumpInst|animationOffset [6])))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|Add9~2_combout ),
	.datac(\heroInst|playerAnimationJumpInst|animationOffset [6]),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add9~14_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~14 .lut_mask = 16'hCCF0;
defparam \heroInst|playerAnimationJumpInst|Add9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N13
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[9] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Add9~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[9] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~15 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~15_combout  = (\heroInst|playerAnimationJumpInst|always1~8_combout  & ((\heroInst|playerAnimationJumpInst|Add9~4_combout ))) # (!\heroInst|playerAnimationJumpInst|always1~8_combout  & 
// (\heroInst|playerAnimationJumpInst|animationOffset [10]))

	.dataa(\heroInst|playerAnimationJumpInst|animationOffset [10]),
	.datab(\heroInst|playerAnimationJumpInst|Add9~4_combout ),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add9~15_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~15 .lut_mask = 16'hCCAA;
defparam \heroInst|playerAnimationJumpInst|Add9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N19
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[10] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Add9~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[10] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~16 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~16_combout  = (\heroInst|playerAnimationJumpInst|always1~8_combout  & (\heroInst|playerAnimationJumpInst|Add9~6_combout )) # (!\heroInst|playerAnimationJumpInst|always1~8_combout  & 
// ((\heroInst|playerAnimationJumpInst|Add3~0_combout )))

	.dataa(\heroInst|playerAnimationJumpInst|Add9~6_combout ),
	.datab(\heroInst|playerAnimationJumpInst|Add3~0_combout ),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add9~16_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~16 .lut_mask = 16'hAACC;
defparam \heroInst|playerAnimationJumpInst|Add9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N17
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[11] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Add9~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[11] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
cycloneive_lcell_comb \heroInst|playerAnimationJumpInst|Add9~17 (
// Equation(s):
// \heroInst|playerAnimationJumpInst|Add9~17_combout  = (\heroInst|playerAnimationJumpInst|always1~8_combout  & ((\heroInst|playerAnimationJumpInst|Add9~8_combout ))) # (!\heroInst|playerAnimationJumpInst|always1~8_combout  & 
// (\heroInst|playerAnimationJumpInst|Add3~2_combout ))

	.dataa(gnd),
	.datab(\heroInst|playerAnimationJumpInst|Add3~2_combout ),
	.datac(\heroInst|playerAnimationJumpInst|Add9~8_combout ),
	.datad(\heroInst|playerAnimationJumpInst|always1~8_combout ),
	.cin(gnd),
	.combout(\heroInst|playerAnimationJumpInst|Add9~17_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|Add9~17 .lut_mask = 16'hF0CC;
defparam \heroInst|playerAnimationJumpInst|Add9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N31
dffeas \heroInst|playerAnimationJumpInst|currSpriteAddress[12] (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\heroInst|playerAnimationJumpInst|Add9~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(\heroInst|playerAnimationJumpInst|currSpriteAddress[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerAnimationJumpInst|currSpriteAddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[12] .is_wysiwyg = "true";
defparam \heroInst|playerAnimationJumpInst|currSpriteAddress[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\heroInst|playerAnimationJumpInst|currSpriteAddress [12],\heroInst|playerAnimationJumpInst|currSpriteAddress [11],\heroInst|playerAnimationJumpInst|currSpriteAddress [10],\heroInst|playerAnimationJumpInst|currSpriteAddress [9],
\heroInst|playerAnimationJumpInst|currSpriteAddress [8],\heroInst|playerAnimationJumpInst|currSpriteAddress [7],\heroInst|playerAnimationJumpInst|currSpriteAddress [6],\heroInst|playerAnimationJumpInst|currSpriteAddress [5],
\heroInst|playerAnimationJumpInst|currSpriteAddress [4],\heroInst|playerAnimationJumpInst|currSpriteAddress [3],\heroInst|playerAnimationJumpInst|currSpriteAddress [2],\heroInst|playerAnimationJumpInst|currSpriteAddress [1],
\heroInst|playerAnimationJumpInst|currSpriteAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .init_file = "db/finalProject.ram0_playerROM_8cb654e7.hdl.mif";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Player:heroInst|playerROM:playerROMInst|altsyncram:SpriteRom_rtl_0|altsyncram_2r71:auto_generated|ALTSYNCRAM";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 12800;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 5;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFCFF3FFFFFF3F0FFFFFFF3F0FFFFFFFC0FFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFF03FFFFFFF000F3FFFFF000F3FCFFCC00C0FCFFCC00C0F33F3C0000333F3C000033CCF0000003CCF0000003F3F0000003F3F000000CFFC000000CFFC000000CFC3000003CFC3000003F03FC00003F03FC00003FF3FC00003FF3FC00003FCFFC0000FFCFFC0000FFCFF00000FFCFF00000FFF3F00003FFF3F00003FFF3F0000FFFF3F0000FFFFC30003FFFFC30003FFFFFC003FFFFFFC003FFFFFFC0FFFFFFFFC0FFFFFFFF3F0FFFFFFF3F0FFFFFFFCFF3FFFFFFCFF3FFFFFFF;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h3F30FFFFFF3F30FFFFFFCF0F0FFFFFCF0F0FFFFF3CFFF3FFFF3CFFF3FFFCFCFFF3FFFCFCFFF3FFF3F3FFFCFFF3F3FFFCFFCF00FC00FFCF00FC00FFC0000000FFC0000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FFC0000003FFC0000003FFFC000003FFFC000003FFF000000FFFF000000FFFC000003FFFC000003FFFF00000FFFFF00000FFFFFC000FFFFFFC000FFFFFFF03FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFC003FFFFFC30003FFFFC30003FFFF3F0000FFFF3F0000FFFF3F00003FFF3F00003FFCFF00000FFCFF00;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h000FFCFFC0000FFCFFC0000FFF3FC00003FF3FC00003F03FC00003F03FC00003CFC3000003CFC3000003CFFC000000CFFC0000003F3F0000003F3F0000003CCF0000003CCF00000033F3C0000333F3C00003CFFCC00C0FCFFCC00C0FFFFF000F3FFFFF000F3FFFFFF03FFFFFFFF03FFFFFFFFFC0FFFFFFFFC0FFFFFFF0003FFFFFF0003FFFFF00000FFFFF00000FFFFC000003FFFC000003FFF000000FFFF000000FFFC000003FFFC000003FFFC0000003FFC0000003FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000003FF00000003FF003F00F3FF003F00F3FF3FFFCFCFFF3FFFCFCFFFCFFF3F3FFFCFFF3F3FFFCFFF3C;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFCFFF3CFFFFF0F0F3FFFFF0F0F3FFFFFF0CFCFFFFFF0CFCFFFFFFFCFF3FFFFFFCFF3FFFFFFF0FCFFFFFFF0FCFFFFFFFF03FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFC0FFFFFFCF000FFFFFCF000FFFFF030033FF3F030033FF3C00003CFCCC00003CFCC000000F33C000000F33C000000FCFC000000FCFC0000003FF30000003FF3C00000C3F3C00000C3F3C00003FC0FC00003FC0FC00003FCFFC00003FCFFF00003FF3FF00003FF3FF00000FF3FF00000FF3FFC0000FCFFFC0000FCFFFF0000FCFFFF0000FCFFFFC000C3FFFFC000C3FFFFFC003FFFFFFC003FFF;
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
cycloneive_lcell_comb \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = \heroInst|playerAnimationJumpInst|currSpriteAddress [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.cin(gnd),
	.combout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y36_N25
dffeas \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\heroInst|playerAnimationJumpInst|currSpriteAddress [12],\heroInst|playerAnimationJumpInst|currSpriteAddress [11],\heroInst|playerAnimationJumpInst|currSpriteAddress [10],\heroInst|playerAnimationJumpInst|currSpriteAddress [9],
\heroInst|playerAnimationJumpInst|currSpriteAddress [8],\heroInst|playerAnimationJumpInst|currSpriteAddress [7],\heroInst|playerAnimationJumpInst|currSpriteAddress [6],\heroInst|playerAnimationJumpInst|currSpriteAddress [5],
\heroInst|playerAnimationJumpInst|currSpriteAddress [4],\heroInst|playerAnimationJumpInst|currSpriteAddress [3],\heroInst|playerAnimationJumpInst|currSpriteAddress [2],\heroInst|playerAnimationJumpInst|currSpriteAddress [1],
\heroInst|playerAnimationJumpInst|currSpriteAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .init_file = "db/finalProject.ram0_playerROM_8cb654e7.hdl.mif";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Player:heroInst|playerROM:playerROMInst|altsyncram:SpriteRom_rtl_0|altsyncram_2r71:auto_generated|ALTSYNCRAM";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 2;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 12800;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 5;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFF03FFFFFFFF03FFFFFFF0FCFFFFFFF0FCFFFFFFCFF3FFFFFFCFF3FFFFF0CFCFFFFFF0CFCFFFFF0F0F3FFFFF0F0F3FFFFCFFF3CFFFFCFFF3CFFFFCFFF3F;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h3FFFCFFF3F3FFF3FFFCFCFFF3FFFCFCFFF003F00F3FF003F00F3FF00000003FF00000003FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FFC0000003FFC0000003FFC000003FFFC000003FFFF000000FFFF000000FFFFC000003FFFC000003FFFF00000FFFFF00000FFFFFF0003FFFFFF0003FFFFFFFC0FFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFC003FFFFFC000C3FFFFC000C3FFFF0000FCFFFF0000FCFFFC0000FCFFFC0000FCFFF00000FF3FF00000FF3FF00003FF3FF00003FF3FC00003FCFFC00003FCFFC00003FC0FC00003FC0F;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hC00000C3F3C00000C3F30000003FF30000003FF3000000FCFC000000FCFC000000F33C000000F33CC00003CFCCC00003CFCCF030033FF3F030033FF3FCF000FFFFFCF000FFFFFFFC0FFFFFFFFC0FFFFFFFFF03FFFFFFFF03FFFFFFFC000FFFFFFC000FFFFFF00000FFFFF00000FFFFC000003FFFC000003FFFF000000FFFF000000FFFFC000003FFFC000003FFC0000003FFC0000003FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FFC0000000FFC0000000FFCF00FC00FFCF00FC00FFF3F3FFFCFFF3F3FFFCFFFCFCFFF3FFFCFCFFF3FFFF3CFFF3FFFF3CFFF3FFFFCF0F0FFFFFCF0F0FFFFF3F30FFFFFF3F30FFFFFCFF3FFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N30
cycloneive_lcell_comb \pixelLogicInst|pixelOut~11 (
// Equation(s):
// \pixelLogicInst|pixelOut~11_combout  = (\heroInst|playerAnimationJumpInst|playerOn~0_combout  & ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7~portadataout 
// ))) # (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\heroInst|playerAnimationJumpInst|playerOn~0_combout ),
	.cin(gnd),
	.combout(\pixelLogicInst|pixelOut~11_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|pixelOut~11 .lut_mask = 16'hE200;
defparam \pixelLogicInst|pixelOut~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N26
cycloneive_lcell_comb \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[2]~1 (
// Equation(s):
// \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[2]~1_combout  = (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7~portadataout )) # 
// (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2~portadataout )))

	.dataa(gnd),
	.datab(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[2]~1 .lut_mask = 16'hF3C0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\heroInst|playerAnimationJumpInst|currSpriteAddress [12],\heroInst|playerAnimationJumpInst|currSpriteAddress [11],\heroInst|playerAnimationJumpInst|currSpriteAddress [10],\heroInst|playerAnimationJumpInst|currSpriteAddress [9],
\heroInst|playerAnimationJumpInst|currSpriteAddress [8],\heroInst|playerAnimationJumpInst|currSpriteAddress [7],\heroInst|playerAnimationJumpInst|currSpriteAddress [6],\heroInst|playerAnimationJumpInst|currSpriteAddress [5],
\heroInst|playerAnimationJumpInst|currSpriteAddress [4],\heroInst|playerAnimationJumpInst|currSpriteAddress [3],\heroInst|playerAnimationJumpInst|currSpriteAddress [2],\heroInst|playerAnimationJumpInst|currSpriteAddress [1],
\heroInst|playerAnimationJumpInst|currSpriteAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/finalProject.ram0_playerROM_8cb654e7.hdl.mif";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Player:heroInst|playerROM:playerROMInst|altsyncram:SpriteRom_rtl_0|altsyncram_2r71:auto_generated|ALTSYNCRAM";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 12800;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 5;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'hFC003FFFFFF000FFFFFFF000FFFFFFFC0FFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFF03FFFFFFF000F3FFFFF000F3FCFFC000C0FCFFC000C0F03F000000303F000000300C000000000C000000000000000000000000000C000000000C000000000C000000003C000000003F000000003F000000003FF00000003FF00000003FC0000000FFC0000000FFC0000000FFC0000000FFF0000003FFF0000003FFF000000FFFF000000FFFFC00003FFFFC00003FFFFFC003FFFFFFC003FFFFFFC0FFFFFFFFC0FFFFFFFF000FFFFFFF000FFFFFFFC003FFFFFFC003FFFFFFF;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h0030FFFFFF0030FFFFFFC0000FFFFFC0000FFFFF000003FFFF000003FFFC000003FFFC000003FFF0000000FFF0000000FFC0000000FFC0000000FFC0000000FFC0000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FFC0000003FFC0000003FFFC000003FFFC000003FFF000000FFFF000000FFFC000003FFFC000003FFFF00000FFFFF00000FFFFFC000FFFFFFC000FFFFFFF03FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFC003FFFFFC00003FFFFC00003FFFF000000FFFF000000FFFF0000003FFF0000003FFC0000000FFC0000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h000FFC0000000FFC0000000FFF00000003FF00000003F000000003F000000003C000000003C000000003C000000000C0000000000000000000000000000000C000000000C000000003F000000303F0000003CFFC000C0FCFFC000C0FFFFF000F3FFFFF000F3FFFFFF03FFFFFFFF03FFFFFFFFFC0FFFFFFFFC0FFFFFFF0003FFFFFF0003FFFFF00000FFFFF00000FFFFC000003FFFC000003FFF000000FFFF000000FFFC000003FFFC000003FFFC0000003FFC0000003FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000003FF00000003FF00000003FF00000003FF0000000FFF0000000FFFC000003FFFC000003FFFC00000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFC00000FFFFF00003FFFFF00003FFFFFF0C00FFFFFF0C00FFFFFFFC003FFFFFFC003FFFFFFF000FFFFFFF000FFFFFFFF03FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFC0FFFFFFCF000FFFFFCF000FFFFF030003FF3F030003FF3C000000FC0C000000FC0000000030000000003000000000000000000000000000000030000000003C000000003C000000003C00000000FC00000000FC0000000FFC0000000FFF00000003FF00000003FF00000003FF00000003FFC000000FFFC000000FFFF000000FFFF000000FFFFC00003FFFFC00003FFFFFC003FFFFFFC003FFF;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\heroInst|playerAnimationJumpInst|currSpriteAddress [12],\heroInst|playerAnimationJumpInst|currSpriteAddress [11],\heroInst|playerAnimationJumpInst|currSpriteAddress [10],\heroInst|playerAnimationJumpInst|currSpriteAddress [9],
\heroInst|playerAnimationJumpInst|currSpriteAddress [8],\heroInst|playerAnimationJumpInst|currSpriteAddress [7],\heroInst|playerAnimationJumpInst|currSpriteAddress [6],\heroInst|playerAnimationJumpInst|currSpriteAddress [5],
\heroInst|playerAnimationJumpInst|currSpriteAddress [4],\heroInst|playerAnimationJumpInst|currSpriteAddress [3],\heroInst|playerAnimationJumpInst|currSpriteAddress [2],\heroInst|playerAnimationJumpInst|currSpriteAddress [1],
\heroInst|playerAnimationJumpInst|currSpriteAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .init_file = "db/finalProject.ram0_playerROM_8cb654e7.hdl.mif";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Player:heroInst|playerROM:playerROMInst|altsyncram:SpriteRom_rtl_0|altsyncram_2r71:auto_generated|ALTSYNCRAM";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 4;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 12800;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 5;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFF03FFFFFFFF03FFFFFFF000FFFFFFF000FFFFFFC003FFFFFFC003FFFFF0C00FFFFFF0C00FFFFF00003FFFFF00003FFFFC00000FFFFC00000FFFFC00000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h3FFFC000003FFF0000000FFF0000000FFF00000003FF00000003FF00000003FF00000003FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FFC0000003FFC0000003FFC000003FFFC000003FFFF000000FFFF000000FFFFC000003FFFC000003FFFF00000FFFFF00000FFFFFF0003FFFFFF0003FFFFFFFC0FFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFC003FFFFFC00003FFFFC00003FFFF000000FFFF000000FFFC000000FFFC000000FFF00000003FF00000003FF00000003FF00000003FC0000000FFC0000000FFC00000000FC00000000F;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'hC000000003C000000003000000000300000000030000000000000000000000000003000000000300C000000FC0C000000FC0F030003FF3F030003FF3FCF000FFFFFCF000FFFFFFFC0FFFFFFFFC0FFFFFFFFF03FFFFFFFF03FFFFFFFC000FFFFFFC000FFFFFF00000FFFFF00000FFFFC000003FFFC000003FFFF000000FFFF000000FFFFC000003FFFC000003FFC0000003FFC0000003FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FFC0000000FFC0000000FFC0000000FFC0000000FFF0000000FFF0000000FFFC000003FFFC000003FFFF000003FFFF000003FFFFC0000FFFFFC0000FFFFF0030FFFFFF0030FFFFFC003FFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N24
cycloneive_lcell_comb \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[4]~0 (
// Equation(s):
// \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[4]~0_combout  = (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9~portadataout ))) # 
// (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4~portadataout ))

	.dataa(gnd),
	.datab(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[4]~0 .lut_mask = 16'hFC30;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\heroInst|playerAnimationJumpInst|currSpriteAddress [12],\heroInst|playerAnimationJumpInst|currSpriteAddress [11],\heroInst|playerAnimationJumpInst|currSpriteAddress [10],\heroInst|playerAnimationJumpInst|currSpriteAddress [9],
\heroInst|playerAnimationJumpInst|currSpriteAddress [8],\heroInst|playerAnimationJumpInst|currSpriteAddress [7],\heroInst|playerAnimationJumpInst|currSpriteAddress [6],\heroInst|playerAnimationJumpInst|currSpriteAddress [5],
\heroInst|playerAnimationJumpInst|currSpriteAddress [4],\heroInst|playerAnimationJumpInst|currSpriteAddress [3],\heroInst|playerAnimationJumpInst|currSpriteAddress [2],\heroInst|playerAnimationJumpInst|currSpriteAddress [1],
\heroInst|playerAnimationJumpInst|currSpriteAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .init_file = "db/finalProject.ram0_playerROM_8cb654e7.hdl.mif";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Player:heroInst|playerROM:playerROMInst|altsyncram:SpriteRom_rtl_0|altsyncram_2r71:auto_generated|ALTSYNCRAM";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 12800;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 5;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\heroInst|playerAnimationJumpInst|currSpriteAddress [12],\heroInst|playerAnimationJumpInst|currSpriteAddress [11],\heroInst|playerAnimationJumpInst|currSpriteAddress [10],\heroInst|playerAnimationJumpInst|currSpriteAddress [9],
\heroInst|playerAnimationJumpInst|currSpriteAddress [8],\heroInst|playerAnimationJumpInst|currSpriteAddress [7],\heroInst|playerAnimationJumpInst|currSpriteAddress [6],\heroInst|playerAnimationJumpInst|currSpriteAddress [5],
\heroInst|playerAnimationJumpInst|currSpriteAddress [4],\heroInst|playerAnimationJumpInst|currSpriteAddress [3],\heroInst|playerAnimationJumpInst|currSpriteAddress [2],\heroInst|playerAnimationJumpInst|currSpriteAddress [1],
\heroInst|playerAnimationJumpInst|currSpriteAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .init_file = "db/finalProject.ram0_playerROM_8cb654e7.hdl.mif";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Player:heroInst|playerROM:playerROMInst|altsyncram:SpriteRom_rtl_0|altsyncram_2r71:auto_generated|ALTSYNCRAM";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 12800;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 5;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC00000000FC00000000FC00000000FC000000003000000000300000000030300000003030000000F0FC000000F0FC000000F030000000F030000003FC00000003FC00000000FFF0000000FFF000000033FC00000033FC00000003FC00000003FC000000003C000000003C000000F3F0000000F3F0000003FFC0000003FFC0000003FC00000003FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003003C000003003C003C3FC0FC003C3FC0FC003FFFF0FC003FFFF0FC003C03C03C003C03C03C000000FCF0000000FCF0000030FCF0000030FCF00000FCFFC00000FCFFC00000303F000000303F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC00000003FC00000003FFC0000003FFC0000000F3F0000000F3F0000000003C0000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h03C00000003FC00000003FC00000033FC00000033FC000000FFF0000000FFF0000003FC00000003FC00000000F030000000F030000000F0FC000000F0FC0000003030000000303000000030000000003000000000FC00000000FC00000000FC00000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC0C000000FC0C000003FF3F000003FF3F00000F3F0C00000F3F0C00000F3F0000000F3F0000003C03C03C003C03C03C003F0FFFFC003F0FFFFC003F03FC3C003F03FC3C003C00C000003C00C00000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F000000003F000000003F000000003F000000000C000000000C0000000C0C0000000C0C0000003F0F0000003F0F0000000C0F0000000C0F000000003FC00000003FC000000FFF0000000FFF0000003FCC0000003FCC0000003FC00000003FC00000003C000000003C000000000FCF0000000FCF00000003FFC0000003FFC00000003FC00000003FC000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N22
cycloneive_lcell_comb \pixelLogicInst|Equal0~0 (
// Equation(s):
// \pixelLogicInst|Equal0~0_combout  = (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3~portadataout ) # 
// (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1~portadataout )))

	.dataa(gnd),
	.datab(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\pixelLogicInst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|Equal0~0 .lut_mask = 16'h3330;
defparam \pixelLogicInst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\heroInst|playerAnimationJumpInst|currSpriteAddress [12],\heroInst|playerAnimationJumpInst|currSpriteAddress [11],\heroInst|playerAnimationJumpInst|currSpriteAddress [10],\heroInst|playerAnimationJumpInst|currSpriteAddress [9],
\heroInst|playerAnimationJumpInst|currSpriteAddress [8],\heroInst|playerAnimationJumpInst|currSpriteAddress [7],\heroInst|playerAnimationJumpInst|currSpriteAddress [6],\heroInst|playerAnimationJumpInst|currSpriteAddress [5],
\heroInst|playerAnimationJumpInst|currSpriteAddress [4],\heroInst|playerAnimationJumpInst|currSpriteAddress [3],\heroInst|playerAnimationJumpInst|currSpriteAddress [2],\heroInst|playerAnimationJumpInst|currSpriteAddress [1],
\heroInst|playerAnimationJumpInst|currSpriteAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/finalProject.ram0_playerROM_8cb654e7.hdl.mif";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Player:heroInst|playerROM:playerROMInst|altsyncram:SpriteRom_rtl_0|altsyncram_2r71:auto_generated|ALTSYNCRAM";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 12800;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 5;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFC3F3FFFFFF3F0FFFFFFF3F0FFFFFFFC0FFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFF03FFFFFFF000F3FFFFF000F3FCFFCC00CCFCFFCC00CCF33F0CC303333F0CC303330C33CC00C30C33CC00C3C3F3000303C3F300030CFFC30C0FCCFFC30C0FCCFC3003C33CFC3003C33F03FC000C3F03FC000C3FF3FC0C033FF3FC0C033FCFF0CC03FFCFF0CC03FFCFC3F3C0FFCFC3F3C0FFF3F30C03FFF3F30C03FFF3F0000FFFF3F0000FFFFC30003FFFFC30003FFFFFC003FFFFFFC003FFFFFFC0FFFFFFFFC0FFFFFFFF3F0FFFFFFF3F0FFFFFFFC3F3FFFFFFC3F3FFFFFFF;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h0F30FFFFFF0F30FFFFFFCF0F0FFFFFCF0F0FFFFF3CFFF3FFFF3CFFF3FFFC3CFFF3FFFC3CFFF3FFF0F3FCFCFFF0F3FCFCFFCF00F000FFCF00F000FFC0FC03C0FFC0FC03C0FF03C00F00FF03C00F00FF00000300FF00000300FF00CC3CC0FF00CC3CC0FFC3030303FFC3030303FFFC030303FFFC030303FFF000000FFFF000000FFFCC0CC03FFFCC0CC03FFFF33F3CFFFFF33F3CFFFFFCCC0FFFFFFCCC0FFFFFFF03FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFC003FFFFFC30003FFFFC30003FFFF3F0000FFFF3F0000FFFF3F30C03FFF3F30C03FFCFC3F3C0FFCFC3F;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h3C0FFCFF0CC03FFCFF0CC03FFF3FC0C033FF3FC0C033F03FC000C3F03FC000C3CFC3003C33CFC3003C33CFFC30C0FCCFFC30C0FC3C3F3000303C3F30003030C33CC00C30C33CC00C33F0CC303333F0CC3033CFFCC00CCFCFFCC00CCFFFFF000F3FFFFF000F3FFFFFF03FFFFFFFF03FFFFFFFFFC0FFFFFFFFC0FFFFFFF0333FFFFFF0333FFFFF3CFCCFFFFF3CFCCFFFFC033033FFFC033033FFF000000FFFF000000FFFC0C0C03FFFC0C0C03FFFC0C0C0C3FFC0C0C0C3FF033C3300FF033C3300FF00C00000FF00C00000FF00F003C0FF00F003C0FF03C03F03FF03C03F03FF000F00F3FF000F00F3FF3F3FCF0FFF3F3FCF0FFFCFFF3C3FFFCFFF3C3FFFCFFF3C;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFCFFF3CFFFFF0F0F3FFFFF0F0F3FFFFFF0CF0FFFFFF0CF0FFFFFFFCFC3FFFFFFCFC3FFFFFFF0FCFFFFFFF0FCFFFFFFFF03FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFC0FFFFFFCF000FFFFFCF000FFFFF330033FF3F330033FF3CC0C330FCCCC0C330FCC30033CC30C30033CC30C0C000CFC3C0C000CFC3C3F030C3FF33F030C3FF3CC3C00C3F3CC3C00C3F3C30003FC0FC30003FC0FCC0303FCFFCC0303FCFFFC0330FF3FFC0330FF3FF03CFC3F3FF03CFC3F3FFC030CFCFFFC030CFCFFFF0000FCFFFF0000FCFFFFC000C3FFFFC000C3FFFFFC003FFFFFFC003FFF;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\heroInst|playerAnimationJumpInst|currSpriteAddress [12],\heroInst|playerAnimationJumpInst|currSpriteAddress [11],\heroInst|playerAnimationJumpInst|currSpriteAddress [10],\heroInst|playerAnimationJumpInst|currSpriteAddress [9],
\heroInst|playerAnimationJumpInst|currSpriteAddress [8],\heroInst|playerAnimationJumpInst|currSpriteAddress [7],\heroInst|playerAnimationJumpInst|currSpriteAddress [6],\heroInst|playerAnimationJumpInst|currSpriteAddress [5],
\heroInst|playerAnimationJumpInst|currSpriteAddress [4],\heroInst|playerAnimationJumpInst|currSpriteAddress [3],\heroInst|playerAnimationJumpInst|currSpriteAddress [2],\heroInst|playerAnimationJumpInst|currSpriteAddress [1],
\heroInst|playerAnimationJumpInst|currSpriteAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .init_file = "db/finalProject.ram0_playerROM_8cb654e7.hdl.mif";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Player:heroInst|playerROM:playerROMInst|altsyncram:SpriteRom_rtl_0|altsyncram_2r71:auto_generated|ALTSYNCRAM";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 12800;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 5;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000003C00C000003C00C000003F03FC3C003F03FC3C003F0FFFFC003F0FFFFC003C03C03C003C03C03C000F3F0000000F3F0000000F3F0C00000F3F0C000003FF3F000003FF3F000000FC0C000000FC0C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC00000003FC0000003FFC0000003FFC000000FCF0000000FCF0000003C000000003C000000003FC00000003FC00000003FCC0000003FCC0000000FFF0000000FFF00000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h0003FC00000003FC000000C0F0000000C0F0000003F0F0000003F0F0000000C0C0000000C0C000000000C000000000C000000003F000000003F000000003F000000003F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000303F000000303F000000FCFFC00000FCFFC0000030FCF0000030FCF0000000FCF0000000FCF0003C03C03C003C03C03C003FFFF0FC003FFFF0FC003C3FC0FC003C3FC0FC000003003C000003003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\heroInst|playerAnimationJumpInst|currSpriteAddress [12],\heroInst|playerAnimationJumpInst|currSpriteAddress [11],\heroInst|playerAnimationJumpInst|currSpriteAddress [10],\heroInst|playerAnimationJumpInst|currSpriteAddress [9],
\heroInst|playerAnimationJumpInst|currSpriteAddress [8],\heroInst|playerAnimationJumpInst|currSpriteAddress [7],\heroInst|playerAnimationJumpInst|currSpriteAddress [6],\heroInst|playerAnimationJumpInst|currSpriteAddress [5],
\heroInst|playerAnimationJumpInst|currSpriteAddress [4],\heroInst|playerAnimationJumpInst|currSpriteAddress [3],\heroInst|playerAnimationJumpInst|currSpriteAddress [2],\heroInst|playerAnimationJumpInst|currSpriteAddress [1],
\heroInst|playerAnimationJumpInst|currSpriteAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .init_file = "db/finalProject.ram0_playerROM_8cb654e7.hdl.mif";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Player:heroInst|playerROM:playerROMInst|altsyncram:SpriteRom_rtl_0|altsyncram_2r71:auto_generated|ALTSYNCRAM";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 12800;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 5;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFF03FFFFFFFF03FFFFFFF0FCFFFFFFF0FCFFFFFFCFC3FFFFFFCFC3FFFFF0CF0FFFFFF0CF0FFFFF0F0F3FFFFF0F0F3FFFFCFFF3CFFFFCFFF3CFFFFCFFF3C;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h3FFFCFFF3C3FFF3F3FCF0FFF3F3FCF0FFF000F00F3FF000F00F3FF03C03F03FF03C03F03FF00F003C0FF00F003C0FF00C00000FF00C00000FF033C3300FF033C3300FFC0C0C0C3FFC0C0C0C3FFC0C0C03FFFC0C0C03FFFF000000FFFF000000FFFFC033033FFFC033033FFFF3CFCCFFFFF3CFCCFFFFFF0333FFFFFF0333FFFFFFFC0FFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFC003FFFFFC000C3FFFFC000C3FFFF0000FCFFFF0000FCFFFC030CFCFFFC030CFCFFF03CFC3F3FF03CFC3F3FFC0330FF3FFC0330FF3FCC0303FCFFCC0303FCFFC30003FC0FC30003FC0F;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hCC3C00C3F3CC3C00C3F33F030C3FF33F030C3FF30C000CFC3C0C000CFC3C30033CC30C30033CC30CCC0C330FCCCC0C330FCCF330033FF3F330033FF3FCF000FFFFFCF000FFFFFFFC0FFFFFFFFC0FFFFFFFFF03FFFFFFFF03FFFFFFFCCC0FFFFFFCCC0FFFFFF33F3CFFFFF33F3CFFFFCC0CC03FFFCC0CC03FFFF000000FFFF000000FFFFC030303FFFC030303FFC3030303FFC3030303FF00CC3CC0FF00CC3CC0FF00000300FF00000300FF03C00F00FF03C00F00FFC0FC03C0FFC0FC03C0FFCF00F000FFCF00F000FFF0F3FCFCFFF0F3FCFCFFFC3CFFF3FFFC3CFFF3FFFF3CFFF3FFFF3CFFF3FFFFCF0F0FFFFFCF0F0FFFFF0F30FFFFFF0F30FFFFFC3F3FFFFF;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\heroInst|playerAnimationJumpInst|currSpriteAddress [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\heroInst|playerAnimationJumpInst|currSpriteAddress [12],\heroInst|playerAnimationJumpInst|currSpriteAddress [11],\heroInst|playerAnimationJumpInst|currSpriteAddress [10],\heroInst|playerAnimationJumpInst|currSpriteAddress [9],
\heroInst|playerAnimationJumpInst|currSpriteAddress [8],\heroInst|playerAnimationJumpInst|currSpriteAddress [7],\heroInst|playerAnimationJumpInst|currSpriteAddress [6],\heroInst|playerAnimationJumpInst|currSpriteAddress [5],
\heroInst|playerAnimationJumpInst|currSpriteAddress [4],\heroInst|playerAnimationJumpInst|currSpriteAddress [3],\heroInst|playerAnimationJumpInst|currSpriteAddress [2],\heroInst|playerAnimationJumpInst|currSpriteAddress [1],
\heroInst|playerAnimationJumpInst|currSpriteAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .init_file = "db/finalProject.ram0_playerROM_8cb654e7.hdl.mif";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Player:heroInst|playerROM:playerROMInst|altsyncram:SpriteRom_rtl_0|altsyncram_2r71:auto_generated|ALTSYNCRAM";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 3;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 12800;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 5;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N0
cycloneive_lcell_comb \pixelLogicInst|Equal0~1 (
// Equation(s):
// \pixelLogicInst|Equal0~1_combout  = (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8~portadataout ) # (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5~portadataout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\pixelLogicInst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|Equal0~1 .lut_mask = 16'hFF0F;
defparam \pixelLogicInst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N10
cycloneive_lcell_comb \pixelLogicInst|Equal0~2 (
// Equation(s):
// \pixelLogicInst|Equal0~2_combout  = (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & (((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6~portadataout ) # (\pixelLogicInst|Equal0~1_combout )))) # 
// (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0~portadataout ))

	.dataa(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\pixelLogicInst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\pixelLogicInst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|Equal0~2 .lut_mask = 16'hDDD1;
defparam \pixelLogicInst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N12
cycloneive_lcell_comb \pixelLogicInst|Equal0~3 (
// Equation(s):
// \pixelLogicInst|Equal0~3_combout  = (((\pixelLogicInst|Equal0~0_combout ) # (\pixelLogicInst|Equal0~2_combout )) # (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[4]~0_combout )) # 
// (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[2]~1_combout )

	.dataa(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[2]~1_combout ),
	.datab(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[4]~0_combout ),
	.datac(\pixelLogicInst|Equal0~0_combout ),
	.datad(\pixelLogicInst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\pixelLogicInst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|Equal0~3 .lut_mask = 16'hFFF7;
defparam \pixelLogicInst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N28
cycloneive_lcell_comb \pixelLogicInst|pixelOut~6 (
// Equation(s):
// \pixelLogicInst|pixelOut~6_combout  = (\SW[1]~input_o ) # ((!\heroInst|playerAnimationJumpInst|playerOn~1_combout  & (\pixelLogicInst|pixelOut~11_combout  & \pixelLogicInst|Equal0~3_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\heroInst|playerAnimationJumpInst|playerOn~1_combout ),
	.datac(\pixelLogicInst|pixelOut~11_combout ),
	.datad(\pixelLogicInst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\pixelLogicInst|pixelOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|pixelOut~6 .lut_mask = 16'hBAAA;
defparam \pixelLogicInst|pixelOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N29
dffeas \pixelLogicInst|pixelOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pixelLogicInst|pixelOut~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixelLogicInst|pixelOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelLogicInst|pixelOut[2] .is_wysiwyg = "true";
defparam \pixelLogicInst|pixelOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N16
cycloneive_lcell_comb \pixelLogicInst|pixelOut[0]~4 (
// Equation(s):
// \pixelLogicInst|pixelOut[0]~4_combout  = (!\SW[1]~input_o  & (\heroInst|playerAnimationJumpInst|playerOn~0_combout  & (!\heroInst|playerAnimationJumpInst|playerOn~1_combout  & \pixelLogicInst|Equal0~3_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\heroInst|playerAnimationJumpInst|playerOn~0_combout ),
	.datac(\heroInst|playerAnimationJumpInst|playerOn~1_combout ),
	.datad(\pixelLogicInst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\pixelLogicInst|pixelOut[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|pixelOut[0]~4 .lut_mask = 16'h0400;
defparam \pixelLogicInst|pixelOut[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N18
cycloneive_lcell_comb \pixelLogicInst|pixelOut~5 (
// Equation(s):
// \pixelLogicInst|pixelOut~5_combout  = (\pixelLogicInst|pixelOut[0]~4_combout  & ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6~portadataout ))) # 
// (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(\pixelLogicInst|pixelOut[0]~4_combout ),
	.cin(gnd),
	.combout(\pixelLogicInst|pixelOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|pixelOut~5 .lut_mask = 16'hE200;
defparam \pixelLogicInst|pixelOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N19
dffeas \pixelLogicInst|pixelOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pixelLogicInst|pixelOut~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixelLogicInst|pixelOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelLogicInst|pixelOut[1] .is_wysiwyg = "true";
defparam \pixelLogicInst|pixelOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N4
cycloneive_lcell_comb \pixelLogicInst|pixelOut~9 (
// Equation(s):
// \pixelLogicInst|pixelOut~9_combout  = (!\SW[1]~input_o  & ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8~portadataout ))) # 
// (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\pixelLogicInst|pixelOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|pixelOut~9 .lut_mask = 16'h5410;
defparam \pixelLogicInst|pixelOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N20
cycloneive_lcell_comb \pixelLogicInst|pixelOut~10 (
// Equation(s):
// \pixelLogicInst|pixelOut~10_combout  = (\heroInst|playerAnimationJumpInst|playerOn~0_combout  & (!\heroInst|playerAnimationJumpInst|playerOn~1_combout  & (\pixelLogicInst|pixelOut~9_combout  & \pixelLogicInst|Equal0~3_combout )))

	.dataa(\heroInst|playerAnimationJumpInst|playerOn~0_combout ),
	.datab(\heroInst|playerAnimationJumpInst|playerOn~1_combout ),
	.datac(\pixelLogicInst|pixelOut~9_combout ),
	.datad(\pixelLogicInst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\pixelLogicInst|pixelOut~10_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|pixelOut~10 .lut_mask = 16'h2000;
defparam \pixelLogicInst|pixelOut~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N21
dffeas \pixelLogicInst|pixelOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pixelLogicInst|pixelOut~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixelLogicInst|pixelOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelLogicInst|pixelOut[3] .is_wysiwyg = "true";
defparam \pixelLogicInst|pixelOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N14
cycloneive_lcell_comb \pixelLogicInst|pixelOut~2 (
// Equation(s):
// \pixelLogicInst|pixelOut~2_combout  = (\SW[1]~input_o ) # ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & ((\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5~portadataout ))) # 
// (!\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0] & (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0~portadataout )))

	.dataa(\SW[1]~input_o ),
	.datab(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\pixelLogicInst|pixelOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|pixelOut~2 .lut_mask = 16'hFEBA;
defparam \pixelLogicInst|pixelOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N8
cycloneive_lcell_comb \pixelLogicInst|pixelOut~3 (
// Equation(s):
// \pixelLogicInst|pixelOut~3_combout  = ((\heroInst|playerAnimationJumpInst|playerOn~1_combout ) # ((\pixelLogicInst|pixelOut~2_combout ) # (!\pixelLogicInst|Equal0~3_combout ))) # (!\heroInst|playerAnimationJumpInst|playerOn~0_combout )

	.dataa(\heroInst|playerAnimationJumpInst|playerOn~0_combout ),
	.datab(\heroInst|playerAnimationJumpInst|playerOn~1_combout ),
	.datac(\pixelLogicInst|pixelOut~2_combout ),
	.datad(\pixelLogicInst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\pixelLogicInst|pixelOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|pixelOut~3 .lut_mask = 16'hFDFF;
defparam \pixelLogicInst|pixelOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N9
dffeas \pixelLogicInst|pixelOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pixelLogicInst|pixelOut~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixelLogicInst|pixelOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelLogicInst|pixelOut[0] .is_wysiwyg = "true";
defparam \pixelLogicInst|pixelOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N4
cycloneive_lcell_comb \frameBufferInst|Equal0~0 (
// Equation(s):
// \frameBufferInst|Equal0~0_combout  = (!\pixelLogicInst|pixelOut [1] & (!\pixelLogicInst|pixelOut [3] & (\pixelLogicInst|pixelOut [0] & \pixelLogicInst|pixelOut [2])))

	.dataa(\pixelLogicInst|pixelOut [1]),
	.datab(\pixelLogicInst|pixelOut [3]),
	.datac(\pixelLogicInst|pixelOut [0]),
	.datad(\pixelLogicInst|pixelOut [2]),
	.cin(gnd),
	.combout(\frameBufferInst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|Equal0~0 .lut_mask = 16'h1000;
defparam \frameBufferInst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N2
cycloneive_lcell_comb \pixelLogicInst|pixelOut~7 (
// Equation(s):
// \pixelLogicInst|pixelOut~7_combout  = (\SW[1]~input_o ) # (!\heroInst|playerAnimationJumpInst|playerOn~0_combout )

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\heroInst|playerAnimationJumpInst|playerOn~0_combout ),
	.cin(gnd),
	.combout(\pixelLogicInst|pixelOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|pixelOut~7 .lut_mask = 16'hAAFF;
defparam \pixelLogicInst|pixelOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N6
cycloneive_lcell_comb \pixelLogicInst|pixelOut~8 (
// Equation(s):
// \pixelLogicInst|pixelOut~8_combout  = (\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[4]~0_combout ) # ((\heroInst|playerAnimationJumpInst|playerOn~1_combout ) # ((\pixelLogicInst|pixelOut~7_combout ) # 
// (!\pixelLogicInst|Equal0~3_combout )))

	.dataa(\heroInst|playerROMInst|SpriteRom_rtl_0|auto_generated|mux2|result_node[4]~0_combout ),
	.datab(\heroInst|playerAnimationJumpInst|playerOn~1_combout ),
	.datac(\pixelLogicInst|pixelOut~7_combout ),
	.datad(\pixelLogicInst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\pixelLogicInst|pixelOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \pixelLogicInst|pixelOut~8 .lut_mask = 16'hFEFF;
defparam \pixelLogicInst|pixelOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N7
dffeas \pixelLogicInst|pixelOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\pixelLogicInst|pixelOut~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixelLogicInst|pixelOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelLogicInst|pixelOut[4] .is_wysiwyg = "true";
defparam \pixelLogicInst|pixelOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N22
cycloneive_lcell_comb \frameBufferInst|pixelWrite[2]~0 (
// Equation(s):
// \frameBufferInst|pixelWrite[2]~0_combout  = (\pixelLogicInst|pixelOut [2] & ((!\pixelLogicInst|pixelOut [4]) # (!\frameBufferInst|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\pixelLogicInst|pixelOut [2]),
	.datac(\frameBufferInst|Equal0~0_combout ),
	.datad(\pixelLogicInst|pixelOut [4]),
	.cin(gnd),
	.combout(\frameBufferInst|pixelWrite[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|pixelWrite[2]~0 .lut_mask = 16'h0CCC;
defparam \frameBufferInst|pixelWrite[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000003FF03000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000003FFE00001C00000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000800000000040FFE0200060000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE1840060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010FFE1040070000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .mem_init1 = 2048'h000000000000000000000000000000000000000018000000FFE00C002000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E0000180000027FF03800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000180000007FF878000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112 .mem_init0 = 2048'h000A0000180000003FF8E8000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A03801801C0001FF9C0000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040A03C0180780000FFFC0000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A03E01807800007FF81100F008000;
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\frameBufferInst|Add1~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = \frameBufferInst|Add1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hF0F0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout  = (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~16_combout  & !\frameBufferInst|Add1~22_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|Add1~14_combout ),
	.datac(\frameBufferInst|Add1~16_combout ),
	.datad(\frameBufferInst|Add1~22_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2 .lut_mask = 16'h0080;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3_combout  = (!\frameBufferInst|Add1~18_combout  & (\frameBufferInst|Add1~20_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout ))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~20_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3 .lut_mask = 16'h5000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000001020003B00214000002E001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001FA00000F0008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .mem_init2 = 2048'h0000000000000000000000000000000000004000003BE00000700140000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000073A8000010000000060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000E79000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000018E000780400000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000031C000F808003000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000638100F9C0C08000001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000CE8001FF800000000100000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F9C0001FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000840007F80003FF80A0000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E00003FF03800000001000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~84 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~84_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~84 .lut_mask = 16'hC808;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\frameBufferInst|Add1~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\frameBufferInst|Add1~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4_combout  = (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout  & (!\frameBufferInst|Add1~14_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4 .lut_mask = 16'h0400;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout  = (!\frameBufferInst|Add1~12_combout  & !\frameBufferInst|Add1~14_combout )

	.dataa(gnd),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(gnd),
	.datad(\frameBufferInst|Add1~14_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4 .lut_mask = 16'h0033;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0_combout  = (!\frameBufferInst|Add1~22_combout  & (\frameBufferInst|Add1~16_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~22_combout ),
	.datab(\frameBufferInst|Add1~16_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .mem_init3 = 2048'h02E800000001C0F0FFFFFFF3F3FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000003E1FCFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F08000000FE1FA7FFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F40000301FF3FD3FFFFFFFFFFFFE00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC0000781FF3FE1FFF87FFFFFFFD800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FA0000781FF3FF8FFF81FFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FA0000F80FF3FF87F881FFFFFFFFC000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FA3001F801E3FD0FF800FFFF9FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC3001F80003F80FFE00FFFF0FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF0001FC0003FB0FFE107FFF0DEF800000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000001FEC007FE000FFE07E230610F187F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FF718FFF801FFE07E038200E187E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FFE07FFFFFFFFB1FC038200C3DFC00000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6_combout  = (!\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout  = (\frameBufferInst|Add1~12_combout  & !\frameBufferInst|Add1~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~12_combout ),
	.datad(\frameBufferInst|Add1~14_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4 .lut_mask = 16'h00F0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0_combout  = (\frameBufferInst|Add1~16_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout  & !\frameBufferInst|Add1~22_combout )))

	.dataa(\frameBufferInst|Add1~16_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.datad(\frameBufferInst|Add1~22_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0 .lut_mask = 16'h0080;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A01C0180400000FFF80000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180A0000180000000FFF00000000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180207E0000F80001FFF06000300F00000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008060FB0001BE0001FFF07C00E85F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003607F0000FC0009FFF8F8C07E47C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006260000000000009FFFCF3400E03E000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000001060000000000210FFF8FF880F03F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A0000000000F007FF3FFC3085BC800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000F007FFFFFC1806BFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107 .mem_init0 = 2048'h0000000000000000000000000000000001E8000000F000F87FFFFFF863407FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E8000000F00070FFFFFFF8F0F1FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E90000000000F0FFFFFFF1F1FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~83 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~83_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~83 .lut_mask = 16'h0C0A;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~165 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~165_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~84_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~83_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~84_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~83_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~165_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~165 .lut_mask = 16'h0C08;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout  = (!\frameBufferInst|Add1~18_combout  & (!\frameBufferInst|Add1~16_combout  & (!\frameBufferInst|Add1~20_combout  & \frameBufferInst|Add1~22_combout )))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(\frameBufferInst|Add1~16_combout ),
	.datac(\frameBufferInst|Add1~20_combout ),
	.datad(\frameBufferInst|Add1~22_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0 .lut_mask = 16'h0100;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2_combout  = (!\frameBufferInst|Add1~14_combout  & (!\frameBufferInst|frameStateCurr~q  & (\frameBufferInst|Add1~12_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|frameStateCurr~q ),
	.datac(\frameBufferInst|Add1~12_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2 .lut_mask = 16'h1000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  = (!\frameBufferInst|Add1~18_combout  & !\frameBufferInst|Add1~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~18_combout ),
	.datad(\frameBufferInst|Add1~20_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6 .lut_mask = 16'h000F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0_combout  = (!\frameBufferInst|Add1~16_combout  & (\frameBufferInst|Add1~22_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~16_combout ),
	.datab(\frameBufferInst|Add1~22_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2_combout  = (!\frameBufferInst|Add1~14_combout  & (!\frameBufferInst|Add1~12_combout  & (!\frameBufferInst|frameStateCurr~q  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameStateCurr~q ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2 .lut_mask = 16'h0100;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0_combout  = (!\frameBufferInst|Add1~16_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  & \frameBufferInst|Add1~22_combout )))

	.dataa(\frameBufferInst|Add1~16_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|Add1~22_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3EF0F87DF0F8F3C3E0F01F0007CF87C1FC7CFC3E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F3EFDF8FDF8F9F7E3E1F83F000FCF87C7FCFCFC7E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E7FFCF8FDF9F9F7F7E1F03F000F9F87CFFCFCF87C00000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E7FFCFCF9F1F3FFF3E3F03F001F9F8F8FFCF8F8FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E7C7CFCF9F9F3F3F7C3F07E000F1F0F9FFDF8FC7800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E7C7CFDF9F9F3E3E7C3E03E001FBF0F9F8DF8FCFC0000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000007CFDFCFDF0FBF3EFEF83E07E001F1F1F9F81F0F8F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007CFFF87DF0FBE7FFCFC3E07C003F3E1F9F83F079F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FCFFF07FF0FFE7FFCF87C0FC003F3E1F1FC1F0F9F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162 .mem_init0 = 2048'h0000000000000000000000000000F9FFE07FE07FE7FF1F8FC0FC003E7E3F0FE3E0F9F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F9FF80FFE0FFCFFC1F8FC0F8003E7E3F07E3E1F9F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F1FC00FBE1F7CFE01F1F81F8007E7E7E03E7C1FBF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFBF0;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~87 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~87_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a167~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a162~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~87 .lut_mask = 16'h2230;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~2_combout  = (!\frameBufferInst|Add1~20_combout  & (\frameBufferInst|Add1~16_combout  & (\frameBufferInst|Add1~22_combout  & !\frameBufferInst|Add1~18_combout )))

	.dataa(\frameBufferInst|Add1~20_combout ),
	.datab(\frameBufferInst|Add1~16_combout ),
	.datac(\frameBufferInst|Add1~22_combout ),
	.datad(\frameBufferInst|Add1~18_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~2 .lut_mask = 16'h0040;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~2_combout  & (!\frameBufferInst|Add1~12_combout  & (!\frameBufferInst|Add1~14_combout  & 
// !\frameBufferInst|frameStateCurr~q )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~2_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameStateCurr~q ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2 .lut_mask = 16'h0002;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0_combout  = (\frameBufferInst|Add1~16_combout  & (\frameBufferInst|Add1~22_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~16_combout ),
	.datab(\frameBufferInst|Add1~22_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~3 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~3_combout  = (\frameBufferInst|Add1~12_combout  & (!\frameBufferInst|frameStateCurr~q  & (!\frameBufferInst|Add1~14_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~2_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameStateCurr~q ),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~2_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~3 .lut_mask = 16'h0200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2519w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2519w[3]~0_combout  = (\frameBufferInst|Add1~16_combout  & (\frameBufferInst|Add1~22_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~16_combout ),
	.datab(\frameBufferInst|Add1~22_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2519w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2519w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2519w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N8
cycloneive_lcell_comb \frameBufferInst|pixelWrite[4]~1 (
// Equation(s):
// \frameBufferInst|pixelWrite[4]~1_combout  = (!\frameBufferInst|Equal0~0_combout  & \pixelLogicInst|pixelOut [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\frameBufferInst|Equal0~0_combout ),
	.datad(\pixelLogicInst|pixelOut [4]),
	.cin(gnd),
	.combout(\frameBufferInst|pixelWrite[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|pixelWrite[4]~1 .lut_mask = 16'h0F00;
defparam \frameBufferInst|pixelWrite[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout ,\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],\vgasync_instance|hc [3],
\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 12;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 4095;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 12;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~86 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~86_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a182~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a187~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~86 .lut_mask = 16'hC088;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~88 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~88_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~87_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~86_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~87_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~86_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~88 .lut_mask = 16'h000E;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[4]~feeder (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[4]~feeder_combout  = \frameBufferInst|Add1~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\frameBufferInst|Add1~20_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[4]~feeder .lut_mask = 16'hFF00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59 .lut_mask = 16'h0044;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1_combout  = (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout  & 
// !\frameBufferInst|frameStateCurr~q )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout ),
	.datad(\frameBufferInst|frameStateCurr~q ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1 .lut_mask = 16'h0080;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0_combout  = (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|Add1~14_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout ))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0 .lut_mask = 16'hA000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .mem_init3 = 2048'h00000000000000000000000000000000000007E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000A87C49E0100000200081C000807A01E0020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E3F3EFCFC7FF1F8FC03F1F9F7C3E1F1FF0FF83F0F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .mem_init2 = 2048'hF7DFC7CFBF9F8FC03E1F9F7E7E1F3FF1FFC3F1F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC3E7FFCF8FFF9F8F803E1F3FFF7E3F3FF1FFC3F1F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC7E7C7CF9F9F1F9F807E3F3E3E7C3E3FF7FFE3F3F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F87E7C7DF9F0F8F9F807C1F3E3EFC3E7E77;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .mem_init1 = 2048'hEFE3F3F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F87CFCFDF9F3F1F9F007C3E7E7EFC7C7C0FC3E1F3E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8FCFFF9F3F7F1F9F00FC3E7FFCF87E7E0F83E3F3E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0FCFFF1F3FFE1FBE00FC3E7FF8F87C7E1F87E3F7E0000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0F9FFE3F3FFC0FBF00F87CFFF1F0FC3F1F87C3F7C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F1F9FF83E3FF00FBE00F8FC7FE1F8FC1F9F8FC1F7C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F3F9FC03E7F807FBE01F9FCFE01F9F81F9F8FCFF7C000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout  & 
// !\frameBufferInst|frameStateCurr~q )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout ),
	.datad(\frameBufferInst|frameStateCurr~q ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0 .lut_mask = 16'h0020;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0_combout  = (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|Add1~14_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout 
// ))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~0_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0 .lut_mask = 16'h5000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000003FFF3F047E7E08FFFE01FFFCF823FFF91F9FFF9FF7C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF3F3C3E7EF0FA7C01FFF9F961FFF9FF9FFF1F4F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF3FFC7C7FF1F87C01FFF9FFE3FFF3FF1FFE3F0F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .mem_init2 = 2048'h00000000000000000000000000003FFF3FFC7C7FF1F0F801FFF9FFE3FFF3FF0FFC3E1F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FBE1FF8FC7FF1F0FC01FFF0FFC1FFF3FE07F83E1F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D3C0B40781F83F8F80079E05B00E9F1E802A07F1F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .mem_init1 = 2048'h0000000003FFF8000000000003E00000007FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00003FFF8000000000003E00000007FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F80003FFF0000000000007E00000007FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00001FFF0000000000007E00000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172 .mem_init0 = 2048'h003FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00000FFF0000000000007C00000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~85 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~85_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a177~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a172~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~85 .lut_mask = 16'h8A80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[5]~feeder (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[5]~feeder_combout  = \frameBufferInst|Add1~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\frameBufferInst|Add1~22_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[5]~feeder .lut_mask = 16'hFF00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~89 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~89_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~88_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~85_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~88_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~85_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~89 .lut_mask = 16'hFE00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout  = (\frameBufferInst|Add1~18_combout  & !\frameBufferInst|Add1~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~18_combout ),
	.datad(\frameBufferInst|Add1~20_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4 .lut_mask = 16'h00F0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout  & \frameBufferInst|Add1~12_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.datad(\frameBufferInst|Add1~12_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2_combout  = (\frameBufferInst|Add1~18_combout  & (!\frameBufferInst|Add1~20_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout ))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~20_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2 .lut_mask = 16'h0A00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h009FFF4009FFF8E00000031FFF40077FDC40000000009EFFFFFC200000FFFE808E000000000000007800000000000000000380017C0000000000000000000000000000000000000000000013F3F40080001FFF4000FFD8E60000031FFF40077FDC4000000001BE7FFFFEB00000FFFE819E4001FFFFFF80007C000000000000000E03C002FC0000000000000000000000000000000000000000000009F3F7FF00001FFF4008FFF8E60000031FFF40077FDC400000000A7E7FFFFF700000FFFE80BEFFFFFFFFFFFFFF7D400000000000000F81E005F8000000000000000000000000000000000000000000000073FBFFFFFFFFFF4000FFE0E60000031FFF40077F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'hDC40000000087A7FFFFF9C0000FFFE80127FFFC00001FFFF78400000000000000FF9F403F0000000000000000000000000000000000000000000000673FFFFFFFFFFFF4000FFE0700000031FFF40077FDC40000000087A7DFFFFE60000FFFE80127FFE0000005FFF7C400000000000000FFDF803E000000000000000000000000000000000000000000000003BFC2FFFFFFFFF40047FE1F30000031FFF40077FDC40000000087A7FFFFFE40000FFFE80127FFC2FFFFA3FFF7C400000000000000FFCFC03C0000000000000000000000000000000000000000000000133FC3FFFFFFFFF40003FF9F90000031FFF40077FDC40000000087A7F1FFFE00000FFFE80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'h127FF84000000FFF7C400000000000000E1C380B8000000000000000000000000000000000000000000000001FFC3FFFFFFFFF400237FBF8A000011FFF40077DDC40000000087A7F0BFFE08000FFFE80127FE20000000FFF7C400000000000001E3C3A03C000000000000000000000000000000000000000000000004FFC3FFFFFFFFF40011FFBFC1FFFFC1FFF40077F9C40000000087A7F07FFE34000FFFE80127FE200000007FF7C400000000000003E3CF817C000000000000000000000000000000000000000000000000FFC3FFFFFFFFF400017FBFC0000001FFF40077F1C40000000087A7F03FFE00000FFFE80127FE000000023FF7C40000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h3E1DE00780000000000000000000000000000000000000000000000013FC3FFFFFFFFF40004BFBFFE600001FFF40077E1C40000000087A7F01FFED4000FFFE80127FE000000003FF7C400000000000003E57E00F80000000000000000000000000000000000000000000000011FC3FFFFFFFFF400047BBFFFF80001FFF40077F1C40000000087A7F01FFEE4000FFFE80127FE000000003FF7C400000000000003E07800F00000000000000000000000000000000000000000000000004FC3FF7FEFFFF4000307BFFFDBFFFDFFF4007BE1C40000000087A7F04FFEF8C00FFFE80127FE000000003FF7C400000000000003E03800F004000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout  & (\frameBufferInst|Add1~12_combout  & (!\frameBufferInst|Add1~14_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5 .lut_mask = 16'h0800;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0_combout  = (!\frameBufferInst|Add1~22_combout  & (\frameBufferInst|Add1~16_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~22_combout ),
	.datab(\frameBufferInst|Add1~16_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'h070400033BDE0000000000000000000000000000000000000000000000000FFFFE0FFF4008FFFBF4000000000000077F1E00000000087AD700000FFE7FC00F801E7FE380000027FF184000000000000007051800339E00000000000000000000000000000000000000000000000005FFFFFFFF4008FFFBF0000000000000077F1A00000008087AD700000FFE7FC047801E7FF080000067FF10400000000000000702AC01BF1E00000000000000000000000000000000000000000000000013FFFFFFFF4008FFFBF2000000000000077E1F0000000E087AD7000027FE7F8043801E7FF0800000C7FF0240000000000000073C46305E1E00000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'h000000000000000000000000000009FFFFFFFF4000FFFAF4000000000000077E1F7400401E087AD70000037E7F184380007FFC4000001FFF1E4000000000000007BEE600ED9F00000000000000000000000000000000000000000000000000BFFFFFFFC800DFFBFFFFFFFFFFFFE007781FFFFFEF3C087AD7000009FE7E304391007FFF000000FFFF3E0000000000000007BFC60058DF000000000000000000000000000000000000000000000000047FFFFFFF80027FFBFFFFFFFFFFFFE007B01FFFFFEFFE087AD70000087E7E0003208C7FFFC781E1FFFF788000000000000007BFEA000B8F800000000000000000000000000000000000000000000000007F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'hFFFFFF90002FFBFE1FFFFFFFFFC007801FEFFFEFFE087AD70000007E7C000B00C67FFECFC3F1FFFF780000000000000003F7C2040007800000000000000000000000000000000000000000000000027FFFFFFD00033FFBFE3FFFFFFFFFC0079F9FEFFFEFFE087AD70000027E7E8006600E7FFAEFC3F3FFFF790000000000000003F7EF0C00838000000000000000000000000000000000000000000000000097FFFFFA00001FFB7E3FFFFFFFFFC0077FDFEFFFEFFE087AD70000013E7F00040046FFFAEFE3F3FFFF320000000000000001F0EDF821C7800000000000000000000000000000000000000000000000000BFFFFFE20009FFBFE3FFFFFFFFFC0077F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'hDFEFFFEFFE087AD70000003E7F00048023FFFACEE2F3FFFFF00000000000000000F1C0F071C78000000000000000000000000000000000000000000000000007FFFFFCC0008FFBFE3FFFFFFFFF40077FDFEFFFEFFE087AD70000000EFF80098033FFFACEE3F3FFFFE0000000000000000007C670DC8F80000000000000000000000000000000000000000000000000237FFFF0000003FBFE1FFFFFFFFF400777DFEFFFEFFE087AD700000022FFC0200000FFFACEE0F3FFFF9000000000000000000F82138E9F0000000000000000000000000000000000000000000000000011DFFF71000001FBFE3FDFFFFFFFC0077FDFEFFFEF7E087ED700000003BFF82200;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~93 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~93_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~93 .lut_mask = 16'hB080;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0 .lut_mask = 16'h2000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2_combout  = (\frameBufferInst|Add1~18_combout  & (!\frameBufferInst|Add1~20_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout ))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~20_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2 .lut_mask = 16'h0A00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'h000000000000000000000000007C3FDFFFFFFF4000103BFE1FFFFFFFFF4007801C40000000087A7F007FEF8400FFFF80127FE000000003FF7C400000000000003E00000700E000000000000000000000000000000000000000000000007C3FE000FFFF4000105BFE3FFFFFFFFF4007801C40000000087A7F003FEBC000F7FF80127FE000000003FF7C400000000000003E00000380F000000000000000000000000000000000000000000000003C3FE0000FFF4000507BFE3FFFFFFFFF40077C1C40000000087E7F001FDFC800FFFF80127FE000000003FF7C400000000000003E000001C0F00000000000000000000000000000000000000000000000163FE0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h001FFF400047FBFE3FFFFFFFFF40077C1C40000000087C3F000A8F0400FFFF40127FE000000003FF7C400000000000003E000001C0E000000000000000000000000000000000000000000000000C3FF0FC1FFF4000DFFBFE3FDFFFFFFF40077A1C40000000083C3D000F870380FFFFC0127FE000000003DF7C400000000000003E000002F0F00000000000000000000000000000000000000000000000230FFC031FFF40006FFBFE1FDFFFFFFF40077F1C40000000083C67000781F500EFFDC0127FE000000003FF7C400000000000003E00000139F8000000000000000000000000000000000000000000000033BFFE231FFF40026FFBFE3FFFFFFFFFC0077E;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'h1C40000000087EF7000383FE00FFFE80127FE0000000033F7C400000000000001E80000079FC000000000000000000000000000000000000000000000018FFFF031FFF40005FFBFFFFFFFFFFFFC0077F1C40000000087EF70023E1FE20FFFE80127FE000000003FF7C400000000000000E0000007BFC000000000000000000000000000000000000000000000004FFFF8B1FFF4004FFFBFFFFFFFFFFFFC0077E1C40000000087EF70019E1FE44FFFE80127FE000000003FF7C40000000000000070200807BFE000000000000000000000000000000000000000000000000FFFFC51FFF4001FFFBFFFFFFFFFFFFC0077F1C40000000087AB70008E1FE20FFFE80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'h127FE000000003FF7C40000000000000070300C07BCE0000000000000000000000000000000000000000000000027FFFE01FFF4000FFFBFC000000000000079C1C40000000087AD7000071FE48FFFE80127FE000000003FF7C40000000000000070000077BDE0000000000000000000000000000000000000000000000003FFFF85FFF4008FFFBF0FFFFFFFFFFF8079C1C1FFFFFFF887AD7000239FE08FC0E80127FEE0000001BFF7840000000000000070000077BDE0000000000000000000000000000000000000000000000021BFFFC9FFF4008FFFBF100000000000007BE1C1FFFFFE0087AD7000039FE05F80680127FE000000023FF7840000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4_combout  = (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout  & !\frameBufferInst|Add1~14_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.datad(\frameBufferInst|Add1~14_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4 .lut_mask = 16'h0040;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0_combout  = (!\frameBufferInst|Add1~22_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout  & (\frameBufferInst|Add1~16_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~22_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.datac(\frameBufferInst|Add1~16_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h08FFFACFC3F3FFFF0000000000000000001FA0870FDF00000000000000000000000000000000000000000000000000003FFF8000000477FDFFFFFFFFFFC007FFEFFFFFFF360BEFFF000000107FFF1000011FFFF7DFBFEFF8200000000000000000BFF886075E00000000000000000000000000000000000000000000000000001EEF000000021FDFDFF7FFFFFDC007BD7EFBFFB7FE09FDEF000000083D7E0000000F6FFFFDFEFBF0C00000000000000001F81C00035F000000000000000000000000000000000000000000000000000083F82000000307FFFFFFFFFFFFC0077FFFFFFFFFFC08FFFE0000000107F040000041FFFFFFFFFFC10000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h07F23E31F30F00000000000000000000000000000000000000000000000000006000C00000000000000000000000130000000000000800000000000000000000000000000000000000000000000000000F803C787F4780000000000000000000000000000000000000000000000000000801000000002800000000000000100000000000000800000000000050020000000800000000002800000000000000000C207CFE7F0780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000100000000100000000000000000000000000000E0C7FFC7E1780000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E1F3FF9FE7700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0FFFFFFE3F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000707FF7F8C0C0000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001733FE7FCE9E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E39FCF9FF9C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F5FFFFFBFEBC000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~94 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~94_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72~portadataout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62~portadataout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~94 .lut_mask = 16'hACAC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~95 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~95_combout  = ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~93_combout ) # ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~94_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2])

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~93_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~94_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~95 .lut_mask = 16'hDFDD;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15 .lut_mask = 16'h000F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout  = (!\frameBufferInst|Add1~16_combout  & (!\frameBufferInst|Add1~22_combout  & !\frameBufferInst|frameStateCurr~q ))

	.dataa(gnd),
	.datab(\frameBufferInst|Add1~16_combout ),
	.datac(\frameBufferInst|Add1~22_combout ),
	.datad(\frameBufferInst|frameStateCurr~q ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4 .lut_mask = 16'h0003;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4_combout  = (!\frameBufferInst|Add1~20_combout  & (!\frameBufferInst|Add1~18_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~20_combout ),
	.datab(\frameBufferInst|Add1~18_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4 .lut_mask = 16'h1000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  = (!\frameBufferInst|Add1~22_combout  & !\frameBufferInst|Add1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~22_combout ),
	.datad(\frameBufferInst|Add1~16_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0 .lut_mask = 16'h000F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0_combout  = (!\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h01FFC01FF00FFF03FFFFF81FF87FC00001FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE1FFFE01FFE001FF001FE003FE01FFFFF87FF07F800000FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC3FFFC01FFC001FF003FC003FC00FFFFF07FF0FF800001FFFE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE3FFFE01FFE001FE003FE001FE0017FF81FFC1FF8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h07FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE3FFFE01FFE003FA003FE003FE0003FE01FF80FF00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F80FFF8007F8000F0000F8000F80001F801FE007E000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0_combout  = (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|Add1~14_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|Add1~14_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE03F87F00FE3F8003FCFF000FF003FF003FC003FC01000020003000400000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000FF8FF83FC07FBFE003FC7F8007F807FF007FE007FE00000000002FFFA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8FF87FC0FF9FE00FF8FF800FF87FFFF81FE007F800000080000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF0FF07FC0FF1FE01FF8FF800FF07FFFFC1FE007F800000000001FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h000000000000000000001FF1FF0FFC1FF1FE83FF9FFC01FF07FFFFE1FF00FF800000100005FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC1FE1FFC3FE1FFFFFE3FFC03FE0FFFFFE0FF00FF00000000000FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC3FE3FFC7FE1FFFFFC7FFF03FE1FFFFFF87F81FE01000000001FFFD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC3FE3FFC7F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'hE1FFFFF87FFF03FE1FC01FF87F81FE00000000000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC1FE7FFC7FE1FFFFF87FFE03FE3FE00FF87FC3FE00000000003FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC3FC7FFC7FC1FFFFF07FFF07FC3FC01FF03FC3FF00000000002FFF20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF87FCFFFCFF81FE0FF0FFFF8FF87F803FE03FC3FC00;
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~97 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~97_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17~portadataout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7~portadataout ))

	.dataa(gnd),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~97 .lut_mask = 16'hFC30;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0 .lut_mask = 16'h2000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0_combout  = (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|Add1~14_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|Add1~14_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000BFFE80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8FF8FDFC7F81FE1FE07FFF07F8FFC01FE01FE7FE0100010006FFF600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF0FF1FDFDFF01FE3FC1FF7F9FF0FF807FC00FFFFC000000003FFC2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF1FE3FDFDFF01FE7F81FF3FDFF0FF007FC00FFFF800000001DFF7C000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF1FF1F9FCFF01FE7F81FF7FCFF0FF807FC007FFFC00000003FFD80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF0FF7F9FCFF01FE7E01FF7FCFF1FF007FC01FFFF8000000A3FE400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE1FF7F1FDFE01FEFE01FE3FDFE1FE007F803FFFF0000001FFFC00000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000007FE3FFFF1FFFC01FFFE07FE3FFFE3FE01FF807FFFF000000DFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F87FFFE1FFFC01FFF803FC1FFFC3FC00FF00FFFFE000003FFFE800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF87FFFE1FFFC01FFF80FFC0FFFC3FC01FF01FFFFE000005FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000FF87FFF81FFFC01FFF00FFC0FFFC3FC03FC07FFFFC000007FFFD000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF83FFF81FFFC01FFE00FFC0FFFC3FE07FC0FFF3FC000003FFFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF87FFF81FFF801FFC00FF80FFF83FFFFF81FFE3FC000007FFFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF07FFF01FFF0;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w[3] (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w [3] = (!\frameBufferInst|Add1~20_combout  & (!\frameBufferInst|Add1~18_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~20_combout ),
	.datab(\frameBufferInst|Add1~18_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w [3]),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w[3] .lut_mask = 16'h1000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w[3] (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w [3] = (!\frameBufferInst|Add1~16_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  & !\frameBufferInst|Add1~22_combout )))

	.dataa(\frameBufferInst|Add1~16_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|Add1~22_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w [3]),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w[3] .lut_mask = 16'h0040;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~96 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~96_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~96 .lut_mask = 16'h00AC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~98 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~98_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~96_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~97_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~97_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~96_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~98 .lut_mask = 16'hAA80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0_combout  = (\frameBufferInst|Add1~18_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout  & (!\frameBufferInst|Add1~20_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.datac(\frameBufferInst|Add1~20_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0 .lut_mask = 16'h0800;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0_combout  = (\frameBufferInst|Add1~18_combout  & (!\frameBufferInst|Add1~20_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout )))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(\frameBufferInst|Add1~20_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0 .lut_mask = 16'h2000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'hFFEFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3FEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF7ECEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFBF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF838FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB87F000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000F3E0DF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE3FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007BC00EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F800E5FF7FFFFFFFFFFFFFFFFFFFFFFFFEB1FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h0000000000000000000000000000000E0007FC0FFFFFFFFFFFFFFFFFFFFFFFDEF07FF4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C3E7FFFFFFFFFFFFFFFFFFFFFFFFE7FFA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EFFF7FFFFFFFFFFFFFFFFFFFFF403FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0_combout  = (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout  & (\frameBufferInst|Add1~14_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (!\frameBufferInst|Add1~12_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0 .lut_mask = 16'h2000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000001FEFFFFD9C0000000000000000000007E7F9FFFFFFF7E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FDFFFFFFC00000000000000000000175FF9FFFFFB3FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007EFFFFFFAE000000000000000000007EBF7FFFFFE07F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h0000000000000000000000000000001FFFFFFFFDFC0000000000000000001FD7F3FFFFFB1FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E3FFFFFFF0E000000000000000007FE5FFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC7FFFFFFFA700000000000000000FF8FFFFFFFFF3F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'hFFFFFFFFD70000000000000000FFEB7FFFFFFDFBC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8FFFFFFFFEB8000000000000001FC01FFFFFFF8FBC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE3FFFFFFFFF7D80000000000000FF4FBFFFFFFFDFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0FFFFFFFFFFE7E0000000000003F88FFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'hFC7FFF07C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E77FFFFFFFFFFFF8000000000007F1BFFFFFEFFFBDFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007D7FFFFFFFFFFF47F0000000000E618FFFFFFFFFF9FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FBFFFFFFFFFFFFD1FF80000001FFE5FFFFFFFFFFF1FF800000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~100 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~100_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~100 .lut_mask = 16'h00CA;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout  & (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|Add1~14_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000003F07FFFFFDE78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F1DFFFFFFCC60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E15FDFFEFFEF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h000000000000000000000000000000FEA3FCFFCFFEF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F9FFFFEFFF78F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C1FFFFC7FE20E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000786;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'hFFBFEFFF6BE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF000000000000000000000003C07F1FFFFFFBC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE00000000000000000000001F4BFBFFFFFF3E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C001F80000000000000000000000FE3FFFFE3FFAF000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BFFFCF800000000000000000000007EFFFFFF3FFF78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF0020F00000000000000000000000EFFFFFFFFCC5C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F87FFF6780000000000000000000003D7FFFFFFFD63E0000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0_combout  = (!\frameBufferInst|Add1~20_combout  & (\frameBufferInst|Add1~18_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~20_combout ),
	.datab(\frameBufferInst|Add1~18_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0_combout  = (!\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FBFFFFFFFFFFFFEE7FE0E0000FFFEBF9FFFFFFFFF9FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F7FFFFFFFFFFFFFC8FFFFFFFFFEB7FFDFFFFFFFFEBE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F5FFFFFFFFFFFFFF63FF3FFFFF91FFFFFFFFFFFFE7E000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000003EFFFFFFFFFFFFFFFEF9FFFFFF3EB7FFFFFFFFFFFC7C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EBFFFFFFFFFFFFFFF8446400843FFFFFFFFFFFFFEF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007CBFFFFFFFFFFFFFFFFCBF00037FFFFFFFFFFFFFF8F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h000000000000000000000000000FCFFFFFFFFFFFFFFFFFF3F4003FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023BFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~99 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~99_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~99 .lut_mask = 16'hB080;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~101 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~101_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~100_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~99_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~100_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~99_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~101 .lut_mask = 16'hF0E0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7_combout  = (!\frameBufferInst|Add1~18_combout  & (!\frameBufferInst|Add1~20_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(\frameBufferInst|Add1~20_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7 .lut_mask = 16'h1000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0_combout  = (\frameBufferInst|Add1~16_combout  & (!\frameBufferInst|Add1~22_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~16_combout ),
	.datab(\frameBufferInst|Add1~22_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0 .lut_mask = 16'h2000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4_combout  = (!\frameBufferInst|Add1~18_combout  & (!\frameBufferInst|Add1~20_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(\frameBufferInst|Add1~20_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4 .lut_mask = 16'h1000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0_combout  = (\frameBufferInst|Add1~16_combout  & (!\frameBufferInst|Add1~22_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~16_combout ),
	.datab(\frameBufferInst|Add1~22_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0 .lut_mask = 16'h2000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~90 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~90_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~90 .lut_mask = 16'h3202;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2])

	.dataa(gnd),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datac(gnd),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22 .lut_mask = 16'h3300;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0_combout  = (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  & \frameBufferInst|Add1~14_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|Add1~14_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2_combout  = (!\frameBufferInst|Add1~18_combout  & (!\frameBufferInst|Add1~20_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout ))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~20_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2 .lut_mask = 16'h0500;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h0001E7FE7FFFFFFFFFFFFFFFFFFFFE197FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EFFF3EFFFFFFFFFFFFFFFFFFEE3FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F1FF97FFFFFFFFFFFFFFFFFF7FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F1FFE7FFFFFFFFFFFFFFFFFBFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'hF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E07FFCFFFFFFFFFFFFFFFFFAFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C003FF07FFFFFFFFFFFFFFF8FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000FFD9DFFFFBFFFFFFDBF6FC000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF3FFFFFDF7FFFFFF8F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF805FF0E1BFFEC001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFBFEF7D1FFD7FFFF800000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000007FFFFBFBFFFFDFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF23FFEFFFFFFFFE80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003877FDFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0_combout  = (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|Add1~14_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~6_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2_combout  = (!\frameBufferInst|Add1~20_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout  & 
// !\frameBufferInst|Add1~18_combout ))

	.dataa(\frameBufferInst|Add1~20_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout ),
	.datad(\frameBufferInst|Add1~18_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2 .lut_mask = 16'h0050;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h000000000000000000000000000000000000000000000003FE0A03FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~91 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~91_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37~portadataout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32~portadataout )))

	.dataa(gnd),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~91 .lut_mask = 16'hF3C0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~92 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~92_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~90_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~91_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~90_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~91_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~92 .lut_mask = 16'hC888;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~102 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~102_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~92_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~95_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~98_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~101_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~95_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~98_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~101_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~92_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~102 .lut_mask = 16'hFFA8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~103 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~103_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~89_combout ) # ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~102_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4])))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~89_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~102_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~103 .lut_mask = 16'hAABA;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout  = (\frameBufferInst|Add1~18_combout  & \frameBufferInst|Add1~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~18_combout ),
	.datad(\frameBufferInst|Add1~20_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4 .lut_mask = 16'hF000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5_combout  = (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout  & (!\frameBufferInst|Add1~14_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5 .lut_mask = 16'h0800;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0_combout  = (!\frameBufferInst|Add1~22_combout  & (\frameBufferInst|Add1~16_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~22_combout ),
	.datab(\frameBufferInst|Add1~16_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .mem_init3 = 2048'h0000000000000000000000000000007FFFFFFFFFFFA0000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFFFFFFFFFF80000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .mem_init2 = 2048'hFFFFFFFFFFFFC0000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFC00600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFFFFFFDEFFFFFFC0040000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040003FFFFFFFFFFFFFFFFFE0000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .mem_init1 = 2048'h008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140007FFFFDFFFFFFFFFFFFE010000E000000000000028040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000807FFFEFFFFFFEFFFFFFF000003F00000000000004000BE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF840007E000000000180200003C0000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF7DEFFFFFFFFF0FF00000FF000000000180C0000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000FFFFFFFFFFFFFFFFF3A00003FE00000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000FFFFFFFFFFFFFFFFF8000003FE0000038001800000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2_combout  = (\frameBufferInst|Add1~18_combout  & (\frameBufferInst|Add1~20_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout ))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~20_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~2_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2 .lut_mask = 16'hA000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .mem_init3 = 2048'h21F7E3F78F831FFF80F8007EFFFE23E7E7FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF3FDC3F7C3EFCFBF3FFF81F8007CFFFC7FE7CFE3E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF1FFC7E7CFCF9FFE3FFF81F000FCFFFEFFCFCF87E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF3FFC7CFDF8F8FFC1FFF03F000FCFFFC7F8F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .mem_init2 = 2048'hDF87E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BF1FF8F8F9F9F8FFC1FDF03F000F83E7C7F0F9F07C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100078000F801F03C0073F5FF900001CFC3C001FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F801F0000003EFFFF000000F800001FFF8000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F803F0000003EFFFF01F800F8001F9FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F001F0000007EFFFF01F001F8001F1FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F003E0000007FFFFE03F001F8001F0FFF800000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000D003A0000007C7FFA03F001F0003F061F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~80 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~80_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a147~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a157~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~80 .lut_mask = 16'hE400;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5_combout  = (!\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0_combout  = (\frameBufferInst|Add1~12_combout  & (!\frameBufferInst|Add1~14_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|Add1~14_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0 .lut_mask = 16'h2000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h0000FFF0000000000F9FD7400000000002F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF801FF003FA0050FFFF40000000000607FFE00000000002F860000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC07FF0A7F80A23FFFF000000000000017FE80000000002F878000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC77FFFFFF06EFBFF000000000000000078FA00000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h02E1FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8FFFFFFFF0FFFFFC0000000000000000F8FC000000000071FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC0FFFFFFFBFE00000000000000000078FE200000000075FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FEFF0020000000000000000000000FE0000000007FDBC0000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC7F00000000000000000000000007FC000000003FBDE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002008000000000000000000000000007F000000002499F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007880000000000F000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003840000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC00002000007800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE0000D000003C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0_combout  = (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|Add1~14_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|Add1~14_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .mem_init3 = 2048'h0000000000000000000000000000000005FFFFFFFFFFFFFB1C0078001C7FF000000000000000000000000000000000000000000000000007E00001E000000000000000000000000000000000000000000000000000000000000000000000000005FFFFFFFFFFFFFF1C0030001FFFF000000000000000000000000000000000000000000000000817F00001E000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE3C0000843FFDC000000000000000000000000000000000000000000000003EBFFDFE07E8000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .mem_init2 = 2048'h01FFFFFFFFFFFFFC7C0000FFFFFF8000000000000000000000000000000000000000000000007FF81FFF0FDC00000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFE7E0000FFFFFF00000000000000000000000000000000000000000003C3E7E7E00FFFDFFE00000000000000000000000000000000000000000000000000000000000000000000000005FFFFFFFFFFFFFE7FC007FFFFFC00000000000000000000000000000000000000000007C3FFC18003FFDFBF00000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFE3FC00FFFC7F00000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .mem_init1 = 2048'h000000000000000000000000000000000000000FC3FE00000000FE3F80000000000000000000000000000000000000000000000000000000000000000000000005FFFFFFFFFFFFFD0FFC7FFFC0800000000000000000000000000000000000000000001FCBF820000400200FB0000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFF07FFFE03E0000000000000000000000000000000000000000000003C7FC0800040400001FC000000000000000000000000000000000000000000000000000000000000000000000002FFFFFFFFFFFFFF01FFFF01E000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97 .mem_init0 = 2048'h000000F83F80018000000600FE000000000000000000000000000000000000000000000000000000000000000000000002FFFFFFFFFFFFFA003C7FF00000000000000000000000000000000000000000000001E01F000000400012000F8000000000000000000000000000000000000000000000000000000000000000000000037FFFFFFFFFFFFA00101FF000000000000000000000000000000000000000000007FFE00E42004080004008078000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFC000000000000000000000000000000000000000000000000001FFF80040401080000400081C00000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~77 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~77_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~77 .lut_mask = 16'hE400;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0_combout  = (\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout  & (\frameBufferInst|Add1~14_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000001003819FFFFFFFFFFFFFFFFFE000000000000000000000000007C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000803019FFFFFFFFFFFFFFFFFFC000000000000000000000000078000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400003FFFFFFFFFFFFFFFFFFC0000000000000000000000000F000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFC2000000000000018200000000C0200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600003FFFFFFFFFFFFFFEFFFCC00000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600003FFFFFFF7FFFFFFFFFF80000000000000060400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .mem_init1 = 2048'h00000000000000000000600033FF7FFFFBFFFFE3FFFF8000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200023FF7FFFFFFFFFFEFFFF0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100043FF7FFFFFFFFFFFEFFF0000000000002FC0000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137 .mem_init0 = 2048'hFFFFFFDFFFFD0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFD0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFD00000000000002000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000FFDFFFFFFFFFFF7FFD08000000000000001000;
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0_combout  = (\frameBufferInst|Add1~18_combout  & (\frameBufferInst|Add1~20_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(\frameBufferInst|Add1~20_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0_combout  = (!\frameBufferInst|Add1~14_combout  & (\frameBufferInst|Add1~12_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .mem_init3 = 2048'hFFFFFFFFFFFFE800003FFF80002020000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FFFFFFFFFFFFFFFFFC00007FFF00004000001C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFDFB800007FFE00000000007C000000000001FC120E19C3870E0905C0048060070FF70C03878EE0702C4CFE7380C0000000000000000000000000000000000000000000000000002002FFFFFFFFFFFFFFFFF000003FF0000000000F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .mem_init2 = 2048'hF8000000000003FE3F9F3DE3878E3FCFE01FC0F0078FF79E03C78FE0F0FEFDFF73C1E0000000000000000000000000000000000000000000000000000800FFFBFFFFFFFFFFFFFC00001F80000001007FE0000000000003FEFFDF3DC387CE7FEFF03FF0E0079FF79E03C7CEF0E0FFFDFF7BC1E0000000000000000000000000000000000000000000000000000C007FFFFFFFFFFBFFF3FC00000000000000007F80000000000003FCFFDF3DC387CEFBEFF83EF8F0078FF3DC03C7CEF1E0F7F5FE7B81E00000000000000000000000000000000000000000000000000000003FFFFFCBFD3F7FFFFEC000000000060C00FE00C000000000001EF3DFB9C38FCEF1E0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .mem_init1 = 2048'h787C78F00780F3DC03C7EEFFE1E1C00E3B81C00000000000000000000000000000000000000000000000000000003FFFFF8FFF87DFFFDF20000000000818004002000000000001FEF3DFB9C38FEEF0F0783838F00707F1FE0387EE7FC1F1F0FE3B8FC00000000000000000000000000000000000000000000000000000001FFFFFE00021FFFFFFC0000000001010000000000000000001FEF3DFF9C38FEEE0F0787878F00F8FE0FE07C7EE7FC0F0F0FE3F9FC000000000000000000000000000000000000000000000000000002077FFFD81C00E7FFF81D0000000000000000020000000000001FEE3DFF9C78FFEE0F0787078F00F8FF0FE07C67E7BC07878FE;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127 .mem_init0 = 2048'h7BBFC000000000000000000000000000000000000000000000000000003007FFF803E0018EFFFFF0000000000000000060000000000000FEE3DDFBC78FFEF0F0387878F01FCFF1FE0FEE7E3B803C7CFE73B9C00000000000000000000000000000000000000000000000000000181BFFFB03E000C7FFFFF68000000386000000800000000000001EE3DDFBC78F7EF1E0787878E01FC0F3DE0FEF7E3F803C3C0EF3B9C000000000000000000000000000000000000000000000000000000001FFF101E0000FFFFFBE400000000000000800000000000003FCE3DCFBCFDF3C7DEBF03FF7FC3DCFF3DE1EEE7E3F017DFDFEFFBBC000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~74 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~74_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a137~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~74 .lut_mask = 16'hA280;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0 .lut_mask = 16'h2000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (!\frameBufferInst|Add1~12_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0 .lut_mask = 16'h2000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .mem_init3 = 2048'h00000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000408FFFFFFFFFFFFFFFFFD0000000000000080000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200FFFFFFFFFFFFFFFFFD08000000000000800800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044007FFFEFBFFFFFFF7FFF0800000000000060000000003000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000018037FFFFFFFFFFFFFFFFF08000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018019FFFFFFF807FF3FFFF08000000180000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018003FFFFFFFFFEF7FFFFF080000003E00000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000018001FFFFFF7FFF77FFE7F080000003F00000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000FFFFFDFFFFB7FFFFF080000007F80000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF83F7FF800000007F8000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132 .mem_init0 = 2048'h0000000000000000000000000027FFFFFFFFFFFFFFFF80000000FF80000008000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFFFFFFFFFFFFFF80000003FFC0000010000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFEFFFFFFFEFFFFC000001FFF8000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BFFFF;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0_combout  = (\frameBufferInst|Add1~18_combout  & (\frameBufferInst|Add1~20_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(\frameBufferInst|Add1~20_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0_combout  = (\frameBufferInst|Add1~20_combout  & (\frameBufferInst|Add1~18_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~20_combout ),
	.datab(\frameBufferInst|Add1~18_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0 .lut_mask = 16'h8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .mem_init3 = 2048'h000000000000000000000000000100FFF101E000077FFEFF800000000000002800000000000003FDE3DCFBFFFF3E7FCFF03FF7FC3DFFF79E1EFF3E3F01FDFDFE7FBFC0000000000000000000000000000000000000000000000000000000A07FF1006000033EFFFBC08000608000004000000000000003FDE3DCFBFFF73E3F8FE01FE7FC79FFF71E3CFF1E1F01FDF9FE7FBFC0000000000000000000000000000000000000000000000000000000151FFD80000000E7FFFFBFD7FC800000120000000000000002FCE214484FDA0A1F0F000F05F448B7C314245D1A120070E17A228540000000000000000000000000000000000000000000000000000000060F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .mem_init2 = 2048'hFE800000006F5FFFFFE7FD0000005C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FEC00000000FFFFFFFF000600002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FCC0000000067FFFFFE0C1C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE0007E00035FFFFFFFCA0001000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FB000FF400041FFFFFF8800060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002800000400010FFFFFC8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100080007DFFFE700000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040001FFE800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000018000FFC00000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600007F0000002003000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~75 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~75_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a132~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~75 .lut_mask = 16'h0B08;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~76 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~76_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~74_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~75_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~74_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~75_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~76 .lut_mask = 16'hF0E0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0_combout  = (\frameBufferInst|Add1~14_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout  & !\frameBufferInst|Add1~12_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.datad(\frameBufferInst|Add1~12_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0 .lut_mask = 16'h0080;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1_combout  = (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout  & \frameBufferInst|Add1~14_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.datad(\frameBufferInst|Add1~14_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000071F9FD7EFBFC0C000000000000000000000000000000000000000000000000007FFE048400028E0000000009E1E00000000000000000000000000000000000000000000000000000000000000000000025666D9BBF3DE0000000000000000000000000000000000000000000000000007FFC0000A000407000010001C7F0000000000000000000000000000000000000000000000000000000000000000000000070C0305F780000000000000000000000000000000000000000000000000001F0000000000400E000010002DFFE0000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000001E000080000000000000000013FFF0108000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000000210800100300000005F07C7FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0000001000000000000000000C03FEF700000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000FE0000022000000046000000000200FEF7800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F800000003FFFF80000000000000001887E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000FFFFFE1E00000000000000043E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'h0000000000000000000000000000007F8000180FFFFFFFFFE84400000000000003F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F80000001FF800003FF8F800000000000003F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DF820003FBFF800001F3FFE42000000000003F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F001FF80;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4_combout  = (!\frameBufferInst|Add1~14_combout  & (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~14_combout ),
	.datab(\frameBufferInst|Add1~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4 .lut_mask = 16'h1000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0_combout  = (!\frameBufferInst|Add1~16_combout  & (!\frameBufferInst|Add1~22_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout 
//  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~16_combout ),
	.datab(\frameBufferInst|Add1~22_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0 .lut_mask = 16'h1000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000070003F000000F00000000000000000000000000000000000000000000000000000000000000080000000000000000000010000000000000000000000000000200001000000000000000000000000000070017F000000F800000000000000000000000000000000000000000001FFFFA00000000FFFFF41FFFFFF0000000FFFFF82FFFFF00000000000007F000000005FFFFE80005FFFFFFFFFF800000000000038037F800000F8000000000000000000000000000000000000000000021FFFC000000013FFF0000FFFF000000013FFFC000FFFC800000000000CFF6000000007FFE00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'h0013FFFFFFFFFFCC000000000001E0BC1F800007C000000000000000000000000000000000000000000005FFF9000000035FFEC802FFFF000000035FFFC0137FFEC00000000002FFF340000002FFFD900059FFFFFFFFFFFD000000000000F1380E400007C00000000000000000000000000000000000000000001DFFE38000000307FDE007FFFF4000000307FFD0071F04C00000000000C3E1000000007FFBC00197FFFFFFFFFFC80000000000001EE007800003C000000000000000000000000000000000000000000001FFF0300000031FFF4003FFFF800000031FFFE007FFDCC000000000181FF8380000007FFF800387FFFFFFFFFFE46000000000001FE0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'h03080003C000000000000000000000000000000000000000000004FFF0400000031FFF4003FFFF800000031FFF40077FDEC000000000047FFE0C000000FFFF800607FFFFFFFFFFF08000000000000FC003800003C0000000000000000000000000000000000000000000003FF38C0000031FFF4003FFFF800000031FFFC0077FDE400000000023FFF7CC000000EFFF800663FFFFFFFFFFE7900000000000030001FE0003CE000000000000000000000000000000000000000000003FF3800000031FFF4003FFFB800000031FFF40077FDC400000000043FFFFE0000000FFFF8000E3FFFFFFFFFFE7080000000000000000FD0003DE0000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000003FF3840000031FFF4002FFF9800000031FFF40077FDC4000000000C33FFCC7000000FFFFC00DF3C000000001EFCC00000000000000003F0003FE000000000000000000000000000000000000000000001FF3C40000031FFF4003FFF9C00000031FFF40077FDC400000000140000001000000E001C00353FFFFFFFFFF6FEA0000000000000000070001FE000000000000000000000000000000000000000000000FF3E00000021FFF4001FFF9C00000031FFF40077FDC4000000001405FFFA1000000FFFFC017E1FFFFFFFFFFE7F20000000000000000078001FE0000000000000000000000000000000000000000000007F3E00000;
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~78 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~78_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~78 .lut_mask = 16'h3120;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~79 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~79_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~76_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~77_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~78_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~77_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~76_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~78_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~79 .lut_mask = 16'hFCEC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0_combout  = (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout  & (\frameBufferInst|Add1~14_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0 .lut_mask = 16'h4000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2_combout  = (\frameBufferInst|Add1~18_combout  & (\frameBufferInst|Add1~20_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout ))

	.dataa(\frameBufferInst|Add1~18_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|Add1~20_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~2_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2 .lut_mask = 16'hA000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000004000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000060000000000000040A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4_combout  = (!\frameBufferInst|Add1~12_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout  & (!\frameBufferInst|Add1~14_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout )))

	.dataa(\frameBufferInst|Add1~12_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.datac(\frameBufferInst|Add1~14_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~5_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4 .lut_mask = 16'h0400;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0_combout  = (\frameBufferInst|Add1~16_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout  & (!\frameBufferInst|Add1~22_combout  
// & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout )))

	.dataa(\frameBufferInst|Add1~16_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~4_combout ),
	.datac(\frameBufferInst|Add1~22_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~4_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0 .lut_mask = 16'h0800;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[2]~0_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000031FFFFFFFFFFFFFFFFFA000003FC00000FC0018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF000003F800000FC0018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000013FFFFFFFFFFFFFFFFFF800003E000000FE00080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .mem_init2 = 2048'h00000000000000000000000003FFFFFFFFFDFFFFFFFF8000000000001FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF7FFFFFFC000000000003FC00000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFBFFFFFFC000000000003F800000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F1FFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .mem_init1 = 2048'hFEFFFFFFFF7FE060000000007F800000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E3FFFFFBFFFFBFFF3FF020000000007F000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380063FFFFEFFFFFFFFF83F00400000000FF0000000000001C0C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0007FFFFFFFFFFFFFFC5F80400000001FE000C20;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142 .mem_init0 = 2048'h0000001E0C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E103FFFFFDFFFFFFFFFE1F00380000001F80008000000001E0C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E183FFDFFFFFFFFFFFFF0001800000000000000000000003E0C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C18FFFFDFFFFFFFFFFFFC001000000000000000000000003E0C0000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~81 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~81_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a152~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a142~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~81 .lut_mask = 16'h0B08;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~82 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~82_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~79_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~80_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~81_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~80_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~79_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~81_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~82 .lut_mask = 16'hC8CC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~103_combout  & (((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4])))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~103_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~165_combout ) # 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~82_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~165_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~103_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~82_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2 .lut_mask = 16'h32CC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040300A6052000008004141B28000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C01F00D2D000000C0004207D800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040090022D100000C01401000F0000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000810500061080000C784008006800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001828000082860000706C104000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000102C004142C2000020241043FC800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000205B003E80418000002600A60C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000720C400210042400000828932E90000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DA0BA803C3C446000008342411100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110 .mem_init0 = 2048'h0112180C2204145100000818089420000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003120814220004500000080F80900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000412080622001858800009F0A094C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001208002210101080000A08A0988000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000018101C0021002080630C2DF010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001820C3FFC880400080284201E800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000182108009060C0007000B804C40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .mem_init2 = 2048'h000000000000000000000000000000000018420B8B2410C0000801300C840000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019840C744CDF80000806C00D84000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001908038499BF0000100587E644000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .mem_init1 = 2048'h001A10007172980000200B0801F6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A103002E698000040090BE03A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A104805D8980000990B0A101F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A10500F2CD8000061040A181E0000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A2050064448000001001434300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004207783946C0000060015460E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000406021284000000800214215800000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~24 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~24_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~24 .lut_mask = 16'hE020;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000812041021F1D83480000030BC808000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000992022022220C1480000001A200800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000099A0FF0642FA01480000020BF83800000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001921670E40CD0348000001847C600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004220FF9144FC0348000000417E40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000242000347D004140000000200A400000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000082000C0018380900000001C09A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050006202E7C406000000001085000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008900880308360C000000000F830000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105 .mem_init0 = 2048'h000000000000000000000000000000000000816004000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010080800403C21000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002010280010C0110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h0000028000F40100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020982800000080800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008100600000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400C140404004010000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004404700400400000078000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040220D20040040080007E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002204C0000040000077E000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021020002000010007FF00006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000020C08020001FF0000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E00000020020001EF8000F210000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000818000800000001DCF9EF0E78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200408000000000001FC7DFF1E78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000002003FC7DFF3C20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~23 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~23_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~23 .lut_mask = 16'h2320;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~163 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~163_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~24_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~23_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~24_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~23_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~163_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~163 .lut_mask = 16'h5040;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000780000000003C00000000000000000F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3EFCF87DF0F9F7E3E1F01F000FCF87C3FCFCFC7E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E3CFCF8F9F0F1F7E3E1F03F000F8F87C7FCF8FC7C00000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E7DFCF8F9F9F1E7E7C1F03E000F9F07CFFCF8FC7C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E7C7CF8F8F9F3E1E7C3E03E001F9F0F8FFCF8F8FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C7C7C7CF0F9F3E3E7C3E07E001F1F0F9F01F0F8F80000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000007C78F87DF0F9E3E7E7C3E07C001F3E0F9F01F0FCF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007CFFF87DF0FBE3FFCF87C07C001F3E1F1F81F0FCF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078FFF07DE0FBE7FF8F87C07C003E3E1F0FC3E07DF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160 .mem_init0 = 2048'h0000000000000000000000000000F8FFC07FE0FFC7FF0F87C0F8003E3E1F0FC3E07DF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F9FF007FE0FFC7F81F0F80F8003E7C3E07E3E0FDF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F9F800FBE1F7CFC01F9F80F8003C7C7E03E3E3FDE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF1F0;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~26 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~26_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a165~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a160~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~26 .lut_mask = 16'h0B08;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .mem_init3 = 2048'h00000000000000000000000000000000000007E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000707C00C00000000000038000001C00C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C1F3EF87CF9F1F87C03E0F9F7E3E1F0FF07F83F1F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .mem_init2 = 2048'hE3EFCF8FBF1F8F803E1F1F7E3E1F1FF0FFC3F1F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C3E7DFCF8FBF9F8F803E1F1EFE7C1E3FF3FFC3F1F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F83E7C7CF8F0F9F8F803C1F3E3E7C3E7FE3FFC3F1F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F87C7C7CF9F1F1F9F007C3E3E3E7C3E7C27;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .mem_init1 = 2048'hE7E3F3E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F87C78F9F1F1F0F9F007C3E3C7EF83E7C07C7E3F3E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F07CFBF9F1FFE0F9F007C3E7DFCF87C7E0F87C1F3E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0F8FFF1F3FFC0F9F00F87C7FF8F87C3F0F87C1F3C0000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0F8FFE1E3FF80FBE00F87C7FF0F87C3F1F07C1F7C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F1F9FF83E3FE01FBE00F87CFFC1F0F81F9F07C3F7C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F1F1F803E3F003FBE00F8FCFC01F1F80F9F0F87F7C000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000003FFF1F003E7C007FBC01FFF8F801FFF80F9F9F8FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF1F1C7C7C38FC7C01FFF8F8E3FFF1FF1FFF1F8F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF3FFC7C7FF1F07C01FFF8FFE3FFF1FF0FFE3E0F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .mem_init2 = 2048'h00000000000000000000000000003FFE1FF87C7FF1F07C01FFF0FFC1FFF3FE0FFC3E0F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FBE1FF87C3FE3F0F800FDF0FFC1FDF3FC07F87E1F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000780000E03F0F80030003C0073E07001C07E1F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .mem_init1 = 2048'h0000000003FFF8000000000003E00000007FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F80003FFF0000000000003E00000007FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00003FFF0000000000003C00000007FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00001FFF0000000000007C00000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170 .mem_init0 = 2048'h003FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000007FE0000000000007C00000000FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~25 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~25_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a175~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a170~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~25 .lut_mask = 16'hB080;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~27 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~27_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~26_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~25_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~26_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~25_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~27 .lut_mask = 16'hFFE0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1],\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],\vgasync_instance|hc [3],
\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 12;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 4095;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 12;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~28 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~28_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a185~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a180~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~28 .lut_mask = 16'h2320;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~29 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~29_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~27_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~28_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~27_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~28_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~29 .lut_mask = 16'hEA00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000001F000001380000000000000000000003800400000083C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E4000004E000000000000000000000E40040000021F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007CC0000027000000000000000000003C00800000043F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h0000000000000000000000000000000F90000001380000000000000000000F90080000021FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F200000005C000000000000000003F80000000000F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E000000000E000000000000000007F04000000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h400000001380000000000000003C070000000009E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF04000000009C000000000000000F80E000000060BC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC38000000004F000000000000005E3F80000000073C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0800000000027C0000000000001F020000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h0300010FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EB000000000011E0000000000003C2C00000000023FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003900000000000003E0000000001CF0800000000000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007900000000000010F0000000023FC4000000000005FF800000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h004F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018401E000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C3020800000000000000000000000000000008FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F904C6000000000000000000000000000000083F800000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C79E08000000000000000000000000000000007C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F033E40000000000000000000000000000000107F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F061F2000000000000000000000000000000010FF000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000079C039000000000000000000000000000000081FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003B801C800000000000000000000000000000203FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000743F00000000000000000000000000F87FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h0000000000000000000000000000000400039804000000000000000000000000203FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DBE200000000000000000000003FC3FF40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C7F90000000000000000000000401FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~40 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~40_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~40 .lut_mask = 16'h0D08;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F10000000000000C1FC0C00007F798020000000009E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F20000000000000087F1E0001FC120000000000001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E400000000000000403FFFFFF80440000000000013C000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000001E400000000000000081E1FFFE023000000000000078000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C800000000000000006040000C000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E8000000000000000011200010000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h0000000000000000000000000007E4000000000000000000040000000000000000009F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C4000000000000000000000000000000000000013F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000792000000000000000000000000000000000000027E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000073000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h000000000000000000000000000000000005C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000390000000000000000000000000000000000000B8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000017000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000388000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000001C240000021300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003840000002070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3C000000027000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h0000000000000000000000000000007C88020010027000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C10000100086600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000780000018018E6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000000000000000000003C2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h000000000DC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF00000000000000000000000183806000000B800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF800000000000000000000000C98000000005C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038001F800000000000000000000007C800000C0026000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000700007C00000000000000000000003E400000800230000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E40030E00000000000000000000001C80000000219800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FD00004700000000000000000000001800000000279C0000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~39 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~39_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~39 .lut_mask = 16'hE040;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~41 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~41_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~40_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~39_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~40_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~39_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~41 .lut_mask = 16'hCCC8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h000000000000000000000000000000000000000000000001FC0E03FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000003FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h000000000000000000000000000000000000001FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h000005FFF400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FFE2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FFD8000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~31 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~31_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30~portadataout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20~portadataout )))

	.dataa(gnd),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~31 .lut_mask = 16'hF3C0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h0000E7FC78000000000000000000070FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000673E02000000000000000000087FFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006F1FC0C0000000000000000011FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E0FFC30000000000000000027F8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E03FF8780000000000000000FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000FF030000000000000002FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180007F80DE000004000000C4F8000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE01C01B9B00004000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF004020A080008000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF10460E20021FFFF800000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000007FFCF9FFF0000FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100E277FDFFFFFC001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070E3F8FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~30 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~30_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~30 .lut_mask = 16'h88C0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~32 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~32_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~30_combout ) # 
// ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~31_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~31_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~32 .lut_mask = 16'hAA20;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h80030001800300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF07F0FFF8FF03FC0FC0FF7F8FF07F803FC00FE7FC00FFFE0002000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF0FF0FCF8FF03FC3FC0FE3F8FF0FF003FC00FE7F80000000018003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE0FF1F8F9FE03FC7F81FE7F9FE0FF007F8007FFF800000000C0040000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE0FF3F8F9FE03FC7F00FE7F9FE0FF003F8007FFF80000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE1FF3F0F9FE03FCFE01FE3F9FE0FE007F800FFFF00000006000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC1FF3F0F9FC03FCFC01FE3F9FE0FE007F801FFFF0000000800100000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000003FC3FFFE0FFFC03FFFC03FC1FFFC1FC00FF003FFFF00000040004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83FFFC0FFF803FFF807F80FFF83FC01FE00FFFFE00000100008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F87FFFC0FFF803FFF007F80FFF87F801FE01FFFFC000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000007F87FFF80FFF803FFE007F80FFF87F801FC03FFBFE00000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F87FFF80FFF803FFC007F80FFF87FDFBFC07FE1FE0000080002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF07FFF00FFF003FFC00FF00FFF03FFFFF80FFC3FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF0FFFF00FFF0;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~37 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~37_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~37 .lut_mask = 16'h00AC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023FFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F07F03F807F1FC000F87F0007F001FE001F8001F800FFFFC0001000400000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000FF07F87F80FF3FC003F8FF000FF003FF803FC003FC01FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF07F07F80FF3FC007F8FF000FF03FFFE03FC003FC03FFFE0000200040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE0FF07F80FE3FC00FF0FF800FF07FFFF81FC003F803FFFF0000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h000000000000000000001FE0FF0FF81FE3FFFFFF1FF801FE07FFFFC1FE007F807FFFE0000400080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC1FE0FF81FC3FFFFFE1FFC01FC07FFFFE0FF00FF00FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC3FC1FF83FC3FFFFFE3FFE03FC0FFFFFF0FF00FF007FFFC0000800100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC3FC3FF83F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'hC3FFFFFC3FFE03FC1FE00FF07F81FF01FFFF80001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC3FC3FF83FC3FFFFF03FFE03FC1FC00FF03F81FF03FFFF80001000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83FC7FF87F83FE07F07FFE03F83FC00FE03FC3FE03FFFF80002000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F83F87FF87F83FC07E07FFF07F83FC01FE01FE7FE01;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h03FF800FF007FF01FFFFF03FF83F80000100004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE0FFFE00FFE003FF001FE003FE00FFFFF07FF07F00000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE1FFFE00FFE003FF001FE003FE007FFFF0FFE07F00000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC1FFFC00FFC003FE003FC003FC000FFF01FF80FF0000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h0200010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC1FFFC00FFC001FC001FC001FC0007FE01FF007E00000200010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~36 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~36_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~36 .lut_mask = 16'hC480;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~38 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~38_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~37_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~36_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~37_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~36_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~38 .lut_mask = 16'h0032;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'h00CFFF2C083FF0E40000014FFF243721CA00000000028C7FFFF9400006FFFE584E000000000000003B0000000000000000031FFE7C0000000000000000000000000000000000000000000034F3E000FFFF8FFF2C090FD0640000014FFF243721CA00000000053CFFFFFCA00006FFFE58BE3FFFFFFFFFFFFE3C8000000000000004039FF8FC000000000000000000000000000000000000000000001A73F3FF80000FFF2C010010640000014FFF243721CA000000000334FFFFFE700006FFFE59DE7FFFFFFFFFFFFF2B000000000000000F01CFF8F8000000000000000000000000000000000000000000000533F7FF80001FFF2C091FF0640000014FFF243721;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'hCA000000000A70FFFFFF380006FFFE5B52FFFE3FFFFE3FFF29400000000000000FE0E1F9E0000000000000000000000000000000000000000000000293FC37FFFFFFFF2C046000F60000014FFF243721CA000000000A70FC7FFF940006FFFE5A52FFFCC000011FFF294000000000000007F8F3F9C0000000000000000000000000000000000000000000000213FC07FFFFFFFF2C02E000F20000014FFF243721CA000000000A70FC1FFE4D0006FFFE5A52FFF86FFFFA4FFF294000000000000003FC78F9C0000000000000000000000000000000000000000000000113FC17FFFFFFFF2C021FF1F98000014FFF243721CA000000000A70FCA7FE408006FFFE5A;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'h52FFE480000187FF29400000000000000C3C39F3C0000000000000000000000000000000000000000000000113FC17FFFFFFFF2C0047F1F8C000034FFF2437218A000000000A70FC13FE428006FFFE5A52FFEB00000007FF29400000000000000C1C31F3C00000000000000000000000000000000000000000000000DFFC17FFFFFFFF2C002FF2FC3FFFFC4FFF2437230A000000000A70FC09FE410006FFFE5A52FFE000000027FF29400000000000001C1C67E780000000000000000000000000000000000000000000000061FC17FFFFFFFF2C0007F27C0000004FFF2437220A000000000A70FC04FE404006FFFE5A52FFE000000003FF2940000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'h1C0CCFE780000000000000000000000000000000000000000000000034FC17FFFFFFFF2C00D1F27FFEFFFF8FFF2437230A000000000A70FC1A7E40E006FFFE5A52FFEC00000013FF29400000000000001C0F9FAF0000000000000000000000000000000000000000000000000A7C17FFFFFFFF2C0008327FE700000FFF2437220A000000000A70FC203E4E5006FFFE5A52FFEC00000013FF29400000000000001CF73FAF0000000000000000000000000000000000000000000000000D3C17F7FEFFFF2C0013927FF1FFFFFFFF24371C0A000000000A70FC253E4F2806FFFE5A52FFEC00000013FF29400000000000001CFA7FEE002000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'h038FFFFA739C000000000000000000000000000000000000000000000000C3FFFF1FFF2C013FF27600000000000037220A800000004A70C620012B86F7E1275A5EFFE7000000F3E73940000000000000038443FF3B1C00000000000000000000000000000000000000000000000069FFFFFFFF2C013FF27FFFFFFFFFFFF837220BFFFFFFF84A70C620009F86FFC2635A5EFFE2FFFFFF43E71140000000000000038201EF9F1C00000000000000000000000000000000000000000000000034FFFFFFFF2C013FF27600000000000437220E0000000E4A70C620006B86FF84615A4CFFE180000083E70140000000000000039D11C74E1E00000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000001A7FFFFFFF0C093FF2FC00000000000437240FFBFF821E4A70C620002406FE08615A4CFFF03FFFFE17E70E40000000000000031E78EF251E000000000000000000000000000000000000000000000000083FFFFFFF28041FF3FFFFFFFFFFFFE4372C0FFFFFC6184A70C620001A06FE10611140FFFE0000007FE71E40000000000000039F38FF928F000000000000000000000000000000000000000000000000043FFFFFFE58029FF3FFFFFFFFFFFFE437000F8FFFE7384A70C620000106FC403EB1F8FFFF800000FFE7328000000000000003CF98FFFECF000000000000000000000000000000000000000000000000001F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'hFFFFFE10020FF3FC303FFFFFF02437000F8FFFE5384A70C620000006FC80082046FFFCC7C1F19FE7200000000000000001E7C8F3FF47800000000000000000000000000000000000000000000000021FFFFFFCB0014FF3FC103FFFFFF02437000F8FFFE5384A70C620000306FD80094056FFF8C7C1F19FE7230000000000000001E3C4F3FFC78000000000000000000000000000000000000000000000000187FFFFF8200027F27C107FFFFFFF24373F8F8FFFE5384A70C620000146FF000000067FF8E741739FE72A0000000000000000E1C607CE878000000000000000000000000000000000000000000000000083FFFFF9000087F27C107FFFFFFFA4373F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'hCF8FFFE5384A70C620000106FC800A802AFFF8E640739FE722000000000000000060CE0784878000000000000000000000000000000000000000000000000069FFFFF2800053F27C103FFFFFFF24372FCF8FFFE5384A70C6200000867F00050015FFF8E641739FE7C4000000000000000003088621CF00000000000000000000000000000000000000000000000000007FFFC5000024F27C303FFFFFFF243727CF8FFFE5384A70C62000006BFF984200087FF8E642739FE25800000000000000000730E471CF00000000000000000000000000000000000000000000000000021FFF08000010727C101FFFFFFFA4372FCF8FFFE5384A74C620000035BFC78400;
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~34 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~34_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75~portadataout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65~portadataout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datac(gnd),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~34 .lut_mask = 16'hAACC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h040FF8E741739FE0B000000000000000000F2270F09E000000000000000000000000000000000000000000000000000487FC2400000D7A7E301FFFFFFF243767DF8FFFEDF04A6294200000010FC058000343F8EE62338FE10000000000000000003F2339F01E00000000000000000000000000000000000000000000000000002000880000061C07C00000000024378078000030E049C10820000000000110000110007C3C1E0000800000000000000000F60168181F0000000000000000000000000000000000000000000000000001880230000001080000000000002437000000000000480000200000031004600000C40000000000210000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h03E14086044F000000000000000000000000000000000000000000000000000021F08000000047FFFFFFFFFFFFC433FFFFFFFFFFFC48FFFE20000000C7E100000010FFFFFFFFFF8C000000000000000007878103006F800000000000000000000000000000000000000000000000000018060000000018000000000000043000000000000048000020000000300C0000000600000000003000000000000000000E1F02018077800000000000000000000000000000000000000000000000000003F80000000003FFFFFFFFFFFFF81FFFFFFFFFFFFF87FFFFC000000007E000000000FFFFFFFFFF8000000000000000001C71800300D380000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C60C006019300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E30000001A7000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003380080214E0000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000071C018021CC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E160304009C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F82000040018000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'h000000000000000000000000049C17C0007FFF2C0004527C30FFFFFFFF2437000A000000000A70FC249E4F9406FFFE5A52FFEC00000013FF29400000000000001CFD7FC6007000000000000000000000000000000000000000000000021C17FFFFFFFF2C0017D27C107FFFFFFF2437000A000000000A70FC221E4B9206F7FC5A52FFEC00000013FF29400000000000001CFFFFF7007000000000000000000000000000000000000000000000001C17E0005FFF2C0038727C103FFFFFFF2437380A000000000A74FC210E0B8A06E0005A52FFEC00000013FF29400000000000001CFFFFFB807000000000000000000000000000000000000000000000018417E0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h76CFFF2C00D0727C103FFFFFFF2437240A000000000A3C7C2090878D06FFFF5A52FFEC00000013FF29400000000000001CFFFFFCE0700000000000000000000000000000000000000000000000A417F002CFFF2C00E7F27C101FFFFFFF2437200A000000000A00042041000706E001DA52FCEC000000139F29400000000000001CFFFFFC60F000000000000000000000000000000000000000000000006A27FC81CFFF2C014FF27C301FFFFFFF2437220A000000000A00062029000946F003DA52FFEC00000013FF29400000000000001CFFFFFE70F000000000000000000000000000000000000000000000001517FE41CFFF2C004FF27C103FFFFFFFA43723;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'h0A000000000A7C662021C1F486FFFE5A52FCEC000000139F29400000000000000C7FFFFF71F800000000000000000000000000000000000000000000000AE7FF21CFFF2C026FF27E301FFFFFFF2437220A000000000A7CE62004C3E6A6FFFE5A52FCEC00000013BF29400000000000000E7FFFFD71FC00000000000000000000000000000000000000000000000507FF81CFFF2C00FFF27FC0000000000437230A000000000A74E6200843C654FFFE5A52FFEC00000013FF2940000000000000073CFF3D73DC00000000000000000000000000000000000000000000000407FFCBCFFF2C05FFF27C00000000002437220A000000000A7086200143C630FFFE5A;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'h52FFEC00000013FF29400000000000000338FE3F739C00000000000000000000000000000000000000000000000207FFE04FFF2C097FF27100000000000437000A000000000A70C62002338638FE0E5A52FFEC00000013FF294000000000000003BFFFFA739C00000000000000000000000000000000000000000000000207FFF80FFF2C013FF274FFFFFFFFFFFC37000AC00000000A70C62000138618F8065A52FFEC0000003BFF2940000000000000039FFFFA739C00000000000000000000000000000000000000000000000103FFFD0FFF2C013FF27BFFFFFFFFFFF8371C0A3FFFFFE78A70C6200003860DF00E5A52FFFA0000006FFF3940000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~33 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~33_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~33 .lut_mask = 16'h3210;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~35 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~35_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~33_combout ) # (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~34_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0])) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~34_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~33_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~35 .lut_mask = 16'hECFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~42 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~42_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~32_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~35_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~41_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~38_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~41_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~32_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~38_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~35_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~42 .lut_mask = 16'hFECC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~43 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~43_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~29_combout ) # ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~42_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4])))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~29_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~42_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~43 .lut_mask = 16'hAABA;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .mem_init3 = 2048'h0000000000000000000000000000000007FFFFFFFFC000006078005000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF000008080005008210000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFC0001038000501030F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .mem_init2 = 2048'hFFFFFFFFFFFF80021C000050600808000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF80021300005080080C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFC01EFFFFFFC00414060051A00C0400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038001FFFFFFF0000FFFFFFC00C28310050000A0600;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .mem_init1 = 2048'h007F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE003FFFFC000000FFFFFFE00868400053000A020001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000301007FFFE0000000FFFFFFE03041000062000401000E001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000621807FFF8003FFFFFFFF1FF020C200004600050100180007F0000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000910807FFF01EFFFFFFFFE07E0408000004A078501004000000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016D8407FFFFFFFFFFFFFFFE000C18800008A0805010180C00021C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000250800FFFFFFFFFFFFFFFFF000C088008194000501030110008860000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .mem_init3 = 2048'h41F3C3E7CF801FFF81F8007C7FFE47E7C7FBE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF1F3C3E7C7E78FCE1FFF81F0007C7FFE7FC7C7C3E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF3FFC7E7C7CF8FFE1FFF01F0007C7FFC7FC7CF83E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE1FF8FC78F8F8FFE1FFF01F000F87FFCFF8F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .mem_init2 = 2048'h8F87C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DE0FF0F8F9F0F07FC0FDF03E000F87F7CFF0F9F87C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F801F0000001E63F70000007800001F87C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F801F0000003E7FFF000000F800001FFFC000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F001F0000003EFFFF01F000F8001F1FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F003E0000003EFFFE01F000F8001F1FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F003E0000007CFFFE01F001F0001F0FFF800000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000012000400000000800401E00000001E01E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~19 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~19_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a145~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a155~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~19 .lut_mask = 16'hE020;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001803078000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000401BA020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF800000018040060FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFE0000003002019000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000CA0C20FFFFFFFFFFFFFFFFFC00C2800005140015010406E80174600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000900811FFFFFFFFFFFFFFFFFE00C280020500201501040A1002832000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008A0A11FFFFFFFFFFFFFFFFFF00C2800002200009010C1C140603B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .mem_init2 = 2048'h000000000000000000010A0411FFFFFFFFFC1FFFFFFF80C1841D7E400014000C20140000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001050511FFFFFFFFF007FFFFFF80C1800040408012060C28141401480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001050191FCFFFFFFC003FFFFFFC040E03B00C08008040C60143001480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001057A90F8FFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .mem_init1 = 2048'hFE0000FFFFBFC0202FC80200002C0C0C4014283D48000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104829071FFFFF800003FFF0FE0101020068100080C08C014200248000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104809007FFFFE000000FFF07E00F0780080000580C11401450004800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010481900FFFFFE000000FFF83F0038000180000500811;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140 .mem_init0 = 2048'h401450014800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010A80D01FFFFFC0000003FFC060008000280401A00021401450004800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011880307FFC7FC0000001FFE0000F0000D0000F2010410014C0804800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011081507FF81FC0000000FFF000100001E001F0E0104280188000480000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~20 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~20_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a150~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a140~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~20 .lut_mask = 16'h4450;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'h70007FE0000000000F0F8FBFFFFFFFFFF8F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F001FC000001FF80000000000003DFCFFFFFFFFFF8F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF803FE043E00401FF8000000000000000F8E3FFFFFFFFF8F0F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF80FFF3FFE01F07FE00000000000000007071FFFFFFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'hF8F0FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C1FFFFF07BFE0000000000000000007078FFFFFFFFFEE0EE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F807FFFF9F1FC000000000000000000307E07FFFFFFFE71C70000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006001BFFFFC0500000000000000000002037F3FFFFFFFF3F9380000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F83E00000000000000000000000003FD7FFFFFFF9F29C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008E3FFFFFFF802CF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000703FFFFFFF1F4F000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E1FFFF3FFFFEF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8FFFE0FFFFE38000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C7FFC07FFFF180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000203FF87FFE3800000000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000040000000000000103FFCFFFE000000000000000000000000000000000000000000000000000000FE00001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF7BC0000000000000000000000000000000000000000000000000001C3FF80003F0000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'h040000000000000103FFFF000000000000000000000000000000000000000000000000000000F7F7EFFE07F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201FFFF00000000000000000000000000000000000000000000000001C1C3F3E007FFCF9C0000000000000000000000000000000000000000000000000000000000000000000000000400000000000004003FF800000000000000000000000000000000000000000000000003C1F7808101FFFF1E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000002003FF00000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'h0000000000000000000000000000000000000007C1FE0007A0007E1F00000000000000000000000000000000000000000000000000000000000000000000000004000000000000010003800000000000000000000000000000000000000000000000000FFFF0103FB80818EFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000383FC078FC1F3C03F0F800000000000000000000000000000000000000000000000000000000000000000000000200000000000001000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'h000000703F81BE3E3DDF00F03C00000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000E0CE013FBE3CDFCC700700000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001C0E601FF8E7DDF1DF00380000000000000000000000000000000000000000000000000000000000000000000000080000000000002000000000000000000000000000000000000000000000000000FFF006153FEE1FC1F3FFC61C00000;
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~16 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~16_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~16 .lut_mask = 16'hE020;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .mem_init3 = 2048'hFE0000007C0041800000002020001100603200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C280FFFFE00000000F8070A0010000002000240F8024000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004184FFFFC000000007C030A00100008120000A3001240000000000000C00000000000603000300000000000000000000001030000000000000000000000000000000000000000000000000000000000010C47FFC1FFFFF80007C3A1001000600C080CA80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .mem_init2 = 2048'h00480000000001FE7F1E39C3878E3F87E00FE0F0070FF79E03878EE0F07CFDFE7381C00000000000000000000000000000000000000000000000000008027FF87FFFFFF0001E3930004018030101140007300000000001FE7F9F39C3878E7FC7F01FF0F0070FF79E03878EE0E0FCFDFE7381C00000000000000000000000000000000000000000000000000004033FFFFFF0007800001D900030E002030215001C600000000001FEFFDF39C387CE7FE4F03FF0E0070FF39E0387CEF0E1EDECFE3B81C00000000000000000000000000000000000000000000000000003011FFFFF80001F00001E4D0000000C04042100B08000000000001CF3DFB9C387CEF0E0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .mem_init1 = 2048'h783878E0070073DE0387CE7FC1E1E00E3B81C00000000000000000000000000000000000000000000000000001819FFFFF1FFF87C000DF244000002808086102220000000000001CE3DFB9C387EEE0E0387878E00700F1DC0387EE7FC0E0E00E3B85C00000000000000000000000000000000000000000000000000000801FFFFE7FFFF0F801FF93800000101030E001D8000000000001FCE3DFB9C387EEE0E0387838E0070FF1FC0387EE7FC0F0F0FE3B9FC00000000000000000000000000000000000000000000000000000604FFFFC8007AC3C0081EC74000140606100FE20000000000001FCE3DDF9C386FEE0E0387838E00F8FE0FC07C7FE3B807878FE;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125 .mem_init0 = 2048'h7F9FC000000000000000000000000000000000000000000000000000001023FFF90804C10600007610000000C082000840000000000001FCE39DF9C3867EE0E0787878E00F87E1FC07C77E3B803C38FEF3BDC000000000000000000000000000000000000000000000000000000811FFF9480429E3C000F987F7FA020301FFC3000000000000001CE39CF9C3867EF0E0783870E01FC0E1DC0FE77E3F001C1C0EE3B9C00000000000000000000000000000000000000000000000000000040CFFFB88041439FF819C300408181000000C000000000000001CE39CF9D7A67EFBE4F03CF0F01DC0E3DC0EE73E3F00BC3C1EF3BDC000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000008C8010FFF00FC00000007FFF8060000318800700208280218100480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000848011FFE00FC00000003FFF80C0000406306400008500228103000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C28041FFE007C00000003FFF8180001FC1C01000C18500328200B0000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000041B191FFC007E00000001FFF82000080183FE00100080022820B200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000208511FFC007E00000000FFF840000000C0000020218002281E2600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000208411FF8003F00003000FFF88007E000E0000040C180022801E4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .mem_init1 = 2048'h00000000000000000000205A21FF0003F80003E007FF18038000010000080828003280C8800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002201FF0001FC0003FE07FF180E400005807030102800208021800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100C41FF0000FC0001FFC3FE1810000000404F8030280141BD06000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080041FF8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135 .mem_init0 = 2048'h3800001FF9FE186C00000030100030280280440C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080021FF80000000000FFFFE18D0000000581800302805003038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040010FFC00000000001FFFE19A00000002404001028120000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400107FC000000000007FFE1A400000001406001028;
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~12 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~12_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a135~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~12 .lut_mask = 16'hC808;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .mem_init3 = 2048'h24000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030C007FE3F0000000001FFE1400000000060100080818101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019A087FE7F00000000007FE180000000002008008085044300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000340C7FE7E03FFFC00F03FE18000000180300400C08877B2000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000008523FE7E1FFFFF01FE0FE18000000400200200C08880300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008A93FFFC3FF803E03F07E18000000408280300C18040A40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009D49FFFE7FE000F00F87E18000000800140300C38300A400000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000008B48FFFFFF00007007E7E18000000800140300C40001480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000644FFFFFC00003003FFF18000000802060300C800014800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041467FFFF0000018007FF16000000000000300CA0025480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130 .mem_init0 = 2048'h0000000000000000000000021627FFF8000000FF000F9900000E0000203009000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020A23FFF80000003F8003D9000030000020300900000B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010B03FFF8FE000000F800490000400020202013001E62000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010401FFFF;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .mem_init3 = 2048'h0000000000000000000000000003867FFB84040A0CFF800F1F01E0303000003000000000000003FCE39CF9DFF63C7FCFF01FE7FC39CFE39C1CE63E1F00FDFDFEFFBFC0000000000000000000000000000000000000000000000000000000613FF9400446921E0003E060004041F8018000000000000003FCE39C79DFFE3C3F8FE01FC7FC38FFE79C1C763E1E00F9F9FE7F9FC00000000000000000000000000000000000000000000000000000000E0FF8C3079369C70000B80FFF030E383C000000000000000100C188319024140E0780078208304824081822040C00F0F0841D0E800000000000000000000000000000000000000000000000000000000007;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .mem_init2 = 2048'hFCA17051827340003FC0020E10C0E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE418F2C7C88FC003FE00030FE3F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE50B08203043FFFFFFF8043C07C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E60607E00DB8FFFFFFF870F03800000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033060FFC04043FFFFFE08000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011861803038F87FFFF061F010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018020007C70E3FFFC102506000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180600002140CFFF0C0050C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180801FFFC3C67F8183FD107800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000400430803E024C212102000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~13 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~13_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a130~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~13 .lut_mask = 16'h0B08;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~14 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~14_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~12_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~13_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~12_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~13_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~14 .lut_mask = 16'hFE00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000E7FF9E7FFFF0E000000000000000000000000000000000000000000001FFFF000000000FFFFF01FFFFFE0000000FFFFF80FFFFF00000000000007E000000001FFFFE00000FFFFFFFFFF800000000000039FC7F9FFFF0F000000000000000000000000000000000000000000003FFFFC00000001FFFFF03FFFFFE0000001FFFFFC0FFFFF80000000000017F800000001FFFFE00003FFFFFFFFFFA0000000000001DF8E1DFFFF078000000000000000000000000000000000000000000021FFFF000000033FFF0420FFFF100000033FFFC420FFFCC000000000002FFD000000047FFE08;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'h000FFFFFFFFFFFD0000000000000E61C0E3FFF8780000000000000000000000000000000000000000000260005800000016001CC23000010000001600004338002800000000001F00B80000006800398003A00000000003E0000000000007038071FFFC3C0000000000000000000000000000000000000000000180001C0000001C000EC270000D0000001400034370002800000000006E005200000068001D800D800000000001D8000000000003870031FFFE3C00000000000000000000000000000000000000000000DFFF0A0000001CFFF2C25FFFF900000014FFFE4373F8C80000000000A0FF8700000067FFF5801C3FFFFFFFFFFE14000000000000FC0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'h0387FFF1C0000000000000000000000000000000000000000000053FF050000001CFFF2C25FFFF900000014FFF24373FCE8000000000141FFC28000006FFFE580287FFFFFFFFFFE0A0000000000007800187FFF1C0000000000000000000000000000000000000000000021FF138000001CFFF2C25FFFB900000014FFFA43723CA000000000069F007DE000006E000580F07FFFFFFFFFFE0580000000000000001F0FFF9C000000000000000000000000000000000000000000002CFF394000001CFFF2C25FFF3900000014FFF243721CA000000000053E007CD000006E0005816F7FFFFFFFFFFE7280000000000000000FC7FF9CE0000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000010FF394000001CFFF2C24FFF3900000014FFF243721CA0000000001E1FFFF83800006FFFFD829F7C000000001E79E00000000000000001E7FF9FE0000000000000000000000000000000000000000000027F384000001CFFF2C00FFF1C00000014FFF243721CA000000000100000001000006E001D81317000000000064C20000000000000000063FF8FE00000000000000000000000000000000000000000000E7F3CFFFFFFECFFF2C18FFF1C80000014FFF243721CA000000000300200041400006F003D85FE3FFFFFFFFFFC3EB0000000000000000073FFCFE0000000000000000000000000000000000000000000069F3E40000;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [0]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000002000050000040C000000000000000000000000000000000000000000000000003FFC0359EFFC114F7F7EFFE0C000000000000000000000000000000000000000000000000000000000000000000000001B060A82818A1800000000000000000000000000000000000000000000000000700006BF579C238FFFFEFFF8E3E0000000000000000000000000000000000000000000000000000000000000000000000060601836300000000000000000000000000000000000000000000000000000E0000FDF1FB83E0FFFFCFFF86FF80000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000001C00007BF9F787F1FFFEEFFDC7FDF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038001EF7882107CFFC7DFFFBFBE0FC39E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0803FFE000007CBFCFFFFFFFC061FFFE00000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000007E1C67F18000003C39FFFFF7FFE1F87E73000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F00867E001FFFF801EFFFFFFFFF3FD0103C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC0003C000FFFFFE0CF0FFFFFFFFFFFC301C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h0000000000000000000000000000001E010800001FFFFFF1F603FDFFFFFFFFFFD9E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8039C003FF800001F39F0B8FFFFFFFFFFF8F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E00294007FE000000E19F8307FFFFFFFFFFCF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000FF00;
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~17 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~17_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~17 .lut_mask = 16'h0E02;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~18 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~18_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~14_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~16_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~17_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~16_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~14_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~18 .lut_mask = 16'hFCEC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~21 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~21_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~18_combout  & (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~19_combout ) # 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~20_combout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2])))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~19_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~20_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~18_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~21 .lut_mask = 16'hFD00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~43_combout  & (((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4])))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~43_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~163_combout ) # 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~21_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~163_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~43_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h3C2C;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~117 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~117_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a164~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a169~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~117 .lut_mask = 16'h3202;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~116 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~116_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a189 ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a184~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~116 .lut_mask = 16'hE400;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~118 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~118_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~117_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~116_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~117_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~116_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~118 .lut_mask = 16'h0504;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~115 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~115_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a179~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a174~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~115 .lut_mask = 16'h8A80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~119 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~119_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~118_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~115_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~118_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~115_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~119 .lut_mask = 16'hCCC8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF800000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~126 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~126_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~126 .lut_mask = 16'hCA00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020080000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C01800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~127 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~127_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~127 .lut_mask = 16'h00AC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~128 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~128_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~126_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~127_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~126_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~127_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~128 .lut_mask = 16'h0054;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000100002000000000000000000000000180200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000020020000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000004000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000020000000000000000000000080400000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000200000000000000000000080000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000004000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000700000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000200000000000800000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000210000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~130 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~130_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~130 .lut_mask = 16'h4540;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000001200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002020010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000540100200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200050000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00401000900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000404000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000100040000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC0000000000000000000000000000000000120000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000800000000000000000000000008000000008000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000004040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000002000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000008000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000010000000001480000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000780800003C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000080000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000C0BFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~129 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~129_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~129 .lut_mask = 16'h8A80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~131 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~131_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~130_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~129_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~130_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~129_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~131 .lut_mask = 16'hF0E0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~121 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~121_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29~portadataout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24~portadataout ))

	.dataa(gnd),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~121 .lut_mask = 16'hFC30;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040800000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~120 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~120_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39~portadataout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34~portadataout ))

	.dataa(gnd),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~120 .lut_mask = 16'hFC30;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~122 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~122_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~120_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~121_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~121_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~120_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~122 .lut_mask = 16'hE200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'h0000000000000000000000000000000000001D08000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000A0000000000000000100001000000000000000000000000000000000004400880000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000008000000000000000000000000000000000000800000000000000000002297E4800000000000000000000000000000000000000000000000000000800020000001000000000000000000000000000000080000000000010000400000400000000000010000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000148088000000000000000000000000000000000000000000000000000002000800000000000000000000000100000000000000800000000000000000000000000000000000000000000000000000000428480800000000000000000000000000000000000000000000000000000080000000000080000000000000010000000000000080000000000001000000000000000000000200000000000000000000081000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000812000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000052000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000080000000000040000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000008000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000800000000000800000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000004000000000000000000000000000000008000000000004000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000800000000000300000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000200000010000000040000000000000000000000000000000080000000000010000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000010000001000000004000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000800000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000080000010000000040000000000000000000000000000000080000000000002000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000004000001000000000000000000000000000000000000000008000000080000440000000000000000000000004000000000000000010040000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000800000000000020000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000040000000000000000401000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000008000000000000080000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF800000000000000080000000000000800000000000C00000018000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000001FFFFFE0080000000000000400000000000000000020000040000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~124 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~124_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74~portadataout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64~portadataout ))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~124 .lut_mask = 16'hFA50;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'h00800000080000000000010000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000800000000000000004000001000000000000000000000100000000A00000000000800000000000000004000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000400000100000000000000000000020000000070000000000080000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000010000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000800000000180000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000100000000000000000000080000000004000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000010000000000000000000008000000000400000000000000002FFFFA0000004000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000001000001000000000000000000000800000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'h000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000100000000000000000000080000000000800000000000000200000000000040000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000001FFFFC000000000000000000000800000000010000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000040000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000100000000000000000400000000000000000000000000000000800000000004000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000400000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000400000000000000001000000000000000000000000000000008000004000008000000000000000000000000004000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000004000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000800000000000000000000000003000000200000400000000000000002A4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000808000000000000000040000000008000004000004000000000000000015210000000000000000000000000000000000000000000000000000010000000000000000002000000000000000000000000000800000000200000004000000000800000800000400000000000000000A808800000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000800000000000000000000000000000000000000000000080000000000000008400000000000000000000240000000000000000001100000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000008000000000800001040110000000000000000000000000000000000000100210000000000000000000000000000000000000000000000000004000000000002000000000000000000000000000000000800000000000000000020800000000000000000800000000000000000050000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000010000000000000000000000000000000000008000000000000000000004000000000000000000000000000000000000508000000000000000000000000000000000000000000000000000002000000000001000000000000000000000000000000000800000000020000800040000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000080000000001000000000000000000000000000200000000000000000000001000000000000000000000000000000000000000000000000000000000000000008000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'h0000000000080000000000000000008020000000000000000000000000000000000001080A000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000080000000000000000010010000000000000000000000000000000000001090200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000020000000000000000000000000100000000000000000000D08000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~123 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~123_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79~portadataout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69~portadataout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~123 .lut_mask = 16'hAFA0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~125 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~125_combout  = ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~123_combout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~124_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2])

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~124_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~123_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~125 .lut_mask = 16'hCFAF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~132 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~132_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~122_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~125_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~128_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~131_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~128_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~131_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~122_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~125_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~132 .lut_mask = 16'hFEF0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~133 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~133_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~119_combout ) # ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~132_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4])))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~119_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~132_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~133 .lut_mask = 16'hAABA;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~105 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~105_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a134~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~105 .lut_mask = 16'h3202;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~104 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~104_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a129~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a139~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~104 .lut_mask = 16'hC0A0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~106 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~106_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~105_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~104_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~105_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~104_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~106 .lut_mask = 16'hAAA8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .mem_init3 = 2048'h0000000000000000000000000000000002000000000000040FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000FFFFFFFFFFC60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000011FFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .mem_init2 = 2048'h02000000000000023FFFFFFFFFFD80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000003FFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000001FFFFFFFC3F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000FFFFFFF01C00000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000207FFFE038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000003FFFC01E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000007EFE000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000400101FE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000004000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~107 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~107_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~107 .lut_mask = 16'h8C80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000E0602810003F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000099906440000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFF800000000FFFFF01FFFFFE0000000FFFFF80FFFFF00000000000007F000000001FFFFE00001FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000021FFFC000000013FFF0000FFFF000000013FFFC000FFFC8000000000000FF4000000007FFE00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'h0003FFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000400010000000140008800000000000001400000110002800000000000F00300000002800110001800000000003C000000000000000000000000000000000000000000000000000000000000000000001800018000000100000000000040000001000010000000800000000000C00100000000000000009000000000000800000000000000000000000000000000000000000000000000000000000000000000000000200000010000000000000000000100000000000080000000000800003000000000000001800000000000004000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000400004000000100000000000000000001000000000000800000000004000008000000000000020000000000000080000000000000000000000000000000000000000000000000000000000000000000000000080000010000000000000000000100000000000000000000002000000C00000000000006000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000000400000000000000000000000000000000000080000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'h0000000000000000000000000004000001000000000000000000010000000000000000000000C000000300000000000008000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000004000001000000000000000000010000000000000000000001000000010000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000001000000000000000000000100000001000000000000100000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~108 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~108_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~108 .lut_mask = 16'h2320;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~109 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~109_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~106_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~107_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~108_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~106_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~107_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~108_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~109 .lut_mask = 16'hFEAA;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~110 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~110_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a159~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a149~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~110 .lut_mask = 16'hB800;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~111 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~111_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a154~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a144~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~111 .lut_mask = 16'h0B08;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~112 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~112_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~109_combout  & (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~110_combout ) # 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~111_combout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2])))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~109_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~110_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~111_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~112 .lut_mask = 16'hCCC4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .mem_init2 = 2048'h0000000000000000000000000000000000000000001F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .mem_init1 = 2048'h0000000001FC00030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F800070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0000F0800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E0000FB800000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C0001FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE01800000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000007FE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000001FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF800000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~114 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~114_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~114 .lut_mask = 16'h8C80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFE00000000E00000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000780000FFE0600010070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000180000FFF0700000038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF860000403C000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000007FF0F7000001C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000003FF1FFC0000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000000000000003FF3FF800003880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000001000000000000007FFFFF000007F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000007FFFFFF020407F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000007FFFFFE0E0FBFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\frameBufferInst|pixelWrite[4]~1_combout }),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .mem_init3 = 2048'h01100000000000007FFFFFE1E1FFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000007FFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002080000000000043FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002080000000000021FFFFFFFFFFFF800;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000010FFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020400000000000007FFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020400000000000007FFFFFFFFFFFF8000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020400000000000207FFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000040FFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000407FFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000020100000000000103FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010080000000000103FFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001F800000000407FFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~113 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~113_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~113 .lut_mask = 16'h2320;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~166 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~166_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~114_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~113_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~114_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~113_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~166_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~166 .lut_mask = 16'h00A8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~133_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~112_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~166_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~133_combout ))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~133_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~112_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~166_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3 .lut_mask = 16'h6664;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .mem_init3 = 2048'h0209FFFFFFFFFF0080000012120000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002097FFFFFFFFE0C8000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE024000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000404BFFFCFFFFC012000000000000600;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000047FFF87FFFC0010007800000005800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004021FFF87FFFC0088007E00000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023FFF07FFFC0080077E000000004000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004023FFE07FFFC010807FF00006000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE07FFFC020001FF0000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111FE03FFFC030801EF8000F210000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000C17801FFF000041DCF9EF0E7810000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020071F0007FE000041FC7DFF1E78200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000003183FC7DFF3C20400000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FEBFFFFFFFFFFFF8800802FFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FEBFFFFFFFFFFFF8000003FFFFF2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FEBF81FFFF8FFFF9001063FFCFD100000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF7FC5FFFFC3FFF900101D7FD7F88000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F7F81FFFF03FFF9000888FFC1C44000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007A7FFFFFFFFFFFF90004935FF1C02000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000187FFFFFFFFFFDF08008089BFF6238000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005BFFFFFFFFFF0A040020003F87A480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088FFFFFFFFFF040400C00418878740000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106 .mem_init0 = 2048'h0000000000000000000000000000000001087FFFFFFFFF1878000008634000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001087FFFFFFFFF9080000008D0B18040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000209FFFFFFFFFF10800000111104004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~53 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~53_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~53 .lut_mask = 16'h0E02;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000017F033FFFBFFE1C05FFFDFCFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017C0BFFFF87F8000FFFFC3FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017E1FFFFF07F4000FFFFBFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .mem_init2 = 2048'h000000000000000000000000000000000017C3FFFFE47F400077FF4FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000168FFFFF8C78800017FABFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000170FFFFF185F00003FFD7FFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .mem_init1 = 2048'h00141FFFFE71E804805FF2FFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000163FFFFCE3E80880BFFBFFFFFD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000161FFFF9C7F80094EDFAFFFFFE80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000162FFFFB17E8104061FBFFFFFE0000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000163FFFFE3FF0000001FFFFFFD0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C5FFFFEFFF420180FFFFFFFFD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC001027FFFFFFFE800000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE20103FFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BFFFFFFFFE10002BFFFFFFFE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF03002BFFFFFFFF70000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC0802BB7FFFFFF9C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFFFFFFFA0802585FFFFFFF400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFD0802305FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .mem_init1 = 2048'h000000000000000000000000000000000003FFFFFFFFFFE880000DFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFE00003FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ABFFFFFFFFFFFA40086FFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111 .mem_init0 = 2048'h01EBFFFFFFFFFFFE2008EFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002EBFFFFFFFFFFFF10094FFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007EBFFFFFFFFFFFF88004E6FFFFF40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007EBFFFFFFFFFFFF84000D17FFFF8000;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~54 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~54_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~54 .lut_mask = 16'h88C0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~164 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~164_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~53_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~54_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~53_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~54_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~164_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~164 .lut_mask = 16'h0A08;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008104086080C130400304C1000C100303002040020401C00020003000400000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000FE8BF85F40BEAFA002FCBE800BE805FE805FE007FA0100004000200020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BF8BE85F40BFAFA009F8BE800BE857FF982F2004F402000080002000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007B07E03F407B2FA017D87F0007A03FFFF40FE007F00000010000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h0000000000000000000017B17D0BF417D2FDFC7F97F4017D03FFFFA1FD00BF804000300004000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F80FC1FF43FE2FFFFFC3FF803FE0FC00FC07E007E00800000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F43FA2FF45F62FFFFFA5FFB01F617DFEFD8BE817D01000040001800100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F42FA2FF45F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h62FFFFF45FFB01F617A017D83E007D01000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F42FA5FF45F62FDF3E85FFA01F62FA007D85FC3FD02000080003000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FC1FC1FF45F42FBFBF05FF905F40F8017D03F81FD0200008000200060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BE07E4FCF4BE02FA0B90BE7F8FE07F403F8027E7FA01;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h02FE4017D009FD02BFFFE82FE87F40000100004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC1BFFC017FC002FE000FC003FC017FFFE87FD03F80000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FA3FFFA017FA002FC002FA000FA00CFFF90BFB0BC80000200008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FA2FFFA017FA002FA002FA002FA001BFD81FF417F8000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h06000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020630006018060020600206002020004020100808100000200010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F80FFF8007F8000F0000F8000F80001F801FE007E000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~65 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~65_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~65 .lut_mask = 16'hAC00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h000100018003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E89F87A74BE82FA13E0BE9E8BE89FC02FA01FA5FE01FFFF0006000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FD0FE175757D02FA2F017D5F17D0FC805F400799E400000000380030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017D17D275757D02FA7E817D5F57D07D005F400BE7E800000001C007C000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000017D17D3F1757D02FA2D817D5F57D07D805F4003FFEC0000000300180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF17D5E9757F02FABE017D5F57D17D005F4017FFE8000000E000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F60FD5A1757602FAB600F4175741FC003D002FFFE0000001800100000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000006FE2FEBD17AF802FD7E06FA2FAFA2FA01BE805FFFF000000C0006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F05FFF217FE402FFE007E417FE41FC01F900BFFF80000030000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BE85FFF617FEC02FFE80BEC07FEC5F400FB01FFFFA000004000180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000BE85FFF017FEC02FFD00BEC07FEC5F402F806FEEFA0000040001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BE85FFE817FEC02FFA00BEC07FEC5FBFFF40BFD2FA0000080002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BE83FFE817FE802FFC00BE80FFE81F801F013FA0F800000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017D0FFFD017FD0;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~66 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~66_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~66 .lut_mask = 16'h00E4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h006B40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028800C000000000000000000000000000000005520000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017200D0000000000000000000000000000000093D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010F820D00000000000000000000000000000008E6800000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005BDE1900000000000000000000000000000007EC7F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002724C38000000000000000000000000000000018800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000168920C000000000000000000000000000000018BE000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000008B20E78000000000000000000000000000000E25B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004A4012800000000000000000000000000000307E60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000031800961E80000000000000000000000000F9D71000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h0000000000000000000000000000000A00046408000000000000000000000000106E0C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002DBE400000000000000000000003FE7F9E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AC0780000000000000000000004030040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000016E00001A400000000000000000000046000000000F5E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004DC00000720000000000000000000019400000000333400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A80000029000000000000000000006280000000045E8000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h0000000000000000000000000000001660000001C400000000000000000010D00000000310100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D00000000520000000000000000060640000000070780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DA400000002900000000000000000BE8C000000002F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000664;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'hC0000000148000000000000000D3EF000000000AA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BE8C00000000A4000000000000001740800000000098000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010630000000007380000000000000E77F8000000007D400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0800000000023A0000000000002E880000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h0000010B400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AE80000000001F180000000000043380000000003E7400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004D80000000000044100000000016918000000000011F40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A3000000000000118F80000003F1A4000000000005DF800000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~67 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~67_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~67 .lut_mask = 16'h00CA;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~68 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~68_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~67_combout )))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~65_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~66_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~65_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~66_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~67_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~68 .lut_mask = 16'hF0EE;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h000004000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C003C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E0018000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100020000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~69 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~69_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~69 .lut_mask = 16'h5044;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA0000000000000E6020E000080C78000000000008BF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014600000000000000881E1FFFE02B6000000000000AA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000760000000000000063C0C0000795C0000000000014E000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000288000000000000000F91F00013E3000000000000064000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AC00000000000000006464008C000000000000002A8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005AC00000000000000001B3000300000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h000000000000000000000000000DA800000000000000000004000000000000000000E5000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DA000000000000000000000000000000000000001BD000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F54000000000000000000000000000000000000039E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000052A00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h0000000000000000000000000000000000052000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B0000000000000000000000000000000000000A4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D000000000000000000000000000000000000148000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006C8000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000002324000000148000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C9C000000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000313C00000002B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h000000000000000000000000000000828000000002B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000390000000002B0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034000000000028000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000546;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h000000000F200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BFFF00000000000000000000000242000000000B4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012004E000000000000000000000013D800000000720000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000240014800000000000000000000008280000000029000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CFFFCC400000000000000000000004AC0000000034800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000418003090000000000000000000000128000000000C400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B50000648000000000000000000000250000000006AA0000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~70 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~70_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~70 .lut_mask = 16'hCA00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~71 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~71_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~70_combout  & 
// !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2])))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~69_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~69_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~70_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~71 .lut_mask = 16'h44A0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h000000000000000000000000000000000000000000000002720E03FFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h0001A5FA78000000000000000000071FBEF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A8C93F0000000000000000001E403B00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007D1679800000000000000000173A380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000651F8260000000000000000078E7;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'hF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C061CCC00000000000000002FD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002400379060000000000000002B400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000DED9A000040000002006A4000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BC33F800F3E80003FF8A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041D806010A1C00140012000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E781A06B7B3FFF7000E800000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000040038A24CFFFDBC00080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFD24BFB8002E3FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048940580001800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~61 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~61_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~61 .lut_mask = 16'hC0A0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'h048C00036B5A000000000000000000000000000000000000000000000000BFFFFD17FFF40BFFE9CA000000000000295D157FFFFFFFC63EF7E001FEFE9DA1EBEBDEBFA480000095FE2980000000000000048400010A9A0000000000000000000000000000000000000000000000005FFFFEEFFFF40BFFE9CFFFFFFFFFFFF8295D15FFFFFFF7C63EF7E000F8FEBFC3A4EBDEBFB37FFFFFA5FE118000000000000004820001A51A0000000000000000000000000000000000000000000000002FFFFE0FFFF40BFFE9D5FFFFFFFFFFFC295E1700000009C63EF7E0005FFEBE87A2EBD2BFB17FFFFF45FE038000000000000004B50000521400000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'h000000000000000000000000000017FFFFFFFFF40BFFEBEFFFFFFFFFFFFC295E17FFFFC217C63EF7E0002FFEBD17A2EBCCBFFC7FFFFE1BFE1D8000000000000004AAE0002D950000000000000000000000000000000000000000000000000FDFFFFFFDF007EFEBF000000000001C29741670002D2FC63EF7E00017FEBE2FA2E0C0BFE1000000C3FE27C00000000000000529E0001AD400000000000000000000000000000000000000000000000003FFFFFFFFE801FFEAFD1FFFFFFFFFFC29B017FFFFEADFC63EF7E0000BFEB27FDDD13CBFFEC781E17FFE5F0000000000000005F378000ECB80000000000000000000000000000000000000000000000003FF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'hFFFFFBE003F7EAFA2FFFFFFFFFFC298017FFFFAADFC63EF7E00003FEB4FFF7E0BEBFFF8A02A0FFFE5F0000000000000003578800004280000000000000000000000000000000000000000000000001FFFFFFFFD002FFEBFA2FFFFFFFFFFC299F97FFFFAADFC63EF7E00000FEB37FFFA07EBFFFAB82A2FFFE5C0000000000000002D4AC0000C5800000000000000000000000000000000000000000000000017FFFFFF7E000FFE9FA2FFFFFFFFFFC296057FFFFAADFC63EF7E00000FEBBFFFF807EBFFFABA3E2FFFE1C0000000000000001516C0000C480000000000000000000000000000000000000000000000000FFFFFFFFE0007FE9FA2FFFFFFFFFFC295F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'hD7FFFFAADFC63EF7E00001FEBBFFFF001DBFFFABA3E2FFFEDE0000000000000000B1080000C2800000000000000000000000000000000000000000000000005F3FFFBF4000FFE9FA2FFFFFFFFFFC295F57FFFFAADFC63EF7E00000FEBFFFFE802FFFFFABA3E2FFFFFC000000000000000005C00000C3800000000000000000000000000000000000000000000000002FEFFEFF00003FE9FA2FFFFFFFFFFC295F57FFFFAADFC63EF7E000005F3FFFFE000FFFFFABA3E2FFFFE800000000000000000AA00000DC0000000000000000000000000000000000000000000000000017FBFFFD00001FE9DA2FFFFFFFFFFC295D56FBFFAA5FC63EF7E000002EF77FFE00;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'hFF57FFF407FFE85C000002D7FFFC295F57400000000312A0000DE000056003E8F20000000000000045000000000000000000800338000000000000000000000000000000000000000000002FA2D7FF7FFF97FFF40BFFE8BA000002D7FFFC295F574000000006AEBFFFFA5000057FFFE96E7FFFFFFFFFFFFE71800000000000000E025002B40000000000000000000000000000000000000000000017E2C400800017FFF40BFFE8BA000002D7FFFC295F57400000000D5EBFFFF90000057FFFE97E8000FFFFFF800156C000000000000001812805280000000000000000000000000000000000000000000007E2FC1E7FFFE7FFF40BE010BA000002D7FFFC295F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h5740000000063EBBBFFCA400057FFFEADEBFFFFFFFFFFFFE51800000000000000339540A900000000000000000000000000000000000000000000005E2E7FF00000FFFF407DFE0AA000002D7FFFC295F5740000000063EBFFFFF7A00057FFFEBDEBFEFFFFFFFFFFE55800000000000000DC5CA0AA00000000000000000000000000000000000000000000003EAF83FFFFFFFFFF405DFE17D000002D7FFFC295F5740000000063EBFFFFFAB00057FFFEBDEBFFF800001FFFE55800000000000000E1CBC0A800000000000000000000000000000000000000000000000E2F83FFFFFFFFFF403F81876800002D7FFFC295F5740000000063EBFFFFFA180057FFFEB;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'hDEBFDEC00001FDFE55800000000000000224380A400000000000000000000000000000000000000000000001FCF83FFFFFFFFFF403FFEBBF600002D7FFFC295F5740000000063EBFFFFFA300057FFFEBDEBFFD0000003FFE55800000000000001A2C0A01400000000000000000000000000000000000000000000000BFF83FFFFFFFFFF401FFE9FBC00003D7FFFC295F9740000000063EBFFFFFA2C0057FFFEBDEBFDE00000039FE55800000000000003A3C9C114000000000000000000000000000000000000000000000005FF83FFFFFFFFFF400FF69FBFFFFFFD7FFFC295D1740000000063EBFFFFFA0C0057FFFEBDEBFDC0000003DFE5580000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'h3A1D28230000000000000000000000000000000000000000000000002FF83FFFFFFFFFF400BFE9FC19FFFF97FFFC295D1740000000063EBFFFFFADA0057FFFEBDEBFD40000001DFE55800000000000003A5A702A80000000000000000000000000000000000000000000000017F83FFFFFFFFFF4005FE9FFFE800017FFFC295D1740000000063EBFE3DFA630057FFFEBDEBFD40000001DFE55800000000000003A96A02A0000000000000000000000000000000000000000000000000BE83FFFFFFFFFF4002FE9FDDF7FFFEFFFFC29A21740000000063EBFE3FFA4B4057FFFEBDEBFD40000001DFE55800000000000003A8BC02D006000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~62 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~62_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~62 .lut_mask = 16'hCA00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000007F83FFFFFCFFFF40013E9FA2FFFFFFFFFFC29801740000000063EBFE7FFA718057FFFEBDEBFD40000001DFE55800000000000003A85000100B00000000000000000000000000000000000000000000003F83FFFFF2FFFF4000FA9FA2FFFFFFFFFFC29801740000000063EBFE3FFA75E057FFFEBDEBFD40000001DFE55800000000000003A80001480B00000000000000000000000000000000000000000000001F83FFFFFD7FFF4006869FA2FFFFFFFFFFC295C1740000000063EBFE1FFD746057FFFEBDEBFD40000001DFE55800000000000003A80000A40B000000000000000000000000000000000000000000000017A3FFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'h7557FFF400B7A9FA2FFFFFFFFFFC29781740000000064453E0BF088B050001ABDEBB540000001DFE55800000000000003A80000520B00000000000000000000000000000000000000000000000F83FEFFF57FFF4003869FA2FFFFFFFFFFC295E1740000000063C3BE07F8704851FFEABDEBFD40000001DFE55800000000000003A80000290A000000000000000000000000000000000000000000000005D3FFB8257FFF401AFE9FA2FFFFFFFFFFC295D1740000000063C67E01E81FCC51FFEABDEBCD40000001D1E558000000000000032800003797800000000000000000000000000000000000000000000002FBFFDE257FFF403ABE9FA2FFFFFFFFFFC295D;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'h1740000000064297E03F421EC56003EBDEB7940000001CAE55800000000000001A80000168640000000000000000000000000000000000000000000000171FFCE257FFF403B3E9FBDFFFFFFFFFFC295D1740000000063A97E03FA2FEC57FFFEBDEB3140000001C6E5580000000000000020000016A9C000000000000000000000000000000000000000000000003FFFF6A57FFF4070FE9FFFFFFFFFFFFFC295D1740000000063EF7E017A2FE337FFBEBDEBCD40000001D9E5580000000000000050000016B6A000000000000000000000000000000000000000000000007FFFFBE57FFF406FFE9FFFFFFFFFFFFFC295D1740000000063EF7E00BA2FE177E0FEB;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'hDEBFD40000001DFE5580000000000000042000016B5A000000000000000000000000000000000000000000000001FFFFDFD7FFF40BFFE9FFFFFFFFFFFFFC299C1740000000063EF7E003F2FE7779F3EBDEBFD40000001DFE558000000000000004A000036B5A000000000000000000000000000000000000000000000003FFFFE757FFF40BFFE9FF000000000004299C175FFFFFFF863EF7E003FAFE176C0BEBDEBF9200000025FE5180000000000000049000036B5A000000000000000000000000000000000000000000000003FFFFFB97FFF40BFFE9ECFFFFFFFFFFF829A217E0000007863EF7E000FAFE0AF80BEBDEBF9E0000005DFE5180000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h0FFEEFAB83E2FFBFD0000000000000000016A00000D50000000000000000000000000000000000000000000000000007FFFFFC00000BCDFBDFFFFFFFFFFC28FFB7FFFFDEDFC5BD6BE0000017FFFFE80002FFFFBBFDEDFFFFA00000000000000000A1E00000540000000000000000000000000000000000000000000000000001FFFFF8000005E3FC3FFFFFFFFFFC2A7FCFFFFFEF3FC67EF7E000000BFFFFF00001FFFFC7C3F3FFFF400000000000000001CE0000005D00000000000000000000000000000000000000000000000000017FFFD0000002FFFFFFFFFFFFFFFC2BFFFFFFFFFFFFC7FFFFE0000002FFFFA00000BFFFFFFFFFFFFE0000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h04330000004600000000000000000000000000000000000000000000000000005FFF400000007FFFFFFFFFFFFFFC2CFFFFFFFFFFFFC7FFFFE0000000BFFF0000001FFFFFFFFFFFF4000000000000000009840000006A800000000000000000000000000000000000000000000000000017FB0000000037FFFFFFFFFFFFFC2FFFFFFFFFFFFFC7FFFFE00000006FF60000000DFFFFFFFFFFD80000000000000000023000000012800000000000000000000000000000000000000000000000000003F80000000003FFFFFFFFFFFFF81FFFFFFFFFFFFF8FFFFFC000000007F000000001FFFFFFFFFF8000000000000000001A400000001580000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000015000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000003800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000420000000420000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001530000000DA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042300000009C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010DE0000000A4000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~63 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~63_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~63 .lut_mask = 16'h00AC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~64 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~64_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~62_combout ) # 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~63_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~61_combout ))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~61_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~62_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~63_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~64 .lut_mask = 16'hFCAA;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~72 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~72_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~71_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~64_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~68_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~68_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~71_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~72 .lut_mask = 16'hFEF4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .mem_init3 = 2048'h00000000000000000000000000000000000007E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000F83849E0100000200083C000807E01E0020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E3F1C7CF8FFE090E803F1F0E3E1C0E17E09F813190000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000381;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .mem_init2 = 2048'hF7FA8FC5178F87C01C1F8F747E0E2E21FFC1F0F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC1C7EF8705CF8B87001C0E3FFD7E3F17F3FFC1F0E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC7E283871F9F9F9F007E3F141C38146C37E7E3F3E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000707E3C29F9A1F9F9F80383F1414FC143A53;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .mem_init1 = 2048'hEBE3F3F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007038FC6DF8A2A1F8E00381C7E76FC7E380F87E3F1C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8FC74D0E3FB71F8E00FC1C7B68707E3C0707E3F1C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0FC7760E3EDE1FBF00FC7E3BB070387F1F03E3F7E0000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E071FFA3F1FF40FBF007038FFE1F8FC1E1F8383F380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E1F1FC83C1F901D9C0070F8FE60F87C0D8F8FC3B380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E3F8F401C7D805FBE01F17C7A00F9F01F8F87CBF7C000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000001F3E3E047E3E08BCFE00F9FC7023F5F11F8F6D959FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE3E307E3EC8563800FFF1F183FFF81F8FFA0AC700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F7B373C283E61B83800FBD1B9C3FBE3FA1BF41707000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .mem_init2 = 2048'h0000000000000000000000000000179F3FFC382FE0E0FC00BCF9FFE37CE31D07F81C1F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F140FC8CC5F93F0FC017B80FE40FEF1FA03E87E0F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3C0FC0781F81E8700079E07F00FBF1F803E03D0E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .mem_init1 = 2048'h0000000001F0F0000000000001C00000003E1F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080001FFF8000000000001C00000003FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8000378E0000000000006600000006F1C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00000FFE0000000000003E00000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171 .mem_init0 = 2048'h001FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0D000000000000740000000181A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~58 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~58_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176~portadataout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171~portadataout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a176~portadataout ),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a171~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~58 .lut_mask = 16'hAAF0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3E88F87DF0F8F243E0F01F0007CF87C18C7CFC3E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F1C7DF0FCF870F7C1E0F83E0007C703C5F8FC7C3E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003467F850DC9998A7B540A013000519828F085C4C2800000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000147F387C51F9E3F9F7E3F01F001F1F8FC7F8707CF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E2838FC79F8A3F3F383F07C001F8E0F1F6DF87CFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E2C28FDF9F0F141C381C07E000FBE050F8CF8FC7C0000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000028FD7CF8A073F16B4FC1E03E000E3F1F8F80E0FC7000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C75D038A07147EE87C7E038003F1C1F9B03F0FDF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC7EE03BF0FD63FB470380F8003F1C0E1F83F0FDF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161 .mem_init0 = 2048'h000000000000000000000000000071FFA03BC0FDE3FD1F8F80FC001C7E3F0FE1C0FCE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F1F980ED40578FE41F87C070001C3E1F03C1C16CE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F8FC005160A28FA00F9F01F0007E3E3C01C7E3FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013FBE0;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~56 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~56_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a166~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a161~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~56 .lut_mask = 16'h00D8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BB0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000037C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~55 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~55_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a186 ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a181~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~55 .lut_mask = 16'hC088;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~57 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~57_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~56_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~55_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~56_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~57 .lut_mask = 16'h0504;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~60 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~60_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~57_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~58_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~58_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~57_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~60 .lut_mask = 16'hFEFA;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~73 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~73_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5] & (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~60_combout )))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~72_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~72_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~60_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~73 .lut_mask = 16'hF404;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001806000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFF8000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFE00000017FFFFFF40E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000030000002FFFFFFFFFD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000BFFFF18F001F800000001C0600BFFFFFFFFFFFFFFF87FFFFFFFFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF00E001F803FFE001F8300BFFFFFFFFFFFFFFF83FFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFF2000000003FFF0007C180BFFFFFFFFFFFFFFF8BFFFFFFFFD000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .mem_init2 = 2048'h00000000000000000001FFFFE200000003FFFFF0002000BFFFFFFFFFFFFFFE0BFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE20000000FDFFFFC000040BFFFFFFFFFFFFFFA0BFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE00700001FFFFFFC0000407FFFFFFFFFFFFFF80BFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE1890000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .mem_init1 = 2048'h3BFFFFDF80E0207FFFFFFFFFFFFFF40BFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE09300007FFFFFFFC038302FFFFFFFFFFFFFF407FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE06403F8FFFFFFFFF884100CFFFFFFFFFFFFF41FFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE0081FFFBFFFFFFFFCC618077FFFFFFFFFFFFC2F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141 .mem_init0 = 2048'hFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF0307DBFFFFFFFFFFC61F003FFFFFFFFFFFFF83FFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE860FFFFFFFFFFFFF8100018FFFFFFFFFFFFF07FFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE881FFFFFFFFFFFFF81C001FFFFFFFFFFFFFF03FFFFFFFFFFC0000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~51 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~51_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a151~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a141~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~51 .lut_mask = 16'h5140;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .mem_init3 = 2048'h60A7E373C7030F1F01F8003EFC7C67E7E767C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE3EE0172876FC77B3FFF80F80038FFFE27E38FA1C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FA37FC6628E851FFC3FAF80E000ECDFBEFE8E8707E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DF3FFCF8FDF0587FE0FCE03E000FCFF38FF0F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .mem_init2 = 2048'hDF87E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000361178800D009F8BC4174A01F000005D3CBC000F8380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000780005001A03C0073F7DFF00001CFC3C000F7B80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800A0000003EFFFE0000007000000FCFC000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F803F0000001CDFFA0188007000188FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0033000000765FFB00E00198000E1F9F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E001C0000003FFFFE03F000F8001E07FF000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000001F003E0000007CFFFE021001F0002107FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .mem_init3 = 2048'h0000000000000000000000000000007FFC000000006000005FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000180000FFFFFFFFFFFE800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000F8001FFFFFFFFFFFF30000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .mem_init2 = 2048'h0FFFFFFF80004003FFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200007FDFDFFFF0004007FFFFFFFFFFFFF400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000FFFFFFFFF0004007FFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078002000FFFFFFFFE00000200BFFFFFFFFFFFFFA00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .mem_init1 = 2048'h00FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C6006003EFFFFFFFC000002017FFFFFFFFFFFFFC000380600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FF80407FFFFFFFFFC000E0102FFFFFFFFFFFFFFF000DFFEFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FE80C0FFFFFFFFFF6001F8185FFFFFFFFFFFFFFF8037FFFBD0000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF00C1FFFFFFE001FF830FF07FFFFFFFFFFFFFFF80FFFFFFF60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FFF8087FFFDCF80007FE0F3A0BFFFFFFFFFFFFFFF817FFFFFFE4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFC08FFFFFFF00003FF01800BFFFFFFFFFFFFFFF82FFFFFFFFA0000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~50 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~50_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a156~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a146~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~50 .lut_mask = 16'hB800;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .mem_init3 = 2048'hFFFFFD8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F7F8C1FFFFFFFFFFFFFFE31FFFFFFFFFFFFE8007FFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016BF8C1FFEFFFFFFFFFFFE317FFFFFFFFFFFF800FFFFFFFD0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000077F440FFFFFFFFFFFFFFFB17FFFFFFFFFFFFE00BFFFFFFF000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF407FFFFFFFFFFFFFFD17FFFFFFFFFFFFE00BFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFA07BFEFFFFFFFFFFFD17FFFFFFFFFFFFD00BFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFA07FFFFFFFFFFFFFDD17FFFFFFFFFFFFD00BFFFFFFC00000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000001FFF107FFFDFFFFDFFFFFD17FFFFFFFFFFFFD00BFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC07FFFFFFFFFFFFFFD17FFFFFFFFFFFFD00BFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFAC1FFFFFFFFFFFFFFE9FFFFFFFFFFFFFD00BFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131 .mem_init0 = 2048'h000000000000000000000001FFE41FFFFFFFFFFFFFFD17FFFFFFFFFFFFD00FFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFD40FFFFFFFFFFFFFFFD7FFFFFFFFFFFFD017FFFFFD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF20FFFFFFFFFFFFFFF8FFFFFFFFFFFFFE01FFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFA07FF;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000037AC0EAFFFFFFFB9DFFF998FFFFD02FFFFFF800000000000003FDC1C8D3BFFF163F87F03FF3FC1CFFB70A0E7F163F01A9ACF4DD3780000000000000000000000000000000000000000000000000000000FF6009FFFFFFFD37FFFF20DFFFE0FFFFFEC000000000000001FDC1D8F3BFFF3E1F0FE01FA3F871DFF38E38EF3E0F01F5F0FC3F2F800000000000000000000000000000000000000000000000000000001D180D7FFFFFFF65FFFFE7DFFD82FFFFD60000000000000003FCE39C79DFFE1E1B0E800D87FC78FFE71C3C7F1E1E00D0D1FE3F8FC00000000000000000000000000000000000000000000000000000000608;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .mem_init2 = 2048'h0EFFFFFFFF9EFFFFF827FF0DFFFF7C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000702BFFFFFFFF7BFFFFFB0006FFFC3000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C2FFFFFFFFFA47FFEF3FC1FFFFBC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FDFFF81FFFCD9FFFC01CEFFFD800000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EBFFFFFFFFFC27FFC038FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000397FE806FFFE8AFE01CDFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FD000F3FFBF000E7FFFFA000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FA00005FFF50018BFFFF40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FC01FFFFFFAC0417FFFF87800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017F007FFE2FFE6303FFFFE1FF000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~45 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~45_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a131~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~45 .lut_mask = 16'h00B8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .mem_init3 = 2048'h9FFFFFFFFFFFAFFFFFFFFFFFFFE02FFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BFFD07F9FFFFFFFFFFFFDFFFFFFFFFFFFFC01FFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFD07FFFFFFFFFFFFFFEBFFFFFFFFFFFF803FFFFFFC0000000001FC1E0E19C3870E0F07C0078060070FF70C03878EE0703C7CFE7380C0000000000000000000000000000000000000000000000000002FFA87FFFFFFFFFFFFFFEBFFFFFFFFFFFF80BFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .mem_init2 = 2048'hFFF80000000003FE5E8F3DE187042F4FE017A0F0038FE79C01C3056070BAF9FF61C1E0000000000000000000000000000000000000000000000000000FFECFFFFFE0007FFFFFF4FFFFFFFFFFFE01FFFFFFD00000000003F6FFDA3C8103C47FAFE02FF0F0039FA71E01C2C47040FFFDFF3941A0000000000000000000000000000000000000000000000000000FFD6FF73F9FFF8FFFFFF57FFFFFFFFFFD03FFFFFFA00000000003EE6ECA34810284F6CB581B78F0038F71DE01C284F1C1DBD9F47901A00000000000000000000000000000000000000000000000000002FE29FFFF4BFD33FFFFFAFFFFFFFFFFFE0FFFFFFFC000000000001E71CFB0810B84E1C0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .mem_init1 = 2048'h307C38700280F39E0143E4E0E1E1E00411018000000000000000000000000000000000000000000000000000017EA0FFFE9FFF85FFFFFF3FFFFFFFFFF81FFFFFFE000000000001EE73C930810EE4707070707070020770FE0102443F81F1D0F4110F800000000000000000000000000000000000000000000000000000FF907FFDDFFFD17FFFFE5FFFFFFFFFF03FFFFFE8000000000000FE53CBF0810F464070507870700F8FF1DE07C34431C060607C1D0D8000000000000000000000000000000000000000000000000000007FF87FF57FFFF667FFFFBBFFFFFFFFA05FFFFFE0000000000000FE43CBB0850FF6407070787070050FB04E0283F479403030FC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126 .mem_init0 = 2048'h353C8000000000000000000000000000000000000000000000000000003FC47FF1FFFFFE8BFFFFD5FFFFFFFF40FFFFFFE0000000000001EE43C892870FE67070707870701FCF71EE0FEB2411001C5CF4F11C8000000000000000000000000000000000000000000000000000001FFB1FEAFFFFFFA5FFFFEFFFFFFFFF86FFFFFD800000000000000E43C9F3870F3E71C0387038400B80F38E05CF3E1780383804711080000000000000000000000000000000000000000000000000000007F583EAFFFFFFF6FFFFFE6FFFFFE81FFFFFFC00000000000003ECC1C8739F7F6EDEEF701B677C388F71CE1C4F7E3201F9D9FC6D1E8000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFE983FFFFFFFFFFFFF803805FFFFFFFFFFFFFE0FFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFE80FFFFFFFFFFFFFFF8040BFFFFFFFFFFFFFC07FFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF20FBFFFFFFFFFFFFF80417FFFFFFFFFFFFF417FFFFFFFFFD0000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000007FFFE20FFFFFBFFFFFFFFFC043FFFFFFFFFFFFFF83FFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFE20FFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFC07FFFFFFFFFFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF20FFFFFFFFFFFFFFFE08FFFFFFFFFFFFFFE0FFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .mem_init1 = 2048'h000000000000000000007FFFF20FFFFEFFFFFFFFFFC197FFFFFFFFFFFFF817FFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFE20FFFFFFFFFFFFFFFC117FFFFFFFFFFAFD01FFFFFFFFFFE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFC203FFFFFFFFFFFDFFC317FFFFFFFFFFAFC02FFFFFFFFFFA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF8003FFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136 .mem_init0 = 2048'hFFFFFFF7FEE317FFFFFFFFFFF0002FFFFFFFFFF40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE183FFFFFFFFFFFFFFE317FFFFFFFFFFE8002FFFFFFFFFD800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF081FFFFFFFFFFFFBDE317FFFFFFFFFFFE000FFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF081BFFFFFFFFFFFEFE31FFFFFFFFFFFFA001FFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~44 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~44_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a136~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~44 .lut_mask = 16'hA088;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~46 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~46_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~45_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~44_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~45_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~44_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~46 .lut_mask = 16'hF0E0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'h50008010000000000890D8E00000000002A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF801E5002E60050FF00C000000000060620280000000002A860000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004061D0E5D80E23007F0000000000000187A80000000002A898000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004781CE43D071FC03000000000000000068AB00000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'h029162000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF883E71FFE08401FC0000000000000000E8B4F000000002D1500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C0C1E6661B0600000000000000000058C22400000000153C8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006001DFD79C0700000000000000000002039F2000000014E5A40000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018461000000000000000000000000060500000000B1A520000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200800000000000000000000000000F920000000248D50000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000068800000011046000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002640000000402A8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017400022000005800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C20004D00001240000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000040000004000000313FF87FFE3800000000000000000000000000000000000000000000000000007E000019000000000000000000000000000000000000000000000000000000000000000000000000004000000C000002113FFCFFFE003900000000000000000000000000000000000000000000000081810000150000000000000000000000000000000000000000000000000000000000000000000000000000002004000006023FFFF7BC005C0000000000000000000000000000000000000000000000022A005FE0598000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'h04000000600000C143FFFF000002000000000000000000000000000000000000000000000000D9CFF3FF0BBC00000000000000000000000000000000000000000000000000000000000000000000000000000C0018C0018241FFFF00000100000000000000000000000000000000000000000003026614200800547200000000000000000000000000000000000000000000000000000000000000000000000004000C000DF00F86603FF8003C040000000000000000000000000000000000000000000582EBC18103FF6FB500000000000000000000000000000000000000000000000000000000000000000000000000000C0207FC3F82303FF000C6300000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'h000000000000000000000000000000000000000982E2000420008A368000000000000000000000000000000000000000000000000000000000000000000000000400000580FFFFC1080381FC408000000000000000000000000000000000000000000013FD88303F9C0838EE70000000000000000000000000000000000000000000000000000000000000000000000000000008C03FFFE004000202000000000000000000000000000000000000000000000034574080844140021174000000000000000000000000000000000000000000000000000000000000000000000002000000001FFFE101810101E000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'h000000C82E81838221C10610E2000000000000000000000000000000000000000000000000000000000000000000000002000000000FFC02002C6010000000000000000000000000000000000000000000000120550020A044105A0009800000000000000000000000000000000000000000000000000000000000000000000003000000000FFC0200101FD000000000000000000000000000000000000000000007FE202A4260C0C5505108048000000000000000000000000000000000000000000000000000000000000000000000008000000007700200000000000000000000000000000000000000000000000000180080451403A900014004E1400000;
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~47 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~47_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~47 .lut_mask = 16'hE200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000009400A1400010B000000000000000000000000000000000000000000001FFFF000000000FFFFF81FFFFFE0000000FFFFF81FFFFF00000000000007E000000003FFFFF00000FFFFFFFFFF8000000000000480124800010A80000000000000000000000000000000000000000000200006000000010000042000001000000100000420000080000000000010080000000400000800060000000000200000000000025039E500000A000000000000000000000000000000000000000000001E000100000002C000FC3F0000F0000002C0003C3F0003400000000000F003000000078001F8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'h001800000000003C00000000000106A411800081C00000000000000000000000000000000000000000003BFFFE80000002BFFF343DFFFF70000002BFFFDC2CFFFD4000000000030FFCC00000057FFE680067FFFFFFFFFFC30000000000009100094000454000000000000000000000000000000000000000000005FFE24000000247FD5438FFFFB0000002C7FFEC291F0740000000000523E4E0000005FFFAA8012FFFFFFFFFFFD2800000000000269004900022400000000000000000000000000000000000000000000AC010D00000025800F43F000070000002D8005C29E05B4000000000161808480000058001E80244000000000025A000000000001020;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'h02880002C000000000000000000000000000000000000000000003FFE03000000257FFF43FFFFB70000002D7FFFC295FD54000000000186FF6340000057FFFE80585FFFFFFFFFFD0600000000000084002840002C000000000000000000000000000000000000000000003F7E2A400000257FDF43FFFE570000002D7FFFC295F5540000000005A3FFE520000057FFFE80965FFFFFFFFFFC7E800000000000300011E000ACE000000000000000000000000000000000000000000037FE31C00000257FFF43FFFEB70000002D7FFFC295F57400000000031BFFDAB0000057FFFE81A95FFFFFFFFFFC6300000000000000000BD000AD60000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'h0000000000000000000001FFE21800000257FFF43FFFEA70000002D7FFFC295F57400000000123F00FC48000050804A83575FFFFFFFFFFCB5200000000000000003B400A8200000000000000000000000000000000000000000000FFE2C800000257FFF41FFFE8B0000002D7FFFC295F574000000000C000000080000520012833F5FFFFFFFFFFCBAC0000000000000000070001FA00000000000000000000000000000000000000000000BFE2EBFFFFFD57FFF417FFE938000002D7FFFC295F574000000002C07FFFE0C000051FFEA86C220000000000249D000000000000000006A0053E000000000000000000000000000000000000000000005FE2C7FFFF;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [1]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000004000050004200400000000000000000000000000000000000000000000000000600207C40C029F000000000921E0000000000000000000000000000000000000000000000000000000000000000000003F060F8380C7F8000000000000000000000000000000000000000000000000004FFC0431F00461F8000180092610000000000000000000000000000000000000000000000000000000000000000000000070E038777800000000000000000000000000000000000000000000000000011000085110A420E800018002BB860000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000001A00008A4914843103020004176790108000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048001294A92900100305000A0E10844620000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B08021F9000004480002008404C637B1900000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000C21424032000002467000014002308C294800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007380843E003FFFF801EC00008000001198560000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F400024000FFFFFC12908000000000042436000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'h000000000000000000000000000000718108180FF3FFFFDE1E460000000000181AD0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016802940027E800002AD10888800000000003A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E3822943FC03800001B2606524000000000032800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0018080;
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~48 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~48_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~48 .lut_mask = 16'h00CA;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~49 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~49_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~46_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~47_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~48_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~46_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~47_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~48_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~49 .lut_mask = 16'hEEEC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~52 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~52_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~49_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~51_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~50_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~51_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~50_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~49_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~52 .lut_mask = 16'hE0F0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~73_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~164_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~52_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4] & 
// (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~73_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~164_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~73_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~52_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1 .lut_mask = 16'h5A58;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N8
cycloneive_lcell_comb \color_instance|WideOr7~0 (
// Equation(s):
// \color_instance|WideOr7~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & 
// ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr7~0 .lut_mask = 16'h5032;
defparam \color_instance|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1588w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2351w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000FF02BFFFBFFE1403F0FFE3FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE07FFFF87FC0007FEFC1FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC1F800F03F8000FFFF87FCF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000FC1FB8BE06F80007FFF7FFCFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0FFC7780AF00001FFC3FFDFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0FFF8701F000003FF8FFFE78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .mem_init1 = 2048'h000E0FFFFE02F004807FF9F81FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C3FFFFC06F00880FFF3FBFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0FCFF808F000947CF9FA1FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C3FD0041CF0104000FFFA1FF00000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C1FD0003478000000FFF437E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000087FFF81F47020180BFFF57FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFE1E85C001027FFE17EF5000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2341w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFBE05C201037FFC17FF300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFDEDE100027FF043FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF9FFFEDE030027FF401FFF80000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000FFFDFFFE1F408027EF400FFFF400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FEFFFFF82FC0802385C107FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FEFFE7F42FF0802107C107FFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .mem_init1 = 2048'h000000000000000000000000000000000001FDBFC3E807F080000FE00BE0F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FFC4F821007FA00003FE893EEE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000073FBAF83C3C7D840086FF424F1E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113 .mem_init0 = 2048'h00FBF80FE20417DF2008EFF808F5C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FBF817E20007DF100947FF80F1C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FBF807E2001FDF0800469FA0F780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FBF801E2101FD70400071FA0FF8000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~144 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~144_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~144 .lut_mask = 16'hC480;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1558w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2321w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .mem_init3 = 2048'h02E9FE8000F401F080000012120000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E07E80000009FC80000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0FF006000019A40000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F47F407040079D2000000000000600;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FC3F47F84007DE10000000000005800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FA3FD3F84007EF88000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DA1FCFF80007F7800000000000004000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005CA3FFFF82003E508000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007CC3FFFE20C0BD800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DF0FFFC000238B08000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000001FEC0FF86800E0604000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FF71FF83001C0604000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002CFE07F03FE780B1800000000000400000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1568w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2331w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FBFC1FE1F1FFF70800801FBCFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFBFE3FE3E3FFF70000003FBEFF2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF3FFFFE7E7FFF71001061FBFFE100000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE7F227E7C05FF7100101CFC2FD88000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F7FEEF17CE5FF79000888FF3FC44000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E7FFFF47DFFFF790004937FFB802000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000107FFFC001FFBFF08008088FFFC238000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BFFE202E7C7FC040020003F87A480000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021FF88030837F00400C0041D068740000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 2048'h0000000000000000000000000000000001E8FF60040001F878000008634000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E8FE800403C27080000008D0B180400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E9FE80010C0170800000111104004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~143 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~143_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~143 .lut_mask = 16'h0E04;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~167 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~167_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~144_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~143_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~144_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~143_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~167_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~167 .lut_mask = 16'h5400;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1703w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F3EF0F87DF0F8F3C3E0F01F0007CF87C1FC7CFC3E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021228508850889042201082100084884060484844200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A5B04A8A569695056A1502D000A968548F4A4B05400000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A43C484A901121E1022102100109088080488808400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002254448489095212144210420000110890F5088400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042545485090912A2244220020010A10A908D0884840000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000054858485508A12ACA80220420011011090811080880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000448E2845508AA431484020440021221094821001080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000848110461086A404C8844084002122111040108108000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163 .mem_init0 = 2048'h0000000000000000000000000000890060462006240310884084002242210822208110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009078096A0AC481C108840880022422104222191100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002010C00AAA155486010108108004242420224000210000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0A10;
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1714w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~147 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~147_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a163~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a168~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~147 .lut_mask = 16'h00E4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1754w[3]~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2519w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],\vgasync_instance|hc [3],
\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 12;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 4095;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 12;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 2;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1744w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2509w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001450000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000282000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000412000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~146 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~146_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a188~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a183~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~146 .lut_mask = 16'hC480;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~148 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~148_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~147_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~146_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~147_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~146_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~148 .lut_mask = 16'h0504;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1734w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2499w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .mem_init3 = 2048'h000000000000000000000000000000000000042000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000A84449E0100000200081C000807A01E00200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042212284840611689402110914022111810E082D068000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000442;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .mem_init2 = 2048'h1415404AA89088402210910A421131D1004211080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008422430488AF0948880221121834221281000021110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000844254448909010908042212A22442A13D418221210000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000884244550950080908044012A2A842A4674;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .mem_init1 = 2048'h2C22121000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088448495095351091004422424A844044084020122000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108848F2912149109100842247948842420880221220000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001008488911212210A000840244488844401084221420000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001108900621200C00A100884480110084211084421440000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002110903822207002A200888401E1088412908840544000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000212090C02243806082010984860109081090884C104000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1724w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2489w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000020C12104424208C3C201060488220E091090F29A7040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002001213C0242F0AA4401000909600009E0900515488000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000208528C454419148440104294622041205140A2908800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .mem_init2 = 2048'h000000000000000000000000000028612004445011108001430900228312E308042210000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020AA1038B46070108401877081C10712060418021080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D3C0B40781F8218880079E05B00E811E802A0431100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .mem_init1 = 2048'h00000000020F080000000000022000000041E1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000200080000000000022000000040010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010800028710000000000005A000000050E20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000010010000000000004200000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173 .mem_init0 = 2048'h002002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00000FFF0000000000007C00000001FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~145 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~145_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~59_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a178~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a173~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~145 .lut_mask = 16'h8A80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~149 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~149_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~148_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~145_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~148_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~145_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~149 .lut_mask = 16'hFE00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1475w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2237w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'h070400031AD60000000000000000000000000000000000000000000000006000020800380F001A380000000000001F631BFFFFFFFF844294C000EF027E40CC7192406080000046011880000000000000070518023396000000000000000000000000000000000000000000000000380001F000380F001A300000000000001F631A00000007844294C000770240418771924071000000A60110800000000000000702AC03BF160000000000000000000000000000000000000000000000000C0001F000380F001A31FFFFFFFFFFF81F621B0000000F844294C0001802418383719E40707FFFFF46010280000000000000073C46325E1A00000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'h000000000000000000000000000006000000001807001A17FFFFFFFFFFF81F621974004019844294C0001C024317837180401C4000001C011D8000000000000007B6E600ED9B00000000000000000000000000000000000000000000000006200000023003101A0FFFFFFFFFFFF81F48198FFFEF31844294C0000602422F836080401F000000FC01398000000000000006B7C60058DB00000000000000000000000000000000000000000000000003000000007001801B03E000000000181FB01800002DE1844294C0000F024E3FE2C04C4001C781E180016300000000000000063CEA001B8C8000000000000000000000000000000000000000000000000380;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'h0000046001881B061000000000381F801800006DE1844294C00003824C7FF8C0B240004DC3510001670000000000000002B4420406858000000000000000000000000000000000000000000000000180000000E002C01A063000000000381F9F9800006DE1844294C00001824E7FF9A03240006C43530001660000000000000003376F0C00828000000000000000000000000000000000000000000000000040000008C000E01A063000000000381F7FD800006DE1844294C00000C244FFF98072C0006C621300012C0000000000000001B0ADF821C78000000000000000000000000000000000000000000000000060000001E000601A063000000000381F60;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'h5800006DE1844294C00000C244FFFB001BC0004C62130001EC0000000000000000F1C4F071C58000000000000000000000000000000000000000000000000038C000434000B01A063000000000381F60D800006DE1844294C0000062C03FE6802C00004C6213000018000000000000000007D670DC8C800000000000000000000000000000000000000000000000003C10010600001C1A061000000000381F60D800006DE1844294C0000018C01FCC000600004C601300006000000000000000000D82138E93000000000000000000000000000000000000000000000000001E04000F00000C1A263000000000381F62D904006D61844294C000001D08879A00;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1495w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2257w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'hFF180038060018B80000029800381F60DBC0000000011EDFFFFCA000039FFC70BE000000000000007E000000000000000003900544000000000000000000000000000000000000000000000C5337FF0000180038070018DA0000029800381F60DBC000000002B2400006500003800071524001FFFFFF80006B000000000000000E03C80ECC00000000000000000000000000000000000000000000061337FF00001800380F0018DA0000029800381F60DBC00000000C6240000700000380007032FFFF0000007FFF6CC00000000000000F81E40DD80000000000000000000000000000000000000000000003130BE1FFFFF80038071FE0DA0000029800381F60;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'hDBC000000004424440038400038000719240003FFFFE000168800000000000000CF9B703700000000000000000000000000000000000000000000005931FE0FFFFF00038033FE05C0000029800381F60DBC00000000442400000EA0003800071924010FFFFFF00016C800000000000000E3DB8036000000000000000000000000000000000000000000000019B0420000000003807BFE18D0000029800381F60DBC00000000442400000620003800071924001D00005C0016C800000000000000FE4CD03400000000000000000000000000000000000000000000000D3042000000000380187F98E0000029800381F60DBC0000000044240E000630003800071;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'h92402740000062016C800000000000000E1C290B800000000000000000000000000000000000000000000000CF0420000000003803C01A472000009800381F60DBC0000000044240F00061000380007192400C00000070016C8000000000000016343A12C00000000000000000000000000000000000000000000000300420000000003801E01A07E000039800381F619BC0000000044240F80062C00380007192403E0000001E016C800000000000003634FA36C00000000000000000000000000000000000000000000000300420000000003800E09A07FFFFFF9800381F631BC0000000044240FC0061800380007192403C0000003E016C80000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'h3615E4048000000000000000000000000000000000000000000000000C0420000000003800301A03FF00001800381F621BC0000000044240E6006D00038000719240380000000E016C800000000000003657E84D8000000000000000000000000000000000000000000000001E0420000000003800781A000180001800381F631BC0000000044240C6206A20038000719240380000000E016C800000000000003625804D0000000000000000000000000000000000000000000000000314200000000038002F9A03E0BFFFD000381FBE1BC0000000044240C3006B94038000719240380000000E016C800000000000003653A04B004000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~152 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~152_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78~portadataout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68~portadataout ))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~152 .lut_mask = 16'hFA0A;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1465w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h0B01104C42130040E0000000000000000019A0870FDB00000000000000000000000000000000000000000000000000038000380000033605E000000000381FC0680000392185C39CC000001F0000600000C000741E1E0001E00000000000000000BFF886075A0000000000000000000000000000000000000000000000000003E000F0000001FC03C000000000381D8030000010C1878108C000000F8001E00000F000383C0C0007400000000000000001F85C00035300000000000000000000000000000000000000000000000000007803C0000002F8000000000000381C000000000001860000C0000000F0078000003C00000000003E0000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h07F2BE31F30900000000000000000000000000000000000000000000000000005FFF400000003FFFFFFFFFFFFFF80FFFFFFFFFFFFF87FFFFC00000007FFE0000000FFFFFFFFFFFF800000000000000000F803C787F45800000000000000000000000000000000000000000000000000007FD0000000027FFFFFFFFFFFFF80FFFFFFFFFFFFF87FFFFC00000004FFA0000000BFFFFFFFFFFC800000000000000000C2C7CFE7F258000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000010000000010000000000000000000000000000062C7FFC7E1680000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000065F3FF9FE7600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F6FFFFFFEBF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000717FF7F8C8C0000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001733FE7FCE9600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E39FCF9FF940000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F5FFFFFBFEBC000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1485w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2247w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'h0000000000000000000000000384200000300038001FDA061000000000381F801BC0000000044240C3806888038000719240380000000E016C800000000000003648802700C0000000000000000000000000000000000000000000000184201FFFF0003800085A063000000000381F801BC0000000044240C18068CC038000719240380000000E016C800000000000003640002380D0000000000000000000000000000000000000000000000184201FFF88003800405A063000000000381F6C1BC0000000044240C0C058C4038000719240380000000E016C8000000000000036400031C0D00000000000000000000000000000000000000000000000C6201F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h8B9800380027DA063000000000381F441BC0000000047C3CC0708F0203FFFE719244B80000000E016C8000000000000036400009C0C0000000000000000000000000000000000000000000000064201FFD980038001F9A063000000000381F621BC0000000043C3CC030870083FFFF719240380000000E016C8000000000000036400006F0D000000000000000000000000000000000000000000000001B00070298003800A81A061000000000381F631BC0000000043C64C03981F483EFFD719243380000000EE16C800000000000003E400001198800000000000000000000000000000000000000000000002CA003A298003803AC1A063000000000381F62;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h1BC0000000047EF4C01883E2639FFC71924FF80000000F316C8000000000000016800002599C000000000000000000000000000000000000000000000016E003C2980038019C1A07E000000000381F631BC00000000446F4C03C610243800071924FF80000000FF16C800000000000000E6000025B640000000000000000000000000000000000000000000000030000FA98003807F01A000000000000181F621BC0000000044294C0166102238004719243380000000E616C80000000000000072200825AF600000000000000000000000000000000000000000000000300007498003803001A000000000000381F631BC0000000044294C00F61024781F071;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h9240380000000E016C80000000000000070300C25AC600000000000000000000000000000000000000000000000180003F98003807001A01FFFFFFFFFFF81F9C1BC0000000044294C00191024787FC719240380000000E016C80000000000000071000075AD600000000000000000000000000000000000000000000000180001FD800380F001A070000000000001F9C1B9FFFFFFF844294C0038902079C0C7192407200000006016880000000000000070C00075AD6000000000000000000000000000000000000000000000002C000069800380F001A1E0000000000001FBE1BC0000018044294C001C9020318047192406400000012016880000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~153 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~153_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73~portadataout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63~portadataout ))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~153 .lut_mask = 16'hEE22;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~154 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~154_combout  = ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~152_combout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~153_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2])

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~152_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~153_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~154 .lut_mask = 16'hB8FF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1351w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2112w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'hFFFE0000BFFE80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C18E08858C4181061C2041E10418E0C010601066060100010006FFF6000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010308118D8D83010630C183609830838060C0087E1C000000003FFC20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018318238D8D83010641818320D830830060C00C181800000001DFF7C000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000831830098C83010653818360C830838060C004001C00000003FFD80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001030836198C83010642018360C831830060C0180018000000A3FE4000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010A1036518D8A0106CA010A28D8A102004280300010000001FFFC00000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000706301C31870401038607063070630601C18060001000000DFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000086000E1801C010018001C1801C204000700C0006000003FFFE800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C186000E1801C0100180C1C0801C20C01070100006000005FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000C18600081801C0100300C1C0801C20C03040701F04000007FFFD000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C18200181801C0100600C1C0801C206060C0C03304000003FFFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C1840018180180100400C1808018207FE081C06304000007FFFA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018300003018030;
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1324w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2085w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~156 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~156_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13~portadataout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3~portadataout )))

	.dataa(gnd),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~156 .lut_mask = 16'hF3C0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1361w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2122w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005E01C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0020000FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE03F87F00FE3F8003FCFF000FF003FF003FC003FC012000E0003000400000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000818C0820C041B0600304418004180601006060060600800080002FFFA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C18C1860C0C190600E08C1800C1878007810E0070800000180000FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000085081040C085106018288080085040000C1020040802000000001FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h000000000000000000001871830C0C1831028381980C0183040000610300C0802000100005FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000204102100C202100000220040202083FF02081008100000040000FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060C206300C60E10000046007020E183FF03841818201800000001FFFD000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060C306300C60;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'hE10000086007020E1840183841818200000080000FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060C106600C60E103FC186006020E3060083860420201000100003FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000604204600C60C107FC106007060C3040183020420301000100002FFF20000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C1841C830CC181060C70C1818C184080306038000400;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1341w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2102w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h0101C018300E0303400018101840C00001FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000102140020180200101001020000201800018403040800000FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000304300040180400103003040030400F000704070C3800001FFFE80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020630006018060010600306001060014038100C1818000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h07FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE3FFFE01FFE003FA003FE003FE0003FE01FF80FF00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F80FFF8007F8000F0000F8000F80001F801FE007E000001FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~155 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~155_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18~portadataout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8~portadataout )))

	.dataa(gnd),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~155 .lut_mask = 16'hF3C0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~157 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~157_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~155_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~156_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~156_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~155_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~157 .lut_mask = 16'hCA00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1445w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2207w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000019E87FFD9C0000000000000000000007E7F9FFFFFFF66000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000073DC7CFFFC00000000000000000000175FF9FFFFFB3CC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000046FE3DFFAE000000000000000000007EBF7FFFFFE0618000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000019F0633FFDFC0000000000000000001FD7F3FFFFFB1FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000722C007DFF0E000000000000000007FE5FFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E45E00FDFFA700000000000000000C18FFFFFFFFF318000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000079C;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'hC003FDFFD70000000000000000FFEB7FFFFFFDFB400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000418C077FDFFEB80000000000000018C01FFFFFFF8FA400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE3A03BFBFFF7D80000000000000FF4FBFFFFFFFDFEC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001308701CE7E7FE46000000000000318CFFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'hFC7FFF04C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003670201E4FEFFFFF8000000000007F1FFFFFFEFFFBD8C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007500038F1FFFFF47F0000000000E618FFFFFFFFFF9E0C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DB00010FDFFFFFD1FF80000001EF65FFFFFFFFFFF13F800000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1424w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2186w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'hFFECC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038C01E0000E007F7FFFFFFCFFFFFFDFFFFFFFFDAE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F302D80000087E7FFFFFFFFFFFFF9FFFFFFFE9C3000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF06CE00000C3CFFFF3FFFFFFFFF3EFFBFFFE0F9000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000067FFF980000C39FF3E0FFFFFFFFFFEFFBFFFF7EFBF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003927FFC0000067EFDE379FFFFFFFFFF7FFFFF838FF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000198F3FE0000067E7DE3F9FFFFFFFFFF7FFFFFFB841000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000F3E0DF0000000783E7F9FFF7FFFFFFFFFFFFCE3A7000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007BC00E8000000387E7F8CFC3E31F3FF98FFCF061E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F800E43F001800FFFF0B607C84E7FFC27EB1F8F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h0000000000000000000000000000000E0007FC0C01800C3C0078079EF0F9FFDEF071F400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000343E60000007E00F9860FF832FFFFE787A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EFFF0000006600F9C0039C0F0F403FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~159 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~159_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~159 .lut_mask = 16'h4450;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1455w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2217w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000003F07FFFFFDE78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F1DFFFFFFCC40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E15FDFFEFFED000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h000000000000000000000000000000FEA3FCFFCFFED000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F9FFFFEFFF78D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C1FFFFC7FE24E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFE00000000000000000000000686;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'hFFBFEFFF6BE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C001000000000000000000000003C07F1FFFFFFAC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFE00000000000000000000001F4BFBFFFFFF3E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C001B80000000000000000000000FE3FFFFE3FFAF000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BFFFCF8000000000000000000000076FFFFFF3FFF78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FD0020F00000000000000000000000EFFFFFFFFCD5C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C80FFF6780000000000000000000003D7FFFFFFFD7360000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1435w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2197w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DB000007C1F9FFEE7FE0E0000FFFEBF9FFFFFFFFF97F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B6000007F1FFFFFC8FFFFFFFFFEB7FFDFFFFFFFFEB600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000194000007FFFFFBFF63FF3FFFFF91FFFFFFFFFFFFE76000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000036C0000E31FFFFBFFEF9FFFFFF3EB7FFFFFFFFFFFC5C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002680001C00FEFFFFFF8446400843FFFFFFFFFFFFFED80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064800018007E7FFFFFFCBF00037FFFFFFFFFFFFFF89000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h000000000000000000000000000E4C0000087BC7FFFFFFF3F4003FFFFFFFFFFFFFFFFB000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E6400001CFDC7CFFFFFFFFFFFFFFFFFFFFFFFFFFFA3000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CD60000087F83F7FFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023A00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000701F80FFFFFFFFFFFFFFFFFFFFFFFF4E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007B000000400FFE0FFFFFFFFFFFFFFFFFFFFFFFE9C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007D000000E03F0FCFF7E7EFFFFFFEFFFDFFFFFFC78000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C80000040780FE7FFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~158 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~158_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~158 .lut_mask = 16'h88A0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~160 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~160_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~159_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~158_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~159_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~158_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~160_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~160 .lut_mask = 16'hF0E0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1371w[3]~7_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2132w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020004000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000080030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050028000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h000003801A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C03D00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B00DC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D8060000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1381w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2142w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~150 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~150_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~150 .lut_mask = 16'h00E4;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1391w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2152w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h000000000000000000000000000000000000000000000003FE0A03FFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1401w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2162w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h0001E6067800000010F181000E1F8E1941F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EFF73E00000038000380061DCE3FC700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007B19F940000010040100400097C7F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005B187E700000000E0000E0003F1F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'hF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001207E3CF800000060000600028300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00387070000000001C00C18CC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000E1D9DE00000401C01BF6DC000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C3F3FC01F9F00007FF8D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E3804030A18000C001D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F87FB06F7D1FFD7FFF1800000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000007FFFFBDB3FFFDC3FFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFB23C06FFFF1FFFE80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003877FDFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~151 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~151_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~151 .lut_mask = 16'hE200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~168 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~168_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~150_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~151_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~150_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~151_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~168_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~168 .lut_mask = 16'h0E00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~161 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~161_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~168_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~154_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~157_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~160_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~154_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~157_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~160_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~168_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~161_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~161 .lut_mask = 16'hFFA8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~162 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~162_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~149_combout ) # ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~161_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4])))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~149_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [5]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~161_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~162_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~162 .lut_mask = 16'hAABA;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1671w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2435w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFF0000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000007FFBBFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000060000000FFC007FFFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF0000001FE2019FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1651w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2415w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000007A0FF1F0FFE07FFFFFFFE3FA007E800005F40015FF83FEEFFF77C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00BE1F1FFE07FC001FFE07F007E800205C02015FF87FA17FE83E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FA0BF3FFFFFFFFC000FFF83F807E800003E00009FE87FC17FE03E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .mem_init2 = 2048'h00000000000000000000FA05F3FFFFFFFC00000FFFDF807F841D7FC00015FE03E017F000700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FD05F3FFFFFFF0200003FFFFC07F80007FC08013F803E817F4017C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FD01F1FFFFFFE0000003FFFFC03FE03BFFC0800BFC03E017F0017C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FD7AF1F1FFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .mem_init1 = 2048'hC40000207F7FE07FEFCFFE00002FF807C017E83D7C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC82F0E3FFFF800000003F3FF03FF03FFE81000FF80FC017E0027C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC80F063FC07000000000783F007FFFFF800005FF80F4017D0007C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC81F007E0004000000003C5F804FFFFF800005FFC3F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143 .mem_init0 = 2048'h4017D0017C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FA80F03F82400000000003E1F003FFFFE80401BFF81F4017D0007C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F880383F00000000000007F0001FFFFFD0000F3FE03F0017C0807C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F08158FE00000000000007FC001FFFFFE001F0FFE07E801F80007C0000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~141 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~141_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a153~portadataout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a143~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~141 .lut_mask = 16'h0B08;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1548w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2311w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .mem_init3 = 2048'h0000000000000000000000000000000005C10FFE00FE200B1000000000000000000000000000000000000000000000000000000000000007E00001E000000000000000000000000000000000000000000000000000000000000000000000000005E008FE007C00071000000000039000000000000000000000000000000000000000000000000817F00001A000000000000000000000000000000000000000000000000000000000000000000000000003F8007800300006200000000005C000000000000000000000000000000000000000000000003EBFFDFE0668000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .mem_init2 = 2048'h01FC00F00000000C4000000000020000000000000000000000000000000000000000000000006FF81FFF0C5C00000000000000000000000000000000000000000000000000000000000000000000000001FC00E00000000E40000000000100000000000000000000000000000000000000000003C3E7E7E00FFFDBFE00000000000000000000000000000000000000000000000000000000000000000000000005FC00000000001E600000003C0400000000000000000000000000000000000000000006431DC18003FF91BB00000000000000000000000000000000000000000000000000000000000000000000000003C000000000000E30000000C6300000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .mem_init1 = 2048'h000000000000000000000000000000000000000E431E0003C000F63980000000000000000000000000000000000000000000000000000000000000000000000005F800000000000D080001FC40800000000000000000000000000000000000000000001FCA7820006400200FB0000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000030400020200000000000000000000000000000000000000000000002C68C0C448726201218C000000000000000000000000000000000000000000000000000000000000000000000002FC00000000000701810101E000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98 .mem_init0 = 2048'h000000F8318065EC163207A0FE000000000000000000000000000000000000000000000000000000000000000000000002F81C070600001A002C60100000000000000000000000000000000000000000000001E09B01811171C096B00F800000000000000000000000000000000000000000000000000000000000000000000003701E0F8700001A00101FD000000000000000000000000000000000000000000007FFE0CE42835F8081CE88078000000000000000000000000000000000000000000000000000000000000000000000004F9F1FC7C001F4000000000000000000000000000000000000000000000000001FFF8034E60148C630600881C00000;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1528w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2291w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'h2000FFF0000000000F9FD7500000000006D800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF801FB0031A0070FFFF40000000000607FFE40000000006D860000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC07E30A6380A23FFFF000000000000017FEE0000000006D878000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC77E3FBC306EFBFF000000000000000058DAF0000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h06E19E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF8FFF8E0010FFFFFC0000000000000000D8CC0C0000000431BE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC0FE199FFBFE00000000000000000078FE230000000275FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000602860020000000000000000000000FE1000000027FDBC0000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC7F00000000000000000000000007FCE00000013FADE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002008000000000000000000000000007F1C00000064F9B0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000058C00000020889000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003860002D03B84D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018D00043000026800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FEC008DC00023C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~137 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~137_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~137 .lut_mask = 16'h8A80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1610w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2374w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .mem_init3 = 2048'h0000000000000000000000000001FCFF11FC07FA0F62000787FFFFE01FFFFFE800000000000002012254AA60192A4048102014002530549612992A210155550A22A840000000000000000000000000000000000000000000000000000000BE7FF17C07FE93380000C0BFFFE0BFFFFF40000000000000020122448A6011222088201064044930141224990211010D090240B040000000000000000000000000000000000000000000000000000000171FFDFF079F69E600001FD7FE81FE3FFA0000000000000002FCE214484FDA0A1F0F000F05F448B7C314245D1A120070E17A228540000000000000000000000000000000000000000000000000000000060F;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .mem_init2 = 2048'hFEBF705F826F000007E7FD03F0FFDC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FEDF8F2FFC8FC0000070007FFFDE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FCDFBF83FF06780010E0C1FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFDB5E0003FFCBFFFF000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FBFFFFF7FC0418003FF8FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000028FFF004FF8F0D01FFCBFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF0008BF0FDFFFE7FE5FC000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC00007F439FFE87F85F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC00001BFFCFFC0FFFDF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF003FFE1FBE7F01CC3DE0FF000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1631w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2395w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .mem_init3 = 2048'h27FFFE8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF8FE000000000000001D0C0000000007FF800FE81FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F3F0FE001000000000001D080000000003FF800FE85FC7E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000047F87F0000000000000007080000001803FFE007F8BF7BF000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FDF7F8000000000000003080000004002FFC007F8B803E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FAF9F8401000000000003080000004082FFE007F8040BC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FD73F80000000000000230800000080017FE007F8300B800000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000001FB79F80002000020000030800000080017FE007C00017C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE78F80000000000000030800000080207FE007800017C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F7CFE0000000000000018E00000000001FE007A0025740000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133 .mem_init0 = 2048'h000000000000000000000003F7E7E0000000000000028F00000E00003FE00F00003700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FBF7F0000000000000000F00003000003FE01F00000D00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FBF3F0000000000000004700004000203FC01F001E6E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FCFBF800;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~135 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~135_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a133~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~135 .lut_mask = 16'h5404;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2405w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC8019FC00000000000007FE003FFFFFF88007FFC07E802F8100700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC8019F0000000000000007FC07FFFFDFE3067FFC0FD002E81037000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E8073F0400000000000007FC0FFFFFFFFC01FFF807D003E8200C0000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000003FB1F3F0000040000000003FC3FFFF801FFFFFFF83F8003E820BE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F85F3F0000000000000003FCFFFFC000FFFFFFE07F8003E81E3C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F85E3F0000000000000001F87FFFE000FFFFFFE07F8003E801F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .mem_init1 = 2048'h000000000000000000007FDBF3F0000100000000003F8FFF800001FFFFF01FE8003E80CF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE3E3F0000000000000003F0FFE400005FFDFE01FE8003E803F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFC3FC000000000002003F0FF00000007FEFC01FE8017FBDFA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF81FC0000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138 .mem_init0 = 2048'h00000008011D0FEC0000003FE0000FE802FFC7F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFC0FC000000000000001D0FD00000005FF0000FE805FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0FE000000000000421D0FA000000027FA001FE813FFFFA000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFE0FE400000000000101D0E4000000017F8001FE8;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2385w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .mem_init3 = 2048'h6000000000006F80000000203FE03D00603E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007EFDF8060000000000003FA0010000003FC03C0F8038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF9F8000000000000001BA0010000813F803A3001380000000001FC120E19C3870E0905C0048060070FF70C03878EE0702C4CFE7380C0000000000000000000000000000000000000000000000000003FFEF80000000000000011D001000600FF007A80;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .mem_init2 = 2048'h007000000000020221912422008A30C8201840900480109202448B8090C68501124120000000000000000000000000000000000000000000000000000FFCF000001FFF8000000DF000401803FF01F40007E000000000020A80552542844A4068103010800490549202454A90A00301014AC160000000000000000000000000000000000000000000000000000FFE7008C07FFFF000000CF00030E003FE01F5001FC00000000003F09D552D42854A8B2FA8268890048F925002454A91203735FA4A81600000000000000000000000000000000000000000000000000000FF360000CBFD3C000006FD0000000FFE0FE100BFC00000000000129250A9428C4A9120;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .mem_init1 = 2048'h484448900580925002C42A9F2121000A2A814000000000000000000000000000000000000000000000000000007E3F00018FFF860000013C4000002FF81FE1023E000000000001F29256A942892A909048080890050791320285AA40411130FA2A8F4000000000000000000000000000000000000000000000000000007F9F8003FFFFE1800001CF8000001FF01FE001F000000000000102B256694289AAA09068484890088800320445AA4E4090908226934000000000000000000000000000000000000000000000000000003FF7800D8007AE78000057F400017FC01F00FFE000000000000102A2566946899AA090484048900A8850B205441A4AC0484802;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128 .mem_init0 = 2048'h4AA34000000000000000000000000000000000000000000000000000003FE780080807C18C000033F000007F807E000FE0000000000000F2A2556B44899A909008484890104F9132082C5A2A802464FA12A14000000000000000000000000000000000000000000000000000001FFBE01B4807E946000016FFF7FBFF87FFFFFE8000000000000012A2550A4489429120484848A0164092520B29422C8024240A92A940000000000000000000000000000000000000000000000000000003F9FC11F807F43F0000065FFC0FF00FFFFFF800000000000003F022548A4CD9102D2B8027979C254F925212A8422D0165E5F29EA34000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~134 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~134_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a138~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a128~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~134 .lut_mask = 16'hD800;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~136 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~136_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~135_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~134_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~135_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~134_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~136 .lut_mask = 16'hF0E0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1538w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2301w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000071F9BD6EE0840C000000000000000000000000000000000000000000000000007FFE04BFF006EEF9C1C18799E1E00000000000000000000000000000000000000000000000000000000000000000000025666D9BB10DE0000000000000000000000000000000000000000000000000007FFC03CEACF05E7400074011C7F0000000000000000000000000000000000000000000000000000000000000000000000070C0305F780000000000000000000000000000000000000000000000000001F000048E091C13E43037406EDC7E0000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h0000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000160000D130A2020E8085180A339F70108000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000C6331CE065C07C880D115F07C7FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D0000007000002840301014208C03BCE700000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000FE08423AE00000184EA020224042F0FEF7800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F8003C0003FFFF8000380014000C061886E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088000180008000021E600000000000080C2A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'h0000000000000000000000000000007F8000180FFFFFFFFFE8450600000000E6E33000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000980108001818000035E8F850400000000017500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003DF821083FBFF800001F3FFE62200000000007D800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F001FF80;
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1517w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2280w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000072013F200000F00000000000000000000000000000000000000000000000000000000000000080000000000000000000010000000000000000000000000000200001000000000000000000000000000071035F100000D800000000000000000000000000000000000000000000000020000000000000C0000001000000000000030000000000000000008000000000600001800040000000000400000000000038877F880010D800000000000000000000000000000000000000000001E000200000000C000F81F0000E0000000C000381F0003000000000000D00A000000038001F0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'h001400000000002C000000000001E1BC1FE000064000000000000000000000000000000000000000000019FFFA000000029FFE701EFFFFE00000029FFFF80E7FFD4000000000020FF4400000017FFCE00045FFFFFFFFFFC1000000000000F1380E700186C000000000000000000000000000000000000000000005FFE20000000287FDB81FFFFF2000000287FFC81F1F0540000000000303E2C00000037FFB700167FFFFFFFFFFC70000000000001EE007880043C0000000000000000000000000000000000000000000073FF0500000029FFF381CFFFFE00000029FFFB81FFFDF4000000000141FF808000003FFFE700207FFFFFFFFFFE4A000000000001FE0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'h030C001340000000000000000000000000000000000000000000030010200000029800381C0004E00000029800381F605B400000000008700E1400000380007005060000000000304000000000000FC00382000340000000000000000000000000000000000000000000018813940000029802381C001EE00000029800381F60DBC00000000013C001C00000038000700062000000000027A00000000000030001FF80134E00000000000000000000000000000000000000000001C012880000029800381C001AE00000029800381F60DBC000000000224002660000038000700CE2000000000025100000000000000000C580035A0000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'h0000000000000000000000C013880000029800381C0019E00000029800381F60DBC000000000033FFCC4000003FFFF70159200000000002CC000000000000000003F20037E00000000000000000000000000000000000000000000E013480000029800381C0019700000029800381F60DBC000000000C0000000800003E001F0221200000000002C6C000000000000000005200906000000000000000000000000000000000000000000006013640000019800380C0019F00000029800381F60DBC000000000C05FFFA0800003FFFF7027E1FFFFFFFFFFE7F40000000000000000058009C200000000000000000000000000000000000000000000381323FFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~138 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~138_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93~portadataout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83~portadataout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~138 .lut_mask = 16'h00D8;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~139 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~139_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~136_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~137_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~138_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~137_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~136_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~138_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~139 .lut_mask = 16'hFECC;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1661w[3]~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2425w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .mem_init3 = 2048'h0000000000000000000000000000007FFFFFFFFFFFA000003FF8005FFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFFFFFFFFFF800007F80005FF83F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFF8000FF80005FF03F40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .mem_init2 = 2048'hF00000007FFFC001FC00005FE00FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFF802020000FFFC007F300005F800FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFF000000000FFFC007F406005FA00FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040003FFF000000001FFFFFE007E831005E000BFC00;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .mem_init1 = 2048'h008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000178007FFC100000003FFFFFE01FE840005F000BFE0002FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE807F80000000003FFFFFF01FC100007E0005FE0007FFFBE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF00FF00000000009FFFFFF87FC200007E0005FF802FFFFFE0000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000071F80FE0000001FFE007F0FF03F8000007A0785FF80FFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EDFC0F80002307FFF801FF3A07F880000FA0805FF80FFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007D0FC0F0000000FFFFC00FF8007E880081F40005FF81FF1FFF8FC0000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 (
	.portawe(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|decode3|w_anode1681w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|rden_decode|w_anode2445w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\pixelLogicInst|pixelOut [3]}),
	.portaaddr({\frameBufferInst|Add1~10_combout ,\frameBufferInst|Add1~8_combout ,\frameBufferInst|Add1~6_combout ,\frameBufferInst|Add1~4_combout ,\frameBufferInst|Add1~2_combout ,\frameBufferInst|Add1~0_combout ,\vgasync_instance|hc [6],\vgasync_instance|hc [5],\vgasync_instance|hc [4],
\vgasync_instance|hc [3],\vgasync_instance|hc [2],\vgasync_instance|hc [1],\vgasync_instance|hc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .init_file = "db/finalProject.ram0_frameRAM_6483c2f6.hdl.mif";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "FrameBuffer:frameBufferInst|frameRAM:frameInst|altsyncram:mem_rtl_0|altsyncram_jod1:auto_generated|ALTSYNCRAM";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .operation_mode = "single_port";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 3;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 5;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "old_data";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .mem_init3 = 2048'h21542294088310E08008004283822024249E200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010121DC29540A848BD200081080044800058244862200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010508045A5494A9002205081100094A0428149488420000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002212004048508A880010310210008480C40088;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .mem_init2 = 2048'h508420000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BF1878F8A9F908C3C18D5021000F82244430F90044000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100078000A801503C007215E1900001C843C0010FC40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008801500000020800100000088000010300000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000802100000022A005017800880017900040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015000D0000004AA00501100168001110608000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100220000004300000210010800010800800000000000000000000000000000000000000000000000000000000000;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000D003A0000007C7FFA03F001F0003F061F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~140 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~140_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0] & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158~portadataout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1] & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148~portadataout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a148~portadataout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|ram_block1a158~portadataout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~140 .lut_mask = 16'hA808;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~142 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~142_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~139_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~141_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~140_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~141_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~139_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~140_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~142 .lut_mask = 16'hF0B0;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4 (
// Equation(s):
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4] & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~162_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~167_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~142_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4] & 
// (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~162_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~167_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|address_reg_a [4]),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~162_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|_~142_combout ),
	.cin(gnd),
	.combout(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4 .lut_mask = 16'h3C38;
defparam \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N2
cycloneive_lcell_comb \color_instance|WideOr7~1 (
// Equation(s):
// \color_instance|WideOr7~1_combout  = (\color_instance|WideOr7~0_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout )

	.dataa(gnd),
	.datab(\color_instance|WideOr7~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\color_instance|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr7~1 .lut_mask = 16'h0C0C;
defparam \color_instance|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N6
cycloneive_lcell_comb \color_instance|WideOr6~0 (
// Equation(s):
// \color_instance|WideOr6~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  $ 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr6~0 .lut_mask = 16'h6010;
defparam \color_instance|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N8
cycloneive_lcell_comb \color_instance|WideOr13~0 (
// Equation(s):
// \color_instance|WideOr13~0_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr13~0 .lut_mask = 16'h0004;
defparam \color_instance|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N0
cycloneive_lcell_comb \color_instance|WideOr6~1 (
// Equation(s):
// \color_instance|WideOr6~1_combout  = (\color_instance|WideOr6~0_combout  & (((\color_instance|WideOr13~0_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ))) # (!\color_instance|WideOr6~0_combout  & (((\color_instance|WideOr13~0_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout 
// ))))

	.dataa(\color_instance|WideOr6~0_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\color_instance|WideOr13~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr6~1 .lut_mask = 16'h22F2;
defparam \color_instance|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N0
cycloneive_lcell_comb \color_instance|WideOr5~0 (
// Equation(s):
// \color_instance|WideOr5~0_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout 
// ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr5~0 .lut_mask = 16'h0402;
defparam \color_instance|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N24
cycloneive_lcell_comb \color_instance|WideOr5~1 (
// Equation(s):
// \color_instance|WideOr5~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ) # 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  $ (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout )))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr5~1 .lut_mask = 16'hEBB0;
defparam \color_instance|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N26
cycloneive_lcell_comb \color_instance|WideOr5~2 (
// Equation(s):
// \color_instance|WideOr5~2_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (\color_instance|WideOr5~0_combout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// ((\color_instance|WideOr5~1_combout )))

	.dataa(gnd),
	.datab(\color_instance|WideOr5~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\color_instance|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr5~2 .lut_mask = 16'hCFC0;
defparam \color_instance|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N10
cycloneive_lcell_comb \color_instance|WideOr4~1 (
// Equation(s):
// \color_instance|WideOr4~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr4~1 .lut_mask = 16'hFEFA;
defparam \color_instance|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N4
cycloneive_lcell_comb \color_instance|WideOr4~0 (
// Equation(s):
// \color_instance|WideOr4~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # 
// ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout )))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  $ 
// (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr4~0 .lut_mask = 16'hDAC6;
defparam \color_instance|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N28
cycloneive_lcell_comb \color_instance|WideOr4~2 (
// Equation(s):
// \color_instance|WideOr4~2_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (!\color_instance|WideOr4~1_combout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// ((\color_instance|WideOr4~0_combout )))

	.dataa(\color_instance|WideOr4~1_combout ),
	.datab(\color_instance|WideOr4~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\color_instance|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr4~2 .lut_mask = 16'h5C5C;
defparam \color_instance|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N22
cycloneive_lcell_comb \color_instance|WideOr3~0 (
// Equation(s):
// \color_instance|WideOr3~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  $ 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr3~0 .lut_mask = 16'h3EBE;
defparam \color_instance|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N28
cycloneive_lcell_comb \color_instance|WideOr3~1 (
// Equation(s):
// \color_instance|WideOr3~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr3~1 .lut_mask = 16'hFFEC;
defparam \color_instance|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N26
cycloneive_lcell_comb \color_instance|WideOr3~2 (
// Equation(s):
// \color_instance|WideOr3~2_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & ((!\color_instance|WideOr3~1_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// (\color_instance|WideOr3~0_combout ))

	.dataa(\color_instance|WideOr3~0_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\color_instance|WideOr3~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr3~2 .lut_mask = 16'h0AFA;
defparam \color_instance|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N24
cycloneive_lcell_comb \color_instance|WideOr2~0 (
// Equation(s):
// \color_instance|WideOr2~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  $ (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout 
//  $ (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr2~0 .lut_mask = 16'hD996;
defparam \color_instance|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N14
cycloneive_lcell_comb \color_instance|WideOr2~1 (
// Equation(s):
// \color_instance|WideOr2~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  $ (\color_instance|WideOr2~0_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & !\color_instance|WideOr2~0_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & ((\color_instance|WideOr2~0_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\color_instance|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr2~1 .lut_mask = 16'h2F92;
defparam \color_instance|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N30
cycloneive_lcell_comb \color_instance|WideOr21~0 (
// Equation(s):
// \color_instance|WideOr21~0_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr21~0 .lut_mask = 16'h0040;
defparam \color_instance|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N28
cycloneive_lcell_comb \color_instance|WideOr1~0 (
// Equation(s):
// \color_instance|WideOr1~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  $ 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  $ 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr1~0 .lut_mask = 16'h9E3E;
defparam \color_instance|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N10
cycloneive_lcell_comb \color_instance|WideOr1~1 (
// Equation(s):
// \color_instance|WideOr1~1_combout  = (\color_instance|WideOr21~0_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// \color_instance|WideOr1~0_combout )))) # (!\color_instance|WideOr21~0_combout  & (((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & \color_instance|WideOr1~0_combout ))))

	.dataa(\color_instance|WideOr21~0_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\color_instance|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr1~1 .lut_mask = 16'h8F88;
defparam \color_instance|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N12
cycloneive_lcell_comb \color_instance|WideOr0~1 (
// Equation(s):
// \color_instance|WideOr0~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr0~1 .lut_mask = 16'hFFF2;
defparam \color_instance|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N18
cycloneive_lcell_comb \color_instance|WideOr0~0 (
// Equation(s):
// \color_instance|WideOr0~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & 
// ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ) # 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  $ (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr0~0 .lut_mask = 16'h5BF6;
defparam \color_instance|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N30
cycloneive_lcell_comb \color_instance|WideOr0~2 (
// Equation(s):
// \color_instance|WideOr0~2_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (!\color_instance|WideOr0~1_combout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// ((\color_instance|WideOr0~0_combout )))

	.dataa(\color_instance|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\color_instance|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr0~2 .lut_mask = 16'h5F50;
defparam \color_instance|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y71_N28
cycloneive_lcell_comb \color_instance|WideOr16~0 (
// Equation(s):
// \color_instance|WideOr16~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr16~0 .lut_mask = 16'h0008;
defparam \color_instance|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y71_N18
cycloneive_lcell_comb \color_instance|WideOr14~0 (
// Equation(s):
// \color_instance|WideOr14~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr14~0 .lut_mask = 16'hFEEE;
defparam \color_instance|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y71_N0
cycloneive_lcell_comb \color_instance|WideOr14~1 (
// Equation(s):
// \color_instance|WideOr14~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (((\color_instance|WideOr16~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout )) # 
// (!\color_instance|WideOr14~0_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (\color_instance|WideOr16~0_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datab(\color_instance|WideOr16~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\color_instance|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr14~1 .lut_mask = 16'hC0EA;
defparam \color_instance|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y71_N10
cycloneive_lcell_comb \color_instance|Green[1]~0 (
// Equation(s):
// \color_instance|Green[1]~0_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout 
// ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|Green[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|Green[1]~0 .lut_mask = 16'h0018;
defparam \color_instance|Green[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y71_N4
cycloneive_lcell_comb \color_instance|Green[1]~1 (
// Equation(s):
// \color_instance|Green[1]~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & \color_instance|Green[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\color_instance|Green[1]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|Green[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|Green[1]~1 .lut_mask = 16'hF000;
defparam \color_instance|Green[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N20
cycloneive_lcell_comb \color_instance|WideOr13~1 (
// Equation(s):
// \color_instance|WideOr13~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr13~1 .lut_mask = 16'hDAA0;
defparam \color_instance|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N30
cycloneive_lcell_comb \color_instance|WideOr13~2 (
// Equation(s):
// \color_instance|WideOr13~2_combout  = (\color_instance|WideOr13~0_combout ) # ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & \color_instance|WideOr13~1_combout ))

	.dataa(gnd),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\color_instance|WideOr13~0_combout ),
	.datad(\color_instance|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr13~2 .lut_mask = 16'hF3F0;
defparam \color_instance|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N12
cycloneive_lcell_comb \color_instance|WideOr12~0 (
// Equation(s):
// \color_instance|WideOr12~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout )) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ))))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr12~0 .lut_mask = 16'hDCE4;
defparam \color_instance|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N2
cycloneive_lcell_comb \color_instance|WideOr12~1 (
// Equation(s):
// \color_instance|WideOr12~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & ((!\color_instance|WideOr3~1_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// (\color_instance|WideOr12~0_combout ))

	.dataa(\color_instance|WideOr12~0_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\color_instance|WideOr3~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr12~1 .lut_mask = 16'h0AFA;
defparam \color_instance|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N4
cycloneive_lcell_comb \color_instance|WideOr11~0 (
// Equation(s):
// \color_instance|WideOr11~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout )))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr11~0 .lut_mask = 16'h3A2E;
defparam \color_instance|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N14
cycloneive_lcell_comb \color_instance|WideOr11~1 (
// Equation(s):
// \color_instance|WideOr11~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & (\color_instance|WideOr11~0_combout  $ 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & ((\color_instance|WideOr11~0_combout ) # 
// ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\color_instance|WideOr11~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr11~1 .lut_mask = 16'h7134;
defparam \color_instance|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N20
cycloneive_lcell_comb \color_instance|WideOr10~0 (
// Equation(s):
// \color_instance|WideOr10~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout )))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr10~0 .lut_mask = 16'h4E18;
defparam \color_instance|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N22
cycloneive_lcell_comb \color_instance|WideOr10~1 (
// Equation(s):
// \color_instance|WideOr10~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & ((\color_instance|WideOr10~0_combout )))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & ((\color_instance|WideOr10~0_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  $ 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\color_instance|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr10~1 .lut_mask = 16'h5F06;
defparam \color_instance|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N16
cycloneive_lcell_comb \color_instance|WideOr9~0 (
// Equation(s):
// \color_instance|WideOr9~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  $ (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout 
// )))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr9~0 .lut_mask = 16'h1472;
defparam \color_instance|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N26
cycloneive_lcell_comb \color_instance|WideOr9~1 (
// Equation(s):
// \color_instance|WideOr9~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  $ (\color_instance|WideOr9~0_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & (((\color_instance|WideOr9~0_combout 
// ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\color_instance|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr9~1 .lut_mask = 16'h5720;
defparam \color_instance|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N24
cycloneive_lcell_comb \color_instance|WideOr8~0 (
// Equation(s):
// \color_instance|WideOr8~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  $ 
// (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr8~0 .lut_mask = 16'h4BA2;
defparam \color_instance|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N14
cycloneive_lcell_comb \color_instance|WideOr8~1 (
// Equation(s):
// \color_instance|WideOr8~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (((\color_instance|WideOr8~0_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(\color_instance|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr8~1 .lut_mask = 16'h3704;
defparam \color_instance|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N4
cycloneive_lcell_comb \color_instance|WideOr22~0 (
// Equation(s):
// \color_instance|WideOr22~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & (((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout 
// )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr22~0 .lut_mask = 16'h0A40;
defparam \color_instance|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N18
cycloneive_lcell_comb \color_instance|WideOr22~1 (
// Equation(s):
// \color_instance|WideOr22~1_combout  = (\color_instance|WideOr22~0_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout )

	.dataa(gnd),
	.datab(\color_instance|WideOr22~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\color_instance|WideOr22~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr22~1 .lut_mask = 16'hC0C0;
defparam \color_instance|WideOr22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N0
cycloneive_lcell_comb \color_instance|WideOr21~1 (
// Equation(s):
// \color_instance|WideOr21~1_combout  = (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout )))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr21~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr21~1 .lut_mask = 16'h1000;
defparam \color_instance|WideOr21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N18
cycloneive_lcell_comb \color_instance|WideOr21~2 (
// Equation(s):
// \color_instance|WideOr21~2_combout  = (\color_instance|WideOr21~0_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & \color_instance|WideOr21~1_combout ))

	.dataa(\color_instance|WideOr21~0_combout ),
	.datab(gnd),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(\color_instance|WideOr21~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr21~2_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr21~2 .lut_mask = 16'hFAAA;
defparam \color_instance|WideOr21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N20
cycloneive_lcell_comb \color_instance|WideOr20~0 (
// Equation(s):
// \color_instance|WideOr20~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  $ (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr20~0 .lut_mask = 16'h0220;
defparam \color_instance|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N2
cycloneive_lcell_comb \color_instance|WideOr20~1 (
// Equation(s):
// \color_instance|WideOr20~1_combout  = (\color_instance|WideOr20~0_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & \color_instance|WideOr21~0_combout ))

	.dataa(gnd),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\color_instance|WideOr21~0_combout ),
	.datad(\color_instance|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr20~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr20~1 .lut_mask = 16'hFFC0;
defparam \color_instance|WideOr20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N12
cycloneive_lcell_comb \color_instance|WideOr19~0 (
// Equation(s):
// \color_instance|WideOr19~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ) # 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ) # 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr19~0 .lut_mask = 16'hECE8;
defparam \color_instance|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N22
cycloneive_lcell_comb \color_instance|WideOr19~1 (
// Equation(s):
// \color_instance|WideOr19~1_combout  = (\color_instance|WideOr21~0_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// !\color_instance|WideOr19~0_combout )))) # (!\color_instance|WideOr21~0_combout  & (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & !\color_instance|WideOr19~0_combout ))))

	.dataa(\color_instance|WideOr21~0_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\color_instance|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr19~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr19~1 .lut_mask = 16'h88F8;
defparam \color_instance|WideOr19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N16
cycloneive_lcell_comb \color_instance|WideOr18~0 (
// Equation(s):
// \color_instance|WideOr18~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  $ 
// (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ))))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout 
//  $ (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr18~0 .lut_mask = 16'h4B28;
defparam \color_instance|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N6
cycloneive_lcell_comb \color_instance|WideOr18~1 (
// Equation(s):
// \color_instance|WideOr18~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & ((\color_instance|WideOr5~0_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// (\color_instance|WideOr18~0_combout ))

	.dataa(gnd),
	.datab(\color_instance|WideOr18~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\color_instance|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr18~1 .lut_mask = 16'hFC0C;
defparam \color_instance|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N8
cycloneive_lcell_comb \color_instance|WideOr17~0 (
// Equation(s):
// \color_instance|WideOr17~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr17~0 .lut_mask = 16'h5AF2;
defparam \color_instance|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N6
cycloneive_lcell_comb \color_instance|WideOr17~1 (
// Equation(s):
// \color_instance|WideOr17~1_combout  = (\color_instance|WideOr21~0_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ) # ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// \color_instance|WideOr17~0_combout )))) # (!\color_instance|WideOr21~0_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (\color_instance|WideOr17~0_combout )))

	.dataa(\color_instance|WideOr21~0_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datac(\color_instance|WideOr17~0_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr17~1 .lut_mask = 16'hBA30;
defparam \color_instance|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y71_N6
cycloneive_lcell_comb \color_instance|WideOr16~1 (
// Equation(s):
// \color_instance|WideOr16~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & ((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & \frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout )) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout 
// )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  $ (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr16~1 .lut_mask = 16'h1860;
defparam \color_instance|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y71_N12
cycloneive_lcell_comb \color_instance|WideOr16~2 (
// Equation(s):
// \color_instance|WideOr16~2_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & (\color_instance|WideOr16~0_combout  & (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout  & ((\color_instance|WideOr16~1_combout ) # ((\color_instance|WideOr16~0_combout  & !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datab(\color_instance|WideOr16~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\color_instance|WideOr16~1_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr16~2 .lut_mask = 16'h5D0C;
defparam \color_instance|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N16
cycloneive_lcell_comb \color_instance|WideOr15~0 (
// Equation(s):
// \color_instance|WideOr15~0_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  $ 
// (((\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ) # (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout  & (((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout  & 
// !\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[4]~3_combout ),
	.datad(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr15~0 .lut_mask = 16'h0C4B;
defparam \color_instance|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N10
cycloneive_lcell_comb \color_instance|WideOr15~1 (
// Equation(s):
// \color_instance|WideOr15~1_combout  = (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & (\color_instance|WideOr15~0_combout  & ((!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ) # 
// (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout )))) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout  & 
// (\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout  & ((\color_instance|WideOr15~0_combout ) # (!\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ))))

	.dataa(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[3]~4_combout ),
	.datac(\frameBufferInst|frameInst|mem_rtl_0|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(\color_instance|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\color_instance|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \color_instance|WideOr15~1 .lut_mask = 16'h7A10;
defparam \color_instance|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \vgasync_instance|always4~1 (
// Equation(s):
// \vgasync_instance|always4~1_combout  = (\vgasync_instance|LessThan3~0_combout ) # (\vgasync_instance|always4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vgasync_instance|LessThan3~0_combout ),
	.datad(\vgasync_instance|always4~0_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|always4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|always4~1 .lut_mask = 16'hFFF0;
defparam \vgasync_instance|always4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \vgasync_instance|Add0~20 (
// Equation(s):
// \vgasync_instance|Add0~20_combout  = !\vgasync_instance|Add0~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vgasync_instance|Add0~19 ),
	.combout(\vgasync_instance|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|Add0~20 .lut_mask = 16'h0F0F;
defparam \vgasync_instance|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \vgasync_instance|always2~0 (
// Equation(s):
// \vgasync_instance|always2~0_combout  = (!\vgasync_instance|Add0~16_combout  & ((\vgasync_instance|Add0~12_combout  & ((!\vgasync_instance|Add0~8_combout ) # (!\vgasync_instance|Add0~10_combout ))) # (!\vgasync_instance|Add0~12_combout  & 
// ((\vgasync_instance|Add0~10_combout ) # (\vgasync_instance|Add0~8_combout )))))

	.dataa(\vgasync_instance|Add0~12_combout ),
	.datab(\vgasync_instance|Add0~10_combout ),
	.datac(\vgasync_instance|Add0~8_combout ),
	.datad(\vgasync_instance|Add0~16_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|always2~0 .lut_mask = 16'h007E;
defparam \vgasync_instance|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \vgasync_instance|always2~1 (
// Equation(s):
// \vgasync_instance|always2~1_combout  = (\vgasync_instance|Add0~20_combout ) # (((!\vgasync_instance|always2~0_combout ) # (!\vgasync_instance|Add0~18_combout )) # (!\vgasync_instance|Add0~14_combout ))

	.dataa(\vgasync_instance|Add0~20_combout ),
	.datab(\vgasync_instance|Add0~14_combout ),
	.datac(\vgasync_instance|Add0~18_combout ),
	.datad(\vgasync_instance|always2~0_combout ),
	.cin(gnd),
	.combout(\vgasync_instance|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vgasync_instance|always2~1 .lut_mask = 16'hBFFF;
defparam \vgasync_instance|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \vgasync_instance|hs (
	.clk(\vgasync_instance|clkdiv~clkctrl_outclk ),
	.d(\vgasync_instance|always2~1_combout ),
	.asdata(vcc),
	.clrn(!\SW[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgasync_instance|hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgasync_instance|hs .is_wysiwyg = "true";
defparam \vgasync_instance|hs .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_SYNC_N = \VGA_SYNC_N~output_o ;

assign VGA_BLANK_N = \VGA_BLANK_N~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

endmodule
