
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis

# Written on Mon Apr  6 00:30:36 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "E:\Github_Repos\SF2_MKR_KIT_Connections\SF2_MKR_KIT_Connections\designer\Connection_system\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                      Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                      Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                     100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                           
0 -       Connection_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     424  
                                                                                                                                           
0 -       timerZ1|timer_clock_out_sig_inferred_clock                 100.0 MHz     10.000        inferred     Inferred_clkgroup_1     31   
                                                                                                                                           
0 -       Connection_system_sb_CCC_0_FCCC|GL1_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_3     1    
                                                                                                                                           
0 -       Connection_system|BIBUF_1_Y_inferred_clock                 100.0 MHz     10.000        inferred     Inferred_clkgroup_4     1    
                                                                                                                                           
0 -       Connection_system|GMII_RX_CLK                              100.0 MHz     10.000        inferred     Inferred_clkgroup_2     1    
===========================================================================================================================================


Clock Load Summary
******************

                                                           Clock     Source                                                           Clock Pin                                                                             Non-clock Pin                               Non-clock Pin                                
Clock                                                      Load      Pin                                                              Seq Example                                                                           Seq Example                                 Comb Example                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                     0         -                                                                -                                                                                     -                                           -                                            
                                                                                                                                                                                                                                                                                                                     
Connection_system_sb_CCC_0_FCCC|GL0_net_inferred_clock     424       Connection_system_sb_0.CCC_0.CCC_INST.GL0(CCC)                   Nokia5110_Driver_0.timer_indicator_last_sig.C                                         -                                           Connection_system_sb_0.CCC_0.GL0_INST.I(BUFG)
                                                                                                                                                                                                                                                                                                                     
timerZ1|timer_clock_out_sig_inferred_clock                 31        Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig.Q[0](dffre)     Nokia5110_Driver_0.LCD_timer.timer_indic_sig.C                                        Nokia5110_Driver_0.SPICLK_last_sig.D[0]     Nokia5110_Driver_0.un1_CLK_SPI_sig.I[0](inv) 
                                                                                                                                                                                                                                                                                                                     
Connection_system_sb_CCC_0_FCCC|GL1_net_inferred_clock     1         Connection_system_sb_0.CCC_0.CCC_INST.GL1(CCC)                   Connection_system_sb_0.Connection_system_sb_MSS_0.MSS_ADLIB_INST.GTX_CLKPF            -                                           Connection_system_sb_0.CCC_0.GL1_INST.I(BUFG)
                                                                                                                                                                                                                                                                                                                     
Connection_system|BIBUF_1_Y_inferred_clock                 1         BIBUF_1.O(IOBUF)                                                 Connection_system_sb_0.Connection_system_sb_MSS_0.MSS_ADLIB_INST.I2C0_SCL_F2H_SCP     -                                           -                                            
                                                                                                                                                                                                                                                                                                                     
Connection_system|GMII_RX_CLK                              1         GMII_RX_CLK(port)                                                Connection_system_sb_0.Connection_system_sb_MSS_0.MSS_ADLIB_INST.RX_CLKPF             -                                           -                                            
=====================================================================================================================================================================================================================================================================================================================
