#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 17 03:32:00 2023
# Process ID: 28328
# Current directory: D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7664 D:\Vivado\_Bai_tap\CSTT\UART_rutgon_2020_2\UART_rutgon_2020_2.xpr
# Log file: D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2/vivado.log
# Journal file: D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2/UART_rutgon_2020_2.xpr
update_compile_order -fileset sources_1
generate_target all [get_files D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2/UART_rutgon_2020_2.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2/UART_rutgon_2020_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_connect_UART_RX_0_0_synth_1
wait_on_run design_1_connect_UART_RX_0_0_synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top connect_UART_RX [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file {D:/Vivado/VHDL ver2022.2/UART_RX_rut_gon/UART_rut_gon.srcs/sources_1/new/connect_UART_RX.vhd} [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
ipx::package_project -root_dir D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2/./../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -module design_1 -import_files
open_bd_design {D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2/UART_rutgon_2020_2.srcs/sources_1/bd/design_1/design_1.bd}
copy_bd_objs /  [get_bd_cells {connect_UART_RX_0}]
save_bd_design
launch_simulation
source tb_connect_UART_RX.tcl
run 10 us
run all
relaunch_sim
close_sim
close_bd_design [get_bd_designs design_1]
open_run synth_1 -name synth_1
close_design
open_run impl_1
open_bd_design {D:/Vivado/_Bai_tap/CSTT/UART_rutgon_2020_2/UART_rutgon_2020_2.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference counter counter_0
create_bd_cell -type module -reference shifter shifter_0
undo
undo
delete_bd_objs [get_bd_cells connect_UART_RX_1]
create_bd_cell -type module -reference shifter shifter_0
create_bd_cell -type module -reference freq_division freq_division_0
open_run synth_1 -name synth_1
check_timing -verbose -name timing_1
report_utilization -name utilization_1
current_design impl_1
