circuit MyOperators :
  module MyOperators :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip in_a : UInt<32>, flip in_b : UInt<32>, flip sw : UInt<4>, out : UInt<32>, carry : UInt<1>, overflow : UInt<1>}

    reg out_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[module.scala 18:29]
    reg carry_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[module.scala 19:29]
    reg overflow_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[module.scala 20:29]
    node oneHot_shiftAmount = bits(io.sw, 3, 0) @[OneHot.scala 63:49]
    node _oneHot_T = dshl(UInt<1>("h1"), oneHot_shiftAmount) @[OneHot.scala 64:12]
    node oneHot = bits(_oneHot_T, 15, 0) @[OneHot.scala 64:27]
    node add33 = add(io.in_a, io.in_b) @[module.scala 26:25]
    node _sub33_T = sub(io.in_a, io.in_b) @[module.scala 27:25]
    node sub33 = asUInt(_sub33_T) @[module.scala 27:25]
    node and32 = and(io.in_a, io.in_b) @[module.scala 29:25]
    node or32 = or(io.in_a, io.in_b) @[module.scala 30:25]
    node xor32 = xor(io.in_a, io.in_b) @[module.scala 31:25]
    node _srai32_T = asSInt(io.in_a) @[module.scala 32:25]
    node _srai32_T_1 = bits(io.in_b, 4, 0) @[module.scala 32:42]
    node _srai32_T_2 = dshr(_srai32_T, _srai32_T_1) @[module.scala 32:32]
    node srai32 = asUInt(_srai32_T_2) @[module.scala 32:49]
    node _srli32_T = bits(io.in_b, 4, 0) @[module.scala 33:35]
    node srli32 = dshr(io.in_a, _srli32_T) @[module.scala 33:25]
    node _sll32_T = bits(io.in_b, 4, 0) @[module.scala 35:35]
    node sll32 = dshl(io.in_a, _sll32_T) @[module.scala 35:25]
    node sltiu_b = lt(io.in_a, io.in_b) @[module.scala 37:26]
    node _slt_b_T = asSInt(io.in_a) @[module.scala 38:26]
    node _slt_b_T_1 = asSInt(io.in_b) @[module.scala 38:43]
    node slt_b = lt(_slt_b_T, _slt_b_T_1) @[module.scala 38:33]
    node _out33_T = bits(oneHot, 0, 0) @[module.scala 46:11]
    node _out33_T_1 = bits(oneHot, 1, 1) @[module.scala 47:11]
    node _out33_T_2 = bits(oneHot, 2, 2) @[module.scala 48:11]
    node _out33_T_3 = cat(UInt<32>("h0"), sltiu_b) @[Cat.scala 31:58]
    node _out33_T_4 = bits(oneHot, 3, 3) @[module.scala 49:11]
    node _out33_T_5 = cat(UInt<1>("h0"), or32) @[Cat.scala 31:58]
    node _out33_T_6 = bits(oneHot, 4, 4) @[module.scala 50:11]
    node _out33_T_7 = cat(UInt<1>("h0"), xor32) @[Cat.scala 31:58]
    node _out33_T_8 = bits(oneHot, 5, 5) @[module.scala 51:11]
    node _out33_T_9 = cat(UInt<1>("h0"), srai32) @[Cat.scala 31:58]
    node _out33_T_10 = bits(oneHot, 6, 6) @[module.scala 52:11]
    node _out33_T_11 = cat(UInt<1>("h0"), and32) @[Cat.scala 31:58]
    node _out33_T_12 = bits(oneHot, 7, 7) @[module.scala 53:11]
    node _out33_T_13 = bits(oneHot, 8, 8) @[module.scala 54:11]
    node _out33_T_14 = cat(UInt<1>("h0"), sll32) @[Cat.scala 31:58]
    node _out33_T_15 = bits(oneHot, 9, 9) @[module.scala 55:11]
    node _out33_T_16 = cat(UInt<1>("h0"), srli32) @[Cat.scala 31:58]
    node _out33_T_17 = bits(oneHot, 10, 10) @[module.scala 56:11]
    node _out33_T_18 = cat(UInt<32>("h0"), slt_b) @[Cat.scala 31:58]
    node _out33_T_19 = bits(oneHot, 11, 11) @[module.scala 57:11]
    node _out33_T_20 = bits(oneHot, 12, 12) @[module.scala 58:11]
    node _out33_T_21 = bits(oneHot, 13, 13) @[module.scala 59:11]
    node _out33_T_22 = bits(oneHot, 14, 14) @[module.scala 60:11]
    node _out33_T_23 = bits(oneHot, 15, 15) @[module.scala 61:11]
    node _out33_T_24 = mux(_out33_T, add33, UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_25 = mux(_out33_T_1, sub33, UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_26 = mux(_out33_T_2, _out33_T_3, UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_27 = mux(_out33_T_4, _out33_T_5, UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_28 = mux(_out33_T_6, _out33_T_7, UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_29 = mux(_out33_T_8, _out33_T_9, UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_30 = mux(_out33_T_10, _out33_T_11, UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_31 = mux(_out33_T_12, UInt<33>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_32 = mux(_out33_T_13, _out33_T_14, UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_33 = mux(_out33_T_15, _out33_T_16, UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_34 = mux(_out33_T_17, _out33_T_18, UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_35 = mux(_out33_T_19, UInt<33>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_36 = mux(_out33_T_20, UInt<33>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_37 = mux(_out33_T_21, UInt<33>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_38 = mux(_out33_T_22, UInt<33>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_39 = mux(_out33_T_23, UInt<33>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _out33_T_40 = or(_out33_T_24, _out33_T_25) @[Mux.scala 27:73]
    node _out33_T_41 = or(_out33_T_40, _out33_T_26) @[Mux.scala 27:73]
    node _out33_T_42 = or(_out33_T_41, _out33_T_27) @[Mux.scala 27:73]
    node _out33_T_43 = or(_out33_T_42, _out33_T_28) @[Mux.scala 27:73]
    node _out33_T_44 = or(_out33_T_43, _out33_T_29) @[Mux.scala 27:73]
    node _out33_T_45 = or(_out33_T_44, _out33_T_30) @[Mux.scala 27:73]
    node _out33_T_46 = or(_out33_T_45, _out33_T_31) @[Mux.scala 27:73]
    node _out33_T_47 = or(_out33_T_46, _out33_T_32) @[Mux.scala 27:73]
    node _out33_T_48 = or(_out33_T_47, _out33_T_33) @[Mux.scala 27:73]
    node _out33_T_49 = or(_out33_T_48, _out33_T_34) @[Mux.scala 27:73]
    node _out33_T_50 = or(_out33_T_49, _out33_T_35) @[Mux.scala 27:73]
    node _out33_T_51 = or(_out33_T_50, _out33_T_36) @[Mux.scala 27:73]
    node _out33_T_52 = or(_out33_T_51, _out33_T_37) @[Mux.scala 27:73]
    node _out33_T_53 = or(_out33_T_52, _out33_T_38) @[Mux.scala 27:73]
    node _out33_T_54 = or(_out33_T_53, _out33_T_39) @[Mux.scala 27:73]
    wire out33 : UInt<64> @[Mux.scala 27:73]
    out33 <= _out33_T_54 @[Mux.scala 27:73]
    node _out_reg_T = bits(out33, 31, 0) @[module.scala 65:21]
    out_reg <= _out_reg_T @[module.scala 65:13]
    node _carry_reg_T = bits(out33, 32, 32) @[module.scala 66:21]
    carry_reg <= _carry_reg_T @[module.scala 66:13]
    node a31 = bits(io.in_a, 31, 31) @[module.scala 69:20]
    node b31 = bits(io.in_b, 31, 31) @[module.scala 70:20]
    node s31 = bits(out33, 31, 31) @[module.scala 71:18]
    node _overflowAddBool_T = xor(a31, s31) @[module.scala 74:30]
    node _overflowAddBool_T_1 = xor(a31, b31) @[module.scala 74:45]
    node _overflowAddBool_T_2 = eq(_overflowAddBool_T_1, UInt<1>("h0")) @[module.scala 74:39]
    node overflowAddBool = and(_overflowAddBool_T, _overflowAddBool_T_2) @[module.scala 74:37]
    node _overflowSubBool_T = xor(a31, s31) @[module.scala 75:30]
    node _overflowSubBool_T_1 = xor(a31, b31) @[module.scala 75:45]
    node overflowSubBool = and(_overflowSubBool_T, _overflowSubBool_T_1) @[module.scala 75:37]
    node _overflow_reg_T = bits(oneHot, 0, 0) @[module.scala 79:11]
    node _overflow_reg_T_1 = bits(oneHot, 1, 1) @[module.scala 80:11]
    node _overflow_reg_T_2 = bits(oneHot, 2, 2) @[module.scala 81:11]
    node _overflow_reg_T_3 = bits(oneHot, 3, 3) @[module.scala 82:11]
    node _overflow_reg_T_4 = bits(oneHot, 4, 4) @[module.scala 83:11]
    node _overflow_reg_T_5 = bits(oneHot, 5, 5) @[module.scala 84:11]
    node _overflow_reg_T_6 = bits(oneHot, 6, 6) @[module.scala 85:11]
    node _overflow_reg_T_7 = bits(oneHot, 7, 7) @[module.scala 86:11]
    node _overflow_reg_T_8 = bits(oneHot, 8, 8) @[module.scala 87:11]
    node _overflow_reg_T_9 = bits(oneHot, 9, 9) @[module.scala 88:11]
    node _overflow_reg_T_10 = bits(oneHot, 10, 10) @[module.scala 89:11]
    node _overflow_reg_T_11 = bits(oneHot, 11, 11) @[module.scala 90:11]
    node _overflow_reg_T_12 = bits(oneHot, 12, 12) @[module.scala 91:11]
    node _overflow_reg_T_13 = bits(oneHot, 13, 13) @[module.scala 92:11]
    node _overflow_reg_T_14 = bits(oneHot, 14, 14) @[module.scala 93:11]
    node _overflow_reg_T_15 = bits(oneHot, 15, 15) @[module.scala 94:11]
    node _overflow_reg_T_16 = mux(_overflow_reg_T, overflowAddBool, UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_17 = mux(_overflow_reg_T_1, overflowSubBool, UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_18 = mux(_overflow_reg_T_2, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_19 = mux(_overflow_reg_T_3, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_20 = mux(_overflow_reg_T_4, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_21 = mux(_overflow_reg_T_5, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_22 = mux(_overflow_reg_T_6, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_23 = mux(_overflow_reg_T_7, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_24 = mux(_overflow_reg_T_8, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_25 = mux(_overflow_reg_T_9, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_26 = mux(_overflow_reg_T_10, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_27 = mux(_overflow_reg_T_11, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_28 = mux(_overflow_reg_T_12, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_29 = mux(_overflow_reg_T_13, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_30 = mux(_overflow_reg_T_14, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_31 = mux(_overflow_reg_T_15, UInt<1>("h0"), UInt<1>("h0")) @[Mux.scala 27:73]
    node _overflow_reg_T_32 = or(_overflow_reg_T_16, _overflow_reg_T_17) @[Mux.scala 27:73]
    node _overflow_reg_T_33 = or(_overflow_reg_T_32, _overflow_reg_T_18) @[Mux.scala 27:73]
    node _overflow_reg_T_34 = or(_overflow_reg_T_33, _overflow_reg_T_19) @[Mux.scala 27:73]
    node _overflow_reg_T_35 = or(_overflow_reg_T_34, _overflow_reg_T_20) @[Mux.scala 27:73]
    node _overflow_reg_T_36 = or(_overflow_reg_T_35, _overflow_reg_T_21) @[Mux.scala 27:73]
    node _overflow_reg_T_37 = or(_overflow_reg_T_36, _overflow_reg_T_22) @[Mux.scala 27:73]
    node _overflow_reg_T_38 = or(_overflow_reg_T_37, _overflow_reg_T_23) @[Mux.scala 27:73]
    node _overflow_reg_T_39 = or(_overflow_reg_T_38, _overflow_reg_T_24) @[Mux.scala 27:73]
    node _overflow_reg_T_40 = or(_overflow_reg_T_39, _overflow_reg_T_25) @[Mux.scala 27:73]
    node _overflow_reg_T_41 = or(_overflow_reg_T_40, _overflow_reg_T_26) @[Mux.scala 27:73]
    node _overflow_reg_T_42 = or(_overflow_reg_T_41, _overflow_reg_T_27) @[Mux.scala 27:73]
    node _overflow_reg_T_43 = or(_overflow_reg_T_42, _overflow_reg_T_28) @[Mux.scala 27:73]
    node _overflow_reg_T_44 = or(_overflow_reg_T_43, _overflow_reg_T_29) @[Mux.scala 27:73]
    node _overflow_reg_T_45 = or(_overflow_reg_T_44, _overflow_reg_T_30) @[Mux.scala 27:73]
    node _overflow_reg_T_46 = or(_overflow_reg_T_45, _overflow_reg_T_31) @[Mux.scala 27:73]
    wire _overflow_reg_WIRE : UInt<1> @[Mux.scala 27:73]
    _overflow_reg_WIRE <= _overflow_reg_T_46 @[Mux.scala 27:73]
    overflow_reg <= _overflow_reg_WIRE @[module.scala 78:16]
    io.out <= out_reg @[module.scala 98:15]
    io.carry <= carry_reg @[module.scala 99:15]
    io.overflow <= overflow_reg @[module.scala 100:15]

