puts "#HD: Running synthesis for block dct"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 1
create_project -in_memory -part xc7z020clg400-1
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14s_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14s_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/new_dct_1d_2.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15ns_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_29s_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_28s_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_28s_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_14ns_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15s_14ns_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_14ns_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mem_bus_m_axi.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_14ns_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_14ns_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_29s_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_15s_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14s_29s_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_15ns_14ns_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_14ns_28_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_14ns_28_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13s_29s_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/new_dct_1d_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_row_outbuf.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_row_outbuf.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13ns_29s_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_13ns_29s_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mac_muladd_16s_14ns_29s_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_14ns_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13ns_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13s_29_1_1.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_mul_mul_16s_13s_29_1_1.vhd]
add_files ./Sources/cores/dct/hdl/vhdl/top_fdct_ctrl_bus_s_axi.vhd
set_property LIBRARY xil_defaultlib [get_files ./Sources/cores/dct/hdl/vhdl/top_fdct_ctrl_bus_s_axi.vhd]
synth_design -mode out_of_context -flatten_hierarchy rebuilt -top top_fdct -part xc7z020clg400-1
write_checkpoint -force /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Synth/dct/top_fdct_synth.dcp
report_utilization -file /home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Synth/dct/top_fdct_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module dct complete\n"
