// Seed: 3387894739
module module_0 (
    input id_0,
    input logic id_1
);
  always @(posedge id_1, negedge id_0) begin
    id_2 <= 1;
  end
endmodule
