{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741887051632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741887051638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 11:30:51 2025 " "Processing started: Thu Mar 13 11:30:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741887051638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887051638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRUZVGA -c BOXVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887051638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741887052048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741887052048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/proyecto_vga/ysincvga/ysincvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/proyecto_vga/ysincvga/ysincvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YSINCVGA-RTL " "Found design unit 1: YSINCVGA-RTL" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059488 ""} { "Info" "ISGN_ENTITY_NAME" "1 YSINCVGA " "Found entity 1: YSINCVGA" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/proyecto_vga/divfrec/divfrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/proyecto_vga/divfrec/divfrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVFREC-RTL " "Found design unit 1: DIVFREC-RTL" {  } { { "../DIVFREC/DIVFREC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059491 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVFREC " "Found entity 1: DIVFREC" {  } { { "../DIVFREC/DIVFREC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/contador4b/sumauno10b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/contador4b/sumauno10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO10B-RTL " "Found design unit 1: SUMAUNO10B-RTL" {  } { { "../../CONTADOR4B/SUMAUNO10B.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/SUMAUNO10B.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059494 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO10B " "Found entity 1: SUMAUNO10B" {  } { { "../../CONTADOR4B/SUMAUNO10B.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/SUMAUNO10B.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/contador4b/contmod800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/contador4b/contmod800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD800-RTL " "Found design unit 1: CONTMOD800-RTL" {  } { { "../../CONTADOR4B/CONTMOD800.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD800.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059496 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD800 " "Found entity 1: CONTMOD800" {  } { { "../../CONTADOR4B/CONTMOD800.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD800.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/contador4b/contmod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/contador4b/contmod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD525-RTL " "Found design unit 1: CONTMOD525-RTL" {  } { { "../../CONTADOR4B/CONTMOD525.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD525.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059499 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD525 " "Found entity 1: CONTMOD525" {  } { { "../../CONTADOR4B/CONTMOD525.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/CONTADOR4B/CONTMOD525.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/sumauno4/sumauno10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/sumauno4/sumauno10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO10-RTL " "Found design unit 1: SUMAUNO10-RTL" {  } { { "../../SUMAUNO4/SUMAUNO10.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/SUMAUNO4/SUMAUNO10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059501 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO10 " "Found entity 1: SUMAUNO10" {  } { { "../../SUMAUNO4/SUMAUNO10.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/SUMAUNO4/SUMAUNO10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/tec21/aritmeticavhdl/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/tec21/aritmeticavhdl/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-RTL " "Found design unit 1: HA-RTL" {  } { { "../../AritmeticaVHDL/HA/HA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/AritmeticaVHDL/HA/HA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059504 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../../AritmeticaVHDL/HA/HA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/AritmeticaVHDL/HA/HA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boxvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boxvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOXVGA-RTL " "Found design unit 1: BOXVGA-RTL" {  } { { "BOXVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059507 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOXVGA " "Found entity 1: BOXVGA" {  } { { "BOXVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xsincvgabox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xsincvgabox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XSINCVGABOX-RTL " "Found design unit 1: XSINCVGABOX-RTL" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059512 ""} { "Info" "ISGN_ENTITY_NAME" "1 XSINCVGABOX " "Found entity 1: XSINCVGABOX" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887059512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BOXVGA " "Elaborating entity \"BOXVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741887059575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREC DIVFREC:I0 " "Elaborating entity \"DIVFREC\" for hierarchy \"DIVFREC:I0\"" {  } { { "BOXVGA.vhd" "I0" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887059577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTMOD800 CONTMOD800:I1 " "Elaborating entity \"CONTMOD800\" for hierarchy \"CONTMOD800:I1\"" {  } { { "BOXVGA.vhd" "I1" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887059579 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D CONTMOD800.vhd(36) " "VHDL Process Statement warning at CONTMOD800.vhd(36): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059579 "|CRUZVGA|CONTMOD800:I1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO10 CONTMOD800:I1\|SUMAUNO10:I0 " "Elaborating entity \"SUMAUNO10\" for hierarchy \"CONTMOD800:I1\|SUMAUNO10:I0\"" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "I0" { Text "../CONTADOR4B/CONTMOD800.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887059581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA CONTMOD800:I1\|SUMAUNO10:I0\|HA:I0 " "Elaborating entity \"HA\" for hierarchy \"CONTMOD800:I1\|SUMAUNO10:I0\|HA:I0\"" {  } { { "../SUMAUNO4/SUMAUNO10.vhd" "I0" { Text "../SUMAUNO4/SUMAUNO10.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887059583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTMOD525 CONTMOD525:I2 " "Elaborating entity \"CONTMOD525\" for hierarchy \"CONTMOD525:I2\"" {  } { { "BOXVGA.vhd" "I2" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887059593 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D CONTMOD525.vhd(35) " "VHDL Process Statement warning at CONTMOD525.vhd(35): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTADOR4B/CONTMOD525.vhd" "" { Text "../CONTADOR4B/CONTMOD525.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059594 "|CRUZVGA|CONTMOD525:I2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO10B CONTMOD525:I2\|SUMAUNO10B:I0 " "Elaborating entity \"SUMAUNO10B\" for hierarchy \"CONTMOD525:I2\|SUMAUNO10B:I0\"" {  } { { "../CONTADOR4B/CONTMOD525.vhd" "I0" { Text "../CONTADOR4B/CONTMOD525.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887059596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YSINCVGA YSINCVGA:I3 " "Elaborating entity \"YSINCVGA\" for hierarchy \"YSINCVGA:I3\"" {  } { { "BOXVGA.vhd" "I3" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887059606 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "YSTATE YSINCVGA.vhd(66) " "VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable \"YSTATE\", which holds its previous value in one or more paths through the process" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887059607 "|BOXVGA|YSINCVGA:I3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VSINC YSINCVGA.vhd(66) " "VHDL Process Statement warning at YSINCVGA.vhd(66): inferring latch(es) for signal or variable \"VSINC\", which holds its previous value in one or more paths through the process" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887059607 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VSINC YSINCVGA.vhd(66) " "Inferred latch for \"VSINC\" at YSINCVGA.vhd(66)" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059607 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YSTATE\[0\] YSINCVGA.vhd(66) " "Inferred latch for \"YSTATE\[0\]\" at YSINCVGA.vhd(66)" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059607 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "YSTATE\[1\] YSINCVGA.vhd(66) " "Inferred latch for \"YSTATE\[1\]\" at YSINCVGA.vhd(66)" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059607 "|BOXVGA|YSINCVGA:I3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XSINCVGABOX XSINCVGABOX:I4 " "Elaborating entity \"XSINCVGABOX\" for hierarchy \"XSINCVGABOX:I4\"" {  } { { "BOXVGA.vhd" "I4" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887059608 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VELOCIDAD XSINCVGABOX.vhd(44) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(44): used explicit default value for signal \"VELOCIDAD\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_VIDA1 XSINCVGABOX.vhd(51) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(51): used explicit default value for signal \"X_VIDA1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_VIDA XSINCVGABOX.vhd(52) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(52): used explicit default value for signal \"Y_VIDA\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_VIDA2 XSINCVGABOX.vhd(53) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(53): used explicit default value for signal \"X_VIDA2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_CENTRO2 XSINCVGABOX.vhd(55) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(55): used explicit default value for signal \"X_CENTRO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POSY2 XSINCVGABOX.vhd(56) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(56): used explicit default value for signal \"POSY2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALTURA2 XSINCVGABOX.vhd(57) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(57): used explicit default value for signal \"ALTURA2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LADO2 XSINCVGABOX.vhd(58) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(58): used explicit default value for signal \"LADO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_CENTROP2 XSINCVGABOX.vhd(61) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(61): used explicit default value for signal \"X_CENTROP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POSYP2 XSINCVGABOX.vhd(62) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(62): used explicit default value for signal \"POSYP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059612 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALTURAP2 XSINCVGABOX.vhd(63) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(63): used explicit default value for signal \"ALTURAP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LADOP2 XSINCVGABOX.vhd(64) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(64): used explicit default value for signal \"LADOP2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "POSYE XSINCVGABOX.vhd(68) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(68): used explicit default value for signal \"POSYE\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALTURAE XSINCVGABOX.vhd(69) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(69): used explicit default value for signal \"ALTURAE\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LADOE XSINCVGABOX.vhd(70) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(70): used explicit default value for signal \"LADOE\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GRAVBALA XSINCVGABOX.vhd(79) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(79): used explicit default value for signal \"GRAVBALA\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_ARO1 XSINCVGABOX.vhd(83) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(83): used explicit default value for signal \"X_ARO1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_ARO1 XSINCVGABOX.vhd(84) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(84): used explicit default value for signal \"Y_ARO1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RADARO1 XSINCVGABOX.vhd(87) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(87): used explicit default value for signal \"RADARO1\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_ARO2 XSINCVGABOX.vhd(89) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(89): used explicit default value for signal \"X_ARO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 89 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_ARO2 XSINCVGABOX.vhd(90) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(90): used explicit default value for signal \"Y_ARO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RADARO2 XSINCVGABOX.vhd(92) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(92): used explicit default value for signal \"RADARO2\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 92 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X_ARO3 XSINCVGABOX.vhd(95) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(95): used explicit default value for signal \"X_ARO3\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Y_ARO3 XSINCVGABOX.vhd(96) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(96): used explicit default value for signal \"Y_ARO3\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RADARO3 XSINCVGABOX.vhd(98) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(98): used explicit default value for signal \"RADARO3\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "REXT XSINCVGABOX.vhd(100) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(100): used explicit default value for signal \"REXT\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RINT XSINCVGABOX.vhd(101) " "VHDL Signal Declaration warning at XSINCVGABOX.vhd(101): used explicit default value for signal \"RINT\" because signal was never assigned a value" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1741887059613 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(179) " "VHDL Process Statement warning at XSINCVGABOX.vhd(179): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "linea_actual XSINCVGABOX.vhd(212) " "VHDL Process Statement warning at XSINCVGABOX.vhd(212): signal \"linea_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_FONDO XSINCVGABOX.vhd(176) " "VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable \"R_FONDO\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887059614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_FONDO XSINCVGABOX.vhd(176) " "VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable \"G_FONDO\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887059614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_FONDO XSINCVGABOX.vhd(176) " "VHDL Process Statement warning at XSINCVGABOX.vhd(176): inferring latch(es) for signal or variable \"B_FONDO\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887059614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VSINC XSINCVGABOX.vhd(273) " "VHDL Process Statement warning at XSINCVGABOX.vhd(273): signal \"VSINC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059614 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VELENEMY XSINCVGABOX.vhd(254) " "VHDL Process Statement warning at XSINCVGABOX.vhd(254): inferring latch(es) for signal or variable \"VELENEMY\", which holds its previous value in one or more paths through the process" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 254 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(438) " "VHDL Process Statement warning at XSINCVGABOX.vhd(438): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JUMPING XSINCVGABOX.vhd(438) " "VHDL Process Statement warning at XSINCVGABOX.vhd(438): signal \"JUMPING\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(438) " "VHDL Process Statement warning at XSINCVGABOX.vhd(438): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(440) " "VHDL Process Statement warning at XSINCVGABOX.vhd(440): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(441) " "VHDL Process Statement warning at XSINCVGABOX.vhd(441): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(442) " "VHDL Process Statement warning at XSINCVGABOX.vhd(442): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(443) " "VHDL Process Statement warning at XSINCVGABOX.vhd(443): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(445) " "VHDL Process Statement warning at XSINCVGABOX.vhd(445): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(446) " "VHDL Process Statement warning at XSINCVGABOX.vhd(446): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(447) " "VHDL Process Statement warning at XSINCVGABOX.vhd(447): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(448) " "VHDL Process Statement warning at XSINCVGABOX.vhd(448): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059618 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(450) " "VHDL Process Statement warning at XSINCVGABOX.vhd(450): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(451) " "VHDL Process Statement warning at XSINCVGABOX.vhd(451): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(452) " "VHDL Process Statement warning at XSINCVGABOX.vhd(452): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(453) " "VHDL Process Statement warning at XSINCVGABOX.vhd(453): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(455) " "VHDL Process Statement warning at XSINCVGABOX.vhd(455): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(456) " "VHDL Process Statement warning at XSINCVGABOX.vhd(456): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(457) " "VHDL Process Statement warning at XSINCVGABOX.vhd(457): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(458) " "VHDL Process Statement warning at XSINCVGABOX.vhd(458): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(460) " "VHDL Process Statement warning at XSINCVGABOX.vhd(460): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(461) " "VHDL Process Statement warning at XSINCVGABOX.vhd(461): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(462) " "VHDL Process Statement warning at XSINCVGABOX.vhd(462): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(463) " "VHDL Process Statement warning at XSINCVGABOX.vhd(463): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(465) " "VHDL Process Statement warning at XSINCVGABOX.vhd(465): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(466) " "VHDL Process Statement warning at XSINCVGABOX.vhd(466): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(467) " "VHDL Process Statement warning at XSINCVGABOX.vhd(467): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(468) " "VHDL Process Statement warning at XSINCVGABOX.vhd(468): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(470) " "VHDL Process Statement warning at XSINCVGABOX.vhd(470): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(471) " "VHDL Process Statement warning at XSINCVGABOX.vhd(471): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(472) " "VHDL Process Statement warning at XSINCVGABOX.vhd(472): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(473) " "VHDL Process Statement warning at XSINCVGABOX.vhd(473): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(476) " "VHDL Process Statement warning at XSINCVGABOX.vhd(476): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059619 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(480) " "VHDL Process Statement warning at XSINCVGABOX.vhd(480): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(491) " "VHDL Process Statement warning at XSINCVGABOX.vhd(491): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JUMPING XSINCVGABOX.vhd(491) " "VHDL Process Statement warning at XSINCVGABOX.vhd(491): signal \"JUMPING\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(491) " "VHDL Process Statement warning at XSINCVGABOX.vhd(491): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(496) " "VHDL Process Statement warning at XSINCVGABOX.vhd(496): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(497) " "VHDL Process Statement warning at XSINCVGABOX.vhd(497): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(498) " "VHDL Process Statement warning at XSINCVGABOX.vhd(498): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(499) " "VHDL Process Statement warning at XSINCVGABOX.vhd(499): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(501) " "VHDL Process Statement warning at XSINCVGABOX.vhd(501): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(502) " "VHDL Process Statement warning at XSINCVGABOX.vhd(502): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(503) " "VHDL Process Statement warning at XSINCVGABOX.vhd(503): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(504) " "VHDL Process Statement warning at XSINCVGABOX.vhd(504): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(506) " "VHDL Process Statement warning at XSINCVGABOX.vhd(506): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(507) " "VHDL Process Statement warning at XSINCVGABOX.vhd(507): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(508) " "VHDL Process Statement warning at XSINCVGABOX.vhd(508): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(509) " "VHDL Process Statement warning at XSINCVGABOX.vhd(509): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(511) " "VHDL Process Statement warning at XSINCVGABOX.vhd(511): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059620 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(512) " "VHDL Process Statement warning at XSINCVGABOX.vhd(512): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(513) " "VHDL Process Statement warning at XSINCVGABOX.vhd(513): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(514) " "VHDL Process Statement warning at XSINCVGABOX.vhd(514): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(516) " "VHDL Process Statement warning at XSINCVGABOX.vhd(516): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(517) " "VHDL Process Statement warning at XSINCVGABOX.vhd(517): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(518) " "VHDL Process Statement warning at XSINCVGABOX.vhd(518): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(519) " "VHDL Process Statement warning at XSINCVGABOX.vhd(519): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(522) " "VHDL Process Statement warning at XSINCVGABOX.vhd(522): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(523) " "VHDL Process Statement warning at XSINCVGABOX.vhd(523): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 523 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(524) " "VHDL Process Statement warning at XSINCVGABOX.vhd(524): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(525) " "VHDL Process Statement warning at XSINCVGABOX.vhd(525): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(527) " "VHDL Process Statement warning at XSINCVGABOX.vhd(527): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(528) " "VHDL Process Statement warning at XSINCVGABOX.vhd(528): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(529) " "VHDL Process Statement warning at XSINCVGABOX.vhd(529): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(530) " "VHDL Process Statement warning at XSINCVGABOX.vhd(530): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(532) " "VHDL Process Statement warning at XSINCVGABOX.vhd(532): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(533) " "VHDL Process Statement warning at XSINCVGABOX.vhd(533): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(534) " "VHDL Process Statement warning at XSINCVGABOX.vhd(534): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(535) " "VHDL Process Statement warning at XSINCVGABOX.vhd(535): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(538) " "VHDL Process Statement warning at XSINCVGABOX.vhd(538): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(539) " "VHDL Process Statement warning at XSINCVGABOX.vhd(539): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059621 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(540) " "VHDL Process Statement warning at XSINCVGABOX.vhd(540): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(541) " "VHDL Process Statement warning at XSINCVGABOX.vhd(541): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(543) " "VHDL Process Statement warning at XSINCVGABOX.vhd(543): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(544) " "VHDL Process Statement warning at XSINCVGABOX.vhd(544): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(545) " "VHDL Process Statement warning at XSINCVGABOX.vhd(545): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(546) " "VHDL Process Statement warning at XSINCVGABOX.vhd(546): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(548) " "VHDL Process Statement warning at XSINCVGABOX.vhd(548): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(549) " "VHDL Process Statement warning at XSINCVGABOX.vhd(549): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(550) " "VHDL Process Statement warning at XSINCVGABOX.vhd(550): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(551) " "VHDL Process Statement warning at XSINCVGABOX.vhd(551): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(557) " "VHDL Process Statement warning at XSINCVGABOX.vhd(557): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(558) " "VHDL Process Statement warning at XSINCVGABOX.vhd(558): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(559) " "VHDL Process Statement warning at XSINCVGABOX.vhd(559): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(560) " "VHDL Process Statement warning at XSINCVGABOX.vhd(560): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(563) " "VHDL Process Statement warning at XSINCVGABOX.vhd(563): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(564) " "VHDL Process Statement warning at XSINCVGABOX.vhd(564): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(565) " "VHDL Process Statement warning at XSINCVGABOX.vhd(565): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(566) " "VHDL Process Statement warning at XSINCVGABOX.vhd(566): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(568) " "VHDL Process Statement warning at XSINCVGABOX.vhd(568): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(569) " "VHDL Process Statement warning at XSINCVGABOX.vhd(569): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(570) " "VHDL Process Statement warning at XSINCVGABOX.vhd(570): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059622 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(571) " "VHDL Process Statement warning at XSINCVGABOX.vhd(571): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(573) " "VHDL Process Statement warning at XSINCVGABOX.vhd(573): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(574) " "VHDL Process Statement warning at XSINCVGABOX.vhd(574): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(575) " "VHDL Process Statement warning at XSINCVGABOX.vhd(575): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(576) " "VHDL Process Statement warning at XSINCVGABOX.vhd(576): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(580) " "VHDL Process Statement warning at XSINCVGABOX.vhd(580): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(581) " "VHDL Process Statement warning at XSINCVGABOX.vhd(581): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(582) " "VHDL Process Statement warning at XSINCVGABOX.vhd(582): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(583) " "VHDL Process Statement warning at XSINCVGABOX.vhd(583): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(585) " "VHDL Process Statement warning at XSINCVGABOX.vhd(585): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(586) " "VHDL Process Statement warning at XSINCVGABOX.vhd(586): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(587) " "VHDL Process Statement warning at XSINCVGABOX.vhd(587): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(588) " "VHDL Process Statement warning at XSINCVGABOX.vhd(588): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(590) " "VHDL Process Statement warning at XSINCVGABOX.vhd(590): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(591) " "VHDL Process Statement warning at XSINCVGABOX.vhd(591): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 591 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(592) " "VHDL Process Statement warning at XSINCVGABOX.vhd(592): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 592 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(593) " "VHDL Process Statement warning at XSINCVGABOX.vhd(593): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(595) " "VHDL Process Statement warning at XSINCVGABOX.vhd(595): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(596) " "VHDL Process Statement warning at XSINCVGABOX.vhd(596): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(597) " "VHDL Process Statement warning at XSINCVGABOX.vhd(597): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059623 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(598) " "VHDL Process Statement warning at XSINCVGABOX.vhd(598): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 598 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(601) " "VHDL Process Statement warning at XSINCVGABOX.vhd(601): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 601 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(602) " "VHDL Process Statement warning at XSINCVGABOX.vhd(602): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(603) " "VHDL Process Statement warning at XSINCVGABOX.vhd(603): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(604) " "VHDL Process Statement warning at XSINCVGABOX.vhd(604): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(606) " "VHDL Process Statement warning at XSINCVGABOX.vhd(606): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(607) " "VHDL Process Statement warning at XSINCVGABOX.vhd(607): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(608) " "VHDL Process Statement warning at XSINCVGABOX.vhd(608): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(609) " "VHDL Process Statement warning at XSINCVGABOX.vhd(609): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 609 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(611) " "VHDL Process Statement warning at XSINCVGABOX.vhd(611): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(612) " "VHDL Process Statement warning at XSINCVGABOX.vhd(612): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(613) " "VHDL Process Statement warning at XSINCVGABOX.vhd(613): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 613 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(614) " "VHDL Process Statement warning at XSINCVGABOX.vhd(614): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 614 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(629) " "VHDL Process Statement warning at XSINCVGABOX.vhd(629): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 629 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(630) " "VHDL Process Statement warning at XSINCVGABOX.vhd(630): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 630 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(631) " "VHDL Process Statement warning at XSINCVGABOX.vhd(631): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(632) " "VHDL Process Statement warning at XSINCVGABOX.vhd(632): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(634) " "VHDL Process Statement warning at XSINCVGABOX.vhd(634): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059624 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(638) " "VHDL Process Statement warning at XSINCVGABOX.vhd(638): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 638 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(651) " "VHDL Process Statement warning at XSINCVGABOX.vhd(651): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 651 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(652) " "VHDL Process Statement warning at XSINCVGABOX.vhd(652): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(653) " "VHDL Process Statement warning at XSINCVGABOX.vhd(653): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(654) " "VHDL Process Statement warning at XSINCVGABOX.vhd(654): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 654 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(656) " "VHDL Process Statement warning at XSINCVGABOX.vhd(656): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(660) " "VHDL Process Statement warning at XSINCVGABOX.vhd(660): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(674) " "VHDL Process Statement warning at XSINCVGABOX.vhd(674): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(675) " "VHDL Process Statement warning at XSINCVGABOX.vhd(675): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 675 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(676) " "VHDL Process Statement warning at XSINCVGABOX.vhd(676): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(677) " "VHDL Process Statement warning at XSINCVGABOX.vhd(677): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 677 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(684) " "VHDL Process Statement warning at XSINCVGABOX.vhd(684): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 684 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(685) " "VHDL Process Statement warning at XSINCVGABOX.vhd(685): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 685 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(686) " "VHDL Process Statement warning at XSINCVGABOX.vhd(686): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 686 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(687) " "VHDL Process Statement warning at XSINCVGABOX.vhd(687): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 687 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(695) " "VHDL Process Statement warning at XSINCVGABOX.vhd(695): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 695 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(696) " "VHDL Process Statement warning at XSINCVGABOX.vhd(696): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 696 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(697) " "VHDL Process Statement warning at XSINCVGABOX.vhd(697): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(698) " "VHDL Process Statement warning at XSINCVGABOX.vhd(698): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 698 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(705) " "VHDL Process Statement warning at XSINCVGABOX.vhd(705): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 705 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059625 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(706) " "VHDL Process Statement warning at XSINCVGABOX.vhd(706): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 706 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(707) " "VHDL Process Statement warning at XSINCVGABOX.vhd(707): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 707 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(708) " "VHDL Process Statement warning at XSINCVGABOX.vhd(708): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 708 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(716) " "VHDL Process Statement warning at XSINCVGABOX.vhd(716): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 716 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(717) " "VHDL Process Statement warning at XSINCVGABOX.vhd(717): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(718) " "VHDL Process Statement warning at XSINCVGABOX.vhd(718): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(719) " "VHDL Process Statement warning at XSINCVGABOX.vhd(719): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 719 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(726) " "VHDL Process Statement warning at XSINCVGABOX.vhd(726): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 726 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(727) " "VHDL Process Statement warning at XSINCVGABOX.vhd(727): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 727 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(728) " "VHDL Process Statement warning at XSINCVGABOX.vhd(728): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 728 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(729) " "VHDL Process Statement warning at XSINCVGABOX.vhd(729): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 729 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(736) " "VHDL Process Statement warning at XSINCVGABOX.vhd(736): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(737) " "VHDL Process Statement warning at XSINCVGABOX.vhd(737): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(738) " "VHDL Process Statement warning at XSINCVGABOX.vhd(738): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 738 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(739) " "VHDL Process Statement warning at XSINCVGABOX.vhd(739): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(749) " "VHDL Process Statement warning at XSINCVGABOX.vhd(749): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(750) " "VHDL Process Statement warning at XSINCVGABOX.vhd(750): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 750 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(751) " "VHDL Process Statement warning at XSINCVGABOX.vhd(751): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(752) " "VHDL Process Statement warning at XSINCVGABOX.vhd(752): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 752 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(754) " "VHDL Process Statement warning at XSINCVGABOX.vhd(754): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 754 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059626 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(758) " "VHDL Process Statement warning at XSINCVGABOX.vhd(758): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 758 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(769) " "VHDL Process Statement warning at XSINCVGABOX.vhd(769): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 769 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(770) " "VHDL Process Statement warning at XSINCVGABOX.vhd(770): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 770 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(771) " "VHDL Process Statement warning at XSINCVGABOX.vhd(771): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(772) " "VHDL Process Statement warning at XSINCVGABOX.vhd(772): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(774) " "VHDL Process Statement warning at XSINCVGABOX.vhd(774): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(785) " "VHDL Process Statement warning at XSINCVGABOX.vhd(785): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 785 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(786) " "VHDL Process Statement warning at XSINCVGABOX.vhd(786): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(787) " "VHDL Process Statement warning at XSINCVGABOX.vhd(787): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(788) " "VHDL Process Statement warning at XSINCVGABOX.vhd(788): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(791) " "VHDL Process Statement warning at XSINCVGABOX.vhd(791): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(795) " "VHDL Process Statement warning at XSINCVGABOX.vhd(795): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 795 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(810) " "VHDL Process Statement warning at XSINCVGABOX.vhd(810): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(811) " "VHDL Process Statement warning at XSINCVGABOX.vhd(811): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(812) " "VHDL Process Statement warning at XSINCVGABOX.vhd(812): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(813) " "VHDL Process Statement warning at XSINCVGABOX.vhd(813): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 813 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(815) " "VHDL Process Statement warning at XSINCVGABOX.vhd(815): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(826) " "VHDL Process Statement warning at XSINCVGABOX.vhd(826): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 826 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(827) " "VHDL Process Statement warning at XSINCVGABOX.vhd(827): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 827 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(828) " "VHDL Process Statement warning at XSINCVGABOX.vhd(828): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 828 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059627 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(829) " "VHDL Process Statement warning at XSINCVGABOX.vhd(829): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 829 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(831) " "VHDL Process Statement warning at XSINCVGABOX.vhd(831): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 831 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(842) " "VHDL Process Statement warning at XSINCVGABOX.vhd(842): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(843) " "VHDL Process Statement warning at XSINCVGABOX.vhd(843): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(844) " "VHDL Process Statement warning at XSINCVGABOX.vhd(844): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 844 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(845) " "VHDL Process Statement warning at XSINCVGABOX.vhd(845): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(847) " "VHDL Process Statement warning at XSINCVGABOX.vhd(847): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(861) " "VHDL Process Statement warning at XSINCVGABOX.vhd(861): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(862) " "VHDL Process Statement warning at XSINCVGABOX.vhd(862): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(863) " "VHDL Process Statement warning at XSINCVGABOX.vhd(863): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(864) " "VHDL Process Statement warning at XSINCVGABOX.vhd(864): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(866) " "VHDL Process Statement warning at XSINCVGABOX.vhd(866): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(870) " "VHDL Process Statement warning at XSINCVGABOX.vhd(870): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 870 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(882) " "VHDL Process Statement warning at XSINCVGABOX.vhd(882): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 882 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059628 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(883) " "VHDL Process Statement warning at XSINCVGABOX.vhd(883): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 883 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(884) " "VHDL Process Statement warning at XSINCVGABOX.vhd(884): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 884 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(885) " "VHDL Process Statement warning at XSINCVGABOX.vhd(885): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 885 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(887) " "VHDL Process Statement warning at XSINCVGABOX.vhd(887): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 887 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(891) " "VHDL Process Statement warning at XSINCVGABOX.vhd(891): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(903) " "VHDL Process Statement warning at XSINCVGABOX.vhd(903): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 903 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(904) " "VHDL Process Statement warning at XSINCVGABOX.vhd(904): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 904 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(905) " "VHDL Process Statement warning at XSINCVGABOX.vhd(905): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 905 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(906) " "VHDL Process Statement warning at XSINCVGABOX.vhd(906): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 906 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(907) " "VHDL Process Statement warning at XSINCVGABOX.vhd(907): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 907 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(919) " "VHDL Process Statement warning at XSINCVGABOX.vhd(919): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(920) " "VHDL Process Statement warning at XSINCVGABOX.vhd(920): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(921) " "VHDL Process Statement warning at XSINCVGABOX.vhd(921): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 921 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(922) " "VHDL Process Statement warning at XSINCVGABOX.vhd(922): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 922 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(924) " "VHDL Process Statement warning at XSINCVGABOX.vhd(924): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 924 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(928) " "VHDL Process Statement warning at XSINCVGABOX.vhd(928): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 928 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(940) " "VHDL Process Statement warning at XSINCVGABOX.vhd(940): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 940 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(941) " "VHDL Process Statement warning at XSINCVGABOX.vhd(941): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 941 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(942) " "VHDL Process Statement warning at XSINCVGABOX.vhd(942): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 942 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(943) " "VHDL Process Statement warning at XSINCVGABOX.vhd(943): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 943 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059629 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(945) " "VHDL Process Statement warning at XSINCVGABOX.vhd(945): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 945 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(949) " "VHDL Process Statement warning at XSINCVGABOX.vhd(949): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 949 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(962) " "VHDL Process Statement warning at XSINCVGABOX.vhd(962): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 962 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(963) " "VHDL Process Statement warning at XSINCVGABOX.vhd(963): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 963 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(964) " "VHDL Process Statement warning at XSINCVGABOX.vhd(964): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 964 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(965) " "VHDL Process Statement warning at XSINCVGABOX.vhd(965): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 965 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(967) " "VHDL Process Statement warning at XSINCVGABOX.vhd(967): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 967 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(971) " "VHDL Process Statement warning at XSINCVGABOX.vhd(971): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 971 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(991) " "VHDL Process Statement warning at XSINCVGABOX.vhd(991): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 991 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(992) " "VHDL Process Statement warning at XSINCVGABOX.vhd(992): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 992 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(993) " "VHDL Process Statement warning at XSINCVGABOX.vhd(993): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 993 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(994) " "VHDL Process Statement warning at XSINCVGABOX.vhd(994): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 994 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(996) " "VHDL Process Statement warning at XSINCVGABOX.vhd(996): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 996 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1000) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1000): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1000 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1011) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1011): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1011 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1012) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1012): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1012 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1013) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1013): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1013 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1014) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1014): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1014 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1016) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1016): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1016 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1027) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1027): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1027 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059630 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1028) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1028): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1028 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1029) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1029): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1029 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1030) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1030): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1030 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1032) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1032): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1032 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1036) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1036): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1036 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1049) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1049): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1049 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1050) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1050): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1050 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1051) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1051): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1051 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1052) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1052): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1052 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1055) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1055): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1055 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1059) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1059): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1059 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1070) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1070): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1070 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1071) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1071): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1071 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1072) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1072): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1073) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1073): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1073 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1076) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1076): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1076 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1096) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1096): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1096 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1097) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1097): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1097 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1098) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1098): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1098 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059631 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1099) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1099): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1099 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1107) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1107): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1108) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1108): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1109) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1109): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1110) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1110): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1118) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1118): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1119) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1119): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1120) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1120): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1121) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1121): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1129) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1129): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1130) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1130): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1131) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1131): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1132) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1132): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1148) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1148): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1149) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1149): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1150) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1150): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1151) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1151): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1154) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1154): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1155) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1155): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059632 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1156) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1156): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1157) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1157): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1159) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1159): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1160) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1160): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1161) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1161): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1162) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1162): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1171) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1171): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1172) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1172): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1173) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1173): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1174) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1174): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1176) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1176): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1180) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1180): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1191) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1191): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1192) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1192): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1193) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1193): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1194) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1194): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1196) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1196): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1207) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1207): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1208) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1208): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1209) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1209): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059633 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1210) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1210): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1213) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1213): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1217) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1217): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1229) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1229): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1230) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1230): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1231) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1231): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1232) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1232): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(1234) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1234): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1238) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1238): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1251) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1251): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1252) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1252): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1253) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1253): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1254) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1254): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1256) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1256): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1271) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1271): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1272) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1272): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1273) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1273): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1274) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1274): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1276) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1276): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059634 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1277) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1277): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1278) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1278): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1279) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1279): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1281) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1281): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1282) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1282): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1283) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1283): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1284) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1284): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1286) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1286): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1287) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1287): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1288) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1288): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1289) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1289): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1291) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1291): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1292) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1292): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1293) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1293): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1294) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1294): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1296) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1296): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1297) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1297): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1298) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1298): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1299) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1299): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1302) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1302): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1303) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1303): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059635 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1304) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1304): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1305) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1305): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1313) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1313): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1314) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1314): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1315) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1315): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1316) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1316): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1319) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1319): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1320) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1320): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1321) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1321): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1322) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1322): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1324) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1324): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1335) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1335): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1336) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1336): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1337) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1337): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1338) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1338): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059636 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1341) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1341): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1342) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1342): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1343) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1343): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1344) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1344): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1347) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1347): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1348) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1348): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1349) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1349): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1350) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1350): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1354) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1354): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO XSINCVGABOX.vhd(1355) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1355): signal \"X_CENTRO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1356) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1356): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY XSINCVGABOX.vhd(1357) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1357): signal \"POSY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PER XSINCVGABOX.vhd(1359) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1359): signal \"PER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059637 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1376) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1376): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059638 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSY2 XSINCVGABOX.vhd(1377) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1377): signal \"POSY2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALTURA2 XSINCVGABOX.vhd(1377) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1377): signal \"ALTURA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTRO2 XSINCVGABOX.vhd(1378) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1378): signal \"X_CENTRO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LADO2 XSINCVGABOX.vhd(1378) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1378): signal \"LADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1396) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1396): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYP2 XSINCVGABOX.vhd(1397) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1397): signal \"POSYP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALTURAP2 XSINCVGABOX.vhd(1397) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1397): signal \"ALTURAP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROP2 XSINCVGABOX.vhd(1398) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1398): signal \"X_CENTROP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LADOP2 XSINCVGABOX.vhd(1398) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1398): signal \"LADOP2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDAS XSINCVGABOX.vhd(1416) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1416): signal \"VIDAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1416) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1416): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1421) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1421): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1422) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1422): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1426) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1426): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059639 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1427) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1427): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1431) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1431): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1432) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1432): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1436) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1436): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1437) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1437): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1441) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1441): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1442) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1442): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1446) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1446): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1447) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1447): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1451) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1451): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1452) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1452): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1456) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1456): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1457) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1457): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1461) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1461): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1462) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1462): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059640 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1467) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1467): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1468) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1468): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1472) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1472): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1473) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1473): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1477) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1477): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1478) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1478): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1482) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1482): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1483) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1483): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1491) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1491): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1492) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1492): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1496) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1496): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1497) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1497): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1501) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1501): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1502) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1502): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1506) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1506): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1507) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1507): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059641 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1511) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1511): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1512) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1512): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1516) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1516): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1517) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1517): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1521) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1521): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1522) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1522): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1526) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1526): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1527) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1527): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1532) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1532): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1533) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1533): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1537) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1537): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1538) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1538): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1542) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1542): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1543) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1543): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1547) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1547): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1548) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1548): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1552) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1552): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059642 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1553) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1553): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1557) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1557): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1558) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1558): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1563) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1563): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1564) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1564): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1579) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1579): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1580) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1580): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1584) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1584): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1585) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1585): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1589) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1589): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1590) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1590): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1594) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1594): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1595) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1595): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1599) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1599): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1600) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1600): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1604) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1604): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1605) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1605): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1609) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1609): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1609 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1610) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1610): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059643 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1627) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1627): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1628) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1628): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1628 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1632) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1632): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1633) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1633): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1652) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1652): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1653) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1653): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1657) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1657): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1658) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1658): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1658 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1662) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1662): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1663) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1663): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1667) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1667): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1668) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1668): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1672) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1672): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1672 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1673) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1673): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1673 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1679) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1679): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1679 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1680) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1680): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1684) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1684): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1684 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1685) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1685): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1685 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059644 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1689) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1689): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1689 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1690) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1690): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1694) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1694): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1694 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1695) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1695): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1695 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1699) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1699): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1699 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1700) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1700): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1700 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1715) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1715): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1716) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1716): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1716 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1728) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1728): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1728 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1729) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1729): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1729 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1733) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1733): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1733 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1734) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1734): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1734 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1738) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1738): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1738 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1739) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1739): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1743) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1743): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1744) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1744): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1748) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1748): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1749) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1749): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1753) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1753): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1753 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059645 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1754) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1754): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1754 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1766) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1766): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1766 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1767) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1767): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1767 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1771) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1771): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1772) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1772): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1791) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1791): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1792) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1792): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1792 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1796) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1796): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1797) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1797): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1801) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1801): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1802) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1802): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1802 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1806) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1806): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1806 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1807) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1807): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1807 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1811) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1811): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1812) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1812): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1812 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1816) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1816): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1816 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1817) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1817): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1817 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1832) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1832): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1832 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059646 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1833) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1833): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1833 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1837) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1837): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1837 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CENTROE XSINCVGABOX.vhd(1838) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1838): signal \"X_CENTROE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1838 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALA_ON XSINCVGABOX.vhd(1861) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1861): signal \"BALA_ON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDAS XSINCVGABOX.vhd(1861) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1861): signal \"VIDAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1861) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1861): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1863) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1863): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1864) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1864): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1865) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1865): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1865 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1866) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1866): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1869) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1869): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1869 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "POSYBALA XSINCVGABOX.vhd(1870) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1870): signal \"POSYBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1870 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1871) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1871): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1871 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059647 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_CBALA XSINCVGABOX.vhd(1872) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1872): signal \"X_CBALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1872 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO1 XSINCVGABOX.vhd(1901) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1901): signal \"X_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1901 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO1 XSINCVGABOX.vhd(1902) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1902): signal \"Y_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1902 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO1DIF XSINCVGABOX.vhd(1905) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1905): signal \"X_ARO1DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1905 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO1DIF XSINCVGABOX.vhd(1905) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1905): signal \"Y_ARO1DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1905 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIS_A1 XSINCVGABOX.vhd(1907) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1907): signal \"VIS_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1907 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1907) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1907): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1907 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A1 XSINCVGABOX.vhd(1908) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1908): signal \"DIST_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1908 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1908) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1908): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1908 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A1 XSINCVGABOX.vhd(1914) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1914): signal \"DIST_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1914 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1914) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1914): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1914 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1914) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1914): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1914 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A1 XSINCVGABOX.vhd(1920) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1920): signal \"DIST_A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1920) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1920): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO2 XSINCVGABOX.vhd(1940) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1940): signal \"X_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1940 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059648 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO2 XSINCVGABOX.vhd(1941) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1941): signal \"Y_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1941 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO2DIF XSINCVGABOX.vhd(1944) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1944): signal \"X_ARO2DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1944 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO2DIF XSINCVGABOX.vhd(1944) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1944): signal \"Y_ARO2DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1944 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIS_A2 XSINCVGABOX.vhd(1946) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1946): signal \"VIS_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1946 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1946) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1946): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1946 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A2 XSINCVGABOX.vhd(1947) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1947): signal \"DIST_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1947 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1947) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1947): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1947 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A2 XSINCVGABOX.vhd(1953) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1953): signal \"DIST_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1953 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1953) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1953): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1953 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1953) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1953): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1953 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A2 XSINCVGABOX.vhd(1959) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1959): signal \"DIST_A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1959 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1959) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1959): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1959 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO3 XSINCVGABOX.vhd(1979) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1979): signal \"X_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1979 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO3 XSINCVGABOX.vhd(1980) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1980): signal \"Y_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1980 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ARO3DIF XSINCVGABOX.vhd(1983) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1983): signal \"X_ARO3DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1983 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059649 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ARO3DIF XSINCVGABOX.vhd(1983) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1983): signal \"Y_ARO3DIF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1983 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIS_A3 XSINCVGABOX.vhd(1985) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1985): signal \"VIS_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1985 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(1985) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1985): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1985 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A3 XSINCVGABOX.vhd(1986) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1986): signal \"DIST_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1986 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1986) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1986): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1986 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A3 XSINCVGABOX.vhd(1992) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1992): signal \"DIST_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1992 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1992) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1992): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1992 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REXT XSINCVGABOX.vhd(1992) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1992): signal \"REXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1992 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIST_A3 XSINCVGABOX.vhd(1998) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1998): signal \"DIST_A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1998 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RINT XSINCVGABOX.vhd(1998) " "VHDL Process Statement warning at XSINCVGABOX.vhd(1998): signal \"RINT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1998 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(2017) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2017): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2017 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(2017) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2017): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2017 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_VIDA XSINCVGABOX.vhd(2018) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2018): signal \"Y_VIDA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2018 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_VIDA1 XSINCVGABOX.vhd(2019) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2019): signal \"X_VIDA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2019 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VIDASONIC XSINCVGABOX.vhd(2037) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2037): signal \"VIDASONIC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2037 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENDGAME XSINCVGABOX.vhd(2037) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2037): signal \"ENDGAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2037 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_VIDA XSINCVGABOX.vhd(2038) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2038): signal \"Y_VIDA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2038 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059650 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_VIDA2 XSINCVGABOX.vhd(2039) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2039): signal \"X_VIDA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2039 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V1 XSINCVGABOX.vhd(2062) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2062): signal \"R_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2062 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V1 XSINCVGABOX.vhd(2062) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2062): signal \"G_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2062 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V1 XSINCVGABOX.vhd(2062) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2062): signal \"B_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2062 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V1 XSINCVGABOX.vhd(2063) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2063): signal \"R_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2063 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V1 XSINCVGABOX.vhd(2064) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2064): signal \"G_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2064 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V1 XSINCVGABOX.vhd(2065) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2065): signal \"B_V1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2065 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V2 XSINCVGABOX.vhd(2066) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2066): signal \"R_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2066 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V2 XSINCVGABOX.vhd(2066) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2066): signal \"G_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2066 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V2 XSINCVGABOX.vhd(2066) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2066): signal \"B_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2066 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_V2 XSINCVGABOX.vhd(2067) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2067): signal \"R_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2067 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_V2 XSINCVGABOX.vhd(2068) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2068): signal \"G_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2068 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_V2 XSINCVGABOX.vhd(2069) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2069): signal \"B_V2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2069 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ENEMY XSINCVGABOX.vhd(2071) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2071): signal \"R_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2071 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ENEMY XSINCVGABOX.vhd(2071) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2071): signal \"G_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2071 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ENEMY XSINCVGABOX.vhd(2071) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2071): signal \"B_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2071 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ENEMY XSINCVGABOX.vhd(2072) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2072): signal \"R_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ENEMY XSINCVGABOX.vhd(2073) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2073): signal \"G_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2073 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ENEMY XSINCVGABOX.vhd(2074) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2074): signal \"B_ENEMY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_BALA XSINCVGABOX.vhd(2076) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2076): signal \"R_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2076 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_BALA XSINCVGABOX.vhd(2076) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2076): signal \"G_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2076 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_BALA XSINCVGABOX.vhd(2076) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2076): signal \"B_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2076 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_BALA XSINCVGABOX.vhd(2077) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2077): signal \"R_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2077 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_BALA XSINCVGABOX.vhd(2078) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2078): signal \"G_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2078 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_BALA XSINCVGABOX.vhd(2079) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2079): signal \"B_BALA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2079 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059651 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO1 XSINCVGABOX.vhd(2081) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2081): signal \"R_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2081 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO1 XSINCVGABOX.vhd(2081) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2081): signal \"G_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2081 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO1 XSINCVGABOX.vhd(2081) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2081): signal \"B_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2081 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO1 XSINCVGABOX.vhd(2082) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2082): signal \"R_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2082 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO1 XSINCVGABOX.vhd(2083) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2083): signal \"G_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2083 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO1 XSINCVGABOX.vhd(2084) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2084): signal \"B_ARO1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2084 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO2 XSINCVGABOX.vhd(2086) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2086): signal \"R_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2086 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO2 XSINCVGABOX.vhd(2086) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2086): signal \"G_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2086 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO2 XSINCVGABOX.vhd(2086) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2086): signal \"B_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2086 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO2 XSINCVGABOX.vhd(2087) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2087): signal \"R_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2087 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO2 XSINCVGABOX.vhd(2088) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2088): signal \"G_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2088 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO2 XSINCVGABOX.vhd(2089) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2089): signal \"B_ARO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2089 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO3 XSINCVGABOX.vhd(2091) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2091): signal \"R_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2091 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO3 XSINCVGABOX.vhd(2091) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2091): signal \"G_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2091 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO3 XSINCVGABOX.vhd(2091) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2091): signal \"B_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2091 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_ARO3 XSINCVGABOX.vhd(2092) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2092): signal \"R_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2092 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_ARO3 XSINCVGABOX.vhd(2093) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2093): signal \"G_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2093 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_ARO3 XSINCVGABOX.vhd(2094) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2094): signal \"B_ARO3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2094 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_CUADRADO2 XSINCVGABOX.vhd(2097) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2097): signal \"R_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2097 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CUADRADO2 XSINCVGABOX.vhd(2097) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2097): signal \"G_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2097 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_CUADRADO2 XSINCVGABOX.vhd(2097) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2097): signal \"B_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2097 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_CUADRADO2 XSINCVGABOX.vhd(2098) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2098): signal \"R_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2098 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CUADRADO2 XSINCVGABOX.vhd(2099) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2099): signal \"G_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2099 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_CUADRADO2 XSINCVGABOX.vhd(2100) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2100): signal \"B_CUADRADO2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_PLAT2 XSINCVGABOX.vhd(2101) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2101): signal \"R_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_PLAT2 XSINCVGABOX.vhd(2101) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2101): signal \"G_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_PLAT2 XSINCVGABOX.vhd(2101) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2101): signal \"B_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059652 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_PLAT2 XSINCVGABOX.vhd(2102) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2102): signal \"R_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059653 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_PLAT2 XSINCVGABOX.vhd(2103) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2103): signal \"G_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059653 "|BOXVGA|XSINCVGABOX:I4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_PLAT2 XSINCVGABOX.vhd(2104) " "VHDL Process Statement warning at XSINCVGABOX.vhd(2104): signal \"B_PLAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 2104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741887059653 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VELENEMY\[0\] XSINCVGABOX.vhd(254) " "Inferred latch for \"VELENEMY\[0\]\" at XSINCVGABOX.vhd(254)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059670 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[0\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[0\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059673 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[1\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[1\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059673 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[2\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[2\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059673 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_FONDO\[3\] XSINCVGABOX.vhd(176) " "Inferred latch for \"B_FONDO\[3\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059673 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[0\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[0\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059673 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[1\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[1\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059674 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[2\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[2\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059674 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_FONDO\[3\] XSINCVGABOX.vhd(176) " "Inferred latch for \"G_FONDO\[3\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059674 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[0\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[0\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059674 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[1\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[1\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059674 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[2\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[2\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059674 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_FONDO\[3\] XSINCVGABOX.vhd(176) " "Inferred latch for \"R_FONDO\[3\]\" at XSINCVGABOX.vhd(176)" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887059674 "|BOXVGA|XSINCVGABOX:I4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div0\"" {  } { { "XSINCVGABOX.vhd" "Div0" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 221 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887061477 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div1\"" {  } { { "XSINCVGABOX.vhd" "Div1" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 221 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887061477 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div2\"" {  } { { "XSINCVGABOX.vhd" "Div2" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887061477 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "XSINCVGABOX:I4\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"XSINCVGABOX:I4\|Div3\"" {  } { { "XSINCVGABOX.vhd" "Div3" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887061477 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult4\"" {  } { { "XSINCVGABOX.vhd" "Mult4" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1983 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887061477 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult5\"" {  } { { "XSINCVGABOX.vhd" "Mult5" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1983 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887061477 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult2\"" {  } { { "XSINCVGABOX.vhd" "Mult2" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1944 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887061477 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult3\"" {  } { { "XSINCVGABOX.vhd" "Mult3" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1944 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887061477 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult0\"" {  } { { "XSINCVGABOX.vhd" "Mult0" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1905 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887061477 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "XSINCVGABOX:I4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"XSINCVGABOX:I4\|Mult1\"" {  } { { "XSINCVGABOX.vhd" "Mult1" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1905 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741887061477 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1741887061477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XSINCVGABOX:I4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"XSINCVGABOX:I4\|lpm_divide:Div0\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 221 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887061517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XSINCVGABOX:I4\|lpm_divide:Div0 " "Instantiated megafunction \"XSINCVGABOX:I4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061518 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 221 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741887061518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887061550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887061550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887061561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887061561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887061575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887061575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887061609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887061609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887061643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887061643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XSINCVGABOX:I4\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"XSINCVGABOX:I4\|lpm_divide:Div2\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 232 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887061664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XSINCVGABOX:I4\|lpm_divide:Div2 " "Instantiated megafunction \"XSINCVGABOX:I4\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061664 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 232 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741887061664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887061695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887061695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887061712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887061712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887061727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887061727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XSINCVGABOX:I4\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"XSINCVGABOX:I4\|lpm_mult:Mult4\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1983 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887061779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XSINCVGABOX:I4\|lpm_mult:Mult4 " "Instantiated megafunction \"XSINCVGABOX:I4\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887061779 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 1983 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741887061779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741887061812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887061812 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741887062101 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "XSINCVGABOX:I4\|B_FONDO\[2\] XSINCVGABOX:I4\|B_FONDO\[1\] " "Duplicate LATCH primitive \"XSINCVGABOX:I4\|B_FONDO\[2\]\" merged with LATCH primitive \"XSINCVGABOX:I4\|B_FONDO\[1\]\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887062153 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "XSINCVGABOX:I4\|B_FONDO\[3\] XSINCVGABOX:I4\|B_FONDO\[1\] " "Duplicate LATCH primitive \"XSINCVGABOX:I4\|B_FONDO\[3\]\" merged with LATCH primitive \"XSINCVGABOX:I4\|B_FONDO\[1\]\"" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1741887062153 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1741887062153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[0\] " "Latch XSINCVGABOX:I4\|R_FONDO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887062155 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887062155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[1\] " "Latch XSINCVGABOX:I4\|R_FONDO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887062155 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887062155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[2\] " "Latch XSINCVGABOX:I4\|R_FONDO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTMOD525:I2\|Q\[9\] " "Ports D and ENA on the latch are fed by the same signal CONTMOD525:I2\|Q\[9\]" {  } { { "../CONTADOR4B/CONTMOD525.vhd" "" { Text "../CONTADOR4B/CONTMOD525.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887062155 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887062155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|R_FONDO\[3\] " "Latch XSINCVGABOX:I4\|R_FONDO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887062155 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887062155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[0\] " "Latch XSINCVGABOX:I4\|G_FONDO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887062155 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887062155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[1\] " "Latch XSINCVGABOX:I4\|G_FONDO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTMOD525:I2\|Q\[9\] " "Ports D and ENA on the latch are fed by the same signal CONTMOD525:I2\|Q\[9\]" {  } { { "../CONTADOR4B/CONTMOD525.vhd" "" { Text "../CONTADOR4B/CONTMOD525.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887062155 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887062155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[2\] " "Latch XSINCVGABOX:I4\|G_FONDO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887062155 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887062155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|G_FONDO\[3\] " "Latch XSINCVGABOX:I4\|G_FONDO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887062155 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887062155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|B_FONDO\[0\] " "Latch XSINCVGABOX:I4\|B_FONDO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887062155 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887062155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XSINCVGABOX:I4\|B_FONDO\[1\] " "Latch XSINCVGABOX:I4\|B_FONDO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA XSINCVGABOX:I4\|ENDGAME " "Ports D and ENA on the latch are fed by the same signal XSINCVGABOX:I4\|ENDGAME" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741887062155 ""}  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 176 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741887062155 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 99 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 93 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 86 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } } { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741887062161 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741887062161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741887063407 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[9\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[9\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[8\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[8\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[5\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[5\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[4\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[4\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[3\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[3\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|VIDAS\[1\] Low " "Register XSINCVGABOX:I4\|VIDAS\[1\] will power up to Low" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[31\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[31\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[30\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[30\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[29\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[29\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[28\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[28\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[27\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[27\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[26\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[26\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[25\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[25\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[24\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[24\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[23\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[23\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[22\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[22\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[21\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[21\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[20\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[20\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[19\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[19\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[18\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[18\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[17\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[17\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[16\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[16\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[15\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[15\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[14\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[14\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[13\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[13\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[12\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[12\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[11\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[11\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|X_CENTRO\[10\] High " "Register XSINCVGABOX:I4\|X_CENTRO\[10\] will power up to High" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "XSINCVGABOX:I4\|VELENEMY\[2\] Low " "Register XSINCVGABOX:I4\|VELENEMY\[2\] will power up to Low" {  } { { "XSINCVGABOX.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/XSINCVGABOX.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1741887063523 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1741887063523 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741887064972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741887064972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4231 " "Implemented 4231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741887065102 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741887065102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4198 " "Implemented 4198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741887065102 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1741887065102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741887065102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 711 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 711 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741887065136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 11:31:05 2025 " "Processing ended: Thu Mar 13 11:31:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741887065136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741887065136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741887065136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741887065136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1741887066181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741887066186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 11:31:05 2025 " "Processing started: Thu Mar 13 11:31:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741887066186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1741887066186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1741887066186 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1741887066283 ""}
{ "Info" "0" "" "Project  = CRUZVGA" {  } {  } 0 0 "Project  = CRUZVGA" 0 0 "Fitter" 0 0 1741887066284 ""}
{ "Info" "0" "" "Revision = BOXVGA" {  } {  } 0 0 "Revision = BOXVGA" 0 0 "Fitter" 0 0 1741887066284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1741887066523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1741887066524 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BOXVGA 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"BOXVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1741887066549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741887066593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741887066593 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1741887066747 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1741887066754 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741887066964 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1741887066964 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741887066970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741887066970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741887066970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741887066970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741887066970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741887066970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741887066970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741887066970 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1741887066970 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741887066971 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741887066971 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741887066971 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1741887066971 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1741887066973 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1741887067831 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BOXVGA.sdc " "Synopsys Design Constraints File file not found: 'BOXVGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1741887067833 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1741887067834 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1741887067852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1741887067852 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1741887067852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "YSINCVGA:I3\|VSINC  " "Automatically promoted node YSINCVGA:I3\|VSINC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "YSINCVGA:I3\|VSINC " "Destination node YSINCVGA:I3\|VSINC" {  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VSINC~output " "Destination node VSINC~output" {  } { { "BOXVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/BOXVGA.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1741887067979 ""}  } { { "../YSINCVGA/YSINCVGA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/YSINCVGA/YSINCVGA.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741887067979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREC:I0\|FF  " "Automatically promoted node DIVFREC:I0\|FF " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTMOD800:I1\|Q\[1\] " "Destination node CONTMOD800:I1\|Q\[1\]" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTMOD800:I1\|Q\[2\] " "Destination node CONTMOD800:I1\|Q\[2\]" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTMOD800:I1\|Q\[3\] " "Destination node CONTMOD800:I1\|Q\[3\]" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTMOD800:I1\|Q\[4\] " "Destination node CONTMOD800:I1\|Q\[4\]" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTMOD800:I1\|Q\[5\] " "Destination node CONTMOD800:I1\|Q\[5\]" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTMOD800:I1\|Q\[6\] " "Destination node CONTMOD800:I1\|Q\[6\]" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTMOD800:I1\|Q\[7\] " "Destination node CONTMOD800:I1\|Q\[7\]" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTMOD800:I1\|Q\[8\] " "Destination node CONTMOD800:I1\|Q\[8\]" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTMOD800:I1\|Q\[9\] " "Destination node CONTMOD800:I1\|Q\[9\]" {  } { { "../CONTADOR4B/CONTMOD800.vhd" "" { Text "../CONTADOR4B/CONTMOD800.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREC:I0\|FF~0 " "Destination node DIVFREC:I0\|FF~0" {  } { { "../DIVFREC/DIVFREC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 8477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1741887067979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1741887067979 ""}  } { { "../DIVFREC/DIVFREC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/DIVFREC/DIVFREC.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741887067979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTMOD800:I1\|SUMAUNO10:I0\|Equal0  " "Automatically promoted node CONTMOD800:I1\|SUMAUNO10:I0\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741887067980 ""}  } { { "../SUMAUNO4/SUMAUNO10.vhd" "" { Text "../SUMAUNO4/SUMAUNO10.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741887067980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1741887068380 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741887068381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741887068381 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741887068384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741887068385 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1741887068387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1741887068387 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1741887068388 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1741887068388 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741887068602 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1741887068608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1741887069713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741887070060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1741887070087 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1741887074939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741887074939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1741887075602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1741887077381 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1741887077381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1741887080059 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1741887080059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741887080063 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.38 " "Total time spent on timing analysis during the Fitter is 1.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1741887080248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741887080267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741887081147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741887081149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741887082203 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741887082849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/output_files/BOXVGA.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/output_files/BOXVGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1741887083361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6119 " "Peak virtual memory: 6119 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741887083951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 11:31:23 2025 " "Processing ended: Thu Mar 13 11:31:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741887083951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741887083951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741887083951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1741887083951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1741887084849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741887084853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 11:31:24 2025 " "Processing started: Thu Mar 13 11:31:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741887084853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1741887084853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1741887084853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1741887085130 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1741887086384 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1741887086480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741887087268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 11:31:27 2025 " "Processing ended: Thu Mar 13 11:31:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741887087268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741887087268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741887087268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1741887087268 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1741887087931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1741887088327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741887088332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 11:31:28 2025 " "Processing started: Thu Mar 13 11:31:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741887088332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1741887088332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CRUZVGA -c BOXVGA " "Command: quartus_sta CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1741887088332 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1741887088435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1741887088702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1741887088703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887088737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887088737 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1741887088967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BOXVGA.sdc " "Synopsys Design Constraints File file not found: 'BOXVGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1741887089018 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887089019 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name YSINCVGA:I3\|VSINC YSINCVGA:I3\|VSINC " "create_clock -period 1.000 -name YSINCVGA:I3\|VSINC YSINCVGA:I3\|VSINC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741887089023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREC:I0\|FF DIVFREC:I0\|FF " "create_clock -period 1.000 -name DIVFREC:I0\|FF DIVFREC:I0\|FF" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741887089023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTMOD800:I1\|Q\[0\] CONTMOD800:I1\|Q\[0\] " "create_clock -period 1.000 -name CONTMOD800:I1\|Q\[0\] CONTMOD800:I1\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741887089023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741887089023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name YSINCVGA:I3\|EDO.IDLE YSINCVGA:I3\|EDO.IDLE " "create_clock -period 1.000 -name YSINCVGA:I3\|EDO.IDLE YSINCVGA:I3\|EDO.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1741887089023 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741887089023 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1741887089034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741887089035 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1741887089036 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1741887089043 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1741887089055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741887089060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.433 " "Worst-case setup slack is -8.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.433           -2948.858 YSINCVGA:I3\|VSINC  " "   -8.433           -2948.858 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.170              -5.170 YSINCVGA:I3\|EDO.IDLE  " "   -5.170              -5.170 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.553             -42.953 DIVFREC:I0\|FF  " "   -4.553             -42.953 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.109              -6.659 CONTMOD800:I1\|Q\[0\]  " "   -1.109              -6.659 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091              -1.091 CLK  " "   -1.091              -1.091 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887089063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 YSINCVGA:I3\|VSINC  " "    0.323               0.000 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 DIVFREC:I0\|FF  " "    0.342               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CONTMOD800:I1\|Q\[0\]  " "    0.343               0.000 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 CLK  " "    0.996               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.766               0.000 YSINCVGA:I3\|EDO.IDLE  " "    4.766               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887089070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.626 " "Worst-case recovery slack is -4.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.626             -42.827 DIVFREC:I0\|FF  " "   -4.626             -42.827 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.736             -27.035 CONTMOD800:I1\|Q\[0\]  " "   -2.736             -27.035 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887089074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.360 " "Worst-case removal slack is 1.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.360               0.000 DIVFREC:I0\|FF  " "    1.360               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.034               0.000 CONTMOD800:I1\|Q\[0\]  " "    2.034               0.000 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887089078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 CLK  " "   -3.000              -4.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -610.305 YSINCVGA:I3\|VSINC  " "   -1.403            -610.305 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -28.060 DIVFREC:I0\|FF  " "   -1.403             -28.060 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 CONTMOD800:I1\|Q\[0\]  " "   -1.403             -14.030 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 YSINCVGA:I3\|EDO.IDLE  " "    0.479               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887089080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887089080 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741887089095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741887089113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741887090214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741887090343 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741887090359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.582 " "Worst-case setup slack is -7.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.582           -2665.111 YSINCVGA:I3\|VSINC  " "   -7.582           -2665.111 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.689              -4.689 YSINCVGA:I3\|EDO.IDLE  " "   -4.689              -4.689 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.187             -37.912 DIVFREC:I0\|FF  " "   -4.187             -37.912 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948              -5.437 CONTMOD800:I1\|Q\[0\]  " "   -0.948              -5.437 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843              -0.843 CLK  " "   -0.843              -0.843 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887090361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 YSINCVGA:I3\|VSINC  " "    0.290               0.000 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 DIVFREC:I0\|FF  " "    0.307               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 CONTMOD800:I1\|Q\[0\]  " "    0.308               0.000 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 CLK  " "    0.845               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.439               0.000 YSINCVGA:I3\|EDO.IDLE  " "    4.439               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887090368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.224 " "Worst-case recovery slack is -4.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.224             -38.903 DIVFREC:I0\|FF  " "   -4.224             -38.903 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.429             -24.014 CONTMOD800:I1\|Q\[0\]  " "   -2.429             -24.014 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887090373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.157 " "Worst-case removal slack is 1.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.157               0.000 DIVFREC:I0\|FF  " "    1.157               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.889               0.000 CONTMOD800:I1\|Q\[0\]  " "    1.889               0.000 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887090377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 CLK  " "   -3.000              -4.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -610.305 YSINCVGA:I3\|VSINC  " "   -1.403            -610.305 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -28.060 DIVFREC:I0\|FF  " "   -1.403             -28.060 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 CONTMOD800:I1\|Q\[0\]  " "   -1.403             -14.030 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 YSINCVGA:I3\|EDO.IDLE  " "    0.475               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887090379 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741887090394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741887090562 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741887090567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.977 " "Worst-case setup slack is -2.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.977           -1010.108 YSINCVGA:I3\|VSINC  " "   -2.977           -1010.108 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.105              -2.105 YSINCVGA:I3\|EDO.IDLE  " "   -2.105              -2.105 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699             -10.953 DIVFREC:I0\|FF  " "   -1.699             -10.953 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -0.364 CLK  " "   -0.364              -0.364 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 CONTMOD800:I1\|Q\[0\]  " "    0.120               0.000 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887090569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 DIVFREC:I0\|FF  " "    0.088               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 YSINCVGA:I3\|VSINC  " "    0.140               0.000 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CONTMOD800:I1\|Q\[0\]  " "    0.150               0.000 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 CLK  " "    0.553               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.451               0.000 YSINCVGA:I3\|EDO.IDLE  " "    2.451               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887090576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.477 " "Worst-case recovery slack is -1.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.477             -13.054 DIVFREC:I0\|FF  " "   -1.477             -13.054 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582              -5.669 CONTMOD800:I1\|Q\[0\]  " "   -0.582              -5.669 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887090579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.410 " "Worst-case removal slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 DIVFREC:I0\|FF  " "    0.410               0.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 CONTMOD800:I1\|Q\[0\]  " "    0.837               0.000 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887090583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.124 CLK  " "   -3.000              -4.124 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -435.000 YSINCVGA:I3\|VSINC  " "   -1.000            -435.000 YSINCVGA:I3\|VSINC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 DIVFREC:I0\|FF  " "   -1.000             -20.000 DIVFREC:I0\|FF " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 CONTMOD800:I1\|Q\[0\]  " "   -1.000             -10.000 CONTMOD800:I1\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 YSINCVGA:I3\|EDO.IDLE  " "    0.497               0.000 YSINCVGA:I3\|EDO.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741887090585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741887090585 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741887091158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741887091174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741887091236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 11:31:31 2025 " "Processing ended: Thu Mar 13 11:31:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741887091236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741887091236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741887091236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1741887091236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1741887092172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741887092176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 11:31:32 2025 " "Processing started: Thu Mar 13 11:31:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741887092176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1741887092176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CRUZVGA -c BOXVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1741887092177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1741887092648 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1741887092693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BOXVGA.vo C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/simulation/modelsim/ simulation " "Generated file BOXVGA.vo in folder \"C:/intelFPGA_lite/18.1/Tec21/PROYECTO_VGA/CRUZVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1741887093062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741887093114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 11:31:33 2025 " "Processing ended: Thu Mar 13 11:31:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741887093114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741887093114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741887093114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1741887093114 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 725 s " "Quartus Prime Full Compilation was successful. 0 errors, 725 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1741887093743 ""}
