// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sext_ln87,
        sext_ln87_1,
        local_values_B_V_address0,
        local_values_B_V_ce0,
        local_values_B_V_q0,
        local_values_B_V_1_address0,
        local_values_B_V_1_ce0,
        local_values_B_V_1_q0,
        local_values_B_V_2_address0,
        local_values_B_V_2_ce0,
        local_values_B_V_2_q0,
        local_values_B_V_3_address0,
        local_values_B_V_3_ce0,
        local_values_B_V_3_q0,
        local_row_indices_B_address0,
        local_row_indices_B_ce0,
        local_row_indices_B_q0,
        local_row_indices_B_1_address0,
        local_row_indices_B_1_ce0,
        local_row_indices_B_1_q0,
        local_row_indices_B_2_address0,
        local_row_indices_B_2_ce0,
        local_row_indices_B_2_q0,
        local_row_indices_B_3_address0,
        local_row_indices_B_3_ce0,
        local_row_indices_B_3_q0,
        r_V,
        zext_ln837_1,
        accum_V_address0,
        accum_V_ce0,
        accum_V_we0,
        accum_V_d0,
        accum_V_q0,
        accum_V_1_address0,
        accum_V_1_ce0,
        accum_V_1_we0,
        accum_V_1_d0,
        accum_V_1_q0,
        accum_V_2_address0,
        accum_V_2_ce0,
        accum_V_2_we0,
        accum_V_2_d0,
        accum_V_2_q0,
        accum_V_3_address0,
        accum_V_3_ce0,
        accum_V_3_we0,
        accum_V_3_d0,
        accum_V_3_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] sext_ln87;
input  [31:0] sext_ln87_1;
output  [9:0] local_values_B_V_address0;
output   local_values_B_V_ce0;
input  [15:0] local_values_B_V_q0;
output  [9:0] local_values_B_V_1_address0;
output   local_values_B_V_1_ce0;
input  [15:0] local_values_B_V_1_q0;
output  [9:0] local_values_B_V_2_address0;
output   local_values_B_V_2_ce0;
input  [15:0] local_values_B_V_2_q0;
output  [9:0] local_values_B_V_3_address0;
output   local_values_B_V_3_ce0;
input  [15:0] local_values_B_V_3_q0;
output  [9:0] local_row_indices_B_address0;
output   local_row_indices_B_ce0;
input  [31:0] local_row_indices_B_q0;
output  [9:0] local_row_indices_B_1_address0;
output   local_row_indices_B_1_ce0;
input  [31:0] local_row_indices_B_1_q0;
output  [9:0] local_row_indices_B_2_address0;
output   local_row_indices_B_2_ce0;
input  [31:0] local_row_indices_B_2_q0;
output  [9:0] local_row_indices_B_3_address0;
output   local_row_indices_B_3_ce0;
input  [31:0] local_row_indices_B_3_q0;
input  [15:0] r_V;
input  [9:0] zext_ln837_1;
output  [9:0] accum_V_address0;
output   accum_V_ce0;
output   accum_V_we0;
output  [15:0] accum_V_d0;
input  [15:0] accum_V_q0;
output  [9:0] accum_V_1_address0;
output   accum_V_1_ce0;
output   accum_V_1_we0;
output  [15:0] accum_V_1_d0;
input  [15:0] accum_V_1_q0;
output  [9:0] accum_V_2_address0;
output   accum_V_2_ce0;
output   accum_V_2_we0;
output  [15:0] accum_V_2_d0;
input  [15:0] accum_V_2_q0;
output  [9:0] accum_V_3_address0;
output   accum_V_3_ce0;
output   accum_V_3_we0;
output  [15:0] accum_V_3_d0;
input  [15:0] accum_V_3_q0;

reg ap_idle;
reg local_values_B_V_ce0;
reg local_values_B_V_1_ce0;
reg local_values_B_V_2_ce0;
reg local_values_B_V_3_ce0;
reg local_row_indices_B_ce0;
reg local_row_indices_B_1_ce0;
reg local_row_indices_B_2_ce0;
reg local_row_indices_B_3_ce0;
reg[9:0] accum_V_address0;
reg accum_V_ce0;
reg accum_V_we0;
reg[15:0] accum_V_d0;
reg[9:0] accum_V_1_address0;
reg accum_V_1_ce0;
reg accum_V_1_we0;
reg[15:0] accum_V_1_d0;
reg[9:0] accum_V_2_address0;
reg accum_V_2_ce0;
reg accum_V_2_we0;
reg[15:0] accum_V_2_d0;
reg[9:0] accum_V_3_address0;
reg accum_V_3_ce0;
reg accum_V_3_we0;
reg[15:0] accum_V_3_d0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln87_reg_464;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire  signed [31:0] r_V_cast_fu_276_p1;
reg  signed [31:0] r_V_cast_reg_454;
wire  signed [63:0] sext_ln87_1_cast_fu_280_p1;
reg  signed [63:0] sext_ln87_1_cast_reg_459;
wire   [0:0] icmp_ln87_fu_296_p2;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [1:0] trunc_ln90_fu_323_p1;
reg   [1:0] trunc_ln90_reg_488;
wire    ap_block_pp0_stage2_11001;
wire   [9:0] add_ln837_fu_378_p2;
reg   [9:0] add_ln837_reg_519;
wire   [1:0] trunc_ln837_fu_383_p1;
reg   [1:0] trunc_ln837_reg_524;
reg   [9:0] accum_V_addr_reg_529;
wire    ap_block_pp0_stage3_11001;
reg   [9:0] accum_V_1_addr_reg_534;
reg   [9:0] accum_V_2_addr_reg_539;
reg   [9:0] accum_V_3_addr_reg_544;
reg   [15:0] trunc_ln8_reg_557;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln90_fu_311_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln837_fu_387_p1;
wire    ap_block_pp0_stage3;
reg   [63:0] b_fu_88;
wire   [63:0] add_ln87_fu_327_p2;
wire  signed [63:0] sext_ln87_cast_fu_284_p1;
wire    ap_loop_init;
wire   [0:0] icmp_ln1420_fu_419_p2;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage0;
wire   [9:0] lshr_ln4_fu_301_p4;
wire  signed [15:0] b_val_V_fu_338_p6;
wire   [31:0] row_fu_351_p6;
wire   [9:0] lshr_ln5_fu_368_p4;
wire   [15:0] lhs_fu_394_p6;
wire  signed [26:0] lhs_1_fu_407_p3;
wire  signed [31:0] grp_fu_433_p3;
wire  signed [15:0] grp_fu_433_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

sparse_matrix_multiply_HLS_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U193(
    .din0(local_values_B_V_q0),
    .din1(local_values_B_V_1_q0),
    .din2(local_values_B_V_2_q0),
    .din3(local_values_B_V_3_q0),
    .din4(trunc_ln90_reg_488),
    .dout(b_val_V_fu_338_p6)
);

sparse_matrix_multiply_HLS_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U194(
    .din0(local_row_indices_B_q0),
    .din1(local_row_indices_B_1_q0),
    .din2(local_row_indices_B_2_q0),
    .din3(local_row_indices_B_3_q0),
    .din4(trunc_ln90_reg_488),
    .dout(row_fu_351_p6)
);

sparse_matrix_multiply_HLS_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U195(
    .din0(accum_V_q0),
    .din1(accum_V_1_q0),
    .din2(accum_V_2_q0),
    .din3(accum_V_3_q0),
    .din4(trunc_ln837_reg_524),
    .dout(lhs_fu_394_p6)
);

sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_27s_32_4_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_val_V_fu_338_p6),
    .din1(grp_fu_433_p1),
    .din2(lhs_1_fu_407_p3),
    .ce(1'b1),
    .dout(grp_fu_433_p3)
);

sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_fu_88 <= sext_ln87_cast_fu_284_p1;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln87_fu_296_p2 == 1'd1))) begin
        b_fu_88 <= add_ln87_fu_327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_464 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accum_V_1_addr_reg_534 <= zext_ln837_fu_387_p1;
        accum_V_2_addr_reg_539 <= zext_ln837_fu_387_p1;
        accum_V_3_addr_reg_544 <= zext_ln837_fu_387_p1;
        accum_V_addr_reg_529 <= zext_ln837_fu_387_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_reg_464 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln837_reg_519 <= add_ln837_fu_378_p2;
        trunc_ln837_reg_524 <= trunc_ln837_fu_383_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln87_reg_464 <= icmp_ln87_fu_296_p2;
        trunc_ln8_reg_557 <= {{grp_fu_433_p3[26:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_cast_reg_454 <= r_V_cast_fu_276_p1;
        sext_ln87_1_cast_reg_459 <= sext_ln87_1_cast_fu_280_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln87_fu_296_p2 == 1'd1))) begin
        trunc_ln90_reg_488 <= trunc_ln90_fu_323_p1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_1_address0 = accum_V_1_addr_reg_534;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accum_V_1_address0 = zext_ln837_fu_387_p1;
    end else begin
        accum_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_1_ce0 = 1'b1;
    end else begin
        accum_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            accum_V_1_d0 = trunc_ln8_reg_557;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            accum_V_1_d0 = 16'd0;
        end else begin
            accum_V_1_d0 = 'bx;
        end
    end else begin
        accum_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln837_reg_524 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1420_fu_419_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln837_reg_524 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_1_we0 = 1'b1;
    end else begin
        accum_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_2_address0 = accum_V_2_addr_reg_539;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accum_V_2_address0 = zext_ln837_fu_387_p1;
    end else begin
        accum_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_2_ce0 = 1'b1;
    end else begin
        accum_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            accum_V_2_d0 = trunc_ln8_reg_557;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            accum_V_2_d0 = 16'd0;
        end else begin
            accum_V_2_d0 = 'bx;
        end
    end else begin
        accum_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln837_reg_524 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1420_fu_419_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln837_reg_524 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_2_we0 = 1'b1;
    end else begin
        accum_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_3_address0 = accum_V_3_addr_reg_544;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accum_V_3_address0 = zext_ln837_fu_387_p1;
    end else begin
        accum_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_3_ce0 = 1'b1;
    end else begin
        accum_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            accum_V_3_d0 = trunc_ln8_reg_557;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            accum_V_3_d0 = 16'd0;
        end else begin
            accum_V_3_d0 = 'bx;
        end
    end else begin
        accum_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln837_reg_524 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1420_fu_419_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln837_reg_524 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_3_we0 = 1'b1;
    end else begin
        accum_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_address0 = accum_V_addr_reg_529;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        accum_V_address0 = zext_ln837_fu_387_p1;
    end else begin
        accum_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_ce0 = 1'b1;
    end else begin
        accum_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            accum_V_d0 = trunc_ln8_reg_557;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            accum_V_d0 = 16'd0;
        end else begin
            accum_V_d0 = 'bx;
        end
    end else begin
        accum_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln837_reg_524 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1420_fu_419_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln837_reg_524 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        accum_V_we0 = 1'b1;
    end else begin
        accum_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_reg_464 == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_row_indices_B_1_ce0 = 1'b1;
    end else begin
        local_row_indices_B_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_row_indices_B_2_ce0 = 1'b1;
    end else begin
        local_row_indices_B_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_row_indices_B_3_ce0 = 1'b1;
    end else begin
        local_row_indices_B_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_row_indices_B_ce0 = 1'b1;
    end else begin
        local_row_indices_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_values_B_V_1_ce0 = 1'b1;
    end else begin
        local_values_B_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_values_B_V_2_ce0 = 1'b1;
    end else begin
        local_values_B_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_values_B_V_3_ce0 = 1'b1;
    end else begin
        local_values_B_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        local_values_B_V_ce0 = 1'b1;
    end else begin
        local_values_B_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln837_fu_378_p2 = (zext_ln837_1 + lshr_ln5_fu_368_p4);

assign add_ln87_fu_327_p2 = (b_fu_88 + 64'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign grp_fu_433_p1 = r_V_cast_reg_454;

assign icmp_ln1420_fu_419_p2 = ((grp_fu_433_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_296_p2 = (($signed(b_fu_88) < $signed(sext_ln87_1_cast_reg_459)) ? 1'b1 : 1'b0);

assign lhs_1_fu_407_p3 = {{lhs_fu_394_p6}, {11'd0}};

assign local_row_indices_B_1_address0 = zext_ln90_fu_311_p1;

assign local_row_indices_B_2_address0 = zext_ln90_fu_311_p1;

assign local_row_indices_B_3_address0 = zext_ln90_fu_311_p1;

assign local_row_indices_B_address0 = zext_ln90_fu_311_p1;

assign local_values_B_V_1_address0 = zext_ln90_fu_311_p1;

assign local_values_B_V_2_address0 = zext_ln90_fu_311_p1;

assign local_values_B_V_3_address0 = zext_ln90_fu_311_p1;

assign local_values_B_V_address0 = zext_ln90_fu_311_p1;

assign lshr_ln4_fu_301_p4 = {{b_fu_88[11:2]}};

assign lshr_ln5_fu_368_p4 = {{row_fu_351_p6[11:2]}};

assign r_V_cast_fu_276_p1 = $signed(r_V);

assign sext_ln87_1_cast_fu_280_p1 = $signed(sext_ln87_1);

assign sext_ln87_cast_fu_284_p1 = $signed(sext_ln87);

assign trunc_ln837_fu_383_p1 = row_fu_351_p6[1:0];

assign trunc_ln90_fu_323_p1 = b_fu_88[1:0];

assign zext_ln837_fu_387_p1 = add_ln837_reg_519;

assign zext_ln90_fu_311_p1 = lshr_ln4_fu_301_p4;

endmodule //sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_87_9
