{
    "MlibObjs": {},
    "CurCompileUdps": {},
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 4499,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "checksum": 0
            }
        },
        "sh_reg_test": {
            "hVvst_d": {
                "bytes": 4492,
                "mod": "sh_reg_test",
                "mode": 4,
                "out": "hVvst_d.o",
                "checksum": 0,
                "archive": "archive.1/_prev_archive_1.a"
            }
        }
    },
    "CompileStrategy": "fullobj",
    "NameTable": {
        "sh_reg_test": [
            "sh_reg_test",
            "hVvst",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_nvcsw": 21,
            "ru_maxrss_kb": 71512,
            "ru_utime_sec": 0.035874999999999997,
            "ru_nivcsw": 0,
            "ru_minflt": 3883,
            "ru_stime_sec": 0.0089680000000000003,
            "ru_majflt": 0
        },
        "nQuads": 14,
        "ru_self_end": {
            "ru_nvcsw": 22,
            "ru_maxrss_kb": 76440,
            "ru_utime_sec": 0.036635000000000001,
            "ru_nivcsw": 0,
            "ru_minflt": 4676,
            "ru_stime_sec": 0.020353,
            "ru_majflt": 0
        },
        "ru_childs_cgstart": {
            "ru_nvcsw": 0,
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0
        },
        "outputSizePerQuad": 2312.0,
        "nMops": 13,
        "ru_childs_end": {
            "ru_nvcsw": 1,
            "ru_maxrss_kb": 9444,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_minflt": 216,
            "ru_stime_sec": 0.0046709999999999998,
            "ru_majflt": 0
        },
        "totalObjSize": 32371,
        "CodeGen(%)": 2.0745189026886957,
        "Frontend(%)": 97.925481097311305
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 32371
    },
    "CurCompileModules": [
        "...MASTER...",
        "sh_reg_test"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.5588.json"
    ],
    "PEModules": [],
    "Misc": {
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "cwd": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim",
        "csrc_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/csrc",
        "daidir_abs": "/home/fmrt/workspace/branch_predictor/branch_predictor/sim/simv.daidir",
        "daidir": "simv.daidir",
        "archive_dir": "archive.1"
    },
    "CompileStatus": "Successful"
}