verilog xil_defaultlib --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_10" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/1b57/hdl/verilog/mul_matrix_control_s_axi.v" \
"../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/1b57/hdl/verilog/mul_matrix_gmem_m_axi.v" \
"../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/1b57/hdl/verilog/mul_matrix.v" \
"../../../bd/design_1/ip/design_1_mul_matrix_0_10/sim/design_1_mul_matrix_0_10.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_10/sim/design_1_processing_system7_0_10.v" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/sim/bd_69c2.v" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_0/sim/bd_69c2_one_0.v" \

sv xil_defaultlib --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_10" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_2/sim/bd_69c2_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_3/sim/bd_69c2_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_4/sim/bd_69c2_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_5/sim/bd_69c2_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_6/sim/bd_69c2_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_7/sim/bd_69c2_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_8/sim/bd_69c2_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_9/sim/bd_69c2_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_10/sim/bd_69c2_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_11/sim/bd_69c2_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_8/bd_0/ip/ip_12/sim/bd_69c2_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_10" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../mul_pynqZ2_module.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_8/sim/design_1_axi_smc_8.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
