0.7
2020.2
Feb  9 2024
00:36:40
C:/Vivado_Projects/DAC_par/DAC_par.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv,1759837535,systemVerilog,,,,parallel_DAC_tb,,uvm,,,,,,
C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/tb_bram.sv,1760006677,systemVerilog,,,,tb_bram,,uvm,,,,,,
C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fifo.sv,1759759411,systemVerilog,,C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv,,fifo,,uvm,,,,,,
C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/fixed_point_linear.sv,1759478224,systemVerilog,,C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv,,fixed_point_linear,,uvm,,,,,,
C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/parallel_DAC.sv,1759842299,systemVerilog,,C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv,,parallel_DAC,,uvm,,,,,,
C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/top.sv,1759841816,systemVerilog,,C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/parallel_DAC_tb.sv,,top,,uvm,,,,,,
C:/Vivado_Projects/DAC_par/DAC_par.srcs/sources_1/new/true_dual_port.sv,1760007965,systemVerilog,,C:/Vivado_Projects/DAC_par/DAC_par.srcs/sim_1/new/tb_bram.sv,,true_dual_port,,uvm,,,,,,
