+++
title = "Full Adder"
author = ["Kiran"]
date = 2024-06-08T11:32:00-04:00
tags = ["rtl"]
draft = false
+++

[Design](<https://github.com/24x7fpga/iVerilog/blob/master/design/full_add/full_add.sv>) -- [Testbench](<https://github.com/24x7fpga/iVerilog/blob/master/tb_design/tb_full_add/tb_full_add.sv>) -- [RTL Design Directory]({{< relref "2024_06_05_00_21_53_rtl_design_directory.md" >}})


## Full Adder {#full-adder}

A full adder is a basic building block of a digital circuit. Full adder requires three inputs a, b, and c(carry-in) to result in two outputs s(sum) and co(carry-out).

Full adder truth table:

| A | B | C | SUM (S) | Carry (Co) |
|---|---|---|---------|------------|
| 0 | 0 | 0 | 0       | 0          |
| 0 | 0 | 1 | 1       | 0          |
| 0 | 1 | 0 | 1       | 0          |
| 0 | 1 | 1 | 0       | 1          |
| 1 | 0 | 0 | 1       | 0          |
| 1 | 0 | 1 | 0       | 1          |
| 1 | 1 | 0 | 0       | 1          |
| 1 | 1 | 1 | 1       | 1          |

Boolean equation for sum and carry is :

-   Sum = A xor B xor C
-   Carry = (A and B) or (B and C) or (C and A)


#### Verilog Code: Full Adder {#verilog-code-full-adder}

```verilog { copy-button="t" }
assign s  = a ^ b ^ c;
assign co = (a & b) | (b & c) | (c & a);
```
