#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000169d6c5aa50 .scope module, "InstructionFetchUnit_TestBench" "InstructionFetchUnit_TestBench" 2 1;
 .timescale 0 0;
v00000169d6cca580_0 .net "pAddr", 0 0, L_00000169d6ccb6d0;  1 drivers
v00000169d6ccaa80_0 .var "pAluOut", 0 0;
v00000169d6cca260_0 .var "pClk", 0 0;
v00000169d6ccae40_0 .net "pDataLoaded", 0 0, L_00000169d6c773b0;  1 drivers
v00000169d6ccada0_0 .var "pDataValid", 0 0;
v00000169d6ccaf80_0 .var "pIRWrite", 0 0;
v00000169d6cca300_0 .var "pInMemData", 0 0;
v00000169d6cca760_0 .var "pInPC", 0 0;
v00000169d6cca800_0 .var "pIorD", 0 0;
v00000169d6cca080_0 .net "pOutData", 0 0, L_00000169d6ccb130;  1 drivers
v00000169d6cca120_0 .net "pOutInstr", 0 0, L_00000169d6ccc8f0;  1 drivers
v00000169d6ccc850_0 .net "pOutPC", 0 0, L_00000169d6ccc990;  1 drivers
v00000169d6ccbef0_0 .var "pReset", 0 0;
v00000169d6ccc490_0 .var/i "sim_duration", 31 0;
v00000169d6cccb70_0 .var "sim_time", 6 0;
S_00000169d6c5c1f0 .scope module, "DUT" "InstructionFetchUnit" 2 17, 3 1 0, S_00000169d6c5aa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pInPC";
    .port_info 1 /INPUT 1 "pAluOut";
    .port_info 2 /INPUT 1 "pInMemData";
    .port_info 3 /INPUT 1 "pIorD";
    .port_info 4 /INPUT 1 "pClk";
    .port_info 5 /INPUT 1 "pDataValid";
    .port_info 6 /INPUT 1 "pIRWrite";
    .port_info 7 /INPUT 1 "pReset";
    .port_info 8 /OUTPUT 1 "pAddr";
    .port_info 9 /OUTPUT 1 "pOutInstr";
    .port_info 10 /OUTPUT 1 "pOutData";
    .port_info 11 /OUTPUT 1 "pOutPC";
    .port_info 12 /OUTPUT 1 "pDataLoaded";
L_00000169d6c773b0 .functor BUFZ 1, v00000169d6c6c970_0, C4<0>, C4<0>, C4<0>;
v00000169d6c593a0_0 .var "addr", 31 0;
v00000169d6c6c970_0 .var "dataLoaded", 0 0;
v00000169d6c5abe0_0 .var "outData", 31 0;
v00000169d6c5ac80_0 .var "outInstr", 31 0;
v00000169d6c5c380_0 .var "outPC", 31 0;
v00000169d6cca8a0_0 .net "pAddr", 0 0, L_00000169d6ccb6d0;  alias, 1 drivers
v00000169d6ccabc0_0 .net "pAluOut", 0 0, v00000169d6ccaa80_0;  1 drivers
v00000169d6cca620_0 .net "pClk", 0 0, v00000169d6cca260_0;  1 drivers
v00000169d6cca440_0 .net "pDataLoaded", 0 0, L_00000169d6c773b0;  alias, 1 drivers
v00000169d6cca940_0 .net "pDataValid", 0 0, v00000169d6ccada0_0;  1 drivers
v00000169d6ccab20_0 .net "pIRWrite", 0 0, v00000169d6ccaf80_0;  1 drivers
v00000169d6cca3a0_0 .net "pInMemData", 0 0, v00000169d6cca300_0;  1 drivers
v00000169d6ccac60_0 .net "pInPC", 0 0, v00000169d6cca760_0;  1 drivers
v00000169d6cca4e0_0 .net "pIorD", 0 0, v00000169d6cca800_0;  1 drivers
v00000169d6cca9e0_0 .net "pOutData", 0 0, L_00000169d6ccb130;  alias, 1 drivers
v00000169d6cca6c0_0 .net "pOutInstr", 0 0, L_00000169d6ccc8f0;  alias, 1 drivers
v00000169d6ccad00_0 .net "pOutPC", 0 0, L_00000169d6ccc990;  alias, 1 drivers
v00000169d6cca1c0_0 .net "pReset", 0 0, v00000169d6ccbef0_0;  1 drivers
v00000169d6ccaee0_0 .var "pc", 31 0;
E_00000169d6c5d2a0 .event posedge, v00000169d6cca620_0;
E_00000169d6c5d060 .event posedge, v00000169d6cca1c0_0, v00000169d6cca620_0;
L_00000169d6ccb6d0 .part v00000169d6c593a0_0, 0, 1;
L_00000169d6ccc8f0 .part v00000169d6c5ac80_0, 0, 1;
L_00000169d6ccb130 .part v00000169d6c5abe0_0, 0, 1;
L_00000169d6ccc990 .part v00000169d6c5c380_0, 0, 1;
    .scope S_00000169d6c5c1f0;
T_0 ;
    %wait E_00000169d6c5d060;
    %load/vec4 v00000169d6cca1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000169d6c593a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000169d6c5ac80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000169d6c5abe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000169d6cca4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000169d6ccabc0_0;
    %pad/u 32;
    %assign/vec4 v00000169d6ccaee0_0, 0;
    %load/vec4 v00000169d6ccaee0_0;
    %assign/vec4 v00000169d6c593a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000169d6ccac60_0;
    %pad/u 32;
    %assign/vec4 v00000169d6ccaee0_0, 0;
    %load/vec4 v00000169d6ccaee0_0;
    %assign/vec4 v00000169d6c593a0_0, 0;
T_0.3 ;
T_0.1 ;
    %load/vec4 v00000169d6ccaee0_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000169d6c5c380_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000169d6c5c1f0;
T_1 ;
    %wait E_00000169d6c5d2a0;
    %load/vec4 v00000169d6cca940_0;
    %load/vec4 v00000169d6ccab20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000169d6c6c970_0, 0;
    %load/vec4 v00000169d6cca3a0_0;
    %pad/u 32;
    %assign/vec4 v00000169d6c5ac80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000169d6c5abe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000169d6cca940_0;
    %load/vec4 v00000169d6ccab20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000169d6c6c970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000169d6c5ac80_0, 0;
    %load/vec4 v00000169d6cca3a0_0;
    %pad/u 32;
    %assign/vec4 v00000169d6c5abe0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000169d6c6c970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000169d6c5ac80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000169d6c5abe0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000169d6c5aa50;
T_2 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000169d6cccb70_0, 0, 7;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v00000169d6ccc490_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000169d6c5aa50;
T_3 ;
    %vpi_call 2 34 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000169d6c5aa50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6cca260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000169d6ccbef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6ccbef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6cca760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6ccaa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6cca300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6cca800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000169d6ccada0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000169d6ccaf80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6cca760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6ccaa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000169d6cca300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000169d6cca800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000169d6ccada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6ccaf80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6cca760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6ccaa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000169d6cca300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000169d6cca800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000169d6ccada0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000169d6ccaf80_0, 0, 1;
    %delay 20, 0;
    %delay 100, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000169d6c5aa50;
T_4 ;
    %delay 5, 0;
    %load/vec4 v00000169d6cca260_0;
    %inv;
    %store/vec4 v00000169d6cca260_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000169d6c5aa50;
T_5 ;
    %wait E_00000169d6c5d2a0;
    %load/vec4 v00000169d6ccae40_0;
    %load/vec4 v00000169d6ccaf80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 2 81 "$display", "Output Instruction: %h", v00000169d6cca120_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000169d6ccae40_0;
    %load/vec4 v00000169d6ccaf80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 2 83 "$display", "Output Data: %h", v00000169d6cca080_0 {0 0 0};
T_5.2 ;
T_5.1 ;
    %load/vec4 v00000169d6cccb70_0;
    %pad/u 32;
    %load/vec4 v00000169d6ccc490_0;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %vpi_call 2 87 "$display", "Simulation finished at time %d", v00000169d6cccb70_0 {0 0 0};
    %vpi_call 2 88 "$finish" {0 0 0};
T_5.4 ;
    %load/vec4 v00000169d6cccb70_0;
    %addi 1, 0, 7;
    %store/vec4 v00000169d6cccb70_0, 0, 7;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "InstructionFetchUnit_TestBench.v";
    "InstructionFetchUnit.v";
