# do BitTimingCAN.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:53 on May 01,2017
# vlog -work work BitTimingCAN.vo 
# -- Compiling module first_counter
# -- Compiling module hard_block
# 
# Top level modules:
# 	first_counter
# End time: 15:52:53 on May 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:54 on May 01,2017
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module first_counter_vlg_vec_tst
# 
# Top level modules:
# 	first_counter_vlg_vec_tst
# End time: 15:52:54 on May 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.first_counter_vlg_vec_tst 
# Start time: 15:52:55 on May 01,2017
# Loading work.first_counter_vlg_vec_tst
# Loading work.first_counter
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Waveform1.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /first_counter_vlg_vec_tst
# End time: 15:52:55 on May 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
