// Part 2 skeleton

module part2
	(
		CLOCK_50,						//	On Board 50 MHz
		// Your inputs and outputs here
        KEY,
        SW,
		// The ports below are for the VGA output.  Do not change.
		VGA_CLK,   						//	VGA Clock
		VGA_HS,							//	VGA H_SYNC
		VGA_VS,							//	VGA V_SYNC
		VGA_BLANK_N,						//	VGA BLANK
		VGA_SYNC_N,						//	VGA SYNC
		VGA_R,   						//	VGA Red[9:0]
		VGA_G,	 						//	VGA Green[9:0]
		VGA_B   						//	VGA Blue[9:0]
	);

	input			CLOCK_50;				//	50 MHz
	input   [9:0]   SW;
	input   [3:0]   KEY;

	// Declare your inputs and outputs here
	// Do not change the following outputs
	output			VGA_CLK;   				//	VGA Clock
	output			VGA_HS;					//	VGA H_SYNC
	output			VGA_VS;					//	VGA V_SYNC
	output			VGA_BLANK_N;				//	VGA BLANK
	output			VGA_SYNC_N;				//	VGA SYNC
	output	[9:0]	VGA_R;   				//	VGA Red[9:0]
	output	[9:0]	VGA_G;	 				//	VGA Green[9:0]
	output	[9:0]	VGA_B;   				//	VGA Blue[9:0]
	
	wire resetn;
	assign resetn = KEY[0];
	
	// Create the colour, x, y and writeEn wires that are inputs to the controller.
	wire [2:0] colour;
	wire [7:0] x;
	wire [6:0] y;
	wire writeEn;

	// Create an Instance of a VGA controller - there can be only one!
	// Define the number of colours as well as the initial background
	// image file (.MIF) for the controller.
	vga_adapter VGA(
			.resetn(resetn),
			.clock(CLOCK_50),
			.colour(colour),
			.x(x),
			.y(y),
			.plot(writeEn),
			/* Signals for the DAC to drive the monitor. */
			.VGA_R(VGA_R),
			.VGA_G(VGA_G),
			.VGA_B(VGA_B),
			.VGA_HS(VGA_HS),
			.VGA_VS(VGA_VS),
			.VGA_BLANK(VGA_BLANK_N),
			.VGA_SYNC(VGA_SYNC_N),
			.VGA_CLK(VGA_CLK));
		defparam VGA.RESOLUTION = "160x120";
		defparam VGA.MONOCHROME = "FALSE";
		defparam VGA.BITS_PER_COLOUR_CHANNEL = 1;
		defparam VGA.BACKGROUND_IMAGE = "black.mif";
	
	wire ld_x,ld_y,drw,run_counter,update_temp,update_grid,update_single;
    // Instantiate datapath
	//datapath d0(
		
	//);
	
	//Instantiate control
    //control c0(
	//);
 
endmodule

module datapath
	(
		
	);
	
endmodule

module control
	(
		input resetN,
		input go,
		input clk,
		output reg ld_x,ld_y,drw,run_counter,update_temp,update_grid,update_single;
	);
	reg current_state,next_state;
	localparam	S_Load_X = 5'd0,
				S_Load_X_Wait = 5'd1,
				S_Load_Y = 5'd2,
				S_Load_Y_Wait = 5'd3,
				S_Cell_Toggle = 5'd4,
				S_Draw = 5'd5, //draw one pass on the whole screen
				S_Update_Temp = 5'd6, //update the temporary grid that is underneath the actual board
				S_Update_Cells = 5'd7; //update the board from the the temporary grid
	//use a counter to run S_draw for 16 cycles 
	
	always@(*)
	begin: state_table
		case (current_state)
			S_Load_X: next_state = go ? S_Load_X_Wait : S_Load_X;
			S_Load_X_Wait: next_state = go ? S_Load_X_Wait : S_Load_Y;
			S_Load_Y: next_state = go ? S_Load_Y_Wait : S_Load_Y;
			S_Load_Y_Wait: next_state = go ? S_Load_Y_Wait : S_Cell_Toggle;
			S_Cell_Toggle: next_state = S_Draw;
			S_Draw: begin
				if(Enable & Completed)
					next_state = S_Update_Temp; //If the board is in run mode don't go to the wait step
				else
					next_state = (go & Completed) ? S_Draw_Wait : S_Draw; //if the board is in load mode go to the wait step
			end
			S_Draw_Wait: next_state = go ? S_Draw_Wait : S_Load_X; //go to the next load on button release
			S_Update_Temp: next_state = Completed ? S_Update_Cells : S_Update_Temp; //if the circuit has updated all cells then proceed
			S_Update_Cells: next_state = Completed ? S_Draw : S_Update_Cells; // if the circuit has updated all cells then proceed
			default: next_state = S_Load_X;
		endcase
	end
	//make a timer here for doing the update cycles
	//should count out the number of cells on the screen
	
	
	always@(*)
	begin: enable_signals
		//default all signals to 0
		ld_x=1'b0; //load x
		ld_y=1'b0; //load y
		drw=1'b0; //should draw
		update_temp=1'b0; //should updated the temp grid
		update_grid=1'b0; //should update the current grid
		run_counter=1'b0; //should be using the counter to delay state transitions
		update_single=1'b0;
		case(current_state)
			S_Load_X: begin
			ld_x=1'b1;
			end
			S_Load_Y: begin
			ld_y=1'b1;
			end
			S_Draw: begin
			drw=1'b1;
			run_counter=1'b1;
			end
			S_Draw_Wait: begin
			drw=1'b1;
			run_counter=1'b1;
			end
			S_Update_Temp: begin
			update_temp=1'b1;
			run_counter=1'b1;
			end
			S_Update_Cells: begin
			update_grid=1'b1;
			run_counter=1'b1;
			end
			S_Cell_Toggle: begin
			update_single=1'b1;
			end
		endcase
	end
	
	//update state registers
	always@(posedge clk)
	begin: state_FF
		if(!resetN)
			current_state<=S_Load_X;
		else
			current_state<=next_state;
	end
endmodule;

module alt_counter #(parameter size=4)(Enable,q,d,Clear_b,ParLoad,clock);
input Enable,Clear_b,clock,ParLoad;
input [size:0] d;
output reg [size:0] q; // declare q
always @(posedge clock) // triggered every time clock rises
begin
	if (Clear_b == 1'b0) // when Clear b is 0
		q <= 0; // q is set to 0
	else if (ParLoad == 1'b1) // Check if parallel load
		q <= d; // load d
	else if ((|q) == 1'b0) // when q is the minimum value for the counter
		q <= d; // q reset to d
	else if (Enable == 1'b1) // increment q only when Enable is 1
		q <= q - 1'b1; // deincrement q
end
endmodule

