<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>LLVM-MC(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">LLVM-MC(1)</td>
    <td class="head-vol">User Commands</td>
    <td class="head-rtitle">LLVM-MC(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
llvm-mc - manual page for llvm-mc 4.0
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
ERROR: ld.so: object 'libfakeroot-sysv.so' from LD_PRELOAD cannot be preloaded
  (cannot open shared object file): ignored. OVERVIEW: llvm machine code
  playground
<div class="Pp"></div>
USAGE: llvm-mc [options] &lt;input file&gt;
<div class="Pp"></div>
OPTIONS:
<div class="Pp"></div>
General options:
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-I=</b>&lt;directory&gt;
  - Directory of include files</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-aarch64-neon-syntax</b>
  - Choose style of NEON code to emit from AArch64 backend:</div>
<dl class="Bl-tag">
  <dt class="It-tag">=generic</dt>
  <dd class="It-tag">- Emit generic NEON assembly</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=apple</dt>
  <dd class="It-tag">- Emit Apple-style NEON assembly</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-amdgpu-dump-rtmd</b>
  - Dump AMDGPU runtime metadata</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-amdgpu-spill-sgpr-to-smem</b>
  - Use scalar stores to spill SGPRs if supported by subtarget</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-amdgpu-vgpr-index-mode</b>
  - Use GPR indexing mode instead of movrel for vector indexing</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-arch=</b>&lt;string&gt;
  - Target arch to assemble for, see <b>-version</b> for available targets</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-arm-execute-only</b>
  -</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-arm-implicit-it</b>
  - Allow conditional instructions outdside of an IT block</div>
<dl class="Bl-tag">
  <dt class="It-tag">=always</dt>
  <dd class="It-tag">- Accept in both ISAs, emit implicit ITs in Thumb</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=never</dt>
  <dd class="It-tag">- Warn in ARM, reject in Thumb</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=arm</dt>
  <dd class="It-tag">- Accept in ARM, reject in Thumb</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=thumb</dt>
  <dd class="It-tag">- Warn in ARM, emit implicit ITs in Thumb</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-asm-instrumentation</b>
  - Instrumentation of inline assembly and assembly source files</div>
<dl class="Bl-tag">
  <dt class="It-tag">=none</dt>
  <dd class="It-tag">- no instrumentation at all</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=address</dt>
  <dd class="It-tag">- instrument instructions with memory arguments</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-asm-show-inst</b>
  - Emit internal instruction representation to assembly file</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-bounds-checking-single-trap</b>
  - Use one trap block per function</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-code-model</b>
  - Choose code model</div>
<dl class="Bl-tag">
  <dt class="It-tag">=default</dt>
  <dd class="It-tag">- Target default code model</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=small</dt>
  <dd class="It-tag">- Small code model</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=kernel</dt>
  <dd class="It-tag">- Kernel code model</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=medium</dt>
  <dd class="It-tag">- Medium code model</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=large</dt>
  <dd class="It-tag">- Large code model</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-color</b>
  - use colored syntax highlighting (default=autodetect)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-compress-debug-sections</b>
  - Choose DWARF debug sections compression:</div>
<dl class="Bl-tag">
  <dt class="It-tag">=none</dt>
  <dd class="It-tag">- No compression</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=zlib</dt>
  <dd class="It-tag">- Use zlib compression</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=zlib-gnu</dt>
  <dd class="It-tag">- Use zlib-gnu compression (deprecated)</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-defsym=</b>&lt;string&gt;
  - Defines a symbol to be an integer constant</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-disable-spill-fusing</b>
  - Disable fusing of spill code into instructions</div>
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag">Action to perform:</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-as-lex</b>
  - Lex tokens from a .s file</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-assemble</b>
  - Assemble a .s file (default)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-disassemble</b>
  - Disassemble strings of hex bytes</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mdis</b>
  - Marked up disassembly of strings of hex bytes</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-dwarf-version=</b>&lt;int&gt;
  - Dwarf version</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-enable-implicit-null-checks</b>
  - Fold null checks into faulting memory operations</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-enable-load-pre</b>
  -</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-enable-name-compression</b>
  - Enable name string compression</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-enable-objc-arc-opts</b>
  - enable/disable all ARC Optimizations</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-enable-scoped-noalias</b>
  -</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-enable-tbaa</b>
  -</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-exhaustive-register-search</b>
  - Exhaustive Search for registers bypassing the depth and interference cutoffs
  of last chance recoloring</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-expensive-combines</b>
  - Enable expensive instruction combines</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-fatal-warnings</b>
  - Treat warnings as errors</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-fdebug-compilation-dir=</b>&lt;string&gt;
  - Specifies the debug info's compilation dir</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-filetype</b>
  - Choose an output file type:</div>
<dl class="Bl-tag">
  <dt class="It-tag">=asm</dt>
  <dd class="It-tag">- Emit an assembly ('.s') file</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=null</dt>
  <dd class="It-tag">- Don't emit anything (for timing purposes)</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=obj</dt>
  <dd class="It-tag">- Emit a native object ('.o') file</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-filter-print-funcs=</b>&lt;function
  names&gt; - Only print IR for functions whose name match this for all
  print-[before|after][-all] options</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-g</b> -
  Generate dwarf debugging info for assembly source files</div>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-gpsize=</b>&lt;uint&gt; - Global Pointer Addressing
    Size.</dt>
  <dd class="It-tag">The default size is 8.</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-hash-based-counter-split</b>
  - Rename counter variable of a comdat function based on cfg hash</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-ignore-empty-index-file</b>
  - Ignore an empty index file and perform non-ThinLTO compilation</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-imp-null-check-page-size=</b>&lt;int&gt;
  - The page size of the target in bytes</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-imp-null-max-insts-to-consider=</b>&lt;uint&gt;
  - The max number of instructions to consider hoisting loads over (the
  algorithm is quadratic over this number)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-incremental-linker-compatible</b>
  - When used with filetype=obj, emit an object file which can be used with an
  incremental linker</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-internalize-public-api-file=</b>&lt;filename&gt;
  - A file containing list of symbol names to preserve</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-internalize-public-api-list=</b>&lt;list&gt;
  - A list of symbol names to preserve</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-join-liveintervals</b>
  - Coalesce copies (default=true)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-limit-float-precision=</b>&lt;uint&gt;
  - Generate low-precision inline sequences for some float libcalls</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-lto-pass-remarks-output=</b>&lt;filename&gt;
  - Output filename for pass remarks</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-main-file-name=</b>&lt;string&gt;
  - Specifies the name we should consider the input file</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mattr=</b>&lt;a1,+a2,-a3,...&gt;
  - Target specific attributes ( <b>-mattr</b>=<i>help</i> for details)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mc-relax-all</b>
  - When used with filetype=obj, relax all fixups in the emitted object
  file</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mcpu=</b>&lt;cpu-name&gt;
  - Target a specific cpu type ( <b>-mcpu</b>=<i>help</i> for details)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-merror-missing-parenthesis</b>
  - Error for missing parenthesis around predicate registers</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-merror-noncontigious-register</b>
  - Error for register names that aren't contigious</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mfuture-regs</b>
  - Enable future registers</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mips-compact-branches</b>
  - MIPS Specific: Compact branch policy.</div>
<dl class="Bl-tag">
  <dt class="It-tag">=never</dt>
  <dd class="It-tag">- Do not use compact branches if possible.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=optimal</dt>
  <dd class="It-tag">- Use compact branches where appropiate (default).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=always</dt>
  <dd class="It-tag">- Always use compact branches if possible.</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mips16-constant-islands</b>
  - Enable mips16 constant islands.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mips16-hard-float</b>
  - Enable mips16 hard float.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mno-compound</b>
  - Disable looking for compound instructions for Hexagon</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mno-fixup</b>
  - Disable fixing up resolved relocations for Hexagon</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mno-ldc1-sdc1</b>
  - Expand double precision loads and stores to their single precision
  counterparts</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mno-pairing</b>
  - Disable looking for duplex instructions for Hexagon</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mwarn-missing-parenthesis</b>
  - Warn for missing parenthesis around predicate registers</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mwarn-noncontigious-register</b>
  - Warn for register names that arent contigious</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-mwarn-sign-mismatch</b>
  - Warn for mismatching a signed and unsigned value</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-n</b> -
  Don't assume assembly file starts in the text section</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-no-deprecated-warn</b>
  - Suppress all deprecated warnings</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-no-discriminators</b>
  - Disable generation of discriminator information.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-no-exec-stack</b>
  - File doesn't need an exec stack</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-no-warn</b>
  - Suppress all warnings</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-nvptx-sched4reg</b>
  - NVPTX Specific: schedule for register pressue</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-o=</b>&lt;filename&gt;
  - Output filename</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-output-asm-variant=</b>&lt;uint&gt;
  - Syntax variant to use for output printing</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-pie-copy-relocations</b>
  - PIE Copy Relocations</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-position-independent</b>
  - Position independent</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-preserve-comments</b>
  - Preserve Comments in outputted assembly</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-print-after-all</b>
  - Print IR after each pass</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-print-before-all</b>
  - Print IR before each pass</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-print-imm-hex</b>
  - Prefer hex format for immediate values</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-print-machineinstrs=</b>&lt;pass-name&gt;
  - Print machine instrs</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-r600-ir-structurize</b>
  - Use StructurizeCFG IR pass</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-rdf-dump</b>
  -</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-rdf-limit=</b>&lt;uint&gt;
  -</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-regalloc</b>
  - Register allocator to use</div>
<dl class="Bl-tag">
  <dt class="It-tag">=default</dt>
  <dd class="It-tag">- pick register allocator based on <b>-O</b> option</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=pbqp</dt>
  <dd class="It-tag">- PBQP register allocator</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=greedy</dt>
  <dd class="It-tag">- greedy register allocator</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=fast</dt>
  <dd class="It-tag">- fast register allocator</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=basic</dt>
  <dd class="It-tag">- basic register allocator</dd>
</dl>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-relax-relocations</b>
  - Emit R_X86_64_GOTPCRELX instead of R_X86_64_GOTPCREL</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-rewrite-map-file=</b>&lt;filename&gt;
  - Symbol Rewrite Map</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-rng-seed=</b>&lt;seed&gt;
  - Seed for the random number generator</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-sample-profile-check-record-coverage=</b>&lt;N&gt;
  - Emit a warning if less than N% of records in the input profile are matched
  to the IR.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-sample-profile-check-sample-coverage=</b>&lt;N&gt;
  - Emit a warning if less than N% of samples in the input profile are matched
  to the IR.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-sample-profile-inline-hot-threshold=</b>&lt;N&gt;
  - Inlined functions that account for more than N% of all samples collected in
  the parent function, will be inlined again.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-sample-profile-max-propagate-iterations=</b>&lt;uint&gt;
  - Maximum number of iterations to go through when propagating sample
  block/edge weights through the CFG.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-save-temp-labels</b>
  - Don't discard temporary labels</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-show-encoding</b>
  - Show instruction encodings</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-show-inst</b>
  - Show internal instruction representation</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-show-inst-operands</b>
  - Show instructions operands as parsed</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-stackmap-version=</b>&lt;int&gt;
  - Specify the stackmap encoding version (default = 2)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-static-func-full-module-prefix</b>
  - Use full module build paths in the profile counter names for static
  functions.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-stats</b>
  - Enable statistics output from program (available with Asserts)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-stats-json</b>
  - Display statistics as json data</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-summary-file=</b>&lt;string&gt;
  - The summary file to use for function importing.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-threads=</b>&lt;int&gt;
  -</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-time-passes</b>
  - Time each pass, printing elapsed time for each on exit</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-triple=</b>&lt;string&gt;
  - Target triple to assemble for, see <b>-version</b> for available
  targets</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-verify-debug-info</b>
  -</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-verify-dom-info</b>
  - Verify dominator info (time consuming)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-verify-loop-info</b>
  - Verify loop info (time consuming)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-verify-loop-lcssa</b>
  - Verify loop lcssa form (time consuming)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-verify-machine-dom-info</b>
  - Verify machine dominator info (time consuming)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-verify-regalloc</b>
  - Verify during register allocation</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-verify-region-info</b>
  - Verify region info (time consuming)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-verify-scev</b>
  - Verify ScalarEvolution's backedge taken counts (slow)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-verify-scev-maps</b>
  - Verify no dangling value in ScalarEvolution's ExprValueMap (slow)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-vp-counters-per-site=</b>&lt;number&gt;
  - The average number of profile counters allocated per value profiling
  site.</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-vp-static-alloc</b>
  - Do static counter allocation for value profiler</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-x86-asm-syntax</b>
  - Choose style of code to emit from X86 backend:</div>
<dl class="Bl-tag">
  <dt class="It-tag">=att</dt>
  <dd class="It-tag">- Emit AT&amp;T-style assembly</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">=intel</dt>
  <dd class="It-tag">- Emit Intel-style assembly</dd>
</dl>
<div class="Pp"></div>
Generic Options:
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-help</b>
  - Display available options ( <b>-help-hidden</b> for more)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-help-list</b>
  - Display list of available options ( <b>-help-list-hidden</b> for more)</div>
<div class="Pp"></div>
<div class="Pp" style="margin-left: 5.00ex; text-indent: -5.00ex;"><b>-version</b>
  - Display the version of this program</div>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
The full documentation for <b>llvm-mc</b> is maintained as a Texinfo manual. If
  the <b>info</b> and <b>llvm-mc</b> programs are properly installed at your
  site, the command
<dl class="Bl-tag">
  <dt class="It-tag"></dt>
  <dd class="It-tag"><b>info llvm-mc</b></dd>
</dl>
<div class="Pp"></div>
should give you access to the complete manual.</div>
<table class="foot">
  <tr>
    <td class="foot-date">March 2017</td>
    <td class="foot-os">llvm-mc 4.0</td>
  </tr>
</table>
</body>
</html>
