Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Apr 14 16:40:12 2017
| Host         : asbestos running 64-bit Ubuntu 16.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: codec/serialclkmon/output_reg_reg/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: fsmclkmon/output_reg_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 30 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.673        0.000                      0                   30        0.092        0.000                      0                   30        3.000        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
sysclk                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.690}     81.380          12.288          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       77.684        0.000                      0                   30        0.276        0.000                      0                   30       40.190        0.000                       0                    32  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         77.673        0.000                      0                   30        0.276        0.000                      0                   30       40.190        0.000                       0                    32  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       77.673        0.000                      0                   30        0.092        0.000                      0                   30  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         77.673        0.000                      0                   30        0.092        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.684ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.925ns (53.859%)  route 1.649ns (46.141%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.996 r  codec/serialclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    codec/serialclkmon/count0_carry_n_0
    SLICE_X163Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  codec/serialclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    codec/serialclkmon/count0_carry__0_n_0
    SLICE_X163Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.444 r  codec/serialclkmon/count0_carry__1/O[1]
                         net (fo=1, routed)           0.825     2.269    codec/serialclkmon/data0[10]
    SLICE_X162Y162       LUT2 (Prop_lut2_I1_O)        0.303     2.572 r  codec/serialclkmon/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.572    codec/serialclkmon/count[10]
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[10]/C
                         clock pessimism              0.566    80.352    
                         clock uncertainty           -0.173    80.179    
    SLICE_X162Y162       FDRE (Setup_fdre_C_D)        0.077    80.256    codec/serialclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         80.256    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.684    

Slack (MET) :             77.702ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.704ns (19.918%)  route 2.831ns (80.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.816    -1.003    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.456    -0.547 r  codec/serialclkmon/count_reg[11]/Q
                         net (fo=3, routed)           1.842     1.295    codec/serialclkmon/count_reg_n_0_[11]
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.124     1.419 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          0.988     2.407    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X161Y162       LUT2 (Prop_lut2_I0_O)        0.124     2.531 r  codec/serialclkmon/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.531    codec/serialclkmon/count[11]
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
                         clock pessimism              0.591    80.377    
                         clock uncertainty           -0.173    80.204    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.029    80.233    codec/serialclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         80.233    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                 77.702    

Slack (MET) :             77.720ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.732ns (20.547%)  route 2.831ns (79.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.816    -1.003    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.456    -0.547 r  codec/serialclkmon/count_reg[11]/Q
                         net (fo=3, routed)           1.842     1.295    codec/serialclkmon/count_reg_n_0_[11]
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.124     1.419 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          0.988     2.407    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X161Y162       LUT2 (Prop_lut2_I0_O)        0.152     2.559 r  codec/serialclkmon/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.559    codec/serialclkmon/count[7]
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/C
                         clock pessimism              0.591    80.377    
                         clock uncertainty           -0.173    80.204    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.075    80.279    codec/serialclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                         80.279    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 77.720    

Slack (MET) :             77.739ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.793ns (51.604%)  route 1.682ns (48.396%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 79.785 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.303 r  fsmclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.861     2.164    fsmclkmon/count0_carry__0_n_4
    SLICE_X157Y161       LUT6 (Prop_lut6_I5_O)        0.306     2.470 r  fsmclkmon/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.470    fsmclkmon/count[8]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.698    79.785    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.566    80.351    
                         clock uncertainty           -0.173    80.178    
    SLICE_X157Y161       FDRE (Setup_fdre_C_D)        0.031    80.209    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                         80.209    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                 77.739    

Slack (MET) :             77.770ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 2.039ns (59.256%)  route 1.402ns (40.744%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 79.783 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.218 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    fsmclkmon/count0_carry__1_n_0
    SLICE_X156Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.552 r  fsmclkmon/count0_carry__2/O[1]
                         net (fo=1, routed)           0.581     2.134    fsmclkmon/count0_carry__2_n_6
    SLICE_X157Y163       LUT6 (Prop_lut6_I5_O)        0.303     2.437 r  fsmclkmon/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.437    fsmclkmon/count[14]
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.696    79.783    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.566    80.349    
                         clock uncertainty           -0.173    80.176    
    SLICE_X157Y163       FDRE (Setup_fdre_C_D)        0.031    80.207    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         80.207    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 77.770    

Slack (MET) :             77.819ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.923ns (56.720%)  route 1.467ns (43.280%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 79.783 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.218 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    fsmclkmon/count0_carry__1_n_0
    SLICE_X156Y163       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.440 r  fsmclkmon/count0_carry__2/O[0]
                         net (fo=1, routed)           0.647     2.087    fsmclkmon/count0_carry__2_n_7
    SLICE_X157Y163       LUT6 (Prop_lut6_I5_O)        0.299     2.386 r  fsmclkmon/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.386    fsmclkmon/count[13]
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.696    79.783    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.566    80.349    
                         clock uncertainty           -0.173    80.176    
    SLICE_X157Y163       FDRE (Setup_fdre_C_D)        0.029    80.205    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         80.205    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                 77.819    

Slack (MET) :             77.837ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.839ns (53.117%)  route 1.623ns (46.883%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.996 r  codec/serialclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    codec/serialclkmon/count0_carry_n_0
    SLICE_X163Y162       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  codec/serialclkmon/count0_carry__0/O[1]
                         net (fo=1, routed)           0.799     2.129    codec/serialclkmon/data0[6]
    SLICE_X162Y162       LUT2 (Prop_lut2_I1_O)        0.331     2.460 r  codec/serialclkmon/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.460    codec/serialclkmon/count[6]
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[6]/C
                         clock pessimism              0.566    80.352    
                         clock uncertainty           -0.173    80.179    
    SLICE_X162Y162       FDRE (Setup_fdre_C_D)        0.118    80.297    codec/serialclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                         80.297    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 77.837    

Slack (MET) :             77.860ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.907ns (56.882%)  route 1.446ns (43.118%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 79.784 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.417 r  fsmclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.625     2.042    fsmclkmon/count0_carry__1_n_4
    SLICE_X157Y162       LUT6 (Prop_lut6_I5_O)        0.306     2.348 r  fsmclkmon/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.348    fsmclkmon/count[12]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697    79.784    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.566    80.350    
                         clock uncertainty           -0.173    80.177    
    SLICE_X157Y162       FDRE (Setup_fdre_C_D)        0.031    80.208    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         80.208    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                 77.860    

Slack (MET) :             77.881ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.925ns (57.825%)  route 1.404ns (42.175%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 79.784 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.438 r  fsmclkmon/count0_carry__1/O[1]
                         net (fo=1, routed)           0.583     2.022    fsmclkmon/count0_carry__1_n_6
    SLICE_X157Y162       LUT6 (Prop_lut6_I5_O)        0.303     2.325 r  fsmclkmon/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.325    fsmclkmon/count[10]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697    79.784    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.566    80.350    
                         clock uncertainty           -0.173    80.177    
    SLICE_X157Y162       FDRE (Setup_fdre_C_D)        0.029    80.206    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         80.206    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                 77.881    

Slack (MET) :             77.925ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.491ns (44.327%)  route 1.873ns (55.673%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 79.787 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.011 r  codec/serialclkmon/count0_carry/O[2]
                         net (fo=1, routed)           1.048     2.059    codec/serialclkmon/data0[3]
    SLICE_X162Y161       LUT2 (Prop_lut2_I1_O)        0.302     2.361 r  codec/serialclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.361    codec/serialclkmon/count[3]
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.700    79.787    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[3]/C
                         clock pessimism              0.591    80.378    
                         clock uncertainty           -0.173    80.205    
    SLICE_X162Y161       FDRE (Setup_fdre_C_D)        0.081    80.286    codec/serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         80.286    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 77.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 f  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.187    -0.306    fsmclkmon/count_reg_n_0_[0]
    SLICE_X158Y162       LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  fsmclkmon/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    fsmclkmon/count[0]
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
                         clock pessimism              0.242    -0.658    
    SLICE_X158Y162       FDRE (Hold_fdre_C_D)         0.120    -0.538    fsmclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.967%)  route 0.209ns (50.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.209    -0.284    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.239 r  fsmclkmon/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/count[8]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.092    -0.549    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 codec/serialclkmon/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.272ns (60.770%)  route 0.176ns (39.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.657    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  codec/serialclkmon/count_reg[7]/Q
                         net (fo=2, routed)           0.069    -0.460    codec/serialclkmon/count_reg_n_0_[7]
    SLICE_X161Y162       LUT4 (Prop_lut4_I0_O)        0.099    -0.361 r  codec/serialclkmon/count[0]_i_2__0/O
                         net (fo=2, routed)           0.106    -0.254    codec/serialclkmon/count[0]_i_2__0_n_0
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  codec/serialclkmon/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.209    codec/serialclkmon/count[0]
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.916    -0.897    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[0]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X162Y161       FDRE (Hold_fdre_C_D)         0.121    -0.519    codec/serialclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 fsmclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.657    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  fsmclkmon/output_reg_reg/Q
                         net (fo=22, routed)          0.233    -0.259    fsmclkmon/CLK
    SLICE_X158Y161       LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.214    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism              0.241    -0.657    
    SLICE_X158Y161       FDRE (Hold_fdre_C_D)         0.121    -0.536    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.254%)  route 0.233ns (52.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.233    -0.260    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y162       LUT6 (Prop_lut6_I4_O)        0.045    -0.215 r  fsmclkmon/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    fsmclkmon/count[10]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.257    -0.643    
    SLICE_X157Y162       FDRE (Hold_fdre_C_D)         0.091    -0.552    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.418%)  route 0.251ns (54.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.251    -0.243    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y162       LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  fsmclkmon/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    fsmclkmon/count[11]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.257    -0.643    
    SLICE_X157Y162       FDRE (Hold_fdre_C_D)         0.092    -0.551    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.446%)  route 0.295ns (58.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.295    -0.198    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  fsmclkmon/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    fsmclkmon/count[7]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[7]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.092    -0.549    fsmclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.446%)  route 0.295ns (58.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.295    -0.198    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  fsmclkmon/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.153    fsmclkmon/count[6]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[6]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.091    -0.550    fsmclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.650%)  route 0.324ns (58.350%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.641    -0.659    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y163       FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  fsmclkmon/count_reg[14]/Q
                         net (fo=3, routed)           0.154    -0.364    fsmclkmon/count_reg_n_0_[14]
    SLICE_X158Y162       LUT3 (Prop_lut3_I1_O)        0.045    -0.319 r  fsmclkmon/count[15]_i_3/O
                         net (fo=16, routed)          0.170    -0.149    fsmclkmon/count[15]_i_3_n_0
    SLICE_X158Y161       LUT6 (Prop_lut6_I1_O)        0.045    -0.104 r  fsmclkmon/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.104    fsmclkmon/count[5]
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[5]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X158Y161       FDRE (Hold_fdre_C_D)         0.121    -0.520    fsmclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 codec/serialclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.246ns (44.974%)  route 0.301ns (55.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.644    -0.656    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  codec/serialclkmon/output_reg_reg/Q
                         net (fo=13, routed)          0.301    -0.207    codec/serialclkmon/clk9600
    SLICE_X162Y161       LUT2 (Prop_lut2_I1_O)        0.098    -0.109 r  codec/serialclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.109    codec/serialclkmon/output_reg_i_1_n_0
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.916    -0.897    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/C
                         clock pessimism              0.241    -0.656    
    SLICE_X162Y161       FDRE (Hold_fdre_C_D)         0.131    -0.525    codec/serialclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.416    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clkmon0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y161   codec/serialclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y162   codec/serialclkmon/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X161Y162   codec/serialclkmon/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y161   codec/serialclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y162   codec/serialclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y161   codec/serialclkmon/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y161   codec/serialclkmon/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y162   codec/serialclkmon/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X158Y162   fsmclkmon/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X157Y162   fsmclkmon/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X157Y162   fsmclkmon/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X157Y162   fsmclkmon/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X157Y162   fsmclkmon/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y162   codec/serialclkmon/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y162   codec/serialclkmon/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X161Y162   codec/serialclkmon/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X161Y162   codec/serialclkmon/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y162   codec/serialclkmon/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X161Y162   codec/serialclkmon/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y162   codec/serialclkmon/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.673ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.925ns (53.859%)  route 1.649ns (46.141%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.996 r  codec/serialclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    codec/serialclkmon/count0_carry_n_0
    SLICE_X163Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  codec/serialclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    codec/serialclkmon/count0_carry__0_n_0
    SLICE_X163Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.444 r  codec/serialclkmon/count0_carry__1/O[1]
                         net (fo=1, routed)           0.825     2.269    codec/serialclkmon/data0[10]
    SLICE_X162Y162       LUT2 (Prop_lut2_I1_O)        0.303     2.572 r  codec/serialclkmon/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.572    codec/serialclkmon/count[10]
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[10]/C
                         clock pessimism              0.566    80.352    
                         clock uncertainty           -0.184    80.168    
    SLICE_X162Y162       FDRE (Setup_fdre_C_D)        0.077    80.245    codec/serialclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         80.245    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.673    

Slack (MET) :             77.691ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.704ns (19.918%)  route 2.831ns (80.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.816    -1.003    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.456    -0.547 r  codec/serialclkmon/count_reg[11]/Q
                         net (fo=3, routed)           1.842     1.295    codec/serialclkmon/count_reg_n_0_[11]
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.124     1.419 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          0.988     2.407    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X161Y162       LUT2 (Prop_lut2_I0_O)        0.124     2.531 r  codec/serialclkmon/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.531    codec/serialclkmon/count[11]
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
                         clock pessimism              0.591    80.377    
                         clock uncertainty           -0.184    80.193    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.029    80.222    codec/serialclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         80.222    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                 77.691    

Slack (MET) :             77.709ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.732ns (20.547%)  route 2.831ns (79.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.816    -1.003    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.456    -0.547 r  codec/serialclkmon/count_reg[11]/Q
                         net (fo=3, routed)           1.842     1.295    codec/serialclkmon/count_reg_n_0_[11]
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.124     1.419 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          0.988     2.407    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X161Y162       LUT2 (Prop_lut2_I0_O)        0.152     2.559 r  codec/serialclkmon/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.559    codec/serialclkmon/count[7]
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/C
                         clock pessimism              0.591    80.377    
                         clock uncertainty           -0.184    80.193    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.075    80.268    codec/serialclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                         80.268    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 77.709    

Slack (MET) :             77.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.793ns (51.604%)  route 1.682ns (48.396%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 79.785 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.303 r  fsmclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.861     2.164    fsmclkmon/count0_carry__0_n_4
    SLICE_X157Y161       LUT6 (Prop_lut6_I5_O)        0.306     2.470 r  fsmclkmon/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.470    fsmclkmon/count[8]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.698    79.785    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.566    80.351    
                         clock uncertainty           -0.184    80.167    
    SLICE_X157Y161       FDRE (Setup_fdre_C_D)        0.031    80.198    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                         80.198    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                 77.728    

Slack (MET) :             77.759ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 2.039ns (59.256%)  route 1.402ns (40.744%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 79.783 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.218 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    fsmclkmon/count0_carry__1_n_0
    SLICE_X156Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.552 r  fsmclkmon/count0_carry__2/O[1]
                         net (fo=1, routed)           0.581     2.134    fsmclkmon/count0_carry__2_n_6
    SLICE_X157Y163       LUT6 (Prop_lut6_I5_O)        0.303     2.437 r  fsmclkmon/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.437    fsmclkmon/count[14]
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.696    79.783    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.566    80.349    
                         clock uncertainty           -0.184    80.165    
    SLICE_X157Y163       FDRE (Setup_fdre_C_D)        0.031    80.196    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         80.196    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 77.759    

Slack (MET) :             77.808ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.923ns (56.720%)  route 1.467ns (43.280%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 79.783 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.218 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    fsmclkmon/count0_carry__1_n_0
    SLICE_X156Y163       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.440 r  fsmclkmon/count0_carry__2/O[0]
                         net (fo=1, routed)           0.647     2.087    fsmclkmon/count0_carry__2_n_7
    SLICE_X157Y163       LUT6 (Prop_lut6_I5_O)        0.299     2.386 r  fsmclkmon/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.386    fsmclkmon/count[13]
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.696    79.783    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.566    80.349    
                         clock uncertainty           -0.184    80.165    
    SLICE_X157Y163       FDRE (Setup_fdre_C_D)        0.029    80.194    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         80.194    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                 77.808    

Slack (MET) :             77.826ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.839ns (53.117%)  route 1.623ns (46.883%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.996 r  codec/serialclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    codec/serialclkmon/count0_carry_n_0
    SLICE_X163Y162       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  codec/serialclkmon/count0_carry__0/O[1]
                         net (fo=1, routed)           0.799     2.129    codec/serialclkmon/data0[6]
    SLICE_X162Y162       LUT2 (Prop_lut2_I1_O)        0.331     2.460 r  codec/serialclkmon/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.460    codec/serialclkmon/count[6]
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[6]/C
                         clock pessimism              0.566    80.352    
                         clock uncertainty           -0.184    80.168    
    SLICE_X162Y162       FDRE (Setup_fdre_C_D)        0.118    80.286    codec/serialclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                         80.286    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 77.826    

Slack (MET) :             77.849ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.907ns (56.882%)  route 1.446ns (43.118%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 79.784 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.417 r  fsmclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.625     2.042    fsmclkmon/count0_carry__1_n_4
    SLICE_X157Y162       LUT6 (Prop_lut6_I5_O)        0.306     2.348 r  fsmclkmon/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.348    fsmclkmon/count[12]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697    79.784    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.566    80.350    
                         clock uncertainty           -0.184    80.166    
    SLICE_X157Y162       FDRE (Setup_fdre_C_D)        0.031    80.197    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         80.197    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                 77.849    

Slack (MET) :             77.870ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.925ns (57.825%)  route 1.404ns (42.175%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 79.784 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.438 r  fsmclkmon/count0_carry__1/O[1]
                         net (fo=1, routed)           0.583     2.022    fsmclkmon/count0_carry__1_n_6
    SLICE_X157Y162       LUT6 (Prop_lut6_I5_O)        0.303     2.325 r  fsmclkmon/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.325    fsmclkmon/count[10]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697    79.784    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.566    80.350    
                         clock uncertainty           -0.184    80.166    
    SLICE_X157Y162       FDRE (Setup_fdre_C_D)        0.029    80.195    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         80.195    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                 77.870    

Slack (MET) :             77.914ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.491ns (44.327%)  route 1.873ns (55.673%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 79.787 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.011 r  codec/serialclkmon/count0_carry/O[2]
                         net (fo=1, routed)           1.048     2.059    codec/serialclkmon/data0[3]
    SLICE_X162Y161       LUT2 (Prop_lut2_I1_O)        0.302     2.361 r  codec/serialclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.361    codec/serialclkmon/count[3]
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.700    79.787    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[3]/C
                         clock pessimism              0.591    80.378    
                         clock uncertainty           -0.184    80.194    
    SLICE_X162Y161       FDRE (Setup_fdre_C_D)        0.081    80.275    codec/serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         80.275    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 77.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 f  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.187    -0.306    fsmclkmon/count_reg_n_0_[0]
    SLICE_X158Y162       LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  fsmclkmon/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    fsmclkmon/count[0]
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
                         clock pessimism              0.242    -0.658    
    SLICE_X158Y162       FDRE (Hold_fdre_C_D)         0.120    -0.538    fsmclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.967%)  route 0.209ns (50.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.209    -0.284    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.239 r  fsmclkmon/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/count[8]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.092    -0.549    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 codec/serialclkmon/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.272ns (60.770%)  route 0.176ns (39.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.657    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  codec/serialclkmon/count_reg[7]/Q
                         net (fo=2, routed)           0.069    -0.460    codec/serialclkmon/count_reg_n_0_[7]
    SLICE_X161Y162       LUT4 (Prop_lut4_I0_O)        0.099    -0.361 r  codec/serialclkmon/count[0]_i_2__0/O
                         net (fo=2, routed)           0.106    -0.254    codec/serialclkmon/count[0]_i_2__0_n_0
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  codec/serialclkmon/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.209    codec/serialclkmon/count[0]
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.916    -0.897    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[0]/C
                         clock pessimism              0.257    -0.640    
    SLICE_X162Y161       FDRE (Hold_fdre_C_D)         0.121    -0.519    codec/serialclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 fsmclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.657    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  fsmclkmon/output_reg_reg/Q
                         net (fo=22, routed)          0.233    -0.259    fsmclkmon/CLK
    SLICE_X158Y161       LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.214    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism              0.241    -0.657    
    SLICE_X158Y161       FDRE (Hold_fdre_C_D)         0.121    -0.536    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.254%)  route 0.233ns (52.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.233    -0.260    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y162       LUT6 (Prop_lut6_I4_O)        0.045    -0.215 r  fsmclkmon/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    fsmclkmon/count[10]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.257    -0.643    
    SLICE_X157Y162       FDRE (Hold_fdre_C_D)         0.091    -0.552    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.418%)  route 0.251ns (54.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.251    -0.243    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y162       LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  fsmclkmon/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    fsmclkmon/count[11]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.257    -0.643    
    SLICE_X157Y162       FDRE (Hold_fdre_C_D)         0.092    -0.551    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.446%)  route 0.295ns (58.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.295    -0.198    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  fsmclkmon/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    fsmclkmon/count[7]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[7]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.092    -0.549    fsmclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.446%)  route 0.295ns (58.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.295    -0.198    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  fsmclkmon/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.153    fsmclkmon/count[6]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[6]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.091    -0.550    fsmclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.650%)  route 0.324ns (58.350%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.641    -0.659    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y163       FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  fsmclkmon/count_reg[14]/Q
                         net (fo=3, routed)           0.154    -0.364    fsmclkmon/count_reg_n_0_[14]
    SLICE_X158Y162       LUT3 (Prop_lut3_I1_O)        0.045    -0.319 r  fsmclkmon/count[15]_i_3/O
                         net (fo=16, routed)          0.170    -0.149    fsmclkmon/count[15]_i_3_n_0
    SLICE_X158Y161       LUT6 (Prop_lut6_I1_O)        0.045    -0.104 r  fsmclkmon/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.104    fsmclkmon/count[5]
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[5]/C
                         clock pessimism              0.257    -0.641    
    SLICE_X158Y161       FDRE (Hold_fdre_C_D)         0.121    -0.520    fsmclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 codec/serialclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.246ns (44.974%)  route 0.301ns (55.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.644    -0.656    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  codec/serialclkmon/output_reg_reg/Q
                         net (fo=13, routed)          0.301    -0.207    codec/serialclkmon/clk9600
    SLICE_X162Y161       LUT2 (Prop_lut2_I1_O)        0.098    -0.109 r  codec/serialclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.109    codec/serialclkmon/output_reg_i_1_n_0
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.916    -0.897    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/C
                         clock pessimism              0.241    -0.656    
    SLICE_X162Y161       FDRE (Hold_fdre_C_D)         0.131    -0.525    codec/serialclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.416    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clkmon0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y161   codec/serialclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y162   codec/serialclkmon/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X161Y162   codec/serialclkmon/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y161   codec/serialclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y162   codec/serialclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y161   codec/serialclkmon/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y161   codec/serialclkmon/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X162Y162   codec/serialclkmon/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X158Y162   fsmclkmon/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X157Y162   fsmclkmon/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X157Y162   fsmclkmon/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X157Y162   fsmclkmon/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X157Y162   fsmclkmon/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y162   codec/serialclkmon/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y162   codec/serialclkmon/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X161Y162   codec/serialclkmon/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X161Y162   codec/serialclkmon/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y162   codec/serialclkmon/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X161Y162   codec/serialclkmon/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y162   codec/serialclkmon/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X162Y161   codec/serialclkmon/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.673ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.925ns (53.859%)  route 1.649ns (46.141%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.996 r  codec/serialclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    codec/serialclkmon/count0_carry_n_0
    SLICE_X163Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  codec/serialclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    codec/serialclkmon/count0_carry__0_n_0
    SLICE_X163Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.444 r  codec/serialclkmon/count0_carry__1/O[1]
                         net (fo=1, routed)           0.825     2.269    codec/serialclkmon/data0[10]
    SLICE_X162Y162       LUT2 (Prop_lut2_I1_O)        0.303     2.572 r  codec/serialclkmon/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.572    codec/serialclkmon/count[10]
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[10]/C
                         clock pessimism              0.566    80.352    
                         clock uncertainty           -0.184    80.168    
    SLICE_X162Y162       FDRE (Setup_fdre_C_D)        0.077    80.245    codec/serialclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         80.245    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.673    

Slack (MET) :             77.691ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.704ns (19.918%)  route 2.831ns (80.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.816    -1.003    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.456    -0.547 r  codec/serialclkmon/count_reg[11]/Q
                         net (fo=3, routed)           1.842     1.295    codec/serialclkmon/count_reg_n_0_[11]
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.124     1.419 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          0.988     2.407    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X161Y162       LUT2 (Prop_lut2_I0_O)        0.124     2.531 r  codec/serialclkmon/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.531    codec/serialclkmon/count[11]
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
                         clock pessimism              0.591    80.377    
                         clock uncertainty           -0.184    80.193    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.029    80.222    codec/serialclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         80.222    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                 77.691    

Slack (MET) :             77.709ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.732ns (20.547%)  route 2.831ns (79.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.816    -1.003    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.456    -0.547 r  codec/serialclkmon/count_reg[11]/Q
                         net (fo=3, routed)           1.842     1.295    codec/serialclkmon/count_reg_n_0_[11]
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.124     1.419 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          0.988     2.407    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X161Y162       LUT2 (Prop_lut2_I0_O)        0.152     2.559 r  codec/serialclkmon/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.559    codec/serialclkmon/count[7]
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/C
                         clock pessimism              0.591    80.377    
                         clock uncertainty           -0.184    80.193    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.075    80.268    codec/serialclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                         80.268    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 77.709    

Slack (MET) :             77.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.793ns (51.604%)  route 1.682ns (48.396%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 79.785 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.303 r  fsmclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.861     2.164    fsmclkmon/count0_carry__0_n_4
    SLICE_X157Y161       LUT6 (Prop_lut6_I5_O)        0.306     2.470 r  fsmclkmon/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.470    fsmclkmon/count[8]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.698    79.785    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.566    80.351    
                         clock uncertainty           -0.184    80.167    
    SLICE_X157Y161       FDRE (Setup_fdre_C_D)        0.031    80.198    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                         80.198    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                 77.728    

Slack (MET) :             77.759ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 2.039ns (59.256%)  route 1.402ns (40.744%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 79.783 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.218 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    fsmclkmon/count0_carry__1_n_0
    SLICE_X156Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.552 r  fsmclkmon/count0_carry__2/O[1]
                         net (fo=1, routed)           0.581     2.134    fsmclkmon/count0_carry__2_n_6
    SLICE_X157Y163       LUT6 (Prop_lut6_I5_O)        0.303     2.437 r  fsmclkmon/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.437    fsmclkmon/count[14]
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.696    79.783    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.566    80.349    
                         clock uncertainty           -0.184    80.165    
    SLICE_X157Y163       FDRE (Setup_fdre_C_D)        0.031    80.196    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         80.196    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 77.759    

Slack (MET) :             77.808ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.923ns (56.720%)  route 1.467ns (43.280%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 79.783 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.218 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    fsmclkmon/count0_carry__1_n_0
    SLICE_X156Y163       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.440 r  fsmclkmon/count0_carry__2/O[0]
                         net (fo=1, routed)           0.647     2.087    fsmclkmon/count0_carry__2_n_7
    SLICE_X157Y163       LUT6 (Prop_lut6_I5_O)        0.299     2.386 r  fsmclkmon/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.386    fsmclkmon/count[13]
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.696    79.783    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.566    80.349    
                         clock uncertainty           -0.184    80.165    
    SLICE_X157Y163       FDRE (Setup_fdre_C_D)        0.029    80.194    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         80.194    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                 77.808    

Slack (MET) :             77.826ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.839ns (53.117%)  route 1.623ns (46.883%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.996 r  codec/serialclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    codec/serialclkmon/count0_carry_n_0
    SLICE_X163Y162       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  codec/serialclkmon/count0_carry__0/O[1]
                         net (fo=1, routed)           0.799     2.129    codec/serialclkmon/data0[6]
    SLICE_X162Y162       LUT2 (Prop_lut2_I1_O)        0.331     2.460 r  codec/serialclkmon/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.460    codec/serialclkmon/count[6]
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[6]/C
                         clock pessimism              0.566    80.352    
                         clock uncertainty           -0.184    80.168    
    SLICE_X162Y162       FDRE (Setup_fdre_C_D)        0.118    80.286    codec/serialclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                         80.286    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 77.826    

Slack (MET) :             77.849ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.907ns (56.882%)  route 1.446ns (43.118%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 79.784 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.417 r  fsmclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.625     2.042    fsmclkmon/count0_carry__1_n_4
    SLICE_X157Y162       LUT6 (Prop_lut6_I5_O)        0.306     2.348 r  fsmclkmon/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.348    fsmclkmon/count[12]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697    79.784    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.566    80.350    
                         clock uncertainty           -0.184    80.166    
    SLICE_X157Y162       FDRE (Setup_fdre_C_D)        0.031    80.197    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         80.197    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                 77.849    

Slack (MET) :             77.870ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.925ns (57.825%)  route 1.404ns (42.175%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 79.784 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.438 r  fsmclkmon/count0_carry__1/O[1]
                         net (fo=1, routed)           0.583     2.022    fsmclkmon/count0_carry__1_n_6
    SLICE_X157Y162       LUT6 (Prop_lut6_I5_O)        0.303     2.325 r  fsmclkmon/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.325    fsmclkmon/count[10]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697    79.784    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.566    80.350    
                         clock uncertainty           -0.184    80.166    
    SLICE_X157Y162       FDRE (Setup_fdre_C_D)        0.029    80.195    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         80.195    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                 77.870    

Slack (MET) :             77.914ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0_1 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.491ns (44.327%)  route 1.873ns (55.673%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 79.787 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.011 r  codec/serialclkmon/count0_carry/O[2]
                         net (fo=1, routed)           1.048     2.059    codec/serialclkmon/data0[3]
    SLICE_X162Y161       LUT2 (Prop_lut2_I1_O)        0.302     2.361 r  codec/serialclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.361    codec/serialclkmon/count[3]
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.700    79.787    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[3]/C
                         clock pessimism              0.591    80.378    
                         clock uncertainty           -0.184    80.194    
    SLICE_X162Y161       FDRE (Setup_fdre_C_D)        0.081    80.275    codec/serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         80.275    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 77.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 f  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.187    -0.306    fsmclkmon/count_reg_n_0_[0]
    SLICE_X158Y162       LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  fsmclkmon/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    fsmclkmon/count[0]
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
                         clock pessimism              0.242    -0.658    
                         clock uncertainty            0.184    -0.474    
    SLICE_X158Y162       FDRE (Hold_fdre_C_D)         0.120    -0.354    fsmclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.967%)  route 0.209ns (50.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.209    -0.284    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.239 r  fsmclkmon/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/count[8]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.184    -0.457    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.092    -0.365    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 codec/serialclkmon/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.272ns (60.770%)  route 0.176ns (39.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.657    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  codec/serialclkmon/count_reg[7]/Q
                         net (fo=2, routed)           0.069    -0.460    codec/serialclkmon/count_reg_n_0_[7]
    SLICE_X161Y162       LUT4 (Prop_lut4_I0_O)        0.099    -0.361 r  codec/serialclkmon/count[0]_i_2__0/O
                         net (fo=2, routed)           0.106    -0.254    codec/serialclkmon/count[0]_i_2__0_n_0
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  codec/serialclkmon/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.209    codec/serialclkmon/count[0]
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.916    -0.897    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[0]/C
                         clock pessimism              0.257    -0.640    
                         clock uncertainty            0.184    -0.456    
    SLICE_X162Y161       FDRE (Hold_fdre_C_D)         0.121    -0.335    codec/serialclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fsmclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.657    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  fsmclkmon/output_reg_reg/Q
                         net (fo=22, routed)          0.233    -0.259    fsmclkmon/CLK
    SLICE_X158Y161       LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.214    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism              0.241    -0.657    
                         clock uncertainty            0.184    -0.473    
    SLICE_X158Y161       FDRE (Hold_fdre_C_D)         0.121    -0.352    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.254%)  route 0.233ns (52.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.233    -0.260    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y162       LUT6 (Prop_lut6_I4_O)        0.045    -0.215 r  fsmclkmon/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    fsmclkmon/count[10]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.257    -0.643    
                         clock uncertainty            0.184    -0.459    
    SLICE_X157Y162       FDRE (Hold_fdre_C_D)         0.091    -0.368    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.418%)  route 0.251ns (54.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.251    -0.243    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y162       LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  fsmclkmon/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    fsmclkmon/count[11]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.257    -0.643    
                         clock uncertainty            0.184    -0.459    
    SLICE_X157Y162       FDRE (Hold_fdre_C_D)         0.092    -0.367    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.446%)  route 0.295ns (58.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.295    -0.198    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  fsmclkmon/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    fsmclkmon/count[7]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[7]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.184    -0.457    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.092    -0.365    fsmclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.446%)  route 0.295ns (58.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.295    -0.198    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  fsmclkmon/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.153    fsmclkmon/count[6]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[6]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.184    -0.457    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.091    -0.366    fsmclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.650%)  route 0.324ns (58.350%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.641    -0.659    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y163       FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  fsmclkmon/count_reg[14]/Q
                         net (fo=3, routed)           0.154    -0.364    fsmclkmon/count_reg_n_0_[14]
    SLICE_X158Y162       LUT3 (Prop_lut3_I1_O)        0.045    -0.319 r  fsmclkmon/count[15]_i_3/O
                         net (fo=16, routed)          0.170    -0.149    fsmclkmon/count[15]_i_3_n_0
    SLICE_X158Y161       LUT6 (Prop_lut6_I1_O)        0.045    -0.104 r  fsmclkmon/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.104    fsmclkmon/count[5]
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[5]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.184    -0.457    
    SLICE_X158Y161       FDRE (Hold_fdre_C_D)         0.121    -0.336    fsmclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 codec/serialclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.246ns (44.974%)  route 0.301ns (55.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.644    -0.656    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  codec/serialclkmon/output_reg_reg/Q
                         net (fo=13, routed)          0.301    -0.207    codec/serialclkmon/clk9600
    SLICE_X162Y161       LUT2 (Prop_lut2_I1_O)        0.098    -0.109 r  codec/serialclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.109    codec/serialclkmon/output_reg_i_1_n_0
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.916    -0.897    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/C
                         clock pessimism              0.241    -0.656    
                         clock uncertainty            0.184    -0.472    
    SLICE_X162Y161       FDRE (Hold_fdre_C_D)         0.131    -0.341    codec/serialclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.673ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.925ns (53.859%)  route 1.649ns (46.141%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.996 r  codec/serialclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    codec/serialclkmon/count0_carry_n_0
    SLICE_X163Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  codec/serialclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    codec/serialclkmon/count0_carry__0_n_0
    SLICE_X163Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.444 r  codec/serialclkmon/count0_carry__1/O[1]
                         net (fo=1, routed)           0.825     2.269    codec/serialclkmon/data0[10]
    SLICE_X162Y162       LUT2 (Prop_lut2_I1_O)        0.303     2.572 r  codec/serialclkmon/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.572    codec/serialclkmon/count[10]
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[10]/C
                         clock pessimism              0.566    80.352    
                         clock uncertainty           -0.184    80.168    
    SLICE_X162Y162       FDRE (Setup_fdre_C_D)        0.077    80.245    codec/serialclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         80.245    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 77.673    

Slack (MET) :             77.691ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.704ns (19.918%)  route 2.831ns (80.082%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.816    -1.003    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.456    -0.547 r  codec/serialclkmon/count_reg[11]/Q
                         net (fo=3, routed)           1.842     1.295    codec/serialclkmon/count_reg_n_0_[11]
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.124     1.419 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          0.988     2.407    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X161Y162       LUT2 (Prop_lut2_I0_O)        0.124     2.531 r  codec/serialclkmon/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.531    codec/serialclkmon/count[11]
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
                         clock pessimism              0.591    80.377    
                         clock uncertainty           -0.184    80.193    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.029    80.222    codec/serialclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                         80.222    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                 77.691    

Slack (MET) :             77.709ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.732ns (20.547%)  route 2.831ns (79.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.816    -1.003    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.456    -0.547 r  codec/serialclkmon/count_reg[11]/Q
                         net (fo=3, routed)           1.842     1.295    codec/serialclkmon/count_reg_n_0_[11]
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.124     1.419 r  codec/serialclkmon/count[11]_i_2/O
                         net (fo=12, routed)          0.988     2.407    codec/serialclkmon/count[11]_i_2_n_0
    SLICE_X161Y162       LUT2 (Prop_lut2_I0_O)        0.152     2.559 r  codec/serialclkmon/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.559    codec/serialclkmon/count[7]
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/C
                         clock pessimism              0.591    80.377    
                         clock uncertainty           -0.184    80.193    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.075    80.268    codec/serialclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                         80.268    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 77.709    

Slack (MET) :             77.728ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.793ns (51.604%)  route 1.682ns (48.396%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 79.785 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.303 r  fsmclkmon/count0_carry__0/O[3]
                         net (fo=1, routed)           0.861     2.164    fsmclkmon/count0_carry__0_n_4
    SLICE_X157Y161       LUT6 (Prop_lut6_I5_O)        0.306     2.470 r  fsmclkmon/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.470    fsmclkmon/count[8]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.698    79.785    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.566    80.351    
                         clock uncertainty           -0.184    80.167    
    SLICE_X157Y161       FDRE (Setup_fdre_C_D)        0.031    80.198    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                         80.198    
                         arrival time                          -2.470    
  -------------------------------------------------------------------
                         slack                                 77.728    

Slack (MET) :             77.759ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 2.039ns (59.256%)  route 1.402ns (40.744%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 79.783 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.218 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    fsmclkmon/count0_carry__1_n_0
    SLICE_X156Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.552 r  fsmclkmon/count0_carry__2/O[1]
                         net (fo=1, routed)           0.581     2.134    fsmclkmon/count0_carry__2_n_6
    SLICE_X157Y163       LUT6 (Prop_lut6_I5_O)        0.303     2.437 r  fsmclkmon/count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.437    fsmclkmon/count[14]
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.696    79.783    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.566    80.349    
                         clock uncertainty           -0.184    80.165    
    SLICE_X157Y163       FDRE (Setup_fdre_C_D)        0.031    80.196    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         80.196    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                 77.759    

Slack (MET) :             77.808ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.923ns (56.720%)  route 1.467ns (43.280%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 79.783 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.218 r  fsmclkmon/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    fsmclkmon/count0_carry__1_n_0
    SLICE_X156Y163       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.440 r  fsmclkmon/count0_carry__2/O[0]
                         net (fo=1, routed)           0.647     2.087    fsmclkmon/count0_carry__2_n_7
    SLICE_X157Y163       LUT6 (Prop_lut6_I5_O)        0.299     2.386 r  fsmclkmon/count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.386    fsmclkmon/count[13]
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.696    79.783    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.566    80.349    
                         clock uncertainty           -0.184    80.165    
    SLICE_X157Y163       FDRE (Setup_fdre_C_D)        0.029    80.194    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         80.194    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                 77.808    

Slack (MET) :             77.826ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.839ns (53.117%)  route 1.623ns (46.883%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 79.786 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.996 r  codec/serialclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    codec/serialclkmon/count0_carry_n_0
    SLICE_X163Y162       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.330 r  codec/serialclkmon/count0_carry__0/O[1]
                         net (fo=1, routed)           0.799     2.129    codec/serialclkmon/data0[6]
    SLICE_X162Y162       LUT2 (Prop_lut2_I1_O)        0.331     2.460 r  codec/serialclkmon/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.460    codec/serialclkmon/count[6]
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.699    79.786    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y162       FDRE                                         r  codec/serialclkmon/count_reg[6]/C
                         clock pessimism              0.566    80.352    
                         clock uncertainty           -0.184    80.168    
    SLICE_X162Y162       FDRE (Setup_fdre_C_D)        0.118    80.286    codec/serialclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                         80.286    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 77.826    

Slack (MET) :             77.849ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 1.907ns (56.882%)  route 1.446ns (43.118%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 79.784 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.417 r  fsmclkmon/count0_carry__1/O[3]
                         net (fo=1, routed)           0.625     2.042    fsmclkmon/count0_carry__1_n_4
    SLICE_X157Y162       LUT6 (Prop_lut6_I5_O)        0.306     2.348 r  fsmclkmon/count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.348    fsmclkmon/count[12]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697    79.784    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[12]/C
                         clock pessimism              0.566    80.350    
                         clock uncertainty           -0.184    80.166    
    SLICE_X157Y162       FDRE (Setup_fdre_C_D)        0.031    80.197    fsmclkmon/count_reg[12]
  -------------------------------------------------------------------
                         required time                         80.197    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                 77.849    

Slack (MET) :             77.870ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.925ns (57.825%)  route 1.404ns (42.175%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 79.784 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.815    -1.004    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.486 r  fsmclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.821     0.334    fsmclkmon/count_reg_n_0_[1]
    SLICE_X156Y160       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.990 r  fsmclkmon/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.990    fsmclkmon/count0_carry_n_0
    SLICE_X156Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.104 r  fsmclkmon/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.104    fsmclkmon/count0_carry__0_n_0
    SLICE_X156Y162       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.438 r  fsmclkmon/count0_carry__1/O[1]
                         net (fo=1, routed)           0.583     2.022    fsmclkmon/count0_carry__1_n_6
    SLICE_X157Y162       LUT6 (Prop_lut6_I5_O)        0.303     2.325 r  fsmclkmon/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.325    fsmclkmon/count[10]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.697    79.784    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.566    80.350    
                         clock uncertainty           -0.184    80.166    
    SLICE_X157Y162       FDRE (Setup_fdre_C_D)        0.029    80.195    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                         80.195    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                 77.870    

Slack (MET) :             77.914ns  (required time - arrival time)
  Source:                 codec/serialclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.491ns (44.327%)  route 1.873ns (55.673%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 79.787 - 81.380 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.817    -1.002    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.518    -0.484 r  codec/serialclkmon/count_reg[1]/Q
                         net (fo=3, routed)           0.824     0.340    codec/serialclkmon/count_reg_n_0_[1]
    SLICE_X163Y161       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     1.011 r  codec/serialclkmon/count0_carry/O[2]
                         net (fo=1, routed)           1.048     2.059    codec/serialclkmon/data0[3]
    SLICE_X162Y161       LUT2 (Prop_lut2_I1_O)        0.302     2.361 r  codec/serialclkmon/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.361    codec/serialclkmon/count[3]
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    R4                                                0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.785 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.947    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.273 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    77.996    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    78.087 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          1.700    79.787    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[3]/C
                         clock pessimism              0.591    80.378    
                         clock uncertainty           -0.184    80.194    
    SLICE_X162Y161       FDRE (Setup_fdre_C_D)        0.081    80.275    codec/serialclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                         80.275    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 77.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 f  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.187    -0.306    fsmclkmon/count_reg_n_0_[0]
    SLICE_X158Y162       LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  fsmclkmon/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    fsmclkmon/count[0]
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
                         clock pessimism              0.242    -0.658    
                         clock uncertainty            0.184    -0.474    
    SLICE_X158Y162       FDRE (Hold_fdre_C_D)         0.120    -0.354    fsmclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.967%)  route 0.209ns (50.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.209    -0.284    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.239 r  fsmclkmon/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.239    fsmclkmon/count[8]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.184    -0.457    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.092    -0.365    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 codec/serialclkmon/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.272ns (60.770%)  route 0.176ns (39.230%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.657    codec/serialclkmon/bbstub_clk_out1
    SLICE_X161Y162       FDRE                                         r  codec/serialclkmon/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y162       FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  codec/serialclkmon/count_reg[7]/Q
                         net (fo=2, routed)           0.069    -0.460    codec/serialclkmon/count_reg_n_0_[7]
    SLICE_X161Y162       LUT4 (Prop_lut4_I0_O)        0.099    -0.361 r  codec/serialclkmon/count[0]_i_2__0/O
                         net (fo=2, routed)           0.106    -0.254    codec/serialclkmon/count[0]_i_2__0_n_0
    SLICE_X162Y161       LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  codec/serialclkmon/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.209    codec/serialclkmon/count[0]
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.916    -0.897    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/count_reg[0]/C
                         clock pessimism              0.257    -0.640    
                         clock uncertainty            0.184    -0.456    
    SLICE_X162Y161       FDRE (Hold_fdre_C_D)         0.121    -0.335    codec/serialclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 fsmclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.643    -0.657    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.164    -0.493 r  fsmclkmon/output_reg_reg/Q
                         net (fo=22, routed)          0.233    -0.259    fsmclkmon/CLK
    SLICE_X158Y161       LUT6 (Prop_lut6_I5_O)        0.045    -0.214 r  fsmclkmon/output_reg_i_1__0/O
                         net (fo=1, routed)           0.000    -0.214    fsmclkmon/output_reg_i_1__0_n_0
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/output_reg_reg/C
                         clock pessimism              0.241    -0.657    
                         clock uncertainty            0.184    -0.473    
    SLICE_X158Y161       FDRE (Hold_fdre_C_D)         0.121    -0.352    fsmclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.254%)  route 0.233ns (52.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.233    -0.260    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y162       LUT6 (Prop_lut6_I4_O)        0.045    -0.215 r  fsmclkmon/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    fsmclkmon/count[10]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[10]/C
                         clock pessimism              0.257    -0.643    
                         clock uncertainty            0.184    -0.459    
    SLICE_X157Y162       FDRE (Hold_fdre_C_D)         0.091    -0.368    fsmclkmon/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.418%)  route 0.251ns (54.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.251    -0.243    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y162       LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  fsmclkmon/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    fsmclkmon/count[11]
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.914    -0.900    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y162       FDRE                                         r  fsmclkmon/count_reg[11]/C
                         clock pessimism              0.257    -0.643    
                         clock uncertainty            0.184    -0.459    
    SLICE_X157Y162       FDRE (Hold_fdre_C_D)         0.092    -0.367    fsmclkmon/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.446%)  route 0.295ns (58.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.295    -0.198    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  fsmclkmon/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    fsmclkmon/count[7]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[7]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.184    -0.457    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.092    -0.365    fsmclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.446%)  route 0.295ns (58.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.642    -0.658    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y162       FDRE                                         r  fsmclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y162       FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  fsmclkmon/count_reg[0]/Q
                         net (fo=18, routed)          0.295    -0.198    fsmclkmon/count_reg_n_0_[0]
    SLICE_X157Y161       LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  fsmclkmon/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.153    fsmclkmon/count[6]
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y161       FDRE                                         r  fsmclkmon/count_reg[6]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.184    -0.457    
    SLICE_X157Y161       FDRE (Hold_fdre_C_D)         0.091    -0.366    fsmclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 fsmclkmon/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            fsmclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.650%)  route 0.324ns (58.350%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.641    -0.659    fsmclkmon/bbstub_clk_out1
    SLICE_X157Y163       FDRE                                         r  fsmclkmon/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y163       FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  fsmclkmon/count_reg[14]/Q
                         net (fo=3, routed)           0.154    -0.364    fsmclkmon/count_reg_n_0_[14]
    SLICE_X158Y162       LUT3 (Prop_lut3_I1_O)        0.045    -0.319 r  fsmclkmon/count[15]_i_3/O
                         net (fo=16, routed)          0.170    -0.149    fsmclkmon/count[15]_i_3_n_0
    SLICE_X158Y161       LUT6 (Prop_lut6_I1_O)        0.045    -0.104 r  fsmclkmon/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.104    fsmclkmon/count[5]
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.915    -0.898    fsmclkmon/bbstub_clk_out1
    SLICE_X158Y161       FDRE                                         r  fsmclkmon/count_reg[5]/C
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.184    -0.457    
    SLICE_X158Y161       FDRE (Hold_fdre_C_D)         0.121    -0.336    fsmclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 codec/serialclkmon/output_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            codec/serialclkmon/output_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.246ns (44.974%)  route 0.301ns (55.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.644    -0.656    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y161       FDRE (Prop_fdre_C_Q)         0.148    -0.508 r  codec/serialclkmon/output_reg_reg/Q
                         net (fo=13, routed)          0.301    -0.207    codec/serialclkmon/clk9600
    SLICE_X162Y161       LUT2 (Prop_lut2_I1_O)        0.098    -0.109 r  codec/serialclkmon/output_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.109    codec/serialclkmon/output_reg_i_1_n_0
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=30, routed)          0.916    -0.897    codec/serialclkmon/bbstub_clk_out1
    SLICE_X162Y161       FDRE                                         r  codec/serialclkmon/output_reg_reg/C
                         clock pessimism              0.241    -0.656    
                         clock uncertainty            0.184    -0.472    
    SLICE_X162Y161       FDRE (Hold_fdre_C_D)         0.131    -0.341    codec/serialclkmon/output_reg_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.232    





