#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555556b7aea0 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x555556bc2930_0 .var "clock", 0 0;
v0x555556bc2a40_0 .net "done", 0 0, L_0x555556bd3fe0;  1 drivers
v0x555556bc2b00_0 .net "result", 31 0, L_0x555556bd4270;  1 drivers
v0x555556bc2bd0_0 .var "s_ciN", 7 0;
v0x555556bc2ca0_0 .var "s_reset", 0 0;
v0x555556bc2d90_0 .var "s_start", 0 0;
v0x555556bc2e60_0 .var "s_valueA", 31 0;
v0x555556bc2f30_0 .var "s_valueB", 31 0;
E_0x555556b99440 .event negedge, v0x555556ba0300_0;
S_0x555556b82b70 .scope module, "DUT" "ramDmaCi" 2 20, 3 1 0, S_0x555556b7aea0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x555556b7f270 .param/l "customId" 0 3 2, C4<00001110>;
L_0x555556b9e440 .functor AND 1, L_0x555556bc3190, L_0x555556bd3590, C4<1>, C4<1>;
L_0x555556b9eee0 .functor AND 1, L_0x555556b9e440, L_0x555556bd3420, C4<1>, C4<1>;
L_0x555556ba01f0 .functor AND 1, L_0x555556bc3190, L_0x555556bd38a0, C4<1>, C4<1>;
L_0x555556b833a0 .functor AND 1, L_0x555556ba01f0, L_0x555556bd3420, C4<1>, C4<1>;
L_0x555556bd3a10 .functor AND 1, L_0x555556bc3190, L_0x555556bd3420, C4<1>, C4<1>;
L_0x555556bd4170 .functor AND 1, L_0x555556b833a0, v0x555556bc1860_0, C4<1>, C4<1>;
L_0x7c454804a018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x555556bc0410_0 .net/2u *"_ivl_0", 7 0, L_0x7c454804a018;  1 drivers
L_0x7c454804a0a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556bc0510_0 .net/2u *"_ivl_10", 21 0, L_0x7c454804a0a8;  1 drivers
v0x555556bc05f0_0 .net *"_ivl_15", 0 0, L_0x555556bd3590;  1 drivers
v0x555556bc06b0_0 .net *"_ivl_16", 0 0, L_0x555556b9e440;  1 drivers
v0x555556bc0790_0 .net *"_ivl_2", 0 0, L_0x555556bc3020;  1 drivers
v0x555556bc0850_0 .net *"_ivl_21", 0 0, L_0x555556bd37c0;  1 drivers
v0x555556bc0930_0 .net *"_ivl_23", 0 0, L_0x555556bd38a0;  1 drivers
v0x555556bc09f0_0 .net *"_ivl_24", 0 0, L_0x555556ba01f0;  1 drivers
v0x555556bc0ad0_0 .net *"_ivl_28", 0 0, L_0x555556bd3a10;  1 drivers
v0x555556bc0c40_0 .net *"_ivl_31", 8 0, L_0x555556bd3ba0;  1 drivers
L_0x7c454804a0f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555556bc0d20_0 .net/2u *"_ivl_32", 8 0, L_0x7c454804a0f0;  1 drivers
L_0x7c454804a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556bc0e00_0 .net/2u *"_ivl_4", 0 0, L_0x7c454804a060;  1 drivers
L_0x7c454804a258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555556bc0ee0_0 .net/2u *"_ivl_44", 0 0, L_0x7c454804a258;  1 drivers
v0x555556bc0fc0_0 .net *"_ivl_46", 0 0, L_0x555556bd3ee0;  1 drivers
L_0x7c454804a2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556bc10a0_0 .net/2u *"_ivl_48", 0 0, L_0x7c454804a2a0;  1 drivers
v0x555556bc1180_0 .net *"_ivl_52", 0 0, L_0x555556bd4170;  1 drivers
L_0x7c454804a2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556bc1260_0 .net/2u *"_ivl_54", 31 0, L_0x7c454804a2e8;  1 drivers
v0x555556bc1340_0 .net *"_ivl_9", 21 0, L_0x555556bc3320;  1 drivers
v0x555556bc1420_0 .net "active", 0 0, L_0x555556bc3190;  1 drivers
v0x555556bc14e0_0 .net "address_A", 8 0, L_0x555556bd3c90;  1 drivers
v0x555556bc15a0_0 .net "address_A_valid", 0 0, L_0x555556bd3420;  1 drivers
v0x555556bc1640_0 .net "ciN", 7 0, v0x555556bc2bd0_0;  1 drivers
v0x555556bc1720_0 .net "clock", 0 0, v0x555556bc2930_0;  1 drivers
v0x555556bc17c0_0 .net "data_out_A", 31 0, v0x555556bbfe70_0;  1 drivers
v0x555556bc1860_0 .var "data_ready", 0 0;
v0x555556bc1900_0 .net "done", 0 0, L_0x555556bd3fe0;  alias, 1 drivers
v0x555556bc19c0_0 .net "read_enable", 0 0, L_0x555556b833a0;  1 drivers
v0x555556bc1a80_0 .net "reset", 0 0, v0x555556bc2ca0_0;  1 drivers
v0x555556bc1b40_0 .net "result", 31 0, L_0x555556bd4270;  alias, 1 drivers
v0x555556bc1c20_0 .net "start", 0 0, v0x555556bc2d90_0;  1 drivers
v0x555556bc1ce0_0 .net "valueA", 31 0, v0x555556bc2e60_0;  1 drivers
v0x555556bc1dc0_0 .net "valueB", 31 0, v0x555556bc2f30_0;  1 drivers
v0x555556bc1e80_0 .net "write_enable", 0 0, L_0x555556b9eee0;  1 drivers
L_0x555556bc3020 .cmp/eq 8, v0x555556bc2bd0_0, L_0x7c454804a018;
L_0x555556bc3190 .functor MUXZ 1, L_0x7c454804a060, v0x555556bc2d90_0, L_0x555556bc3020, C4<>;
L_0x555556bc3320 .part v0x555556bc2e60_0, 10, 22;
L_0x555556bd3420 .cmp/eq 22, L_0x555556bc3320, L_0x7c454804a0a8;
L_0x555556bd3590 .part v0x555556bc2e60_0, 9, 1;
L_0x555556bd37c0 .part v0x555556bc2e60_0, 9, 1;
L_0x555556bd38a0 .reduce/nor L_0x555556bd37c0;
L_0x555556bd3ba0 .part v0x555556bc2e60_0, 0, 9;
L_0x555556bd3c90 .functor MUXZ 9, L_0x7c454804a0f0, L_0x555556bd3ba0, L_0x555556bd3a10, C4<>;
L_0x555556bd3ee0 .functor MUXZ 1, L_0x7c454804a258, v0x555556bc1860_0, L_0x555556b833a0, C4<>;
L_0x555556bd3fe0 .functor MUXZ 1, L_0x7c454804a2a0, L_0x555556bd3ee0, L_0x555556bc3190, C4<>;
L_0x555556bd4270 .functor MUXZ 32, L_0x7c454804a2e8, v0x555556bbfe70_0, L_0x555556bd4170, C4<>;
S_0x555556b81e90 .scope module, "ssram" "dualPortSSRAM" 3 27, 4 1 0, S_0x555556b82b70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x555556b5ea30 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555556b5ea70 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x555556b5eab0 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x555556b9e550_0 .net "addressA", 8 0, L_0x555556bd3c90;  alias, 1 drivers
L_0x7c454804a1c8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555556b9eff0_0 .net "addressB", 8 0, L_0x7c454804a1c8;  1 drivers
v0x555556ba0300_0 .net "clockA", 0 0, v0x555556bc2930_0;  alias, 1 drivers
L_0x7c454804a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556b834b0_0 .net "clockB", 0 0, L_0x7c454804a138;  1 drivers
v0x555556bbfc60_0 .net "dataInA", 31 0, v0x555556bc2f30_0;  alias, 1 drivers
L_0x7c454804a210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555556bbfd90_0 .net "dataInB", 31 0, L_0x7c454804a210;  1 drivers
v0x555556bbfe70_0 .var "dataOutA", 31 0;
v0x555556bbff50_0 .var "dataOutB", 31 0;
v0x555556bc0030 .array "memoryContent", 511 0, 31 0;
v0x555556bc00f0_0 .net "writeEnableA", 0 0, L_0x555556b9eee0;  alias, 1 drivers
L_0x7c454804a180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555556bc01b0_0 .net "writeEnableB", 0 0, L_0x7c454804a180;  1 drivers
E_0x555556b99a70 .event posedge, v0x555556b834b0_0;
E_0x555556b978b0 .event posedge, v0x555556ba0300_0;
S_0x555556bc2220 .scope autotask, "test" "test" 2 31, 2 31 0, S_0x555556b7aea0;
 .timescale -12 -12;
v0x555556bc23d0_0 .var "ciN", 7 0;
v0x555556bc24b0_0 .var "expDone", 0 0;
v0x555556bc2570_0 .var "expRes", 31 0;
v0x555556bc2660_0 .var "start", 0 0;
v0x555556bc2720_0 .var "valA", 31 0;
v0x555556bc2850_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x555556bc2660_0;
    %store/vec4 v0x555556bc2d90_0, 0, 1;
    %load/vec4 v0x555556bc23d0_0;
    %store/vec4 v0x555556bc2bd0_0, 0, 8;
    %load/vec4 v0x555556bc2720_0;
    %store/vec4 v0x555556bc2e60_0, 0, 32;
    %load/vec4 v0x555556bc2850_0;
    %store/vec4 v0x555556bc2f30_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x555556bc2a40_0;
    %load/vec4 v0x555556bc24b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x555556bc2b00_0;
    %load/vec4 v0x555556bc2570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 44 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 45 "$display", "[PASSED] start=%b, ciN=%0d, valueA=%0h, valueB=%0h => done=%b (exp %b), result=%0h (exp %0h)", v0x555556bc2d90_0, v0x555556bc2bd0_0, v0x555556bc2e60_0, v0x555556bc2f30_0, v0x555556bc2a40_0, v0x555556bc24b0_0, v0x555556bc2b00_0, v0x555556bc2570_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 49 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 50 "$display", "[FAILED] start=%b, ciN=%0d, valueA=%0h, valueB=%0h => done=%b (exp %b), result=%0h (exp %0h)", v0x555556bc2d90_0, v0x555556bc2bd0_0, v0x555556bc2e60_0, v0x555556bc2f30_0, v0x555556bc2a40_0, v0x555556bc24b0_0, v0x555556bc2b00_0, v0x555556bc2570_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 54 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x555556b81e90;
T_1 ;
    %wait E_0x555556b978b0;
    %load/vec4 v0x555556b9e550_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555556bc0030, 4;
    %assign/vec4 v0x555556bbfe70_0, 0;
    %load/vec4 v0x555556bc00f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555556bbfc60_0;
    %load/vec4 v0x555556b9e550_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555556bc0030, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555556b81e90;
T_2 ;
    %wait E_0x555556b99a70;
    %load/vec4 v0x555556b9eff0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555556bc0030, 4;
    %assign/vec4 v0x555556bbff50_0, 0;
    %load/vec4 v0x555556bc01b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x555556bbfd90_0;
    %load/vec4 v0x555556b9eff0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555556bc0030, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555556b82b70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556bc1860_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x555556b82b70;
T_4 ;
    %wait E_0x555556b978b0;
    %load/vec4 v0x555556bc19c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556bc1860_0, 0;
T_4.0 ;
    %load/vec4 v0x555556bc1900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556bc1860_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555556b7aea0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556bc2930_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x555556bc2930_0;
    %inv;
    %store/vec4 v0x555556bc2930_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x555556b7aea0;
T_6 ;
    %alloc S_0x555556bc2220;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556bc2660_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555556bc23d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556bc24b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2570_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556bc2220;
    %join;
    %free S_0x555556bc2220;
    %alloc S_0x555556bc2220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc2660_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555556bc23d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556bc24b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2570_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556bc2220;
    %join;
    %free S_0x555556bc2220;
    %alloc S_0x555556bc2220;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556bc2660_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555556bc23d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556bc24b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2570_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556bc2220;
    %join;
    %free S_0x555556bc2220;
    %alloc S_0x555556bc2220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc2660_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555556bc23d0_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x555556bc2720_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555556bc2850_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc24b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2570_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556bc2220;
    %join;
    %free S_0x555556bc2220;
    %wait E_0x555556b99440;
    %alloc S_0x555556bc2220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc2660_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555556bc23d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556bc24b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2570_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556bc2220;
    %join;
    %free S_0x555556bc2220;
    %wait E_0x555556b99440;
    %alloc S_0x555556bc2220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc2660_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555556bc23d0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2850_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc24b0_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555556bc2570_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556bc2220;
    %join;
    %free S_0x555556bc2220;
    %alloc S_0x555556bc2220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc2660_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555556bc23d0_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x555556bc2720_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555556bc2850_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc24b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2570_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556bc2220;
    %join;
    %free S_0x555556bc2220;
    %wait E_0x555556b99440;
    %alloc S_0x555556bc2220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc2660_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555556bc23d0_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555556bc2720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555556bc24b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2570_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556bc2220;
    %join;
    %free S_0x555556bc2220;
    %wait E_0x555556b99440;
    %alloc S_0x555556bc2220;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc2660_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555556bc23d0_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555556bc2720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556bc2850_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555556bc24b0_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555556bc2570_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555556bc2220;
    %join;
    %free S_0x555556bc2220;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
