// Seed: 2772785576
module module_0 (
    input  wire  id_0,
    output wand  module_0,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri1  id_4
);
  wire id_6;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd47
) (
    output tri1 id_0,
    input supply1 id_1
    , id_4,
    input wor _id_2
);
  logic [1 : id_2] id_5;
  ;
  initial begin : LABEL_0
    id_5 += id_1;
  end
  always @(negedge -1'b0 or((id_4) > id_1)) id_4 = id_1;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
