// Seed: 1194225704
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 * id_3;
endmodule
module module_1;
  wire id_2;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_3
  );
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    output wire id_4
);
  wand id_6;
  module_0(
      id_6, id_6, id_6, id_6
  );
  always @(posedge id_1) begin
    id_6 = (id_3 && id_1);
  end
  not (id_4, id_0);
endmodule
