/* Generated by Yosys 0.48+5 (git sha1 4581f75b0, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

(* keep =  1  *)
(* top =  1  *)
(* src = "CPU.v:11.1-176.10" *)
module CPU_16bit(run, resetn, clk, din, buswires, done);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire _083_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire _084_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire _085_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire _086_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire _087_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire _088_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire _089_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire [7:0] _090_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire [2:0] _091_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire _092_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  wire [7:0] _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:121.33-121.57" *)
  wire _102_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:138.29-138.58" *)
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:0.0-0.0|/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:94.29-124.36|/usr/local/bin/../share/yosys/techmap.v:570.20-570.21" *)
  wire [7:0] _154_;
  (* force_downto = 32'd1 *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:0.0-0.0|/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:94.29-124.36|/usr/local/bin/../share/yosys/techmap.v:572.28-572.29" *)
  wire [15:0] _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  (* hdlname = "ALU_16bit addsub buswires_A" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:26.18-26.28" *)
  wire [15:0] \ALU_16bit.addsub.buswires_A ;
  (* hdlname = "ALU_16bit addsub carry_in" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:34.10-34.18" *)
  wire \ALU_16bit.addsub.carry_in ;
  (* hdlname = "ALU_16bit addsub raout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:27.18-27.23" *)
  wire [15:0] \ALU_16bit.addsub.raout ;
  (* hdlname = "ALU_16bit addsub result" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:31.19-31.25" *)
  wire [15:0] \ALU_16bit.addsub.result ;
  (* hdlname = "ALU_16bit addsub sub" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:30.11-30.14" *)
  wire \ALU_16bit.addsub.sub ;
  (* hdlname = "ALU_16bit ain" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:51.11-51.14" *)
  wire \ALU_16bit.ain ;
  (* hdlname = "ALU_16bit aluout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:55.19-55.25" *)
  wire [15:0] \ALU_16bit.aluout ;
  (* hdlname = "ALU_16bit buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:48.18-48.26" *)
  wire [15:0] \ALU_16bit.buswires ;
  (* hdlname = "ALU_16bit clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:47.11-47.14" *)
  wire \ALU_16bit.clk ;
  (* hdlname = "ALU_16bit gin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:52.11-52.14" *)
  wire \ALU_16bit.gin ;
  (* hdlname = "ALU_16bit raout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:57.17-57.22" *)
  wire [15:0] \ALU_16bit.raout ;
  (* hdlname = "ALU_16bit reg_a Rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:10.23-10.27" *)
  wire [15:0] \ALU_16bit.reg_a.Rout ;
  (* hdlname = "ALU_16bit reg_a buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:8.18-8.26" *)
  wire [15:0] \ALU_16bit.reg_a.buswires ;
  (* hdlname = "ALU_16bit reg_a clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:4.11-4.14" *)
  wire \ALU_16bit.reg_a.clk ;
  (* hdlname = "ALU_16bit reg_a rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:6.11-6.14" *)
  wire \ALU_16bit.reg_a.rin ;
  (* hdlname = "ALU_16bit reg_g Rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:10.23-10.27" *)
  wire [15:0] \ALU_16bit.reg_g.Rout ;
  (* hdlname = "ALU_16bit reg_g buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:8.18-8.26" *)
  wire [15:0] \ALU_16bit.reg_g.buswires ;
  (* hdlname = "ALU_16bit reg_g clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:4.11-4.14" *)
  wire \ALU_16bit.reg_g.clk ;
  (* hdlname = "ALU_16bit reg_g rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:6.11-6.14" *)
  wire \ALU_16bit.reg_g.rin ;
  (* hdlname = "ALU_16bit result" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:57.24-57.30" *)
  wire [15:0] \ALU_16bit.result ;
  (* hdlname = "ALU_16bit sub" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/ALU_16bit/ALU_16bit.v:53.11-53.14" *)
  wire \ALU_16bit.sub ;
  (* src = "CPU.v:48.12-48.14" *)
  wire [8:0] IR;
  (* src = "CPU.v:47.6-47.10" *)
  wire IRin;
  (* src = "CPU.v:37.6-37.9" *)
  wire ain;
  (* src = "CPU.v:40.13-40.19" *)
  wire [15:0] aluout;
  (* src = "CPU.v:17.19-17.27" *)
  output [15:0] buswires;
  wire [15:0] buswires;
  (* src = "CPU.v:51.6-51.11" *)
  wire clear;
  (* src = "CPU.v:14.11-14.14" *)
  input clk;
  wire clk;
  (* hdlname = "control_unit IR" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:7.16-7.18" *)
  wire [8:0] \control_unit.IR ;
  (* hdlname = "control_unit IRin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:11.16-11.20" *)
  reg \control_unit.IRin ;
  (* hdlname = "control_unit ain" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:19.16-19.19" *)
  reg \control_unit.ain ;
  (* hdlname = "control_unit clear" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:23.16-23.21" *)
  reg \control_unit.clear ;
  (* hdlname = "control_unit din_enable" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:16.16-16.26" *)
  reg \control_unit.din_enable ;
  (* hdlname = "control_unit done" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:24.16-24.20" *)
  reg \control_unit.done ;
  (* hdlname = "control_unit gin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:20.16-20.19" *)
  reg \control_unit.gin ;
  (* hdlname = "control_unit gout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:17.16-17.20" *)
  reg \control_unit.gout ;
  (* hdlname = "control_unit opcode" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:27.12-27.18" *)
  wire [2:0] \control_unit.opcode ;
  (* hdlname = "control_unit resetn" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:6.11-6.17" *)
  wire \control_unit.resetn ;
  (* hdlname = "control_unit rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:13.22-13.25" *)
  reg [7:0] \control_unit.rin ;
  (* hdlname = "control_unit rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:106$10.rx" *)
  (* nosync = 32'd1 *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:165.35-165.37" *)
  wire [2:0] \control_unit.rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:106$10.rx ;
  (* hdlname = "control_unit rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:114$11.rx" *)
  (* nosync = 32'd1 *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:165.35-165.37" *)
  wire [2:0] \control_unit.rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:114$11.rx ;
  (* hdlname = "control_unit rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:143$12.rx" *)
  (* nosync = 32'd1 *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:165.35-165.37" *)
  wire [2:0] \control_unit.rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:143$12.rx ;
  (* hdlname = "control_unit rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:97$9.rx" *)
  (* nosync = 32'd1 *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:165.35-165.37" *)
  wire [2:0] \control_unit.rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:97$9.rx ;
  (* hdlname = "control_unit rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:15.21-15.25" *)
  reg [2:0] \control_unit.rout ;
  (* hdlname = "control_unit run" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:5.11-5.14" *)
  wire \control_unit.run ;
  (* hdlname = "control_unit rx" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:28.12-28.14" *)
  wire [2:0] \control_unit.rx ;
  (* hdlname = "control_unit ry" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:29.12-29.14" *)
  wire [2:0] \control_unit.ry ;
  (* hdlname = "control_unit state" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:8.16-8.21" *)
  wire [1:0] \control_unit.state ;
  (* hdlname = "control_unit sub" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:21.16-21.19" *)
  reg \control_unit.sub ;
  (* hdlname = "counter_2bit clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/PC_2bit/PC_2bit.v:5.11-5.14" *)
  wire \counter_2bit.clk ;
  (* hdlname = "counter_2bit clr" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/PC_2bit/PC_2bit.v:6.11-6.14" *)
  wire \counter_2bit.clr ;
  (* hdlname = "counter_2bit state" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/PC_2bit/PC_2bit.v:7.22-7.27" *)
  wire [1:0] \counter_2bit.state ;
  (* src = "CPU.v:15.18-15.21" *)
  input [15:0] din;
  wire [15:0] din;
  (* src = "CPU.v:24.6-24.16" *)
  wire din_enable;
  (* src = "CPU.v:18.12-18.16" *)
  output done;
  wire done;
  (* src = "CPU.v:39.6-39.9" *)
  wire gin;
  (* src = "CPU.v:25.6-25.10" *)
  wire gout;
  (* hdlname = "intr_reg IR_out" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:7.22-7.28" *)
  wire [8:0] \intr_reg.IR_out ;
  (* hdlname = "intr_reg IRin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:5.11-5.15" *)
  wire \intr_reg.IRin ;
  (* hdlname = "intr_reg clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:6.11-6.14" *)
  wire \intr_reg.clk ;
  (* hdlname = "intr_reg din" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:4.18-4.21" *)
  wire [15:0] \intr_reg.din ;
  (* hdlname = "mux aluout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:16.17-16.23" *)
  wire [15:0] \mux.aluout ;
  (* hdlname = "mux buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:30.23-30.31" *)
  wire [15:0] \mux.buswires ;
  (* hdlname = "mux din" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:18.17-18.20" *)
  wire [15:0] \mux.din ;
  (* hdlname = "mux din_enable" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:27.11-27.21" *)
  wire \mux.din_enable ;
  (* hdlname = "mux gout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:25.11-25.15" *)
  wire \mux.gout ;
  (* hdlname = "mux r0" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:7.17-7.19" *)
  wire [15:0] \mux.r0 ;
  (* hdlname = "mux r1" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:8.17-8.19" *)
  wire [15:0] \mux.r1 ;
  (* hdlname = "mux r2" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:9.17-9.19" *)
  wire [15:0] \mux.r2 ;
  (* hdlname = "mux r3" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:10.17-10.19" *)
  wire [15:0] \mux.r3 ;
  (* hdlname = "mux r4" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:11.17-11.19" *)
  wire [15:0] \mux.r4 ;
  (* hdlname = "mux r5" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:12.17-12.19" *)
  wire [15:0] \mux.r5 ;
  (* hdlname = "mux r6" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:13.17-13.19" *)
  wire [15:0] \mux.r6 ;
  (* hdlname = "mux r7" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:14.17-14.19" *)
  wire [15:0] \mux.r7 ;
  (* hdlname = "mux rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/Mux_8to1_16bit/mux_8to1_16bit.v:26.17-26.21" *)
  wire [2:0] \mux.rout ;
  (* src = "CPU.v:26.13-26.15" *)
  wire [15:0] r0;
  (* src = "CPU.v:27.13-27.15" *)
  wire [15:0] r1;
  (* src = "CPU.v:28.13-28.15" *)
  wire [15:0] r2;
  (* src = "CPU.v:29.13-29.15" *)
  wire [15:0] r3;
  (* src = "CPU.v:30.13-30.15" *)
  wire [15:0] r4;
  (* src = "CPU.v:31.13-31.15" *)
  wire [15:0] r5;
  (* src = "CPU.v:32.13-32.15" *)
  wire [15:0] r6;
  (* src = "CPU.v:33.13-33.15" *)
  wire [15:0] r7;
  (* hdlname = "register0 Rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:10.23-10.27" *)
  wire [15:0] \register0.Rout ;
  (* hdlname = "register0 buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:8.18-8.26" *)
  wire [15:0] \register0.buswires ;
  (* hdlname = "register0 clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:4.11-4.14" *)
  wire \register0.clk ;
  (* hdlname = "register0 rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:6.11-6.14" *)
  wire \register0.rin ;
  (* hdlname = "register1 Rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:10.23-10.27" *)
  wire [15:0] \register1.Rout ;
  (* hdlname = "register1 buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:8.18-8.26" *)
  wire [15:0] \register1.buswires ;
  (* hdlname = "register1 clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:4.11-4.14" *)
  wire \register1.clk ;
  (* hdlname = "register1 rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:6.11-6.14" *)
  wire \register1.rin ;
  (* hdlname = "register2 Rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:10.23-10.27" *)
  wire [15:0] \register2.Rout ;
  (* hdlname = "register2 buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:8.18-8.26" *)
  wire [15:0] \register2.buswires ;
  (* hdlname = "register2 clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:4.11-4.14" *)
  wire \register2.clk ;
  (* hdlname = "register2 rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:6.11-6.14" *)
  wire \register2.rin ;
  (* hdlname = "register3 Rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:10.23-10.27" *)
  wire [15:0] \register3.Rout ;
  (* hdlname = "register3 buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:8.18-8.26" *)
  wire [15:0] \register3.buswires ;
  (* hdlname = "register3 clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:4.11-4.14" *)
  wire \register3.clk ;
  (* hdlname = "register3 rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:6.11-6.14" *)
  wire \register3.rin ;
  (* hdlname = "register4 Rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:10.23-10.27" *)
  wire [15:0] \register4.Rout ;
  (* hdlname = "register4 buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:8.18-8.26" *)
  wire [15:0] \register4.buswires ;
  (* hdlname = "register4 clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:4.11-4.14" *)
  wire \register4.clk ;
  (* hdlname = "register4 rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:6.11-6.14" *)
  wire \register4.rin ;
  (* hdlname = "register5 Rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:10.23-10.27" *)
  wire [15:0] \register5.Rout ;
  (* hdlname = "register5 buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:8.18-8.26" *)
  wire [15:0] \register5.buswires ;
  (* hdlname = "register5 clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:4.11-4.14" *)
  wire \register5.clk ;
  (* hdlname = "register5 rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:6.11-6.14" *)
  wire \register5.rin ;
  (* hdlname = "register6 Rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:10.23-10.27" *)
  wire [15:0] \register6.Rout ;
  (* hdlname = "register6 buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:8.18-8.26" *)
  wire [15:0] \register6.buswires ;
  (* hdlname = "register6 clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:4.11-4.14" *)
  wire \register6.clk ;
  (* hdlname = "register6 rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:6.11-6.14" *)
  wire \register6.rin ;
  (* hdlname = "register7 Rout" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:10.23-10.27" *)
  wire [15:0] \register7.Rout ;
  (* hdlname = "register7 buswires" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:8.18-8.26" *)
  wire [15:0] \register7.buswires ;
  (* hdlname = "register7 clk" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:4.11-4.14" *)
  wire \register7.clk ;
  (* hdlname = "register7 rin" *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:6.11-6.14" *)
  wire \register7.rin ;
  (* src = "CPU.v:13.11-13.17" *)
  input resetn;
  wire resetn;
  (* src = "CPU.v:43.11-43.14" *)
  wire [7:0] rin;
  (* src = "CPU.v:23.12-23.16" *)
  wire [2:0] rout;
  (* src = "CPU.v:12.11-12.14" *)
  input run;
  wire run;
  (* src = "CPU.v:52.12-52.17" *)
  wire [1:0] state;
  (* src = "CPU.v:38.6-38.9" *)
  wire sub;
  (* full_case = 32'd1 *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:166.9-176.16" *)
  reg [7:0] \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$72  [7:0];
  initial begin
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$72 [0] = 8'h01;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$72 [1] = 8'h02;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$72 [2] = 8'h04;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$72 [3] = 8'h08;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$72 [4] = 8'h10;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$72 [5] = 8'h20;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$72 [6] = 8'h40;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$72 [7] = 8'h80;
  end
  assign _154_ = \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$72 [\control_unit.IR [5:3]];
  (* full_case = 32'd1 *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:166.9-176.16" *)
  reg [7:0] \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$76  [7:0];
  initial begin
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$76 [0] = 8'h01;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$76 [1] = 8'h02;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$76 [2] = 8'h04;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$76 [3] = 8'h08;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$76 [4] = 8'h10;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$76 [5] = 8'h20;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$76 [6] = 8'h40;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$76 [7] = 8'h80;
  end
  assign _155_[15:8] = \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$76 [\control_unit.IR [5:3]];
  (* full_case = 32'd1 *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:166.9-176.16" *)
  reg [7:0] \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$80  [7:0];
  initial begin
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$80 [0] = 8'h01;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$80 [1] = 8'h02;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$80 [2] = 8'h04;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$80 [3] = 8'h08;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$80 [4] = 8'h10;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$80 [5] = 8'h20;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$80 [6] = 8'h40;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$80 [7] = 8'h80;
  end
  assign _155_[7:0] = \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$80 [\control_unit.IR [5:3]];
  (* full_case = 32'd1 *)
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:166.9-176.16" *)
  reg [7:0] \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$84  [7:0];
  initial begin
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$84 [0] = 8'h01;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$84 [1] = 8'h02;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$84 [2] = 8'h04;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$84 [3] = 8'h08;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$84 [4] = 8'h10;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$84 [5] = 8'h20;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$84 [6] = 8'h40;
    \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$84 [7] = 8'h80;
  end
  assign _093_ = \$flatten\control_unit.$auto$proc_rom.cc:155:do_switch$84 [\control_unit.IR [5:3]];
  sky130_fd_sc_hd__clkinv_1 _295_ (
    .A(\ALU_16bit.addsub.raout [0]),
    .Y(_040_)
  );
  sky130_fd_sc_hd__xor2_1 _296_ (
    .A(\ALU_16bit.addsub.buswires_A [0]),
    .B(\ALU_16bit.addsub.sub ),
    .X(_041_)
  );
  sky130_fd_sc_hd__nand2_1 _297_ (
    .A(\ALU_16bit.addsub.raout [0]),
    .B(_041_),
    .Y(_042_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _298_ (
    .A(\ALU_16bit.addsub.raout [0]),
    .SLEEP(_041_),
    .X(_043_)
  );
  sky130_fd_sc_hd__nand3_1 _299_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(_042_),
    .C(_043_),
    .Y(_044_)
  );
  sky130_fd_sc_hd__xor2_1 _300_ (
    .A(\ALU_16bit.addsub.buswires_A [0]),
    .B(\ALU_16bit.addsub.raout [0]),
    .X(\ALU_16bit.addsub.result [0])
  );
  sky130_fd_sc_hd__xor2_1 _301_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [1]),
    .X(_045_)
  );
  sky130_fd_sc_hd__nand2_1 _302_ (
    .A(\ALU_16bit.addsub.raout [1]),
    .B(_045_),
    .Y(_046_)
  );
  sky130_fd_sc_hd__xnor3_1 _303_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [1]),
    .C(\ALU_16bit.addsub.raout [1]),
    .X(_047_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _304_ (
    .A(_044_),
    .SLEEP(_047_),
    .X(_048_)
  );
  sky130_fd_sc_hd__or3b_1 _305_ (
    .A(_040_),
    .B(_047_),
    .C_N(_041_),
    .X(_049_)
  );
  sky130_fd_sc_hd__nand2_1 _306_ (
    .A(_042_),
    .B(_047_),
    .Y(_050_)
  );
  sky130_fd_sc_hd__nand2_1 _307_ (
    .A(_049_),
    .B(_050_),
    .Y(_051_)
  );
  sky130_fd_sc_hd__a21boi_0 _308_ (
    .A1(_044_),
    .A2(_051_),
    .B1_N(_048_),
    .Y(\ALU_16bit.addsub.result [1])
  );
  sky130_fd_sc_hd__xor2_1 _309_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [2]),
    .X(_052_)
  );
  sky130_fd_sc_hd__xnor2_1 _310_ (
    .A(\ALU_16bit.addsub.raout [2]),
    .B(_052_),
    .Y(_053_)
  );
  sky130_fd_sc_hd__a21oi_1 _311_ (
    .A1(_046_),
    .A2(_049_),
    .B1(_053_),
    .Y(_054_)
  );
  sky130_fd_sc_hd__nand3_1 _312_ (
    .A(_046_),
    .B(_049_),
    .C(_053_),
    .Y(_055_)
  );
  sky130_fd_sc_hd__nand2b_1 _313_ (
    .A_N(_054_),
    .B(_055_),
    .Y(_056_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _314_ (
    .A(_048_),
    .SLEEP(_056_),
    .X(_057_)
  );
  sky130_fd_sc_hd__xor2_1 _315_ (
    .A(_048_),
    .B(_056_),
    .X(\ALU_16bit.addsub.result [2])
  );
  sky130_fd_sc_hd__a21oi_1 _316_ (
    .A1(\ALU_16bit.addsub.raout [2]),
    .A2(_052_),
    .B1(_054_),
    .Y(_058_)
  );
  sky130_fd_sc_hd__xor2_1 _317_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [3]),
    .X(_059_)
  );
  sky130_fd_sc_hd__nand2_1 _318_ (
    .A(\ALU_16bit.addsub.raout [3]),
    .B(_059_),
    .Y(_060_)
  );
  sky130_fd_sc_hd__xnor2_1 _319_ (
    .A(\ALU_16bit.addsub.raout [3]),
    .B(_059_),
    .Y(_061_)
  );
  sky130_fd_sc_hd__xor2_1 _320_ (
    .A(_058_),
    .B(_061_),
    .X(_062_)
  );
  sky130_fd_sc_hd__nor2b_1 _321_ (
    .A(_057_),
    .B_N(_062_),
    .Y(_063_)
  );
  sky130_fd_sc_hd__xnor2_1 _322_ (
    .A(_057_),
    .B(_062_),
    .Y(\ALU_16bit.addsub.result [3])
  );
  sky130_fd_sc_hd__o21ai_0 _323_ (
    .A1(_058_),
    .A2(_061_),
    .B1(_060_),
    .Y(_064_)
  );
  sky130_fd_sc_hd__xor2_1 _324_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [4]),
    .X(_065_)
  );
  sky130_fd_sc_hd__xnor2_1 _325_ (
    .A(\ALU_16bit.addsub.raout [4]),
    .B(_065_),
    .Y(_066_)
  );
  sky130_fd_sc_hd__xnor2_1 _326_ (
    .A(_064_),
    .B(_066_),
    .Y(_067_)
  );
  sky130_fd_sc_hd__nand2_1 _327_ (
    .A(_063_),
    .B(_067_),
    .Y(_068_)
  );
  sky130_fd_sc_hd__xor2_1 _328_ (
    .A(_063_),
    .B(_067_),
    .X(\ALU_16bit.addsub.result [4])
  );
  sky130_fd_sc_hd__maj3_1 _329_ (
    .A(\ALU_16bit.addsub.raout [4]),
    .B(_064_),
    .C(_065_),
    .X(_069_)
  );
  sky130_fd_sc_hd__xor2_1 _330_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [5]),
    .X(_070_)
  );
  sky130_fd_sc_hd__xnor2_1 _331_ (
    .A(\ALU_16bit.addsub.raout [5]),
    .B(_070_),
    .Y(_071_)
  );
  sky130_fd_sc_hd__xor2_1 _332_ (
    .A(_069_),
    .B(_071_),
    .X(_072_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _333_ (
    .A(_068_),
    .SLEEP(_072_),
    .X(_073_)
  );
  sky130_fd_sc_hd__xor2_1 _334_ (
    .A(_068_),
    .B(_072_),
    .X(\ALU_16bit.addsub.result [5])
  );
  sky130_fd_sc_hd__maj3_1 _335_ (
    .A(\ALU_16bit.addsub.raout [5]),
    .B(_069_),
    .C(_070_),
    .X(_074_)
  );
  sky130_fd_sc_hd__xor2_1 _336_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [6]),
    .X(_075_)
  );
  sky130_fd_sc_hd__xnor2_1 _337_ (
    .A(\ALU_16bit.addsub.raout [6]),
    .B(_075_),
    .Y(_076_)
  );
  sky130_fd_sc_hd__xor2_1 _338_ (
    .A(_074_),
    .B(_076_),
    .X(_077_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _339_ (
    .A(_073_),
    .SLEEP(_077_),
    .X(_078_)
  );
  sky130_fd_sc_hd__xor2_1 _340_ (
    .A(_073_),
    .B(_077_),
    .X(\ALU_16bit.addsub.result [6])
  );
  sky130_fd_sc_hd__maj3_1 _341_ (
    .A(\ALU_16bit.addsub.raout [6]),
    .B(_074_),
    .C(_075_),
    .X(_079_)
  );
  sky130_fd_sc_hd__xor2_1 _342_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [7]),
    .X(_080_)
  );
  sky130_fd_sc_hd__xnor2_1 _343_ (
    .A(\ALU_16bit.addsub.raout [7]),
    .B(_080_),
    .Y(_081_)
  );
  sky130_fd_sc_hd__xor2_1 _344_ (
    .A(_079_),
    .B(_081_),
    .X(_082_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _345_ (
    .A(_078_),
    .SLEEP(_082_),
    .X(_000_)
  );
  sky130_fd_sc_hd__xor2_1 _346_ (
    .A(_078_),
    .B(_082_),
    .X(\ALU_16bit.addsub.result [7])
  );
  sky130_fd_sc_hd__maj3_1 _347_ (
    .A(\ALU_16bit.addsub.raout [7]),
    .B(_079_),
    .C(_080_),
    .X(_001_)
  );
  sky130_fd_sc_hd__xor2_1 _348_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [8]),
    .X(_002_)
  );
  sky130_fd_sc_hd__xnor2_1 _349_ (
    .A(\ALU_16bit.addsub.raout [8]),
    .B(_002_),
    .Y(_003_)
  );
  sky130_fd_sc_hd__xor2_1 _350_ (
    .A(_001_),
    .B(_003_),
    .X(_004_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _351_ (
    .A(_000_),
    .SLEEP(_004_),
    .X(_005_)
  );
  sky130_fd_sc_hd__xor2_1 _352_ (
    .A(_000_),
    .B(_004_),
    .X(\ALU_16bit.addsub.result [8])
  );
  sky130_fd_sc_hd__maj3_1 _353_ (
    .A(\ALU_16bit.addsub.raout [8]),
    .B(_001_),
    .C(_002_),
    .X(_006_)
  );
  sky130_fd_sc_hd__xor2_1 _354_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [9]),
    .X(_007_)
  );
  sky130_fd_sc_hd__xnor2_1 _355_ (
    .A(\ALU_16bit.addsub.raout [9]),
    .B(_007_),
    .Y(_008_)
  );
  sky130_fd_sc_hd__xor2_1 _356_ (
    .A(_006_),
    .B(_008_),
    .X(_009_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _357_ (
    .A(_005_),
    .SLEEP(_009_),
    .X(_010_)
  );
  sky130_fd_sc_hd__xor2_1 _358_ (
    .A(_005_),
    .B(_009_),
    .X(\ALU_16bit.addsub.result [9])
  );
  sky130_fd_sc_hd__maj3_1 _359_ (
    .A(\ALU_16bit.addsub.raout [9]),
    .B(_006_),
    .C(_007_),
    .X(_011_)
  );
  sky130_fd_sc_hd__xor2_1 _360_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [10]),
    .X(_012_)
  );
  sky130_fd_sc_hd__xnor2_1 _361_ (
    .A(\ALU_16bit.addsub.raout [10]),
    .B(_012_),
    .Y(_013_)
  );
  sky130_fd_sc_hd__xor2_1 _362_ (
    .A(_011_),
    .B(_013_),
    .X(_014_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _363_ (
    .A(_010_),
    .SLEEP(_014_),
    .X(_015_)
  );
  sky130_fd_sc_hd__xor2_1 _364_ (
    .A(_010_),
    .B(_014_),
    .X(\ALU_16bit.addsub.result [10])
  );
  sky130_fd_sc_hd__maj3_1 _365_ (
    .A(\ALU_16bit.addsub.raout [10]),
    .B(_011_),
    .C(_012_),
    .X(_016_)
  );
  sky130_fd_sc_hd__xor2_1 _366_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [11]),
    .X(_017_)
  );
  sky130_fd_sc_hd__xnor2_1 _367_ (
    .A(\ALU_16bit.addsub.raout [11]),
    .B(_017_),
    .Y(_018_)
  );
  sky130_fd_sc_hd__xor2_1 _368_ (
    .A(_016_),
    .B(_018_),
    .X(_019_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _369_ (
    .A(_015_),
    .SLEEP(_019_),
    .X(_020_)
  );
  sky130_fd_sc_hd__xor2_1 _370_ (
    .A(_015_),
    .B(_019_),
    .X(\ALU_16bit.addsub.result [11])
  );
  sky130_fd_sc_hd__maj3_1 _371_ (
    .A(\ALU_16bit.addsub.raout [11]),
    .B(_016_),
    .C(_017_),
    .X(_021_)
  );
  sky130_fd_sc_hd__xor2_1 _372_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [12]),
    .X(_022_)
  );
  sky130_fd_sc_hd__xnor2_1 _373_ (
    .A(\ALU_16bit.addsub.raout [12]),
    .B(_022_),
    .Y(_023_)
  );
  sky130_fd_sc_hd__xor2_1 _374_ (
    .A(_021_),
    .B(_023_),
    .X(_024_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _375_ (
    .A(_020_),
    .SLEEP(_024_),
    .X(_025_)
  );
  sky130_fd_sc_hd__xor2_1 _376_ (
    .A(_020_),
    .B(_024_),
    .X(\ALU_16bit.addsub.result [12])
  );
  sky130_fd_sc_hd__maj3_1 _377_ (
    .A(\ALU_16bit.addsub.raout [12]),
    .B(_021_),
    .C(_022_),
    .X(_026_)
  );
  sky130_fd_sc_hd__xor2_1 _378_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [13]),
    .X(_027_)
  );
  sky130_fd_sc_hd__xor2_1 _379_ (
    .A(\ALU_16bit.addsub.raout [13]),
    .B(_027_),
    .X(_028_)
  );
  sky130_fd_sc_hd__xnor2_1 _380_ (
    .A(_026_),
    .B(_028_),
    .Y(_029_)
  );
  sky130_fd_sc_hd__nor2_1 _381_ (
    .A(_025_),
    .B(_029_),
    .Y(_030_)
  );
  sky130_fd_sc_hd__xor2_1 _382_ (
    .A(_025_),
    .B(_029_),
    .X(\ALU_16bit.addsub.result [13])
  );
  sky130_fd_sc_hd__maj3_1 _383_ (
    .A(\ALU_16bit.addsub.raout [13]),
    .B(_026_),
    .C(_027_),
    .X(_031_)
  );
  sky130_fd_sc_hd__xor2_1 _384_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(\ALU_16bit.addsub.buswires_A [14]),
    .X(_032_)
  );
  sky130_fd_sc_hd__xnor2_1 _385_ (
    .A(\ALU_16bit.addsub.raout [14]),
    .B(_032_),
    .Y(_033_)
  );
  sky130_fd_sc_hd__xnor2_1 _386_ (
    .A(_031_),
    .B(_033_),
    .Y(_034_)
  );
  sky130_fd_sc_hd__nand2_1 _387_ (
    .A(_030_),
    .B(_034_),
    .Y(_035_)
  );
  sky130_fd_sc_hd__xor2_1 _388_ (
    .A(_030_),
    .B(_034_),
    .X(\ALU_16bit.addsub.result [14])
  );
  sky130_fd_sc_hd__maj3_1 _389_ (
    .A(\ALU_16bit.addsub.raout [14]),
    .B(_031_),
    .C(_032_),
    .X(_036_)
  );
  sky130_fd_sc_hd__xor2_1 _390_ (
    .A(\ALU_16bit.addsub.buswires_A [15]),
    .B(\ALU_16bit.addsub.raout [15]),
    .X(_037_)
  );
  sky130_fd_sc_hd__xnor2_1 _391_ (
    .A(\ALU_16bit.addsub.sub ),
    .B(_037_),
    .Y(_038_)
  );
  sky130_fd_sc_hd__xnor2_1 _392_ (
    .A(_036_),
    .B(_038_),
    .Y(_039_)
  );
  sky130_fd_sc_hd__xnor2_1 _393_ (
    .A(_035_),
    .B(_039_),
    .Y(\ALU_16bit.addsub.result [15])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _394_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [0]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _395_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [1]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _396_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [2]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _397_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [3]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _398_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [4]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _399_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [5]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _400_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [6]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _401_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [7]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _402_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [8]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [8])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _403_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [9]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [9])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _404_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [10]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [10])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _405_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [11]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [11])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _406_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [12]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [12])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _407_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [13]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [13])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _408_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [14]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [14])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _409_ (
    .CLK(\ALU_16bit.reg_a.clk ),
    .D(\ALU_16bit.reg_a.buswires [15]),
    .DE(\ALU_16bit.reg_a.rin ),
    .Q(\ALU_16bit.reg_a.Rout [15])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _410_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [0]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _411_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [1]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _412_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [2]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _413_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [3]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _414_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [4]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _415_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [5]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _416_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [6]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _417_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [7]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _418_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [8]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [8])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _419_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [9]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [9])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _420_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [10]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [10])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _421_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [11]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [11])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _422_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [12]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [12])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _423_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [13]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [13])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _424_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [14]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [14])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _425_ (
    .CLK(\ALU_16bit.reg_g.clk ),
    .D(\ALU_16bit.reg_g.buswires [15]),
    .DE(\ALU_16bit.reg_g.rin ),
    .Q(\ALU_16bit.reg_g.Rout [15])
  );
  sky130_fd_sc_hd__clkinv_1 _426_ (
    .A(\control_unit.IR [8]),
    .Y(_136_)
  );
  sky130_fd_sc_hd__clkinv_1 _427_ (
    .A(\control_unit.resetn ),
    .Y(_137_)
  );
  sky130_fd_sc_hd__nand2_1 _428_ (
    .A(\control_unit.state [0]),
    .B(\control_unit.resetn ),
    .Y(_138_)
  );
  sky130_fd_sc_hd__nor2_1 _429_ (
    .A(\control_unit.IR [7]),
    .B(\control_unit.IR [8]),
    .Y(_139_)
  );
  sky130_fd_sc_hd__nor2_1 _430_ (
    .A(\control_unit.state [1]),
    .B(_139_),
    .Y(_140_)
  );
  sky130_fd_sc_hd__and2_0 _431_ (
    .A(\control_unit.state [1]),
    .B(\control_unit.state [0]),
    .X(_141_)
  );
  sky130_fd_sc_hd__nand2_1 _432_ (
    .A(\control_unit.state [1]),
    .B(\control_unit.state [0]),
    .Y(_142_)
  );
  sky130_fd_sc_hd__nand2_1 _433_ (
    .A(\control_unit.state [1]),
    .B(\control_unit.resetn ),
    .Y(_143_)
  );
  sky130_fd_sc_hd__nor2_1 _434_ (
    .A(_137_),
    .B(_142_),
    .Y(_089_)
  );
  sky130_fd_sc_hd__lpflow_inputiso1p_1 _435_ (
    .A(\control_unit.state [1]),
    .SLEEP(_138_),
    .X(_144_)
  );
  sky130_fd_sc_hd__clkinv_1 _436_ (
    .A(_144_),
    .Y(_084_)
  );
  sky130_fd_sc_hd__nor2_1 _437_ (
    .A(_138_),
    .B(_140_),
    .Y(_087_)
  );
  sky130_fd_sc_hd__o21ai_0 _438_ (
    .A1(_138_),
    .A2(_140_),
    .B1(\control_unit.resetn ),
    .Y(_085_)
  );
  sky130_fd_sc_hd__nor3b_1 _439_ (
    .A(\control_unit.IR [7]),
    .B(\control_unit.IR [8]),
    .C_N(\control_unit.IR [6]),
    .Y(_145_)
  );
  sky130_fd_sc_hd__and2_0 _440_ (
    .A(_084_),
    .B(_145_),
    .X(_086_)
  );
  sky130_fd_sc_hd__nand2b_1 _441_ (
    .A_N(\control_unit.state [0]),
    .B(\control_unit.resetn ),
    .Y(_146_)
  );
  sky130_fd_sc_hd__nand2b_1 _442_ (
    .A_N(\control_unit.state [0]),
    .B(\control_unit.state [1]),
    .Y(_147_)
  );
  sky130_fd_sc_hd__and3b_1 _443_ (
    .A_N(\control_unit.state [0]),
    .B(\control_unit.resetn ),
    .C(\control_unit.state [1]),
    .X(_088_)
  );
  sky130_fd_sc_hd__and4_1 _444_ (
    .A(\control_unit.IR [7]),
    .B(\control_unit.IR [6]),
    .C(_136_),
    .D(_088_),
    .X(_092_)
  );
  sky130_fd_sc_hd__lpflow_isobufsrc_1 _445_ (
    .A(\control_unit.IR [7]),
    .SLEEP(\control_unit.IR [8]),
    .X(_148_)
  );
  sky130_fd_sc_hd__nand2b_1 _446_ (
    .A_N(\control_unit.IR [8]),
    .B(\control_unit.IR [7]),
    .Y(_149_)
  );
  sky130_fd_sc_hd__o21bai_1 _447_ (
    .A1(\control_unit.IR [7]),
    .A2(\control_unit.IR [6]),
    .B1_N(\control_unit.IR [8]),
    .Y(_150_)
  );
  sky130_fd_sc_hd__o21ba_1 _448_ (
    .A1(\control_unit.IR [7]),
    .A2(\control_unit.IR [6]),
    .B1_N(\control_unit.IR [8]),
    .X(_151_)
  );
  sky130_fd_sc_hd__o211ai_1 _449_ (
    .A1(\control_unit.state [1]),
    .A2(_150_),
    .B1(_142_),
    .C1(\control_unit.IR [0]),
    .Y(_152_)
  );
  sky130_fd_sc_hd__o211ai_1 _450_ (
    .A1(\control_unit.state [1]),
    .A2(_151_),
    .B1(_147_),
    .C1(\control_unit.IR [3]),
    .Y(_153_)
  );
  sky130_fd_sc_hd__a21oi_1 _451_ (
    .A1(_152_),
    .A2(_153_),
    .B1(_137_),
    .Y(_091_[0])
  );
  sky130_fd_sc_hd__o211ai_1 _452_ (
    .A1(\control_unit.state [1]),
    .A2(_151_),
    .B1(_147_),
    .C1(\control_unit.IR [4]),
    .Y(_104_)
  );
  sky130_fd_sc_hd__o211ai_1 _453_ (
    .A1(\control_unit.state [1]),
    .A2(_150_),
    .B1(_142_),
    .C1(\control_unit.IR [1]),
    .Y(_105_)
  );
  sky130_fd_sc_hd__a21oi_1 _454_ (
    .A1(_104_),
    .A2(_105_),
    .B1(_137_),
    .Y(_091_[1])
  );
  sky130_fd_sc_hd__o211ai_1 _455_ (
    .A1(\control_unit.state [1]),
    .A2(_151_),
    .B1(_147_),
    .C1(\control_unit.IR [5]),
    .Y(_106_)
  );
  sky130_fd_sc_hd__o211ai_1 _456_ (
    .A1(\control_unit.state [1]),
    .A2(_150_),
    .B1(_142_),
    .C1(\control_unit.IR [2]),
    .Y(_107_)
  );
  sky130_fd_sc_hd__a21oi_1 _457_ (
    .A1(_106_),
    .A2(_107_),
    .B1(_137_),
    .Y(_091_[2])
  );
  sky130_fd_sc_hd__a21oi_1 _458_ (
    .A1(_155_[8]),
    .A2(_145_),
    .B1(_141_),
    .Y(_108_)
  );
  sky130_fd_sc_hd__a22oi_1 _459_ (
    .A1(_155_[0]),
    .A2(_148_),
    .B1(_150_),
    .B2(_154_[0]),
    .Y(_109_)
  );
  sky130_fd_sc_hd__o21ai_0 _460_ (
    .A1(_093_[0]),
    .A2(_142_),
    .B1(\control_unit.resetn ),
    .Y(_110_)
  );
  sky130_fd_sc_hd__a21oi_1 _461_ (
    .A1(_108_),
    .A2(_109_),
    .B1(_110_),
    .Y(_090_[0])
  );
  sky130_fd_sc_hd__nand2_1 _462_ (
    .A(_154_[1]),
    .B(_150_),
    .Y(_111_)
  );
  sky130_fd_sc_hd__a221oi_1 _463_ (
    .A1(_155_[9]),
    .A2(_145_),
    .B1(_148_),
    .B2(_155_[1]),
    .C1(_141_),
    .Y(_112_)
  );
  sky130_fd_sc_hd__o21ai_0 _464_ (
    .A1(_093_[1]),
    .A2(_142_),
    .B1(\control_unit.resetn ),
    .Y(_113_)
  );
  sky130_fd_sc_hd__a21oi_1 _465_ (
    .A1(_111_),
    .A2(_112_),
    .B1(_113_),
    .Y(_090_[1])
  );
  sky130_fd_sc_hd__a21oi_1 _466_ (
    .A1(_155_[10]),
    .A2(_145_),
    .B1(_141_),
    .Y(_114_)
  );
  sky130_fd_sc_hd__a22oi_1 _467_ (
    .A1(_155_[2]),
    .A2(_148_),
    .B1(_150_),
    .B2(_154_[2]),
    .Y(_115_)
  );
  sky130_fd_sc_hd__o21ai_0 _468_ (
    .A1(_093_[2]),
    .A2(_142_),
    .B1(\control_unit.resetn ),
    .Y(_116_)
  );
  sky130_fd_sc_hd__a21oi_1 _469_ (
    .A1(_114_),
    .A2(_115_),
    .B1(_116_),
    .Y(_090_[2])
  );
  sky130_fd_sc_hd__nand2_1 _470_ (
    .A(_155_[11]),
    .B(_145_),
    .Y(_117_)
  );
  sky130_fd_sc_hd__a221oi_1 _471_ (
    .A1(_155_[3]),
    .A2(_148_),
    .B1(_150_),
    .B2(_154_[3]),
    .C1(_141_),
    .Y(_118_)
  );
  sky130_fd_sc_hd__o21ai_0 _472_ (
    .A1(_093_[3]),
    .A2(_142_),
    .B1(\control_unit.resetn ),
    .Y(_119_)
  );
  sky130_fd_sc_hd__a21oi_1 _473_ (
    .A1(_117_),
    .A2(_118_),
    .B1(_119_),
    .Y(_090_[3])
  );
  sky130_fd_sc_hd__nand2_1 _474_ (
    .A(_155_[12]),
    .B(_145_),
    .Y(_120_)
  );
  sky130_fd_sc_hd__a221oi_1 _475_ (
    .A1(_155_[4]),
    .A2(_148_),
    .B1(_150_),
    .B2(_154_[4]),
    .C1(_141_),
    .Y(_121_)
  );
  sky130_fd_sc_hd__o21ai_0 _476_ (
    .A1(_093_[4]),
    .A2(_142_),
    .B1(\control_unit.resetn ),
    .Y(_122_)
  );
  sky130_fd_sc_hd__a21oi_1 _477_ (
    .A1(_120_),
    .A2(_121_),
    .B1(_122_),
    .Y(_090_[4])
  );
  sky130_fd_sc_hd__nand2_1 _478_ (
    .A(_155_[13]),
    .B(_145_),
    .Y(_123_)
  );
  sky130_fd_sc_hd__a221oi_1 _479_ (
    .A1(_155_[5]),
    .A2(_148_),
    .B1(_150_),
    .B2(_154_[5]),
    .C1(_141_),
    .Y(_124_)
  );
  sky130_fd_sc_hd__o21ai_0 _480_ (
    .A1(_093_[5]),
    .A2(_142_),
    .B1(\control_unit.resetn ),
    .Y(_125_)
  );
  sky130_fd_sc_hd__a21oi_1 _481_ (
    .A1(_123_),
    .A2(_124_),
    .B1(_125_),
    .Y(_090_[5])
  );
  sky130_fd_sc_hd__nand2_1 _482_ (
    .A(_154_[6]),
    .B(_150_),
    .Y(_126_)
  );
  sky130_fd_sc_hd__a221oi_1 _483_ (
    .A1(_155_[14]),
    .A2(_145_),
    .B1(_148_),
    .B2(_155_[6]),
    .C1(_141_),
    .Y(_127_)
  );
  sky130_fd_sc_hd__o21ai_0 _484_ (
    .A1(_093_[6]),
    .A2(_142_),
    .B1(\control_unit.resetn ),
    .Y(_128_)
  );
  sky130_fd_sc_hd__a21oi_1 _485_ (
    .A1(_126_),
    .A2(_127_),
    .B1(_128_),
    .Y(_090_[6])
  );
  sky130_fd_sc_hd__nand2_1 _486_ (
    .A(_154_[7]),
    .B(_150_),
    .Y(_129_)
  );
  sky130_fd_sc_hd__a221oi_1 _487_ (
    .A1(_155_[15]),
    .A2(_145_),
    .B1(_148_),
    .B2(_155_[7]),
    .C1(_141_),
    .Y(_130_)
  );
  sky130_fd_sc_hd__o21ai_0 _488_ (
    .A1(_093_[7]),
    .A2(_142_),
    .B1(\control_unit.resetn ),
    .Y(_131_)
  );
  sky130_fd_sc_hd__a21oi_1 _489_ (
    .A1(_129_),
    .A2(_130_),
    .B1(_131_),
    .Y(_090_[7])
  );
  sky130_fd_sc_hd__nand2_1 _490_ (
    .A(_143_),
    .B(_146_),
    .Y(_083_)
  );
  sky130_fd_sc_hd__nand3_1 _491_ (
    .A(\control_unit.run ),
    .B(_088_),
    .C(_149_),
    .Y(_132_)
  );
  sky130_fd_sc_hd__clkinv_1 _492_ (
    .A(_132_),
    .Y(_103_)
  );
  sky130_fd_sc_hd__and3_1 _493_ (
    .A(\control_unit.IR [8]),
    .B(\control_unit.run ),
    .C(_084_),
    .X(_102_)
  );
  sky130_fd_sc_hd__nand2b_1 _494_ (
    .A_N(\control_unit.run ),
    .B(\control_unit.resetn ),
    .Y(_133_)
  );
  sky130_fd_sc_hd__clkinv_1 _495_ (
    .A(_133_),
    .Y(_100_)
  );
  sky130_fd_sc_hd__nand3_1 _496_ (
    .A(_138_),
    .B(_132_),
    .C(_133_),
    .Y(_101_)
  );
  sky130_fd_sc_hd__nand3_1 _497_ (
    .A(\control_unit.run ),
    .B(_084_),
    .C(_149_),
    .Y(_134_)
  );
  sky130_fd_sc_hd__nand3_1 _498_ (
    .A(_132_),
    .B(_133_),
    .C(_134_),
    .Y(_094_)
  );
  sky130_fd_sc_hd__o211ai_1 _499_ (
    .A1(_136_),
    .A2(_144_),
    .B1(_146_),
    .C1(_133_),
    .Y(_095_)
  );
  sky130_fd_sc_hd__nand3_1 _500_ (
    .A(_143_),
    .B(_133_),
    .C(_134_),
    .Y(_096_)
  );
  sky130_fd_sc_hd__or3_1 _501_ (
    .A(_084_),
    .B(_088_),
    .C(_100_),
    .X(_097_)
  );
  sky130_fd_sc_hd__o21ai_0 _502_ (
    .A1(\control_unit.state [1]),
    .A2(\control_unit.state [0]),
    .B1(\control_unit.run ),
    .Y(_135_)
  );
  sky130_fd_sc_hd__o31a_1 _503_ (
    .A1(_103_),
    .A2(_102_),
    .A3(_135_),
    .B1(\control_unit.resetn ),
    .X(_098_)
  );
  sky130_fd_sc_hd__o211ai_1 _504_ (
    .A1(_139_),
    .A2(_144_),
    .B1(_133_),
    .C1(_143_),
    .Y(_099_)
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_101_) \control_unit.sub  = _092_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_094_) \control_unit.ain  = _084_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_094_) \control_unit.gin  = _088_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_095_) \control_unit.rin [0] = _090_[0];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_095_) \control_unit.rin [1] = _090_[1];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_095_) \control_unit.rin [2] = _090_[2];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_095_) \control_unit.rin [3] = _090_[3];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_095_) \control_unit.rin [4] = _090_[4];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_095_) \control_unit.rin [5] = _090_[5];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_095_) \control_unit.rin [6] = _090_[6];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_095_) \control_unit.rin [7] = _090_[7];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_096_) \control_unit.IRin  = _083_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_097_) \control_unit.gout  = _089_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_098_) \control_unit.rout [0] = _091_[0];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_098_) \control_unit.rout [1] = _091_[1];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_098_) \control_unit.rout [2] = _091_[2];
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_099_) \control_unit.din_enable  = _086_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_100_) \control_unit.clear  = _085_;
  (* src = "/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:49.1-160.4" *)
  always @*
    if (!_100_) \control_unit.done  = _087_;
  always @*
    if (_102_)
      $write("None values\n");
  always @*
    if (_103_)
      $write("None any values.\n");
  always @*
    if (1'h0)
      $write("Invalid opcode: %02b\n", $unsigned(\control_unit.state ));
  always @*
    if (1'h0)
      $write("None initial values in this module\n");
  always @*
    if (1'h0)
      $write("None initial values in this module\n");
  always @*
    if (1'h0)
      $write("None initial values in this module\n");
  always @*
    if (1'h0)
      $write("None initial values in this module\n");
  sky130_fd_sc_hd__nor2_1 _539_ (
    .A(\counter_2bit.clr ),
    .B(\counter_2bit.state [0]),
    .Y(_156_)
  );
  sky130_fd_sc_hd__xnor2_1 _540_ (
    .A(\counter_2bit.state [0]),
    .B(\counter_2bit.state [1]),
    .Y(_158_)
  );
  sky130_fd_sc_hd__nor2_1 _541_ (
    .A(\counter_2bit.clr ),
    .B(_158_),
    .Y(_157_)
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/PC_2bit/PC_2bit.v:10.5-18.8" *)
  sky130_fd_sc_hd__dfxtp_1 _542_ (
    .CLK(\counter_2bit.clk ),
    .D(_156_),
    .Q(\counter_2bit.state [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/PC_2bit/PC_2bit.v:10.5-18.8" *)
  sky130_fd_sc_hd__dfxtp_1 _543_ (
    .CLK(\counter_2bit.clk ),
    .D(_157_),
    .Q(\counter_2bit.state [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:9.5-13.8" *)
  sky130_fd_sc_hd__edfxtp_1 _544_ (
    .CLK(\intr_reg.clk ),
    .D(\intr_reg.din [0]),
    .DE(\intr_reg.IRin ),
    .Q(\intr_reg.IR_out [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:9.5-13.8" *)
  sky130_fd_sc_hd__edfxtp_1 _545_ (
    .CLK(\intr_reg.clk ),
    .D(\intr_reg.din [1]),
    .DE(\intr_reg.IRin ),
    .Q(\intr_reg.IR_out [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:9.5-13.8" *)
  sky130_fd_sc_hd__edfxtp_1 _546_ (
    .CLK(\intr_reg.clk ),
    .D(\intr_reg.din [2]),
    .DE(\intr_reg.IRin ),
    .Q(\intr_reg.IR_out [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:9.5-13.8" *)
  sky130_fd_sc_hd__edfxtp_1 _547_ (
    .CLK(\intr_reg.clk ),
    .D(\intr_reg.din [3]),
    .DE(\intr_reg.IRin ),
    .Q(\intr_reg.IR_out [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:9.5-13.8" *)
  sky130_fd_sc_hd__edfxtp_1 _548_ (
    .CLK(\intr_reg.clk ),
    .D(\intr_reg.din [4]),
    .DE(\intr_reg.IRin ),
    .Q(\intr_reg.IR_out [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:9.5-13.8" *)
  sky130_fd_sc_hd__edfxtp_1 _549_ (
    .CLK(\intr_reg.clk ),
    .D(\intr_reg.din [5]),
    .DE(\intr_reg.IRin ),
    .Q(\intr_reg.IR_out [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:9.5-13.8" *)
  sky130_fd_sc_hd__edfxtp_1 _550_ (
    .CLK(\intr_reg.clk ),
    .D(\intr_reg.din [6]),
    .DE(\intr_reg.IRin ),
    .Q(\intr_reg.IR_out [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:9.5-13.8" *)
  sky130_fd_sc_hd__edfxtp_1 _551_ (
    .CLK(\intr_reg.clk ),
    .D(\intr_reg.din [7]),
    .DE(\intr_reg.IRin ),
    .Q(\intr_reg.IR_out [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/IR/IR.v:9.5-13.8" *)
  sky130_fd_sc_hd__edfxtp_1 _552_ (
    .CLK(\intr_reg.clk ),
    .D(\intr_reg.din [8]),
    .DE(\intr_reg.IRin ),
    .Q(\intr_reg.IR_out [8])
  );
  sky130_fd_sc_hd__clkinv_1 _553_ (
    .A(\mux.aluout [0]),
    .Y(_159_)
  );
  sky130_fd_sc_hd__clkinv_1 _554_ (
    .A(\mux.aluout [1]),
    .Y(_160_)
  );
  sky130_fd_sc_hd__clkinv_1 _555_ (
    .A(\mux.aluout [2]),
    .Y(_161_)
  );
  sky130_fd_sc_hd__clkinv_1 _556_ (
    .A(\mux.aluout [3]),
    .Y(_162_)
  );
  sky130_fd_sc_hd__clkinv_1 _557_ (
    .A(\mux.aluout [4]),
    .Y(_163_)
  );
  sky130_fd_sc_hd__clkinv_1 _558_ (
    .A(\mux.aluout [5]),
    .Y(_164_)
  );
  sky130_fd_sc_hd__clkinv_1 _559_ (
    .A(\mux.aluout [6]),
    .Y(_165_)
  );
  sky130_fd_sc_hd__clkinv_1 _560_ (
    .A(\mux.aluout [7]),
    .Y(_166_)
  );
  sky130_fd_sc_hd__clkinv_1 _561_ (
    .A(\mux.aluout [8]),
    .Y(_167_)
  );
  sky130_fd_sc_hd__clkinv_1 _562_ (
    .A(\mux.aluout [9]),
    .Y(_168_)
  );
  sky130_fd_sc_hd__clkinv_1 _563_ (
    .A(\mux.aluout [10]),
    .Y(_169_)
  );
  sky130_fd_sc_hd__clkinv_1 _564_ (
    .A(\mux.aluout [11]),
    .Y(_170_)
  );
  sky130_fd_sc_hd__clkinv_1 _565_ (
    .A(\mux.aluout [12]),
    .Y(_171_)
  );
  sky130_fd_sc_hd__clkinv_1 _566_ (
    .A(\mux.aluout [13]),
    .Y(_172_)
  );
  sky130_fd_sc_hd__clkinv_1 _567_ (
    .A(\mux.aluout [14]),
    .Y(_173_)
  );
  sky130_fd_sc_hd__clkinv_1 _568_ (
    .A(\mux.aluout [15]),
    .Y(_174_)
  );
  sky130_fd_sc_hd__and3_1 _569_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .X(_175_)
  );
  sky130_fd_sc_hd__and3b_1 _570_ (
    .A_N(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .X(_176_)
  );
  sky130_fd_sc_hd__and3b_1 _571_ (
    .A_N(\mux.rout [1]),
    .B(\mux.rout [2]),
    .C(\mux.rout [0]),
    .X(_177_)
  );
  sky130_fd_sc_hd__nor3b_1 _572_ (
    .A(\mux.rout [1]),
    .B(\mux.rout [2]),
    .C_N(\mux.rout [0]),
    .Y(_178_)
  );
  sky130_fd_sc_hd__and3b_1 _573_ (
    .A_N(\mux.rout [2]),
    .B(\mux.rout [1]),
    .C(\mux.rout [0]),
    .X(_179_)
  );
  sky130_fd_sc_hd__nor3_1 _574_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .Y(_180_)
  );
  sky130_fd_sc_hd__nor4b_1 _575_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .D_N(\mux.r0 [0]),
    .Y(_181_)
  );
  sky130_fd_sc_hd__nor3b_1 _576_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [2]),
    .C_N(\mux.rout [1]),
    .Y(_182_)
  );
  sky130_fd_sc_hd__nor3b_1 _577_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C_N(\mux.rout [2]),
    .Y(_183_)
  );
  sky130_fd_sc_hd__a22oi_1 _578_ (
    .A1(\mux.r7 [0]),
    .A2(_175_),
    .B1(_183_),
    .B2(\mux.r4 [0]),
    .Y(_184_)
  );
  sky130_fd_sc_hd__a221oi_1 _579_ (
    .A1(\mux.r5 [0]),
    .A2(_177_),
    .B1(_178_),
    .B2(\mux.r1 [0]),
    .C1(_181_),
    .Y(_185_)
  );
  sky130_fd_sc_hd__a22oi_1 _580_ (
    .A1(\mux.r3 [0]),
    .A2(_179_),
    .B1(_182_),
    .B2(\mux.r2 [0]),
    .Y(_186_)
  );
  sky130_fd_sc_hd__a21oi_1 _581_ (
    .A1(\mux.r6 [0]),
    .A2(_176_),
    .B1(\mux.gout ),
    .Y(_187_)
  );
  sky130_fd_sc_hd__nand4_1 _582_ (
    .A(_184_),
    .B(_185_),
    .C(_186_),
    .D(_187_),
    .Y(_188_)
  );
  sky130_fd_sc_hd__a21oi_1 _583_ (
    .A1(_159_),
    .A2(\mux.gout ),
    .B1(\mux.din_enable ),
    .Y(_189_)
  );
  sky130_fd_sc_hd__a22o_1 _584_ (
    .A1(\mux.din [0]),
    .A2(\mux.din_enable ),
    .B1(_188_),
    .B2(_189_),
    .X(\mux.buswires [0])
  );
  sky130_fd_sc_hd__a21oi_1 _585_ (
    .A1(\mux.r4 [1]),
    .A2(_183_),
    .B1(\mux.gout ),
    .Y(_190_)
  );
  sky130_fd_sc_hd__nor4b_1 _586_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .D_N(\mux.r0 [1]),
    .Y(_191_)
  );
  sky130_fd_sc_hd__a221oi_1 _587_ (
    .A1(\mux.r3 [1]),
    .A2(_179_),
    .B1(_182_),
    .B2(\mux.r2 [1]),
    .C1(_191_),
    .Y(_192_)
  );
  sky130_fd_sc_hd__a22oi_1 _588_ (
    .A1(\mux.r6 [1]),
    .A2(_176_),
    .B1(_177_),
    .B2(\mux.r5 [1]),
    .Y(_193_)
  );
  sky130_fd_sc_hd__a22oi_1 _589_ (
    .A1(\mux.r7 [1]),
    .A2(_175_),
    .B1(_178_),
    .B2(\mux.r1 [1]),
    .Y(_194_)
  );
  sky130_fd_sc_hd__nand4_1 _590_ (
    .A(_190_),
    .B(_192_),
    .C(_193_),
    .D(_194_),
    .Y(_195_)
  );
  sky130_fd_sc_hd__a21oi_1 _591_ (
    .A1(\mux.gout ),
    .A2(_160_),
    .B1(\mux.din_enable ),
    .Y(_196_)
  );
  sky130_fd_sc_hd__a22o_1 _592_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [1]),
    .B1(_195_),
    .B2(_196_),
    .X(\mux.buswires [1])
  );
  sky130_fd_sc_hd__nor4bb_1 _593_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C_N(\mux.rout [2]),
    .D_N(\mux.r4 [2]),
    .Y(_197_)
  );
  sky130_fd_sc_hd__a22oi_1 _594_ (
    .A1(\mux.r1 [2]),
    .A2(_178_),
    .B1(_180_),
    .B2(\mux.r0 [2]),
    .Y(_198_)
  );
  sky130_fd_sc_hd__a221oi_1 _595_ (
    .A1(\mux.r6 [2]),
    .A2(_176_),
    .B1(_179_),
    .B2(\mux.r3 [2]),
    .C1(_197_),
    .Y(_199_)
  );
  sky130_fd_sc_hd__a22oi_1 _596_ (
    .A1(\mux.r7 [2]),
    .A2(_175_),
    .B1(_177_),
    .B2(\mux.r5 [2]),
    .Y(_200_)
  );
  sky130_fd_sc_hd__a21oi_1 _597_ (
    .A1(\mux.r2 [2]),
    .A2(_182_),
    .B1(\mux.gout ),
    .Y(_201_)
  );
  sky130_fd_sc_hd__nand4_1 _598_ (
    .A(_198_),
    .B(_199_),
    .C(_200_),
    .D(_201_),
    .Y(_202_)
  );
  sky130_fd_sc_hd__a21oi_1 _599_ (
    .A1(\mux.gout ),
    .A2(_161_),
    .B1(\mux.din_enable ),
    .Y(_203_)
  );
  sky130_fd_sc_hd__a22o_1 _600_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [2]),
    .B1(_202_),
    .B2(_203_),
    .X(\mux.buswires [2])
  );
  sky130_fd_sc_hd__nor4b_1 _601_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .D_N(\mux.r0 [3]),
    .Y(_204_)
  );
  sky130_fd_sc_hd__a22oi_1 _602_ (
    .A1(\mux.r2 [3]),
    .A2(_182_),
    .B1(_183_),
    .B2(\mux.r4 [3]),
    .Y(_205_)
  );
  sky130_fd_sc_hd__a221oi_1 _603_ (
    .A1(\mux.r6 [3]),
    .A2(_176_),
    .B1(_179_),
    .B2(\mux.r3 [3]),
    .C1(_204_),
    .Y(_206_)
  );
  sky130_fd_sc_hd__a22oi_1 _604_ (
    .A1(\mux.r7 [3]),
    .A2(_175_),
    .B1(_178_),
    .B2(\mux.r1 [3]),
    .Y(_207_)
  );
  sky130_fd_sc_hd__a21oi_1 _605_ (
    .A1(\mux.r5 [3]),
    .A2(_177_),
    .B1(\mux.gout ),
    .Y(_208_)
  );
  sky130_fd_sc_hd__nand4_1 _606_ (
    .A(_205_),
    .B(_206_),
    .C(_207_),
    .D(_208_),
    .Y(_209_)
  );
  sky130_fd_sc_hd__a21oi_1 _607_ (
    .A1(\mux.gout ),
    .A2(_162_),
    .B1(\mux.din_enable ),
    .Y(_210_)
  );
  sky130_fd_sc_hd__a22o_1 _608_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [3]),
    .B1(_209_),
    .B2(_210_),
    .X(\mux.buswires [3])
  );
  sky130_fd_sc_hd__a21oi_1 _609_ (
    .A1(\mux.r4 [4]),
    .A2(_183_),
    .B1(\mux.gout ),
    .Y(_211_)
  );
  sky130_fd_sc_hd__nor4b_1 _610_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .D_N(\mux.r0 [4]),
    .Y(_212_)
  );
  sky130_fd_sc_hd__a221oi_1 _611_ (
    .A1(\mux.r3 [4]),
    .A2(_179_),
    .B1(_182_),
    .B2(\mux.r2 [4]),
    .C1(_212_),
    .Y(_213_)
  );
  sky130_fd_sc_hd__a22oi_1 _612_ (
    .A1(\mux.r6 [4]),
    .A2(_176_),
    .B1(_177_),
    .B2(\mux.r5 [4]),
    .Y(_214_)
  );
  sky130_fd_sc_hd__a22oi_1 _613_ (
    .A1(\mux.r7 [4]),
    .A2(_175_),
    .B1(_178_),
    .B2(\mux.r1 [4]),
    .Y(_215_)
  );
  sky130_fd_sc_hd__nand4_1 _614_ (
    .A(_211_),
    .B(_213_),
    .C(_214_),
    .D(_215_),
    .Y(_216_)
  );
  sky130_fd_sc_hd__a21oi_1 _615_ (
    .A1(\mux.gout ),
    .A2(_163_),
    .B1(\mux.din_enable ),
    .Y(_217_)
  );
  sky130_fd_sc_hd__a22o_1 _616_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [4]),
    .B1(_216_),
    .B2(_217_),
    .X(\mux.buswires [4])
  );
  sky130_fd_sc_hd__and4b_1 _617_ (
    .A_N(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .D(\mux.r6 [5]),
    .X(_218_)
  );
  sky130_fd_sc_hd__a21oi_1 _618_ (
    .A1(\mux.r2 [5]),
    .A2(_182_),
    .B1(\mux.gout ),
    .Y(_219_)
  );
  sky130_fd_sc_hd__a221oi_1 _619_ (
    .A1(\mux.r1 [5]),
    .A2(_178_),
    .B1(_183_),
    .B2(\mux.r4 [5]),
    .C1(_218_),
    .Y(_220_)
  );
  sky130_fd_sc_hd__a22oi_1 _620_ (
    .A1(\mux.r3 [5]),
    .A2(_179_),
    .B1(_180_),
    .B2(\mux.r0 [5]),
    .Y(_221_)
  );
  sky130_fd_sc_hd__a22oi_1 _621_ (
    .A1(\mux.r7 [5]),
    .A2(_175_),
    .B1(_177_),
    .B2(\mux.r5 [5]),
    .Y(_222_)
  );
  sky130_fd_sc_hd__nand4_1 _622_ (
    .A(_219_),
    .B(_220_),
    .C(_221_),
    .D(_222_),
    .Y(_223_)
  );
  sky130_fd_sc_hd__a21oi_1 _623_ (
    .A1(\mux.gout ),
    .A2(_164_),
    .B1(\mux.din_enable ),
    .Y(_224_)
  );
  sky130_fd_sc_hd__a22o_1 _624_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [5]),
    .B1(_223_),
    .B2(_224_),
    .X(\mux.buswires [5])
  );
  sky130_fd_sc_hd__and4b_1 _625_ (
    .A_N(\mux.rout [1]),
    .B(\mux.rout [2]),
    .C(\mux.r5 [6]),
    .D(\mux.rout [0]),
    .X(_225_)
  );
  sky130_fd_sc_hd__a22oi_1 _626_ (
    .A1(\mux.r7 [6]),
    .A2(_175_),
    .B1(_182_),
    .B2(\mux.r2 [6]),
    .Y(_226_)
  );
  sky130_fd_sc_hd__a221oi_1 _627_ (
    .A1(\mux.r6 [6]),
    .A2(_176_),
    .B1(_178_),
    .B2(\mux.r1 [6]),
    .C1(_225_),
    .Y(_227_)
  );
  sky130_fd_sc_hd__a22oi_1 _628_ (
    .A1(\mux.r3 [6]),
    .A2(_179_),
    .B1(_180_),
    .B2(\mux.r0 [6]),
    .Y(_228_)
  );
  sky130_fd_sc_hd__a21oi_1 _629_ (
    .A1(\mux.r4 [6]),
    .A2(_183_),
    .B1(\mux.gout ),
    .Y(_229_)
  );
  sky130_fd_sc_hd__nand4_1 _630_ (
    .A(_226_),
    .B(_227_),
    .C(_228_),
    .D(_229_),
    .Y(_230_)
  );
  sky130_fd_sc_hd__a21oi_1 _631_ (
    .A1(\mux.gout ),
    .A2(_165_),
    .B1(\mux.din_enable ),
    .Y(_231_)
  );
  sky130_fd_sc_hd__a22o_1 _632_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [6]),
    .B1(_230_),
    .B2(_231_),
    .X(\mux.buswires [6])
  );
  sky130_fd_sc_hd__nor4b_1 _633_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .D_N(\mux.r0 [7]),
    .Y(_232_)
  );
  sky130_fd_sc_hd__a22oi_1 _634_ (
    .A1(\mux.r2 [7]),
    .A2(_182_),
    .B1(_183_),
    .B2(\mux.r4 [7]),
    .Y(_233_)
  );
  sky130_fd_sc_hd__a221oi_1 _635_ (
    .A1(\mux.r6 [7]),
    .A2(_176_),
    .B1(_179_),
    .B2(\mux.r3 [7]),
    .C1(_232_),
    .Y(_234_)
  );
  sky130_fd_sc_hd__a22oi_1 _636_ (
    .A1(\mux.r7 [7]),
    .A2(_175_),
    .B1(_178_),
    .B2(\mux.r1 [7]),
    .Y(_235_)
  );
  sky130_fd_sc_hd__a21oi_1 _637_ (
    .A1(\mux.r5 [7]),
    .A2(_177_),
    .B1(\mux.gout ),
    .Y(_236_)
  );
  sky130_fd_sc_hd__nand4_1 _638_ (
    .A(_233_),
    .B(_234_),
    .C(_235_),
    .D(_236_),
    .Y(_237_)
  );
  sky130_fd_sc_hd__a21oi_1 _639_ (
    .A1(\mux.gout ),
    .A2(_166_),
    .B1(\mux.din_enable ),
    .Y(_238_)
  );
  sky130_fd_sc_hd__a22o_1 _640_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [7]),
    .B1(_237_),
    .B2(_238_),
    .X(\mux.buswires [7])
  );
  sky130_fd_sc_hd__nor4b_1 _641_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .D_N(\mux.r0 [8]),
    .Y(_239_)
  );
  sky130_fd_sc_hd__a22oi_1 _642_ (
    .A1(\mux.r5 [8]),
    .A2(_177_),
    .B1(_182_),
    .B2(\mux.r2 [8]),
    .Y(_240_)
  );
  sky130_fd_sc_hd__a221oi_1 _643_ (
    .A1(\mux.r6 [8]),
    .A2(_176_),
    .B1(_179_),
    .B2(\mux.r3 [8]),
    .C1(_239_),
    .Y(_241_)
  );
  sky130_fd_sc_hd__a22oi_1 _644_ (
    .A1(\mux.r7 [8]),
    .A2(_175_),
    .B1(_178_),
    .B2(\mux.r1 [8]),
    .Y(_242_)
  );
  sky130_fd_sc_hd__a21oi_1 _645_ (
    .A1(\mux.r4 [8]),
    .A2(_183_),
    .B1(\mux.gout ),
    .Y(_243_)
  );
  sky130_fd_sc_hd__nand4_1 _646_ (
    .A(_240_),
    .B(_241_),
    .C(_242_),
    .D(_243_),
    .Y(_244_)
  );
  sky130_fd_sc_hd__a21oi_1 _647_ (
    .A1(\mux.gout ),
    .A2(_167_),
    .B1(\mux.din_enable ),
    .Y(_245_)
  );
  sky130_fd_sc_hd__a22o_1 _648_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [8]),
    .B1(_244_),
    .B2(_245_),
    .X(\mux.buswires [8])
  );
  sky130_fd_sc_hd__nor4bb_1 _649_ (
    .A(\mux.rout [1]),
    .B(\mux.rout [2]),
    .C_N(\mux.r1 [9]),
    .D_N(\mux.rout [0]),
    .Y(_246_)
  );
  sky130_fd_sc_hd__a22oi_1 _650_ (
    .A1(\mux.r5 [9]),
    .A2(_177_),
    .B1(_180_),
    .B2(\mux.r0 [9]),
    .Y(_247_)
  );
  sky130_fd_sc_hd__a221oi_1 _651_ (
    .A1(\mux.r6 [9]),
    .A2(_176_),
    .B1(_179_),
    .B2(\mux.r3 [9]),
    .C1(_246_),
    .Y(_248_)
  );
  sky130_fd_sc_hd__a22oi_1 _652_ (
    .A1(\mux.r2 [9]),
    .A2(_182_),
    .B1(_183_),
    .B2(\mux.r4 [9]),
    .Y(_249_)
  );
  sky130_fd_sc_hd__a21oi_1 _653_ (
    .A1(\mux.r7 [9]),
    .A2(_175_),
    .B1(\mux.gout ),
    .Y(_250_)
  );
  sky130_fd_sc_hd__nand4_1 _654_ (
    .A(_247_),
    .B(_248_),
    .C(_249_),
    .D(_250_),
    .Y(_251_)
  );
  sky130_fd_sc_hd__a21oi_1 _655_ (
    .A1(\mux.gout ),
    .A2(_168_),
    .B1(\mux.din_enable ),
    .Y(_252_)
  );
  sky130_fd_sc_hd__a22o_1 _656_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [9]),
    .B1(_251_),
    .B2(_252_),
    .X(\mux.buswires [9])
  );
  sky130_fd_sc_hd__and4b_1 _657_ (
    .A_N(\mux.rout [1]),
    .B(\mux.rout [2]),
    .C(\mux.r5 [10]),
    .D(\mux.rout [0]),
    .X(_253_)
  );
  sky130_fd_sc_hd__a22oi_1 _658_ (
    .A1(\mux.r1 [10]),
    .A2(_178_),
    .B1(_180_),
    .B2(\mux.r0 [10]),
    .Y(_254_)
  );
  sky130_fd_sc_hd__a221oi_1 _659_ (
    .A1(\mux.r6 [10]),
    .A2(_176_),
    .B1(_179_),
    .B2(\mux.r3 [10]),
    .C1(_253_),
    .Y(_255_)
  );
  sky130_fd_sc_hd__a22oi_1 _660_ (
    .A1(\mux.r7 [10]),
    .A2(_175_),
    .B1(_183_),
    .B2(\mux.r4 [10]),
    .Y(_256_)
  );
  sky130_fd_sc_hd__a21oi_1 _661_ (
    .A1(\mux.r2 [10]),
    .A2(_182_),
    .B1(\mux.gout ),
    .Y(_257_)
  );
  sky130_fd_sc_hd__nand4_1 _662_ (
    .A(_254_),
    .B(_255_),
    .C(_256_),
    .D(_257_),
    .Y(_258_)
  );
  sky130_fd_sc_hd__a21oi_1 _663_ (
    .A1(\mux.gout ),
    .A2(_169_),
    .B1(\mux.din_enable ),
    .Y(_259_)
  );
  sky130_fd_sc_hd__a22o_1 _664_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [10]),
    .B1(_258_),
    .B2(_259_),
    .X(\mux.buswires [10])
  );
  sky130_fd_sc_hd__and4b_1 _665_ (
    .A_N(\mux.rout [1]),
    .B(\mux.rout [2]),
    .C(\mux.r5 [11]),
    .D(\mux.rout [0]),
    .X(_260_)
  );
  sky130_fd_sc_hd__a22oi_1 _666_ (
    .A1(\mux.r7 [11]),
    .A2(_175_),
    .B1(_182_),
    .B2(\mux.r2 [11]),
    .Y(_261_)
  );
  sky130_fd_sc_hd__a221oi_1 _667_ (
    .A1(\mux.r6 [11]),
    .A2(_176_),
    .B1(_178_),
    .B2(\mux.r1 [11]),
    .C1(_260_),
    .Y(_262_)
  );
  sky130_fd_sc_hd__a22oi_1 _668_ (
    .A1(\mux.r3 [11]),
    .A2(_179_),
    .B1(_180_),
    .B2(\mux.r0 [11]),
    .Y(_263_)
  );
  sky130_fd_sc_hd__a21oi_1 _669_ (
    .A1(\mux.r4 [11]),
    .A2(_183_),
    .B1(\mux.gout ),
    .Y(_264_)
  );
  sky130_fd_sc_hd__nand4_1 _670_ (
    .A(_261_),
    .B(_262_),
    .C(_263_),
    .D(_264_),
    .Y(_265_)
  );
  sky130_fd_sc_hd__a21oi_1 _671_ (
    .A1(\mux.gout ),
    .A2(_170_),
    .B1(\mux.din_enable ),
    .Y(_266_)
  );
  sky130_fd_sc_hd__a22o_1 _672_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [11]),
    .B1(_265_),
    .B2(_266_),
    .X(\mux.buswires [11])
  );
  sky130_fd_sc_hd__nor4bb_1 _673_ (
    .A(\mux.rout [1]),
    .B(\mux.rout [2]),
    .C_N(\mux.r1 [12]),
    .D_N(\mux.rout [0]),
    .Y(_267_)
  );
  sky130_fd_sc_hd__a22oi_1 _674_ (
    .A1(\mux.r0 [12]),
    .A2(_180_),
    .B1(_183_),
    .B2(\mux.r4 [12]),
    .Y(_268_)
  );
  sky130_fd_sc_hd__a221oi_1 _675_ (
    .A1(\mux.r3 [12]),
    .A2(_179_),
    .B1(_182_),
    .B2(\mux.r2 [12]),
    .C1(_267_),
    .Y(_269_)
  );
  sky130_fd_sc_hd__a22oi_1 _676_ (
    .A1(\mux.r6 [12]),
    .A2(_176_),
    .B1(_177_),
    .B2(\mux.r5 [12]),
    .Y(_270_)
  );
  sky130_fd_sc_hd__a21oi_1 _677_ (
    .A1(\mux.r7 [12]),
    .A2(_175_),
    .B1(\mux.gout ),
    .Y(_271_)
  );
  sky130_fd_sc_hd__nand4_1 _678_ (
    .A(_268_),
    .B(_269_),
    .C(_270_),
    .D(_271_),
    .Y(_272_)
  );
  sky130_fd_sc_hd__a21oi_1 _679_ (
    .A1(\mux.gout ),
    .A2(_171_),
    .B1(\mux.din_enable ),
    .Y(_273_)
  );
  sky130_fd_sc_hd__a22o_1 _680_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [12]),
    .B1(_272_),
    .B2(_273_),
    .X(\mux.buswires [12])
  );
  sky130_fd_sc_hd__and4b_1 _681_ (
    .A_N(\mux.rout [1]),
    .B(\mux.rout [2]),
    .C(\mux.r5 [13]),
    .D(\mux.rout [0]),
    .X(_274_)
  );
  sky130_fd_sc_hd__a22oi_1 _682_ (
    .A1(\mux.r7 [13]),
    .A2(_175_),
    .B1(_182_),
    .B2(\mux.r2 [13]),
    .Y(_275_)
  );
  sky130_fd_sc_hd__a221oi_1 _683_ (
    .A1(\mux.r6 [13]),
    .A2(_176_),
    .B1(_178_),
    .B2(\mux.r1 [13]),
    .C1(_274_),
    .Y(_276_)
  );
  sky130_fd_sc_hd__a22oi_1 _684_ (
    .A1(\mux.r3 [13]),
    .A2(_179_),
    .B1(_180_),
    .B2(\mux.r0 [13]),
    .Y(_277_)
  );
  sky130_fd_sc_hd__a21oi_1 _685_ (
    .A1(\mux.r4 [13]),
    .A2(_183_),
    .B1(\mux.gout ),
    .Y(_278_)
  );
  sky130_fd_sc_hd__nand4_1 _686_ (
    .A(_275_),
    .B(_276_),
    .C(_277_),
    .D(_278_),
    .Y(_279_)
  );
  sky130_fd_sc_hd__a21oi_1 _687_ (
    .A1(\mux.gout ),
    .A2(_172_),
    .B1(\mux.din_enable ),
    .Y(_280_)
  );
  sky130_fd_sc_hd__a22o_1 _688_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [13]),
    .B1(_279_),
    .B2(_280_),
    .X(\mux.buswires [13])
  );
  sky130_fd_sc_hd__nor4b_1 _689_ (
    .A(\mux.rout [0]),
    .B(\mux.rout [1]),
    .C(\mux.rout [2]),
    .D_N(\mux.r0 [14]),
    .Y(_281_)
  );
  sky130_fd_sc_hd__a22oi_1 _690_ (
    .A1(\mux.r2 [14]),
    .A2(_182_),
    .B1(_183_),
    .B2(\mux.r4 [14]),
    .Y(_282_)
  );
  sky130_fd_sc_hd__a221oi_1 _691_ (
    .A1(\mux.r6 [14]),
    .A2(_176_),
    .B1(_179_),
    .B2(\mux.r3 [14]),
    .C1(_281_),
    .Y(_283_)
  );
  sky130_fd_sc_hd__a22oi_1 _692_ (
    .A1(\mux.r7 [14]),
    .A2(_175_),
    .B1(_178_),
    .B2(\mux.r1 [14]),
    .Y(_284_)
  );
  sky130_fd_sc_hd__a21oi_1 _693_ (
    .A1(\mux.r5 [14]),
    .A2(_177_),
    .B1(\mux.gout ),
    .Y(_285_)
  );
  sky130_fd_sc_hd__nand4_1 _694_ (
    .A(_282_),
    .B(_283_),
    .C(_284_),
    .D(_285_),
    .Y(_286_)
  );
  sky130_fd_sc_hd__a21oi_1 _695_ (
    .A1(\mux.gout ),
    .A2(_173_),
    .B1(\mux.din_enable ),
    .Y(_287_)
  );
  sky130_fd_sc_hd__a22o_1 _696_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [14]),
    .B1(_286_),
    .B2(_287_),
    .X(\mux.buswires [14])
  );
  sky130_fd_sc_hd__nor4bb_1 _697_ (
    .A(\mux.rout [1]),
    .B(\mux.rout [2]),
    .C_N(\mux.r1 [15]),
    .D_N(\mux.rout [0]),
    .Y(_288_)
  );
  sky130_fd_sc_hd__a22oi_1 _698_ (
    .A1(\mux.r0 [15]),
    .A2(_180_),
    .B1(_183_),
    .B2(\mux.r4 [15]),
    .Y(_289_)
  );
  sky130_fd_sc_hd__a221oi_1 _699_ (
    .A1(\mux.r3 [15]),
    .A2(_179_),
    .B1(_182_),
    .B2(\mux.r2 [15]),
    .C1(_288_),
    .Y(_290_)
  );
  sky130_fd_sc_hd__a22oi_1 _700_ (
    .A1(\mux.r6 [15]),
    .A2(_176_),
    .B1(_177_),
    .B2(\mux.r5 [15]),
    .Y(_291_)
  );
  sky130_fd_sc_hd__a21oi_1 _701_ (
    .A1(\mux.r7 [15]),
    .A2(_175_),
    .B1(\mux.gout ),
    .Y(_292_)
  );
  sky130_fd_sc_hd__nand4_1 _702_ (
    .A(_289_),
    .B(_290_),
    .C(_291_),
    .D(_292_),
    .Y(_293_)
  );
  sky130_fd_sc_hd__a21oi_1 _703_ (
    .A1(\mux.gout ),
    .A2(_174_),
    .B1(\mux.din_enable ),
    .Y(_294_)
  );
  sky130_fd_sc_hd__a22o_1 _704_ (
    .A1(\mux.din_enable ),
    .A2(\mux.din [15]),
    .B1(_293_),
    .B2(_294_),
    .X(\mux.buswires [15])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _705_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [0]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _706_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [1]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _707_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [2]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _708_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [3]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _709_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [4]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _710_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [5]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _711_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [6]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _712_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [7]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _713_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [8]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [8])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _714_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [9]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [9])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _715_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [10]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [10])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _716_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [11]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [11])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _717_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [12]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [12])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _718_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [13]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [13])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _719_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [14]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [14])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _720_ (
    .CLK(\register0.clk ),
    .D(\register0.buswires [15]),
    .DE(\register0.rin ),
    .Q(\register0.Rout [15])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _721_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [0]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _722_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [1]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _723_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [2]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _724_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [3]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _725_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [4]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _726_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [5]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _727_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [6]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _728_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [7]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _729_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [8]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [8])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _730_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [9]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [9])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _731_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [10]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [10])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _732_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [11]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [11])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _733_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [12]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [12])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _734_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [13]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [13])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _735_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [14]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [14])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _736_ (
    .CLK(\register1.clk ),
    .D(\register1.buswires [15]),
    .DE(\register1.rin ),
    .Q(\register1.Rout [15])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _737_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [0]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _738_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [1]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _739_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [2]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _740_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [3]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _741_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [4]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _742_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [5]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _743_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [6]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _744_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [7]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _745_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [8]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [8])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _746_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [9]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [9])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _747_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [10]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [10])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _748_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [11]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [11])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _749_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [12]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [12])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _750_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [13]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [13])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _751_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [14]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [14])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _752_ (
    .CLK(\register2.clk ),
    .D(\register2.buswires [15]),
    .DE(\register2.rin ),
    .Q(\register2.Rout [15])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _753_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [0]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _754_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [1]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _755_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [2]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _756_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [3]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _757_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [4]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _758_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [5]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _759_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [6]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _760_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [7]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _761_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [8]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [8])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _762_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [9]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [9])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _763_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [10]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [10])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _764_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [11]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [11])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _765_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [12]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [12])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _766_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [13]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [13])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _767_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [14]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [14])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _768_ (
    .CLK(\register3.clk ),
    .D(\register3.buswires [15]),
    .DE(\register3.rin ),
    .Q(\register3.Rout [15])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _769_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [0]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _770_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [1]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _771_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [2]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _772_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [3]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _773_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [4]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _774_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [5]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _775_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [6]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _776_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [7]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _777_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [8]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [8])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _778_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [9]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [9])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _779_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [10]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [10])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _780_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [11]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [11])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _781_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [12]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [12])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _782_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [13]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [13])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _783_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [14]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [14])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _784_ (
    .CLK(\register4.clk ),
    .D(\register4.buswires [15]),
    .DE(\register4.rin ),
    .Q(\register4.Rout [15])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _785_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [0]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _786_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [1]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _787_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [2]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _788_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [3]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _789_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [4]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _790_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [5]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _791_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [6]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _792_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [7]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _793_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [8]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [8])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _794_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [9]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [9])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _795_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [10]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [10])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _796_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [11]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [11])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _797_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [12]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [12])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _798_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [13]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [13])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _799_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [14]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [14])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _800_ (
    .CLK(\register5.clk ),
    .D(\register5.buswires [15]),
    .DE(\register5.rin ),
    .Q(\register5.Rout [15])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _801_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [0]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _802_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [1]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _803_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [2]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _804_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [3]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _805_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [4]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _806_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [5]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _807_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [6]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _808_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [7]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _809_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [8]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [8])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _810_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [9]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [9])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _811_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [10]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [10])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _812_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [11]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [11])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _813_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [12]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [12])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _814_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [13]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [13])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _815_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [14]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [14])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _816_ (
    .CLK(\register6.clk ),
    .D(\register6.buswires [15]),
    .DE(\register6.rin ),
    .Q(\register6.Rout [15])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _817_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [0]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [0])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _818_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [1]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [1])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _819_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [2]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [2])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _820_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [3]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [3])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _821_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [4]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [4])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _822_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [5]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [5])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _823_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [6]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [6])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _824_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [7]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [7])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _825_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [8]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [8])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _826_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [9]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [9])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _827_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [10]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [10])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _828_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [11]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [11])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _829_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [12]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [12])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _830_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [13]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [13])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _831_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [14]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [14])
  );
  (* src = "/home/hong/Workplace/Verilog/Verification_files/reg_16bit/register_16bit.v:13.5-21.8" *)
  sky130_fd_sc_hd__edfxtp_1 _832_ (
    .CLK(\register7.clk ),
    .D(\register7.buswires [15]),
    .DE(\register7.rin ),
    .Q(\register7.Rout [15])
  );
  assign r7 = \register7.Rout ;
  assign \register7.buswires  = buswires;
  assign \register7.clk  = clk;
  assign \register7.rin  = rin[7];
  assign r6 = \register6.Rout ;
  assign \register6.buswires  = buswires;
  assign \register6.clk  = clk;
  assign \register6.rin  = rin[6];
  assign r5 = \register5.Rout ;
  assign \register5.buswires  = buswires;
  assign \register5.clk  = clk;
  assign \register5.rin  = rin[5];
  assign r4 = \register4.Rout ;
  assign \register4.buswires  = buswires;
  assign \register4.clk  = clk;
  assign \register4.rin  = rin[4];
  assign r3 = \register3.Rout ;
  assign \register3.buswires  = buswires;
  assign \register3.clk  = clk;
  assign \register3.rin  = rin[3];
  assign r2 = \register2.Rout ;
  assign \register2.buswires  = buswires;
  assign \register2.clk  = clk;
  assign \register2.rin  = rin[2];
  assign r1 = \register1.Rout ;
  assign \register1.buswires  = buswires;
  assign \register1.clk  = clk;
  assign \register1.rin  = rin[1];
  assign r0 = \register0.Rout ;
  assign \register0.buswires  = buswires;
  assign \register0.clk  = clk;
  assign \register0.rin  = rin[0];
  assign \mux.aluout  = aluout;
  assign buswires = \mux.buswires ;
  assign \mux.din  = din;
  assign \mux.din_enable  = din_enable;
  assign \mux.gout  = gout;
  assign \mux.r0  = r0;
  assign \mux.r1  = r1;
  assign \mux.r2  = r2;
  assign \mux.r3  = r3;
  assign \mux.r4  = r4;
  assign \mux.r5  = r5;
  assign \mux.r6  = r6;
  assign \mux.r7  = r7;
  assign \mux.rout  = rout;
  assign IR = \intr_reg.IR_out ;
  assign \intr_reg.IRin  = IRin;
  assign \intr_reg.clk  = clk;
  assign \intr_reg.din  = din;
  assign \counter_2bit.clk  = clk;
  assign \counter_2bit.clr  = clear;
  assign state = \counter_2bit.state ;
  assign \control_unit.opcode  = \control_unit.IR [8:6];
  assign \control_unit.rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:106$10.rx  = 3'hx;
  assign \control_unit.rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:114$11.rx  = 3'hx;
  assign \control_unit.rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:143$12.rx  = 3'hx;
  assign \control_unit.rin_mux$func$/home/hong/Workplace/Verilog/Verification_files/CU/CU.v:97$9.rx  = 3'hx;
  assign \control_unit.rx  = \control_unit.IR [5:3];
  assign \control_unit.ry  = \control_unit.IR [2:0];
  assign \control_unit.IR  = IR;
  assign IRin = \control_unit.IRin ;
  assign ain = \control_unit.ain ;
  assign clear = \control_unit.clear ;
  assign din_enable = \control_unit.din_enable ;
  assign done = \control_unit.done ;
  assign gin = \control_unit.gin ;
  assign gout = \control_unit.gout ;
  assign \control_unit.resetn  = resetn;
  assign rin = \control_unit.rin ;
  assign rout = \control_unit.rout ;
  assign \control_unit.run  = run;
  assign \control_unit.state  = state;
  assign sub = \control_unit.sub ;
  assign \ALU_16bit.aluout  = \ALU_16bit.reg_g.Rout ;
  assign \ALU_16bit.reg_g.buswires  = \ALU_16bit.result ;
  assign \ALU_16bit.reg_g.clk  = \ALU_16bit.clk ;
  assign \ALU_16bit.reg_g.rin  = \ALU_16bit.gin ;
  assign \ALU_16bit.raout  = \ALU_16bit.reg_a.Rout ;
  assign \ALU_16bit.reg_a.buswires  = \ALU_16bit.buswires ;
  assign \ALU_16bit.reg_a.clk  = \ALU_16bit.clk ;
  assign \ALU_16bit.reg_a.rin  = \ALU_16bit.ain ;
  assign \ALU_16bit.addsub.carry_in  = \ALU_16bit.addsub.sub ;
  assign \ALU_16bit.addsub.buswires_A  = \ALU_16bit.buswires ;
  assign \ALU_16bit.addsub.raout  = \ALU_16bit.raout ;
  assign \ALU_16bit.result  = \ALU_16bit.addsub.result ;
  assign \ALU_16bit.addsub.sub  = \ALU_16bit.sub ;
  assign \ALU_16bit.ain  = ain;
  assign aluout = \ALU_16bit.aluout ;
  assign \ALU_16bit.buswires  = buswires;
  assign \ALU_16bit.clk  = clk;
  assign \ALU_16bit.gin  = gin;
  assign \ALU_16bit.sub  = sub;
endmodule
