// Seed: 2770101867
module module_0 (
    input id_1,
    input id_2,
    input id_3,
    output reg id_4,
    output id_5,
    input id_6,
    output id_7,
    output logic id_8
);
  assign id_7[1] = id_1;
  always @(posedge 1'h0) begin
    id_6 <= 1;
    id_4[1>1] <= 1;
  end
  logic id_9, id_10;
endmodule
