Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date              : Sun Apr 17 00:49:31 2016
| Host              : pcphese57 running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file fc7_gbt_example_design_clock_utilization_routed.rpt
| Design            : fc7_gbt_example_design
| Device            : 7k420t-ffg1156
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X0Y2
10. Net wise resources used in clock region X0Y3
11. Net wise resources used in clock region X1Y6
12. Net wise resources used in clock region X1Y7

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   10 |        32 |         0 |
| BUFH  |    0 |       192 |         0 |
| BUFIO |    0 |        32 |         0 |
| MMCM  |    0 |         8 |         0 |
| PLL   |    1 |         8 |         0 |
| BUFR  |    0 |        32 |         0 |
| BUFMR |    0 |        16 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                                       |                                                                                           |   Num Loads  |       |
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+-------+-------+
| Index | BUFG Cell                                                                                             | Net Name                                                                                  | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update                                                           | dbg_hub/inst/UPDATE_temp                                                                  |    1 |     1 |    no |
|     2 | txPll/inst/clkin1_bufg                                                                                | txPll/inst/clk_in1_xlx_k7v7_tx_pll                                                        |    1 |     1 |    no |
|     3 | txPll/inst/clkf_buf                                                                                   | txPll/inst/clkfbout_buf_xlx_k7v7_tx_pll                                                   |    1 |     1 |    no |
|     4 | cdceSync/bufg_mux                                                                                     | cdceSync/I                                                                                |   25 |    11 |    no |
|     5 | fclk_bufg                                                                                             | CLK                                                                                       |   32 |    12 |    no |
|     6 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txWordClkBufg | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/TX_WORDCLK_O[1] |   49 |    20 |    no |
|     7 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxWordClkBufg | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/RX_WORDCLK_O[1] |  151 |    71 |    no |
|     8 | dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon                                                                  | dbg_hub/inst/idrck                                                                        |  273 |    60 |    no |
|     9 | txPll/inst/clkout1_buf                                                                                | txPll/inst/clk_out1                                                                       |  646 |   226 |    no |
|    10 | debugclk_bufg                                                                                         | sysclk                                                                                    | 4068 |   960 |    no |
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+-------+-------+


+-------+---------------------------+---------------------------+-------------------------------------+--------------+-------+
|       |                           |           BUFHCE          |                                     |   Num Loads  |       |
+-------+---------------------------+------------+--------------+-------------------------------------+------+-------+-------+
| Index | Src of Rt-thru BUFHCE     | Clk-Region | Site         | Net Name                            | BELs | Sites | Fixed |
+-------+---------------------------+------------+--------------+-------------------------------------+------+-------+-------+
|     1 | txPll/inst/plle2_adv_inst | X0Y3       | BUFHCE_X0Y38 | txPll/inst/clk_out1_xlx_k7v7_tx_pll |    2 |     2 |    no |
|     2 | cdceOut0IbufdsGtxe2       | X1Y6       | BUFHCE_X1Y74 | cdceOut0IbufdsGtxe2_n_0             |  101 |    32 |   yes |
+-------+---------------------------+------------+--------------+-------------------------------------+------+-------+-------+


+-------+---------------------------+-------------------------------------+--------------+-------+
|       |                           |                                     |   Num Loads  |       |
+-------+---------------------------+-------------------------------------+------+-------+-------+
| Index | PLL Cell                  | Net Name                            | BELs | Sites | Fixed |
+-------+---------------------------+-------------------------------------+------+-------+-------+
|     1 | txPll/inst/plle2_adv_inst | txPll/inst/clkfbout_xlx_k7v7_tx_pll |    1 |     1 |    no |
|     2 | txPll/inst/plle2_adv_inst | txPll/inst/clk_out1_xlx_k7v7_tx_pll |    2 |     2 |    no |
+-------+---------------------------+-------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------+
|       |                                                                                     |                                                                                                     |   Num Loads  |       |
+-------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                                                       | Net Name                                                                                            | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------+-------+-------+
|     1 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxCommon | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/qpllOutClk_from_gtxCommon |    1 |     1 |    no |
+-------+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 36800 |    0 |  6400 |    0 |   120 |    0 |    60 |    0 |   120 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 39200 |    0 |  7200 |    0 |   120 |    0 |    60 |    0 |   120 |
| X0Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 36800 |    0 |  6400 |    0 |   120 |    0 |    60 |    0 |   120 |
| X1Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 39200 |    0 |  7200 |    0 |   120 |    0 |    60 |    0 |   120 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 36800 |    0 |  6400 |    0 |   120 |    0 |    60 |    0 |   120 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 39200 |    0 |  7200 |    0 |   120 |    0 |    60 |    0 |   120 |
| X0Y3              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  6400 |    0 |   120 |    0 |    60 |    0 |   120 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 39200 |    0 |  7200 |    0 |   120 |    0 |    60 |    0 |   120 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  6400 |    0 |   120 |    0 |    60 |    0 |   120 |
| X1Y4              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 38000 |    0 |  7000 |    0 |   110 |    0 |    55 |    0 |   120 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 36800 |    0 |  6400 |    0 |   120 |    0 |    60 |    0 |   120 |
| X1Y5              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 39200 |    0 |  7200 |    0 |   120 |    0 |    60 |    0 |   120 |
| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 36800 |    0 |  6400 |    0 |   120 |    0 |    60 |    0 |   120 |
| X1Y6              |    6 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 | 1626 | 39200 |  347 |  7200 |    2 |   120 |    5 |    60 |    0 |   120 |
| X0Y7              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 36800 |    0 |  6400 |    0 |   120 |    0 |    60 |    0 |   120 |
| X1Y7              |    7 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    2 |     5 |    0 |     0 |    0 |     0 |    0 |     0 | 2946 | 39200 |  395 |  7200 |    2 |   120 |    5 |    60 |    0 |   120 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


9. Net wise resources used in clock region X0Y2
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


10. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |              Clock Net Name             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------+
| BUFG        | BUFHCE_X0Y36 |   no  |         0 |        1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | txPll/inst/clk_in1_xlx_k7v7_tx_pll      |
| BUFG        | BUFHCE_X0Y37 |   no  |         0 |        1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | txPll/inst/clkfbout_buf_xlx_k7v7_tx_pll |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------------------------+


11. Net wise resources used in clock region X1Y6
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                       Clock Net Name                                      |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y72 |   no  |         0 |        0 |       0 |         3 |       0 |       0 |    6 |     0 |        0 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/TX_WORDCLK_O[1] |
| BUFG        | BUFHCE_X1Y82 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    7 |     0 |        0 | dbg_hub/inst/idrck                                                                        |
| BUFGCTRL    | BUFHCE_X1Y80 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   25 |     0 |        0 | cdceSync/I                                                                                |
| BUFG        | BUFHCE_X1Y83 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   28 |     2 |        0 | CLK                                                                                       |
| BUFG        | BUFHCE_X1Y73 |   no  |         0 |        0 |       0 |         3 |       0 |       0 |  155 |     0 |        0 | txPll/inst/clk_out1                                                                       |
| BUFG        | BUFHCE_X1Y81 |   no  |         0 |        0 |       0 |         8 |       0 |       0 | 1307 |   345 |        0 | sysclk                                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X1Y7
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                                       Clock Net Name                                      |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y86 |   no  |         0 |        0 |       2 |         0 |       0 |       0 |    0 |     0 |        0 | CLK                                                                                       |
| BUFG        | BUFHCE_X1Y94 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |    1 |     0 |        0 | dbg_hub/inst/UPDATE_temp                                                                  |
| BUFG        | BUFHCE_X1Y95 |   no  |         0 |        0 |       2 |         0 |       0 |       0 |   37 |     0 |        0 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/TX_WORDCLK_O[1] |
| BUFG        | BUFHCE_X1Y85 |   no  |         0 |        0 |       2 |         3 |       0 |       0 |  146 |     0 |        0 | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/RX_WORDCLK_O[1] |
| BUFG        | BUFHCE_X1Y93 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  242 |    24 |        0 | dbg_hub/inst/idrck                                                                        |
| BUFG        | BUFHCE_X1Y84 |   no  |         0 |        0 |       0 |         3 |       0 |       0 |  481 |     2 |        0 | txPll/inst/clk_out1                                                                       |
| BUFG        | BUFHCE_X1Y92 |   no  |         0 |        0 |       0 |         8 |       0 |       0 | 2039 |   369 |        0 | sysclk                                                                                    |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells fclk_bufg]
set_property LOC BUFGCTRL_X0Y1 [get_cells cdceSync/bufg_mux]
set_property LOC BUFGCTRL_X0Y5 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update]
set_property LOC BUFGCTRL_X0Y4 [get_cells dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon]
set_property LOC BUFGCTRL_X0Y30 [get_cells gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxWordClkBufg]
set_property LOC BUFGCTRL_X0Y29 [get_cells gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txWordClkBufg]
set_property LOC BUFGCTRL_X0Y2 [get_cells debugclk_bufg]
set_property LOC BUFGCTRL_X0Y31 [get_cells txPll/inst/clkin1_bufg]
set_property LOC BUFGCTRL_X0Y3 [get_cells txPll/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y6 [get_cells txPll/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X0Y3 [get_cells txPll/inst/plle2_adv_inst]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y94 [get_cells fmc_l8_la_p_OBUF[6]_inst]
set_property LOC IOB_X0Y82 [get_cells fmc_l8_la_p_OBUF[2]_inst]
set_property LOC IOB_X0Y126 [get_cells fmc_l8_la_p_OBUF[0]_inst]
set_property LOC IOB_X0Y96 [get_cells fmc_l8_la_p_OBUF[4]_inst]

# Location of clock ports
set_property LOC IOB_X0Y23 [get_ports fabric_clk_n]
set_property LOC IOB_X0Y24 [get_ports fabric_clk_p]
set_property LOC IPAD_X1Y197 [get_ports ttc_mgt_xpoint_c_n]
set_property LOC IPAD_X1Y196 [get_ports ttc_mgt_xpoint_c_p]

# Clock net "CLK" driven by instance "fclk_bufg" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=cdceSync/bufg_mux} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK"}]]]
resize_pblock [get_pblocks {CLKAG_CLK}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "cdceOut0IbufdsGtxe2_n_0" driven by instance "cdceOut0IbufdsGtxe2" located at site "IBUFDS_GTE2_X0Y13"
#startgroup
create_pblock {CLKAG_cdceOut0IbufdsGtxe2_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_cdceOut0IbufdsGtxe2_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=txPll/inst/clkin1_bufg} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cdceOut0IbufdsGtxe2_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_cdceOut0IbufdsGtxe2_n_0}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "cdceSync/I" driven by instance "cdceSync/bufg_mux" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_cdceSync/I}
add_cells_to_pblock [get_pblocks  {CLKAG_cdceSync/I}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cdceSync/I"}]]]
resize_pblock [get_pblocks {CLKAG_cdceSync/I}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "dbg_hub/inst/UPDATE_temp" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/UPDATE_temp}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/UPDATE_temp}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/UPDATE_temp"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/UPDATE_temp}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_dbg_hub/inst/idrck}
add_cells_to_pblock [get_pblocks  {CLKAG_dbg_hub/inst/idrck}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks {CLKAG_dbg_hub/inst/idrck}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/RX_WORDCLK_O[1]" driven by instance "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxWordClkBufg" located at site "BUFGCTRL_X0Y30"
#startgroup
create_pblock {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/RX_WORDCLK_O[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/RX_WORDCLK_O[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=fmc_l8_la_p_OBUF[6]_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/RX_WORDCLK_O[1]"}]]]
resize_pblock [get_pblocks {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/RX_WORDCLK_O[1]}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/TX_WORDCLK_O[1]" driven by instance "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txWordClkBufg" located at site "BUFGCTRL_X0Y29"
#startgroup
create_pblock {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/TX_WORDCLK_O[1]}
add_cells_to_pblock [get_pblocks  {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/TX_WORDCLK_O[1]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=fmc_l8_la_p_OBUF[2]_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/TX_WORDCLK_O[1]"}]]]
resize_pblock [get_pblocks {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/TX_WORDCLK_O[1]}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/qpllOutClk_from_gtxCommon" driven by instance "gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxCommon" located at site "GTXE2_COMMON_X0Y7"
#startgroup
create_pblock {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/qpllOutClk_from_gtxCommon}
add_cells_to_pblock [get_pblocks  {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/qpllOutClk_from_gtxCommon}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/qpllOutClk_from_gtxCommon"}]]]
resize_pblock [get_pblocks {CLKAG_gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/qpllOutClk_from_gtxCommon}] -add {CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "sysclk" driven by instance "debugclk_bufg" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_sysclk}
add_cells_to_pblock [get_pblocks  {CLKAG_sysclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sysclk"}]]]
resize_pblock [get_pblocks {CLKAG_sysclk}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "txPll/inst/clk_out1" driven by instance "txPll/inst/clkout1_buf" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_txPll/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_txPll/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=fmc_l8_la_p_OBUF[4]_inst && NAME!=fmc_l8_la_p_OBUF[0]_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="txPll/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_txPll/inst/clk_out1}] -add {CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "txPll/inst/clk_out1_xlx_k7v7_tx_pll" driven by instance "txPll/inst/plle2_adv_inst" located at site "PLLE2_ADV_X0Y3"
#startgroup
create_pblock {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}
add_cells_to_pblock [get_pblocks  {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=txPll/inst/clkout1_buf} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="txPll/inst/clk_out1_xlx_k7v7_tx_pll"}]]]
resize_pblock [get_pblocks {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup

# Clock net "txPll/inst/clk_out1_xlx_k7v7_tx_pll" driven by instance "txPll/inst/plle2_adv_inst" located at site "PLLE2_ADV_X0Y3"
#startgroup
create_pblock {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}
add_cells_to_pblock [get_pblocks  {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=txPll/inst/clkout1_buf} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="txPll/inst/clk_out1_xlx_k7v7_tx_pll"}]]]
resize_pblock [get_pblocks {CLKAG_txPll/inst/clk_out1_xlx_k7v7_tx_pll}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3}
#endgroup
