<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: learning_gem5/part2/simple_cache.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a1444537990c9690284fcc245a4cb63e.html">learning_gem5</a></li><li class="navelem"><a class="el" href="dir_40cdaabc9d371609ccf26bec8704a1b0.html">part2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">simple_cache.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="simple__cache_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017 Jason Lowe-Power</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Jason Lowe-Power</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __LEARNING_GEM5_SIMPLE_CACHE_SIMPLE_CACHE_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __LEARNING_GEM5_SIMPLE_CACHE_SIMPLE_CACHE_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;unordered_map&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="statistics_8hh.html">base/statistics.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mem_2port_8hh.html">mem/port.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;params/SimpleCache.hh&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="clocked__object_8hh.html">sim/clocked_object.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classSimpleCache.html">   48</a></span>&#160;<span class="keyword">class </span><a class="code" href="classSimpleCache.html">SimpleCache</a> : <span class="keyword">public</span> <a class="code" href="classClockedObject.html">ClockedObject</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1CPUSidePort.html">   56</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classSimpleCache_1_1CPUSidePort.html">CPUSidePort</a> : <span class="keyword">public</span> <a class="code" href="classSlavePort.html">SlavePort</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1CPUSidePort.html#a860ed9e99ecf1003224f758ab37244fb">   60</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#a860ed9e99ecf1003224f758ab37244fb">id</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1CPUSidePort.html#a1d5e3a7f7039a3078f188a8d63cb9ce4">   63</a></span>&#160;        <a class="code" href="classSimpleCache.html">SimpleCache</a> *<a class="code" href="classSimpleCache_1_1CPUSidePort.html#a1d5e3a7f7039a3078f188a8d63cb9ce4">owner</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1CPUSidePort.html#aa6d2b851e870f0b9be49f13edf246c89">   66</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#aa6d2b851e870f0b9be49f13edf246c89">needRetry</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1CPUSidePort.html#acf62dfee2cb011ce0cf0a7f57b4f9104">   69</a></span>&#160;        <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#acf62dfee2cb011ce0cf0a7f57b4f9104">blockedPacket</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1CPUSidePort.html#a568dc5bcd564364c6f016e1016618fd7">   75</a></span>&#160;        <a class="code" href="classSimpleCache_1_1CPUSidePort.html#a568dc5bcd564364c6f016e1016618fd7">CPUSidePort</a>(<span class="keyword">const</span> std::string&amp; <a class="code" href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">name</a>, <span class="keywordtype">int</span> <span class="keywordtype">id</span>, <a class="code" href="classSimpleCache.html">SimpleCache</a> *owner) :</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            <a class="code" href="classSlavePort.html">SlavePort</a>(name, owner), id(id), owner(owner), needRetry(false),</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            blockedPacket(nullptr)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        { }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#a91385938ebc00f206801307c598c581e">sendPacket</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <a class="code" href="classstd_1_1list.html">AddrRangeList</a> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#a690511a6ecadae2c5275799bbf0d1f04">getAddrRanges</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#a47b99ffca319fbfa06f3d4aea7cd8be0">trySendRetry</a>();</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1CPUSidePort.html#a79e367c0c34add817aa2d2c161184cb3">  109</a></span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#a79e367c0c34add817aa2d2c161184cb3">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)<span class="keyword"> override</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">        </span>{ <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;recvAtomic unimpl.&quot;</span>); }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#a014e4ab1089a6998b1b7fb760f7f0800">recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#a5a102f3d85be5f98c73f6bfd2970e24a">recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#acd679801631b9702a0f685caef47566f">recvRespRetry</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    };</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1MemSidePort.html">  142</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classSimpleCache_1_1MemSidePort.html">MemSidePort</a> : <span class="keyword">public</span> <a class="code" href="classMasterPort.html">MasterPort</a></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1MemSidePort.html#a36e5f35ace4d0e6da4903222287fabdd">  146</a></span>&#160;        <a class="code" href="classSimpleCache.html">SimpleCache</a> *<a class="code" href="classSimpleCache_1_1MemSidePort.html#a36e5f35ace4d0e6da4903222287fabdd">owner</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1MemSidePort.html#af5d762372e8b53cc66f4a95b588b7015">  149</a></span>&#160;        <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classSimpleCache_1_1MemSidePort.html#af5d762372e8b53cc66f4a95b588b7015">blockedPacket</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classSimpleCache_1_1MemSidePort.html#ae3cfe4e981d4cd0f5f65fe225e4098d5">  155</a></span>&#160;        <a class="code" href="classSimpleCache_1_1MemSidePort.html#ae3cfe4e981d4cd0f5f65fe225e4098d5">MemSidePort</a>(<span class="keyword">const</span> std::string&amp; <a class="code" href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">name</a>, <a class="code" href="classSimpleCache.html">SimpleCache</a> *owner) :</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            <a class="code" href="classMasterPort.html">MasterPort</a>(name, owner), owner(owner), blockedPacket(nullptr)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        { }</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#a91385938ebc00f206801307c598c581e">sendPacket</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordtype">bool</span> recvTimingResp(<a class="code" href="classPacket.html">PacketPtr</a> pkt) <span class="keyword">override</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordtype">void</span> recvReqRetry() <span class="keyword">override</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keywordtype">void</span> recvRangeChange() <span class="keyword">override</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    };</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classSimpleCache.html#a90cbda0fd07e45dc41cd1ee61af3f07c">handleRequest</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <span class="keywordtype">int</span> port_id);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classSimpleCache.html#a59f1f8d97d93f5186b1ce390c8a58005">handleResponse</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleCache.html#a922d22ba20c3c85ed0b35dd365e4ae31">sendResponse</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleCache.html#a64641e0fd88581b585f305e18d1c119b">handleFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleCache.html#acedfdc9497cdd03647aa37fe78e2be4d">accessTiming</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classSimpleCache.html#a0ae50add9478097a5a01f453af17b702">accessFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleCache.html#ab6525b20b92c54d64444c1f36d323fb3">insert</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="classstd_1_1list.html">AddrRangeList</a> <a class="code" href="classSimpleCache_1_1CPUSidePort.html#a690511a6ecadae2c5275799bbf0d1f04">getAddrRanges</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSlavePort.html#ad4a55d475df59b897ad8fa183dd4c1d6">sendRangeChange</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classSimpleCache.html#a154edc0697279acc4db7b3fca64de71f">  266</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classCycles.html">Cycles</a> <a class="code" href="classSimpleCache.html#a154edc0697279acc4db7b3fca64de71f">latency</a>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classSimpleCache.html#a14a0c3c1019cfbbd43f1d7379b491fc6">  269</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="classSimpleCache.html#a14a0c3c1019cfbbd43f1d7379b491fc6">blockSize</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classSimpleCache.html#a77823c7bd94c46e10d5d587d8625df81">  272</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="classSimpleCache.html#a77823c7bd94c46e10d5d587d8625df81">capacity</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classSimpleCache.html#a21e93ec8b44c807cd8a82f6a94472996">  275</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;CPUSidePort&gt;</a> <a class="code" href="classSimpleCache.html#a21e93ec8b44c807cd8a82f6a94472996">cpuPorts</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classSimpleCache.html#abbfa1726c7b9ca756f7b3b5406dff508">  278</a></span>&#160;    <a class="code" href="classSimpleCache_1_1MemSidePort.html">MemSidePort</a> <a class="code" href="classSimpleCache.html#abbfa1726c7b9ca756f7b3b5406dff508">memPort</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="classSimpleCache.html#a29eee27ef99e00ce174094ed1535e07a">  281</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classSimpleCache.html#a29eee27ef99e00ce174094ed1535e07a">blocked</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="classSimpleCache.html#ae475d5f44a7797247710ebaaea615067">  285</a></span>&#160;    <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classSimpleCache.html#ae475d5f44a7797247710ebaaea615067">originalPacket</a>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classSimpleCache.html#aee01e10c0e2b0b1480298ada6cf5681b">  288</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classSimpleCache.html#aee01e10c0e2b0b1480298ada6cf5681b">waitingPortId</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="classSimpleCache.html#ac86407e4b4745fad905ba30eb53975c2">  291</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classSimpleCache.html#ac86407e4b4745fad905ba30eb53975c2">missTime</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="classSimpleCache.html#a65b2846563e10c08a9645f349200b8b8">  294</a></span>&#160;    std::unordered_map&lt;Addr, uint8_t*&gt; <a class="code" href="classSimpleCache.html#a65b2846563e10c08a9645f349200b8b8">cacheStore</a>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classSimpleCache.html#a2f7481b3529fb96e1004a4f4ec59c876">  297</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleCache.html#a2f7481b3529fb96e1004a4f4ec59c876">hits</a>;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classSimpleCache.html#a06517548eea901f69e0a8ac9faf9bb6c">  298</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classSimpleCache.html#a06517548eea901f69e0a8ac9faf9bb6c">misses</a>;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="classSimpleCache.html#ab2751e37bbb43a0774bd59f68e95d56c">  299</a></span>&#160;    <a class="code" href="classStats_1_1Histogram.html">Stats::Histogram</a> <a class="code" href="classSimpleCache.html#ab2751e37bbb43a0774bd59f68e95d56c">missLatency</a>;</div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="classSimpleCache.html#ac933eeb83e6da24adc289ce774ee6b13">  300</a></span>&#160;    <a class="code" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="code" href="classSimpleCache.html#ac933eeb83e6da24adc289ce774ee6b13">hitRatio</a>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="classSimpleCache.html#af83febb6b78c0e330ea7cb53ccd11caa">SimpleCache</a>(SimpleCacheParams *<a class="code" href="classClockedObject.html#aad60fd61fd6fa1f5283d66f528cebdaf">params</a>);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;<a class="code" href="classSimpleCache.html#a36b86360011c85c6aab31f679e4c8c74">getPort</a>(<span class="keyword">const</span> std::string &amp;if_name,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                  <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="code" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classSimpleCache.html#a9d50c6bf29c34427e7e8f9f429385470">regStats</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;};</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#endif // __LEARNING_GEM5_SIMPLE_CACHE_SIMPLE_CACHE_HH__</span></div><div class="ttc" id="classMasterPort_html"><div class="ttname"><a href="classMasterPort.html">MasterPort</a></div><div class="ttdoc">A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00075">port.hh:75</a></div></div>
<div class="ttc" id="classSimpleCache_html_a36b86360011c85c6aab31f679e4c8c74"><div class="ttname"><a href="classSimpleCache.html#a36b86360011c85c6aab31f679e4c8c74">SimpleCache::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID) override</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00055">simple_cache.cc:55</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classSimpleCache_html_a2f7481b3529fb96e1004a4f4ec59c876"><div class="ttname"><a href="classSimpleCache.html#a2f7481b3529fb96e1004a4f4ec59c876">SimpleCache::hits</a></div><div class="ttdeci">Stats::Scalar hits</div><div class="ttdoc">Cache statistics. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00297">simple_cache.hh:297</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_a79e367c0c34add817aa2d2c161184cb3"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#a79e367c0c34add817aa2d2c161184cb3">SimpleCache::CPUSidePort::recvAtomic</a></div><div class="ttdeci">Tick recvAtomic(PacketPtr pkt) override</div><div class="ttdoc">Receive an atomic request packet from the master port. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00109">simple_cache.hh:109</a></div></div>
<div class="ttc" id="classSlavePort_html_ad4a55d475df59b897ad8fa183dd4c1d6"><div class="ttname"><a href="classSlavePort.html#ad4a55d475df59b897ad8fa183dd4c1d6">SlavePort::sendRangeChange</a></div><div class="ttdeci">void sendRangeChange() const</div><div class="ttdoc">Called by the owner to send a range change. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00286">port.hh:286</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a65bf40f138cf863f0c5e2d8ca1144126"><div class="ttname"><a href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></div><div class="ttdeci">const PortID InvalidPortID</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00238">types.hh:238</a></div></div>
<div class="ttc" id="classSimpleCache_html"><div class="ttname"><a href="classSimpleCache.html">SimpleCache</a></div><div class="ttdoc">A very simple cache object. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00048">simple_cache.hh:48</a></div></div>
<div class="ttc" id="classSimpleCache_html_a64641e0fd88581b585f305e18d1c119b"><div class="ttname"><a href="classSimpleCache.html#a64641e0fd88581b585f305e18d1c119b">SimpleCache::handleFunctional</a></div><div class="ttdeci">void handleFunctional(PacketPtr pkt)</div><div class="ttdoc">Handle a packet functionally. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00272">simple_cache.cc:272</a></div></div>
<div class="ttc" id="classSimpleCache_html_aee01e10c0e2b0b1480298ada6cf5681b"><div class="ttname"><a href="classSimpleCache.html#aee01e10c0e2b0b1480298ada6cf5681b">SimpleCache::waitingPortId</a></div><div class="ttdeci">int waitingPortId</div><div class="ttdoc">The port to send the response when we recieve it back. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00288">simple_cache.hh:288</a></div></div>
<div class="ttc" id="classSimpleCache_html_a14a0c3c1019cfbbd43f1d7379b491fc6"><div class="ttname"><a href="classSimpleCache.html#a14a0c3c1019cfbbd43f1d7379b491fc6">SimpleCache::blockSize</a></div><div class="ttdeci">const unsigned blockSize</div><div class="ttdoc">The block size for the cache. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00269">simple_cache.hh:269</a></div></div>
<div class="ttc" id="classSimpleCache_html_af83febb6b78c0e330ea7cb53ccd11caa"><div class="ttname"><a href="classSimpleCache.html#af83febb6b78c0e330ea7cb53ccd11caa">SimpleCache::SimpleCache</a></div><div class="ttdeci">SimpleCache(SimpleCacheParams *params)</div><div class="ttdoc">constructor </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00037">simple_cache.cc:37</a></div></div>
<div class="ttc" id="classSimpleCache_html_a77823c7bd94c46e10d5d587d8625df81"><div class="ttname"><a href="classSimpleCache.html#a77823c7bd94c46e10d5d587d8625df81">SimpleCache::capacity</a></div><div class="ttdeci">const unsigned capacity</div><div class="ttdoc">Number of blocks in the cache (size of cache / block size) </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00272">simple_cache.hh:272</a></div></div>
<div class="ttc" id="classSimpleCache_1_1MemSidePort_html"><div class="ttname"><a href="classSimpleCache_1_1MemSidePort.html">SimpleCache::MemSidePort</a></div><div class="ttdoc">Port on the memory-side that receives responses. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00142">simple_cache.hh:142</a></div></div>
<div class="ttc" id="classSimpleCache_html_a90cbda0fd07e45dc41cd1ee61af3f07c"><div class="ttname"><a href="classSimpleCache.html#a90cbda0fd07e45dc41cd1ee61af3f07c">SimpleCache::handleRequest</a></div><div class="ttdeci">bool handleRequest(PacketPtr pkt, int port_id)</div><div class="ttdoc">Handle the request from the CPU side. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00192">simple_cache.cc:192</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html">SimpleCache::CPUSidePort</a></div><div class="ttdoc">Port on the CPU-side that receives requests. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00056">simple_cache.hh:56</a></div></div>
<div class="ttc" id="classSlavePort_html"><div class="ttname"><a href="classSlavePort.html">SlavePort</a></div><div class="ttdoc">A SlavePort is a specialisation of a port. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00258">port.hh:258</a></div></div>
<div class="ttc" id="classSimpleCache_html_a06517548eea901f69e0a8ac9faf9bb6c"><div class="ttname"><a href="classSimpleCache.html#a06517548eea901f69e0a8ac9faf9bb6c">SimpleCache::misses</a></div><div class="ttdeci">Stats::Scalar misses</div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00298">simple_cache.hh:298</a></div></div>
<div class="ttc" id="statistics_8hh_html"><div class="ttname"><a href="statistics_8hh.html">statistics.hh</a></div><div class="ttdoc">Declaration of Statistics objects. </div></div>
<div class="ttc" id="classClockedObject_html_aad60fd61fd6fa1f5283d66f528cebdaf"><div class="ttname"><a href="classClockedObject.html#aad60fd61fd6fa1f5283d66f528cebdaf">ClockedObject::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00245">clocked_object.hh:245</a></div></div>
<div class="ttc" id="classStats_1_1Scalar_html"><div class="ttname"><a href="classStats_1_1Scalar.html">Stats::Scalar</a></div><div class="ttdoc">This is a simple scalar statistic, like a counter. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02510">statistics.hh:2510</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_a568dc5bcd564364c6f016e1016618fd7"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#a568dc5bcd564364c6f016e1016618fd7">SimpleCache::CPUSidePort::CPUSidePort</a></div><div class="ttdeci">CPUSidePort(const std::string &amp;name, int id, SimpleCache *owner)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00075">simple_cache.hh:75</a></div></div>
<div class="ttc" id="classSimpleCache_html_ac933eeb83e6da24adc289ce774ee6b13"><div class="ttname"><a href="classSimpleCache.html#ac933eeb83e6da24adc289ce774ee6b13">SimpleCache::hitRatio</a></div><div class="ttdeci">Stats::Formula hitRatio</div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00300">simple_cache.hh:300</a></div></div>
<div class="ttc" id="classSimpleCache_html_a922d22ba20c3c85ed0b35dd365e4ae31"><div class="ttname"><a href="classSimpleCache.html#a922d22ba20c3c85ed0b35dd365e4ae31">SimpleCache::sendResponse</a></div><div class="ttdeci">void sendResponse(PacketPtr pkt)</div><div class="ttdoc">Send the packet to the CPU side. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00247">simple_cache.cc:247</a></div></div>
<div class="ttc" id="classSimpleCache_html_acedfdc9497cdd03647aa37fe78e2be4d"><div class="ttname"><a href="classSimpleCache.html#acedfdc9497cdd03647aa37fe78e2be4d">SimpleCache::accessTiming</a></div><div class="ttdeci">void accessTiming(PacketPtr pkt)</div><div class="ttdoc">Access the cache for a timing access. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00282">simple_cache.cc:282</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_a47b99ffca319fbfa06f3d4aea7cd8be0"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#a47b99ffca319fbfa06f3d4aea7cd8be0">SimpleCache::CPUSidePort::trySendRetry</a></div><div class="ttdeci">void trySendRetry()</div><div class="ttdoc">Send a retry to the peer port only if it is needed. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00093">simple_cache.cc:93</a></div></div>
<div class="ttc" id="classSimpleCache_html_a59f1f8d97d93f5186b1ce390c8a58005"><div class="ttname"><a href="classSimpleCache.html#a59f1f8d97d93f5186b1ce390c8a58005">SimpleCache::handleResponse</a></div><div class="ttdeci">bool handleResponse(PacketPtr pkt)</div><div class="ttdoc">Handle the respone from the memory side. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00217">simple_cache.cc:217</a></div></div>
<div class="ttc" id="classSimpleCache_html_a65b2846563e10c08a9645f349200b8b8"><div class="ttname"><a href="classSimpleCache.html#a65b2846563e10c08a9645f349200b8b8">SimpleCache::cacheStore</a></div><div class="ttdeci">std::unordered_map&lt; Addr, uint8_t * &gt; cacheStore</div><div class="ttdoc">An incredibly simple cache storage. Maps block addresses to data. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00294">simple_cache.hh:294</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_a5a102f3d85be5f98c73f6bfd2970e24a"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#a5a102f3d85be5f98c73f6bfd2970e24a">SimpleCache::CPUSidePort::recvTimingReq</a></div><div class="ttdeci">bool recvTimingReq(PacketPtr pkt) override</div><div class="ttdoc">Receive a timing request from the master port. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00111">simple_cache.cc:111</a></div></div>
<div class="ttc" id="classClockedObject_html"><div class="ttname"><a href="classClockedObject.html">ClockedObject</a></div><div class="ttdoc">The ClockedObject class extends the SimObject with a clock and accessor functions to relate ticks to ...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00237">clocked_object.hh:237</a></div></div>
<div class="ttc" id="classSimpleCache_1_1MemSidePort_html_ae3cfe4e981d4cd0f5f65fe225e4098d5"><div class="ttname"><a href="classSimpleCache_1_1MemSidePort.html#ae3cfe4e981d4cd0f5f65fe225e4098d5">SimpleCache::MemSidePort::MemSidePort</a></div><div class="ttdeci">MemSidePort(const std::string &amp;name, SimpleCache *owner)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00155">simple_cache.hh:155</a></div></div>
<div class="ttc" id="classSimpleCache_html_ab6525b20b92c54d64444c1f36d323fb3"><div class="ttname"><a href="classSimpleCache.html#ab6525b20b92c54d64444c1f36d323fb3">SimpleCache::insert</a></div><div class="ttdeci">void insert(PacketPtr pkt)</div><div class="ttdoc">Insert a block into the cache. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00360">simple_cache.cc:360</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_acf62dfee2cb011ce0cf0a7f57b4f9104"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#acf62dfee2cb011ce0cf0a7f57b4f9104">SimpleCache::CPUSidePort::blockedPacket</a></div><div class="ttdeci">PacketPtr blockedPacket</div><div class="ttdoc">If we tried to send a packet and it was blocked, store it here. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00069">simple_cache.hh:69</a></div></div>
<div class="ttc" id="clocked__object_8hh_html"><div class="ttname"><a href="clocked__object_8hh.html">clocked_object.hh</a></div><div class="ttdoc">ClockedObject declaration and implementation. </div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_a860ed9e99ecf1003224f758ab37244fb"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#a860ed9e99ecf1003224f758ab37244fb">SimpleCache::CPUSidePort::id</a></div><div class="ttdeci">int id</div><div class="ttdoc">Since this is a vector port, need to know what number this one is. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00060">simple_cache.hh:60</a></div></div>
<div class="ttc" id="classStats_1_1Histogram_html"><div class="ttname"><a href="classStats_1_1Histogram.html">Stats::Histogram</a></div><div class="ttdoc">A simple histogram stat. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02631">statistics.hh:2631</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_a014e4ab1089a6998b1b7fb760f7f0800"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#a014e4ab1089a6998b1b7fb760f7f0800">SimpleCache::CPUSidePort::recvFunctional</a></div><div class="ttdeci">void recvFunctional(PacketPtr pkt) override</div><div class="ttdoc">Receive a functional request packet from the master port. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00104">simple_cache.cc:104</a></div></div>
<div class="ttc" id="mem_2port_8hh_html"><div class="ttname"><a href="mem_2port_8hh.html">port.hh</a></div><div class="ttdoc">Port Object Declaration. </div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; AddrRange &gt;</a></div></div>
<div class="ttc" id="classSimpleCache_html_a9d50c6bf29c34427e7e8f9f429385470"><div class="ttname"><a href="classSimpleCache.html#a9d50c6bf29c34427e7e8f9f429385470">SimpleCache::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Register the stats. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00427">simple_cache.cc:427</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classSimpleCache_html_a154edc0697279acc4db7b3fca64de71f"><div class="ttname"><a href="classSimpleCache.html#a154edc0697279acc4db7b3fca64de71f">SimpleCache::latency</a></div><div class="ttdeci">const Cycles latency</div><div class="ttdoc">Latency to check the cache. Number of cycles for both hit and miss. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00266">simple_cache.hh:266</a></div></div>
<div class="ttc" id="classSimpleCache_1_1MemSidePort_html_a36e5f35ace4d0e6da4903222287fabdd"><div class="ttname"><a href="classSimpleCache_1_1MemSidePort.html#a36e5f35ace4d0e6da4903222287fabdd">SimpleCache::MemSidePort::owner</a></div><div class="ttdeci">SimpleCache * owner</div><div class="ttdoc">The object that owns this object (SimpleCache) </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00146">simple_cache.hh:146</a></div></div>
<div class="ttc" id="classStats_1_1Formula_html"><div class="ttname"><a href="classStats_1_1Formula.html">Stats::Formula</a></div><div class="ttdoc">A formula for statistics that is calculated when printed. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l03014">statistics.hh:3014</a></div></div>
<div class="ttc" id="classSimpleCache_html_ac86407e4b4745fad905ba30eb53975c2"><div class="ttname"><a href="classSimpleCache.html#ac86407e4b4745fad905ba30eb53975c2">SimpleCache::missTime</a></div><div class="ttdeci">Tick missTime</div><div class="ttdoc">For tracking the miss latency. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00291">simple_cache.hh:291</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_a1d5e3a7f7039a3078f188a8d63cb9ce4"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#a1d5e3a7f7039a3078f188a8d63cb9ce4">SimpleCache::CPUSidePort::owner</a></div><div class="ttdeci">SimpleCache * owner</div><div class="ttdoc">The object that owns this object (SimpleCache) </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00063">simple_cache.hh:63</a></div></div>
<div class="ttc" id="classSimpleCache_html_abbfa1726c7b9ca756f7b3b5406dff508"><div class="ttname"><a href="classSimpleCache.html#abbfa1726c7b9ca756f7b3b5406dff508">SimpleCache::memPort</a></div><div class="ttdeci">MemSidePort memPort</div><div class="ttdoc">Instantiation of the memory-side port. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00278">simple_cache.hh:278</a></div></div>
<div class="ttc" id="classPort_html_a18a1938a97583fef5c9cb8433df30ceb"><div class="ttname"><a href="classPort.html#a18a1938a97583fef5c9cb8433df30ceb">Port::name</a></div><div class="ttdeci">const std::string name() const</div><div class="ttdoc">Return port name (for DPRINTF). </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00106">port.hh:106</a></div></div>
<div class="ttc" id="classSimpleCache_html_ae475d5f44a7797247710ebaaea615067"><div class="ttname"><a href="classSimpleCache.html#ae475d5f44a7797247710ebaaea615067">SimpleCache::originalPacket</a></div><div class="ttdeci">PacketPtr originalPacket</div><div class="ttdoc">Packet that we are currently handling. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00285">simple_cache.hh:285</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_aa6d2b851e870f0b9be49f13edf246c89"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#aa6d2b851e870f0b9be49f13edf246c89">SimpleCache::CPUSidePort::needRetry</a></div><div class="ttdeci">bool needRetry</div><div class="ttdoc">True if the port needs to send a retry req. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00066">simple_cache.hh:66</a></div></div>
<div class="ttc" id="classSimpleCache_html_a21e93ec8b44c807cd8a82f6a94472996"><div class="ttname"><a href="classSimpleCache.html#a21e93ec8b44c807cd8a82f6a94472996">SimpleCache::cpuPorts</a></div><div class="ttdeci">std::vector&lt; CPUSidePort &gt; cpuPorts</div><div class="ttdoc">Instantiation of the CPU-side port. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00275">simple_cache.hh:275</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acef4d7d41cb21fdc252e20c04cd7bb8e"><div class="ttname"><a href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a></div><div class="ttdeci">int16_t PortID</div><div class="ttdoc">Port index/ID type, and a symbolic name for an invalid port id. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_a91385938ebc00f206801307c598c581e"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#a91385938ebc00f206801307c598c581e">SimpleCache::CPUSidePort::sendPacket</a></div><div class="ttdeci">void sendPacket(PacketPtr pkt)</div><div class="ttdoc">Send a packet across this port. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00072">simple_cache.cc:72</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_a690511a6ecadae2c5275799bbf0d1f04"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#a690511a6ecadae2c5275799bbf0d1f04">SimpleCache::CPUSidePort::getAddrRanges</a></div><div class="ttdeci">AddrRangeList getAddrRanges() const override</div><div class="ttdoc">Get a list of the non-overlapping address ranges the owner is responsible for. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00087">simple_cache.cc:87</a></div></div>
<div class="ttc" id="classSimpleCache_1_1MemSidePort_html_af5d762372e8b53cc66f4a95b588b7015"><div class="ttname"><a href="classSimpleCache_1_1MemSidePort.html#af5d762372e8b53cc66f4a95b588b7015">SimpleCache::MemSidePort::blockedPacket</a></div><div class="ttdeci">PacketPtr blockedPacket</div><div class="ttdoc">If we tried to send a packet and it was blocked, store it here. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00149">simple_cache.hh:149</a></div></div>
<div class="ttc" id="classSimpleCache_html_ab2751e37bbb43a0774bd59f68e95d56c"><div class="ttname"><a href="classSimpleCache.html#ab2751e37bbb43a0774bd59f68e95d56c">SimpleCache::missLatency</a></div><div class="ttdeci">Stats::Histogram missLatency</div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00299">simple_cache.hh:299</a></div></div>
<div class="ttc" id="classSimpleCache_html_a0ae50add9478097a5a01f453af17b702"><div class="ttname"><a href="classSimpleCache.html#a0ae50add9478097a5a01f453af17b702">SimpleCache::accessFunctional</a></div><div class="ttdeci">bool accessFunctional(PacketPtr pkt)</div><div class="ttdoc">This is where we actually update / read from the cache. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00340">simple_cache.cc:340</a></div></div>
<div class="ttc" id="classSimpleCache_1_1CPUSidePort_html_acd679801631b9702a0f685caef47566f"><div class="ttname"><a href="classSimpleCache_1_1CPUSidePort.html#acd679801631b9702a0f685caef47566f">SimpleCache::CPUSidePort::recvRespRetry</a></div><div class="ttdeci">void recvRespRetry() override</div><div class="ttdoc">Called by the master port if sendTimingResp was called on this slave port (causing recvTimingResp to ...</div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8cc_source.html#l00134">simple_cache.cc:134</a></div></div>
<div class="ttc" id="classSimpleCache_html_a29eee27ef99e00ce174094ed1535e07a"><div class="ttname"><a href="classSimpleCache.html#a29eee27ef99e00ce174094ed1535e07a">SimpleCache::blocked</a></div><div class="ttdeci">bool blocked</div><div class="ttdoc">True if this cache is currently blocked waiting for a response. </div><div class="ttdef"><b>Definition:</b> <a href="simple__cache_8hh_source.html#l00281">simple_cache.hh:281</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
