_525q Camera:camera2|myStandby~reg0 true false
_552q Camera:camera2|myFilm~reg0 true false
_400q Camera:camera1|myStandby~reg0 true false
_427q Camera:camera1|myFilm~reg0 true false
_294q Percents:cam2Percent|percentPassed[1] true false
_353q Percents:cam2Percent|percentPassed[0] true false
_354q Percents:cam2Percent|percentPassed[2] true false
_355q Percents:cam2Percent|percentPassed[3] true false
_356q Percents:cam2Percent|clkCounter[0] true false
_357q Percents:cam2Percent|clkCounter[1] true false
_358q Percents:cam2Percent|clkCounter[2] true false
_359q Percents:cam2Percent|clkCounter[3] true false
_360q Percents:cam2Percent|clkCounter[4] true false
_361q Percents:cam2Percent|clkCounter[5] true false
_362q Percents:cam2Percent|clkCounter[6] true false
_363q Percents:cam2Percent|clkCounter[7] true false
_364q Percents:cam2Percent|clkCounter[8] true false
_365q Percents:cam2Percent|clkCounter[9] true false
_366q Percents:cam2Percent|clkCounter[10] true false
_367q Percents:cam2Percent|clkCounter[11] true false
_368q Percents:cam2Percent|clkCounter[12] true false
_369q Percents:cam2Percent|clkCounter[13] true false
_370q Percents:cam2Percent|clkCounter[14] true false
_371q Percents:cam2Percent|clkCounter[15] true false
_372q Percents:cam2Percent|clkCounter[16] true false
_373q Percents:cam2Percent|clkCounter[17] true false
_374q Percents:cam2Percent|clkCounter[18] true false
_205q Percents:cam1Percent|percentPassed[1] true false
_264q Percents:cam1Percent|percentPassed[0] true false
_265q Percents:cam1Percent|percentPassed[2] true false
_266q Percents:cam1Percent|percentPassed[3] true false
_267q Percents:cam1Percent|clkCounter[0] true false
_268q Percents:cam1Percent|clkCounter[1] true false
_269q Percents:cam1Percent|clkCounter[2] true false
_270q Percents:cam1Percent|clkCounter[3] true false
_271q Percents:cam1Percent|clkCounter[4] true false
_272q Percents:cam1Percent|clkCounter[5] true false
_273q Percents:cam1Percent|clkCounter[6] true false
_274q Percents:cam1Percent|clkCounter[7] true false
_275q Percents:cam1Percent|clkCounter[8] true false
_276q Percents:cam1Percent|clkCounter[9] true false
_277q Percents:cam1Percent|clkCounter[10] true false
_278q Percents:cam1Percent|clkCounter[11] true false
_279q Percents:cam1Percent|clkCounter[12] true false
_280q Percents:cam1Percent|clkCounter[13] true false
_281q Percents:cam1Percent|clkCounter[14] true false
_282q Percents:cam1Percent|clkCounter[15] true false
_283q Percents:cam1Percent|clkCounter[16] true false
_284q Percents:cam1Percent|clkCounter[17] true false
_285q Percents:cam1Percent|clkCounter[18] true false
_200q UserInput:resetInput|prev true false
_195q DFlipFlop:downloadStuff|q~reg0 true false
_102q ClockDivider:cdiv|divided_clocks[0]~reg0 true false
_103q ClockDivider:cdiv|divided_clocks[1]~reg0 true false
_104q ClockDivider:cdiv|divided_clocks[2]~reg0 true false
_105q ClockDivider:cdiv|divided_clocks[3]~reg0 true false
_106q ClockDivider:cdiv|divided_clocks[4]~reg0 true false
_107q ClockDivider:cdiv|divided_clocks[5]~reg0 true false
_108q ClockDivider:cdiv|divided_clocks[6]~reg0 true false
_109q ClockDivider:cdiv|divided_clocks[7]~reg0 true false
_110q ClockDivider:cdiv|divided_clocks[8]~reg0 true false
_111q ClockDivider:cdiv|divided_clocks[9]~reg0 true false
_112q ClockDivider:cdiv|divided_clocks[10]~reg0 true false
_113q ClockDivider:cdiv|divided_clocks[11]~reg0 true false
_114q ClockDivider:cdiv|divided_clocks[12]~reg0 true false
_115q ClockDivider:cdiv|divided_clocks[13]~reg0 true false
_116q ClockDivider:cdiv|divided_clocks[14]~reg0 true false
_117q ClockDivider:cdiv|divided_clocks[15]~reg0 true false
_118q ClockDivider:cdiv|divided_clocks[16]~reg0 true false
_119q ClockDivider:cdiv|divided_clocks[17]~reg0 true false
_120q ClockDivider:cdiv|divided_clocks[18]~reg0 true false
_121q ClockDivider:cdiv|divided_clocks[19]~reg0 true false
_122q ClockDivider:cdiv|divided_clocks[20]~reg0 true false
_123q ClockDivider:cdiv|divided_clocks[21]~reg0 true false
_124q ClockDivider:cdiv|divided_clocks[22]~reg0 true false
_125q ClockDivider:cdiv|divided_clocks[23]~reg0 true false
_126q ClockDivider:cdiv|divided_clocks[24]~reg0 true false
_127q ClockDivider:cdiv|divided_clocks[25]~reg0 true false
_128q ClockDivider:cdiv|divided_clocks[26]~reg0 true false
_129q ClockDivider:cdiv|divided_clocks[27]~reg0 true false
_130q ClockDivider:cdiv|divided_clocks[28]~reg0 true false
_131q ClockDivider:cdiv|divided_clocks[29]~reg0 true false
_132q ClockDivider:cdiv|divided_clocks[30]~reg0 true false
_133q ClockDivider:cdiv|divided_clocks[31]~reg0 true false
