library IEEE;
use IEEE.std_logic_1164.ALL;

architecture behaviour of input_fsm is
begin
end behaviour;


