# 1×3 Router Implementation

Design and implement a complete 1×3 network router system for FPGA applications. Build FIFO buffers, finite state machines, register modules, and synchronization circuits to create a packet routing system with proper flow control and error handling.

## Project Details

- **Project ID**: ROU_ASIC_001
- **Language**: verilog
- **Created with**: [Refringence](https://refringence.com)

## Getting Started

This project was created using Refringence's integrated development environment. 

### Prerequisites

- Verilog simulator (e.g., ModelSim, Vivado)

### Running the Project

1. Compile the Verilog files
2. Run simulation with your preferred simulator

## Project Structure

```
src/
  main.v
  modules/
tb/
  testbench.v
docs/
  README.md
```

## Contributing

This project was created as part of a learning exercise. Feel free to explore and modify the code!

## License

This project is for educational purposes.
