

================================================================
== Vitis HLS Report for 'test_state_buffer_Pipeline_VITIS_LOOP_34_1'
================================================================
* Date:           Wed Jul 24 18:56:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.306 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      129|      129|  0.645 us|  0.645 us|  129|  129|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |      127|      127|         1|          1|          1|   127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       24|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       51|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_59_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln34_fu_53_p2  |      icmp|   0|  0|  10|           7|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|          14|           3|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    7|         14|
    |i_fu_28               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_28      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  test_state_buffer_Pipeline_VITIS_LOOP_34_1|  return value|
|buffer_buffer_next_address0  |  out|    7|   ap_memory|                          buffer_buffer_next|         array|
|buffer_buffer_next_ce0       |  out|    1|   ap_memory|                          buffer_buffer_next|         array|
|buffer_buffer_next_we0       |  out|    1|   ap_memory|                          buffer_buffer_next|         array|
|buffer_buffer_next_d0        |  out|   32|   ap_memory|                          buffer_buffer_next|         array|
+-----------------------------+-----+-----+------------+--------------------------------------------+--------------+

