// Seed: 159558751
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    output wand id_4,
    input tri1 id_5,
    input wor id_6,
    output tri id_7,
    output tri1 id_8,
    input tri0 id_9
    , id_16,
    output supply0 id_10,
    input uwire id_11,
    input wire id_12,
    output tri1 id_13,
    output wand id_14
);
  wire id_17;
  wire id_18 = ~1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    output supply0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output uwire id_6
    , id_9,
    input uwire id_7
);
  assign id_6 = (id_2);
  wire id_10;
  module_0(
      id_6, id_6, id_4, id_1, id_4, id_5, id_1, id_4, id_4, id_1, id_3, id_2, id_2, id_4, id_4
  );
endmodule
