

================================================================
== Vitis HLS Report for 'top_function_Pipeline_VITIS_LOOP_37_1'
================================================================
* Date:           Mon Jul 24 10:31:11 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        AllAlgoExecTest
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu065_CIV-ffvc1517-1H-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.840 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1  |        ?|        ?|        13|         13|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     547|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     464|    -|
|Register         |        -|    -|     773|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     773|    1011|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     2520|  600|  716160|  358080|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_594_p2    |         +|   0|  0|  71|          64|           1|
    |add_ln39_fu_605_p2    |         +|   0|  0|  39|          32|           1|
    |add_ln44_1_fu_647_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln44_2_fu_658_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln44_3_fu_665_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln44_4_fu_680_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln44_5_fu_690_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln44_6_fu_701_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln44_7_fu_712_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln44_8_fu_723_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln44_9_fu_735_p2  |         +|   0|  0|  39|          32|           1|
    |add_ln44_fu_636_p2    |         +|   0|  0|  39|          32|           1|
    |ap_condition_931      |       and|   0|  0|   2|           1|           1|
    |ap_condition_935      |       and|   0|  0|   2|           1|           1|
    |ap_condition_940      |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_588_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 547|         452|          49|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  60|         14|    1|         14|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_rear_3_0_phi_fu_437_p6       |  14|          3|   32|         96|
    |ap_phi_mux_rear_3_10_phi_fu_503_p6      |   9|          2|   32|         64|
    |ap_phi_mux_rear_3_12_phi_fu_517_p6      |   9|          2|   32|         64|
    |ap_phi_mux_rear_3_15_phi_fu_544_p6      |  14|          3|   32|         96|
    |ap_phi_mux_rear_3_17_phi_fu_558_p6      |   9|          2|   32|         64|
    |ap_phi_mux_rear_3_1_phi_fu_448_p6       |  14|          3|   32|         96|
    |ap_phi_mux_rear_3_2_phi_fu_462_p6       |  14|          3|   32|         96|
    |ap_phi_mux_rear_3_3_phi_fu_475_p6       |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter0_rear_3_14_reg_528  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_rear_3_6_reg_486   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_rear_3_17_reg_555  |   9|          2|   32|         64|
    |front_fu_88                             |   9|          2|   64|        128|
    |queue_address0                          |  55|         12|    5|         60|
    |queue_d0                                |  53|         11|    5|         55|
    |rear_3_15_reg_541                       |  14|          3|   32|         96|
    |rear_3_1_reg_445                        |  14|          3|   32|         96|
    |rear_3_3_reg_472                        |  14|          3|   32|         96|
    |rear_fu_92                              |   9|          2|   32|         64|
    |traversalSize_o                         |   9|          2|   32|         64|
    |visited_3_address0                      |  31|          6|    5|         30|
    |visited_3_address1                      |  31|          6|    5|         30|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 464|        100|  601|       1637|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln38_reg_831                        |  64|   0|   64|          0|
    |add_ln44_1_reg_939                      |  32|   0|   32|          0|
    |add_ln44_2_reg_948                      |  32|   0|   32|          0|
    |add_ln44_3_reg_957                      |  32|   0|   32|          0|
    |add_ln44_4_reg_970                      |  32|   0|   32|          0|
    |add_ln44_5_reg_992                      |  32|   0|   32|          0|
    |add_ln44_6_reg_997                      |  32|   0|   32|          0|
    |adjacencyList_11_load_reg_911           |   1|   0|    1|          0|
    |adjacencyList_13_load_reg_915           |   1|   0|    1|          0|
    |adjacencyList_15_load_reg_919           |   1|   0|    1|          0|
    |adjacencyList_16_load_reg_923           |   1|   0|    1|          0|
    |adjacencyList_18_load_reg_927           |   1|   0|    1|          0|
    |adjacencyList_1_load_reg_891            |   1|   0|    1|          0|
    |adjacencyList_2_load_reg_895            |   1|   0|    1|          0|
    |adjacencyList_3_load_reg_899            |   1|   0|    1|          0|
    |adjacencyList_4_load_reg_903            |   1|   0|    1|          0|
    |adjacencyList_7_load_reg_907            |   1|   0|    1|          0|
    |ap_CS_fsm                               |  13|   0|   13|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_rear_3_0_reg_434   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_rear_3_10_reg_500  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_rear_3_12_reg_514  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_rear_3_14_reg_528  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_rear_3_2_reg_459   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_rear_3_6_reg_486   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_rear_3_17_reg_555  |  32|   0|   32|          0|
    |front_fu_88                             |  64|   0|   64|          0|
    |icmp_ln37_reg_827                       |   1|   0|    1|          0|
    |rear_1_reg_770                          |  32|   0|   32|          0|
    |rear_3_15_reg_541                       |  32|   0|   32|          0|
    |rear_3_1_reg_445                        |  32|   0|   32|          0|
    |rear_3_3_reg_472                        |  32|   0|   32|          0|
    |rear_3_6_reg_486                        |  32|   0|   32|          0|
    |rear_fu_92                              |  32|   0|   32|          0|
    |visited_3_load_1_reg_935                |   1|   0|    1|          0|
    |visited_3_load_2_reg_944                |   1|   0|    1|          0|
    |visited_3_load_3_reg_953                |   1|   0|    1|          0|
    |visited_3_load_4_reg_962                |   1|   0|    1|          0|
    |visited_3_load_5_reg_966                |   1|   0|    1|          0|
    |visited_3_load_6_reg_976                |   1|   0|    1|          0|
    |visited_3_load_7_reg_980                |   1|   0|    1|          0|
    |visited_3_load_8_reg_984                |   1|   0|    1|          0|
    |visited_3_load_9_reg_988                |   1|   0|    1|          0|
    |visited_3_load_reg_931                  |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 773|   0|  773|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_37_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  top_function_Pipeline_VITIS_LOOP_37_1|  return value|
|visited_3_address0         |  out|    5|   ap_memory|                              visited_3|         array|
|visited_3_ce0              |  out|    1|   ap_memory|                              visited_3|         array|
|visited_3_we0              |  out|    1|   ap_memory|                              visited_3|         array|
|visited_3_d0               |  out|    1|   ap_memory|                              visited_3|         array|
|visited_3_q0               |   in|    1|   ap_memory|                              visited_3|         array|
|visited_3_address1         |  out|    5|   ap_memory|                              visited_3|         array|
|visited_3_ce1              |  out|    1|   ap_memory|                              visited_3|         array|
|visited_3_we1              |  out|    1|   ap_memory|                              visited_3|         array|
|visited_3_d1               |  out|    1|   ap_memory|                              visited_3|         array|
|visited_3_q1               |   in|    1|   ap_memory|                              visited_3|         array|
|queue_address0             |  out|    5|   ap_memory|                                  queue|         array|
|queue_ce0                  |  out|    1|   ap_memory|                                  queue|         array|
|queue_we0                  |  out|    1|   ap_memory|                                  queue|         array|
|queue_d0                   |  out|    5|   ap_memory|                                  queue|         array|
|queue_q0                   |   in|    5|   ap_memory|                                  queue|         array|
|adjacencyList_18_address0  |  out|    5|   ap_memory|                       adjacencyList_18|         array|
|adjacencyList_18_ce0       |  out|    1|   ap_memory|                       adjacencyList_18|         array|
|adjacencyList_18_q0        |   in|    1|   ap_memory|                       adjacencyList_18|         array|
|adjacencyList_16_address0  |  out|    5|   ap_memory|                       adjacencyList_16|         array|
|adjacencyList_16_ce0       |  out|    1|   ap_memory|                       adjacencyList_16|         array|
|adjacencyList_16_q0        |   in|    1|   ap_memory|                       adjacencyList_16|         array|
|adjacencyList_15_address0  |  out|    5|   ap_memory|                       adjacencyList_15|         array|
|adjacencyList_15_ce0       |  out|    1|   ap_memory|                       adjacencyList_15|         array|
|adjacencyList_15_q0        |   in|    1|   ap_memory|                       adjacencyList_15|         array|
|adjacencyList_13_address0  |  out|    5|   ap_memory|                       adjacencyList_13|         array|
|adjacencyList_13_ce0       |  out|    1|   ap_memory|                       adjacencyList_13|         array|
|adjacencyList_13_q0        |   in|    1|   ap_memory|                       adjacencyList_13|         array|
|adjacencyList_11_address0  |  out|    5|   ap_memory|                       adjacencyList_11|         array|
|adjacencyList_11_ce0       |  out|    1|   ap_memory|                       adjacencyList_11|         array|
|adjacencyList_11_q0        |   in|    1|   ap_memory|                       adjacencyList_11|         array|
|adjacencyList_7_address0   |  out|    5|   ap_memory|                        adjacencyList_7|         array|
|adjacencyList_7_ce0        |  out|    1|   ap_memory|                        adjacencyList_7|         array|
|adjacencyList_7_q0         |   in|    1|   ap_memory|                        adjacencyList_7|         array|
|adjacencyList_4_address0   |  out|    5|   ap_memory|                        adjacencyList_4|         array|
|adjacencyList_4_ce0        |  out|    1|   ap_memory|                        adjacencyList_4|         array|
|adjacencyList_4_q0         |   in|    1|   ap_memory|                        adjacencyList_4|         array|
|adjacencyList_3_address0   |  out|    5|   ap_memory|                        adjacencyList_3|         array|
|adjacencyList_3_ce0        |  out|    1|   ap_memory|                        adjacencyList_3|         array|
|adjacencyList_3_q0         |   in|    1|   ap_memory|                        adjacencyList_3|         array|
|adjacencyList_2_address0   |  out|    5|   ap_memory|                        adjacencyList_2|         array|
|adjacencyList_2_ce0        |  out|    1|   ap_memory|                        adjacencyList_2|         array|
|adjacencyList_2_q0         |   in|    1|   ap_memory|                        adjacencyList_2|         array|
|traversalSize_i            |   in|   32|     ap_ovld|                          traversalSize|       pointer|
|traversalSize_o            |  out|   32|     ap_ovld|                          traversalSize|       pointer|
|traversalSize_o_ap_vld     |  out|    1|     ap_ovld|                          traversalSize|       pointer|
|allTraversal_address0      |  out|    5|   ap_memory|                           allTraversal|         array|
|allTraversal_ce0           |  out|    1|   ap_memory|                           allTraversal|         array|
|allTraversal_we0           |  out|    1|   ap_memory|                           allTraversal|         array|
|allTraversal_d0            |  out|    5|   ap_memory|                           allTraversal|         array|
|adjacencyList_1_address0   |  out|    5|   ap_memory|                        adjacencyList_1|         array|
|adjacencyList_1_ce0        |  out|    1|   ap_memory|                        adjacencyList_1|         array|
|adjacencyList_1_q0         |   in|    1|   ap_memory|                        adjacencyList_1|         array|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

