Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan 16 21:45:20 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HDMI_wrapper_timing_summary_routed.rpt -pb HDMI_wrapper_timing_summary_routed.pb -rpx HDMI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                  Violations  
------  --------  -------------------------------------------  ----------  
XDCB-5  Warning   Runtime inefficient way to find pin objects  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.773        0.000                      0                  242        0.122        0.000                      0                  242        2.845        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_50m                      {0.000 10.000}       20.000          50.000          
  clk_out1_HDMI_clk_wiz_0_0  {0.000 12.500}       25.000          40.000          
  clk_out2_HDMI_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_HDMI_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50m                                                                                                                                                                        7.000        0.000                       0                     1  
  clk_out1_HDMI_clk_wiz_0_0       19.773        0.000                      0                  242        0.122        0.000                      0                  242       12.000        0.000                       0                   163  
  clk_out2_HDMI_clk_wiz_0_0                                                                                                                                                    2.845        0.000                       0                    10  
  clkfbout_HDMI_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_out2_HDMI_clk_wiz_0_0                             
(none)                     clkfbout_HDMI_clk_wiz_0_0                             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50m
  To Clock:  clk_50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.773ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/rgb_b_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 2.121ns (41.696%)  route 2.966ns (58.304%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 23.520 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.851    -0.844    HDMI_i/color_bar_0/inst/clk
    SLICE_X106Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.425 f  HDMI_i/color_bar_0/inst/h_count_reg[9]/Q
                         net (fo=8, routed)           0.857     0.432    HDMI_i/color_bar_0/inst/h_count[9]
    SLICE_X109Y70        LUT1 (Prop_lut1_I0_O)        0.299     0.731 r  HDMI_i/color_bar_0/inst/pix_xpos0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.731    HDMI_i/color_bar_0/inst/pix_xpos0_carry__0_i_1_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.132 r  HDMI_i/color_bar_0/inst/pix_xpos0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    HDMI_i/color_bar_0/inst/pix_xpos0_carry__0_n_0
    SLICE_X109Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.354 f  HDMI_i/color_bar_0/inst/pix_xpos0_carry__1/O[0]
                         net (fo=4, routed)           0.975     2.329    HDMI_i/color_bar_0/inst/pix_xpos0_carry__1_n_7
    SLICE_X111Y69        LUT3 (Prop_lut3_I1_O)        0.329     2.658 f  HDMI_i/color_bar_0/inst/rgb_g[7]_i_2/O
                         net (fo=3, routed)           0.606     3.264    HDMI_i/color_bar_0/inst/rgb_g[7]_i_2_n_0
    SLICE_X110Y68        LUT6 (Prop_lut6_I5_O)        0.327     3.591 r  HDMI_i/color_bar_0/inst/rgb_r[7]_i_4/O
                         net (fo=3, routed)           0.528     4.119    HDMI_i/color_bar_0/inst/rgb_r0
    SLICE_X111Y68        LUT6 (Prop_lut6_I4_O)        0.124     4.243 r  HDMI_i/color_bar_0/inst/rgb_b[7]_i_1/O
                         net (fo=1, routed)           0.000     4.243    HDMI_i/color_bar_0/inst/rgb_b[7]_i_1_n_0
    SLICE_X111Y68        FDCE                                         r  HDMI_i/color_bar_0/inst/rgb_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.676    23.520    HDMI_i/color_bar_0/inst/clk
    SLICE_X111Y68        FDCE                                         r  HDMI_i/color_bar_0/inst/rgb_b_reg[7]/C
                         clock pessimism              0.575    24.095    
                         clock uncertainty           -0.108    23.987    
    SLICE_X111Y68        FDCE (Setup_fdce_C_D)        0.029    24.016    HDMI_i/color_bar_0/inst/rgb_b_reg[7]
  -------------------------------------------------------------------
                         required time                         24.016    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                 19.773    

Slack (MET) :             19.796ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/rgb_g_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.150ns (42.468%)  route 2.913ns (57.532%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.851    -0.844    HDMI_i/color_bar_0/inst/clk
    SLICE_X106Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.425 f  HDMI_i/color_bar_0/inst/h_count_reg[3]/Q
                         net (fo=7, routed)           0.362    -0.062    HDMI_i/color_bar_0/inst/h_count[3]
    SLICE_X109Y69        LUT1 (Prop_lut1_I0_O)        0.296     0.234 r  HDMI_i/color_bar_0/inst/pix_xpos0_carry_i_2/O
                         net (fo=1, routed)           0.000     0.234    HDMI_i/color_bar_0/inst/pix_xpos0_carry_i_2_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.784 r  HDMI_i/color_bar_0/inst/pix_xpos0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.784    HDMI_i/color_bar_0/inst/pix_xpos0_carry_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.118 r  HDMI_i/color_bar_0/inst/pix_xpos0_carry__0/O[1]
                         net (fo=8, routed)           1.133     2.250    HDMI_i/color_bar_0/inst/pix_xpos0_carry__0_n_6
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.303     2.553 r  HDMI_i/color_bar_0/inst/rgb_g[7]_i_5/O
                         net (fo=1, routed)           0.452     3.005    HDMI_i/color_bar_0/inst/rgb_g[7]_i_5_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I3_O)        0.124     3.129 f  HDMI_i/color_bar_0/inst/rgb_g[7]_i_3/O
                         net (fo=1, routed)           0.966     4.095    HDMI_i/color_bar_0/inst/rgb_g[7]_i_3_n_0
    SLICE_X111Y69        LUT5 (Prop_lut5_I1_O)        0.124     4.219 r  HDMI_i/color_bar_0/inst/rgb_g[7]_i_1/O
                         net (fo=1, routed)           0.000     4.219    HDMI_i/color_bar_0/inst/rgb_g[7]_i_1_n_0
    SLICE_X111Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/rgb_g_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.675    23.519    HDMI_i/color_bar_0/inst/clk
    SLICE_X111Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/rgb_g_reg[7]/C
                         clock pessimism              0.575    24.094    
                         clock uncertainty           -0.108    23.986    
    SLICE_X111Y69        FDCE (Setup_fdce_C_D)        0.029    24.015    HDMI_i/color_bar_0/inst/rgb_g_reg[7]
  -------------------------------------------------------------------
                         required time                         24.015    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                 19.796    

Slack (MET) :             19.885ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/rgb_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 2.121ns (42.622%)  route 2.855ns (57.378%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.851    -0.844    HDMI_i/color_bar_0/inst/clk
    SLICE_X106Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDCE (Prop_fdce_C_Q)         0.419    -0.425 f  HDMI_i/color_bar_0/inst/h_count_reg[9]/Q
                         net (fo=8, routed)           0.857     0.432    HDMI_i/color_bar_0/inst/h_count[9]
    SLICE_X109Y70        LUT1 (Prop_lut1_I0_O)        0.299     0.731 r  HDMI_i/color_bar_0/inst/pix_xpos0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.731    HDMI_i/color_bar_0/inst/pix_xpos0_carry__0_i_1_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.132 r  HDMI_i/color_bar_0/inst/pix_xpos0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.132    HDMI_i/color_bar_0/inst/pix_xpos0_carry__0_n_0
    SLICE_X109Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.354 f  HDMI_i/color_bar_0/inst/pix_xpos0_carry__1/O[0]
                         net (fo=4, routed)           0.975     2.329    HDMI_i/color_bar_0/inst/pix_xpos0_carry__1_n_7
    SLICE_X111Y69        LUT3 (Prop_lut3_I1_O)        0.329     2.658 f  HDMI_i/color_bar_0/inst/rgb_g[7]_i_2/O
                         net (fo=3, routed)           0.606     3.264    HDMI_i/color_bar_0/inst/rgb_g[7]_i_2_n_0
    SLICE_X110Y68        LUT6 (Prop_lut6_I5_O)        0.327     3.591 r  HDMI_i/color_bar_0/inst/rgb_r[7]_i_4/O
                         net (fo=3, routed)           0.418     4.009    HDMI_i/color_bar_0/inst/rgb_r0
    SLICE_X111Y69        LUT5 (Prop_lut5_I3_O)        0.124     4.133 r  HDMI_i/color_bar_0/inst/rgb_r[7]_i_1/O
                         net (fo=1, routed)           0.000     4.133    HDMI_i/color_bar_0/inst/rgb_r[7]_i_1_n_0
    SLICE_X111Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/rgb_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.675    23.519    HDMI_i/color_bar_0/inst/clk
    SLICE_X111Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/rgb_r_reg[7]/C
                         clock pessimism              0.575    24.094    
                         clock uncertainty           -0.108    23.986    
    SLICE_X111Y69        FDCE (Setup_fdce_C_D)        0.031    24.017    HDMI_i/color_bar_0/inst/rgb_r_reg[7]
  -------------------------------------------------------------------
                         required time                         24.017    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                 19.885    

Slack (MET) :             20.624ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/v_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.324ns (30.813%)  route 2.973ns (69.187%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 23.521 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.856    -0.839    HDMI_i/color_bar_0/inst/clk
    SLICE_X107Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDCE (Prop_fdce_C_Q)         0.419    -0.420 f  HDMI_i/color_bar_0/inst/v_count_reg[3]/Q
                         net (fo=11, routed)          0.867     0.448    HDMI_i/color_bar_0/inst/v_count[3]
    SLICE_X106Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.747 f  HDMI_i/color_bar_0/inst/v_count[9]_i_5/O
                         net (fo=1, routed)           0.570     1.317    HDMI_i/color_bar_0/inst/v_count[9]_i_5_n_0
    SLICE_X107Y66        LUT6 (Prop_lut6_I4_O)        0.124     1.441 r  HDMI_i/color_bar_0/inst/v_count[9]_i_3/O
                         net (fo=2, routed)           0.571     2.013    HDMI_i/color_bar_0/inst/v_count[9]_i_3_n_0
    SLICE_X107Y67        LUT2 (Prop_lut2_I0_O)        0.150     2.163 r  HDMI_i/color_bar_0/inst/de_i_3/O
                         net (fo=10, routed)          0.964     3.126    HDMI_i/color_bar_0/inst/de_i_3_n_0
    SLICE_X107Y65        LUT4 (Prop_lut4_I0_O)        0.332     3.458 r  HDMI_i/color_bar_0/inst/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.458    HDMI_i/color_bar_0/inst/p_1_in[2]
    SLICE_X107Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.677    23.521    HDMI_i/color_bar_0/inst/clk
    SLICE_X107Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[2]/C
                         clock pessimism              0.640    24.161    
                         clock uncertainty           -0.108    24.053    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)        0.029    24.082    HDMI_i/color_bar_0/inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.082    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                 20.624    

Slack (MET) :             20.644ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.350ns (31.229%)  route 2.973ns (68.771%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 23.521 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.856    -0.839    HDMI_i/color_bar_0/inst/clk
    SLICE_X107Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDCE (Prop_fdce_C_Q)         0.419    -0.420 f  HDMI_i/color_bar_0/inst/v_count_reg[3]/Q
                         net (fo=11, routed)          0.867     0.448    HDMI_i/color_bar_0/inst/v_count[3]
    SLICE_X106Y66        LUT2 (Prop_lut2_I0_O)        0.299     0.747 f  HDMI_i/color_bar_0/inst/v_count[9]_i_5/O
                         net (fo=1, routed)           0.570     1.317    HDMI_i/color_bar_0/inst/v_count[9]_i_5_n_0
    SLICE_X107Y66        LUT6 (Prop_lut6_I4_O)        0.124     1.441 r  HDMI_i/color_bar_0/inst/v_count[9]_i_3/O
                         net (fo=2, routed)           0.571     2.013    HDMI_i/color_bar_0/inst/v_count[9]_i_3_n_0
    SLICE_X107Y67        LUT2 (Prop_lut2_I0_O)        0.150     2.163 r  HDMI_i/color_bar_0/inst/de_i_3/O
                         net (fo=10, routed)          0.964     3.126    HDMI_i/color_bar_0/inst/de_i_3_n_0
    SLICE_X107Y65        LUT5 (Prop_lut5_I0_O)        0.358     3.484 r  HDMI_i/color_bar_0/inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.484    HDMI_i/color_bar_0/inst/p_1_in[3]
    SLICE_X107Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.677    23.521    HDMI_i/color_bar_0/inst/clk
    SLICE_X107Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[3]/C
                         clock pessimism              0.640    24.161    
                         clock uncertainty           -0.108    24.053    
    SLICE_X107Y65        FDCE (Setup_fdce_C_D)        0.075    24.128    HDMI_i/color_bar_0/inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.128    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                 20.644    

Slack (MET) :             20.654ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.244ns (29.317%)  route 2.999ns (70.683%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.851    -0.844    HDMI_i/color_bar_0/inst/clk
    SLICE_X108Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  HDMI_i/color_bar_0/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           1.043     0.718    HDMI_i/color_bar_0/inst/h_count[1]
    SLICE_X107Y69        LUT5 (Prop_lut5_I1_O)        0.152     0.870 r  HDMI_i/color_bar_0/inst/h_count[8]_i_2/O
                         net (fo=6, routed)           0.613     1.482    HDMI_i/color_bar_0/inst/h_count[8]_i_2_n_0
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.326     1.808 r  HDMI_i/color_bar_0/inst/h_count[10]_i_2/O
                         net (fo=2, routed)           0.433     2.242    HDMI_i/color_bar_0/inst/h_count[10]_i_2_n_0
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.124     2.366 f  HDMI_i/color_bar_0/inst/v_count[9]_i_1/O
                         net (fo=20, routed)          0.910     3.276    HDMI_i/color_bar_0/inst/v_count[9]_i_1_n_0
    SLICE_X106Y69        LUT2 (Prop_lut2_I1_O)        0.124     3.400 r  HDMI_i/color_bar_0/inst/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     3.400    HDMI_i/color_bar_0/inst/p_0_in[0]
    SLICE_X106Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.672    23.516    HDMI_i/color_bar_0/inst/clk
    SLICE_X106Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[0]/C
                         clock pessimism              0.616    24.132    
                         clock uncertainty           -0.108    24.024    
    SLICE_X106Y69        FDCE (Setup_fdce_C_D)        0.029    24.053    HDMI_i/color_bar_0/inst/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.053    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                 20.654    

Slack (MET) :             20.670ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/h_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.376ns (32.203%)  route 2.897ns (67.797%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 23.516 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.851    -0.844    HDMI_i/color_bar_0/inst/clk
    SLICE_X108Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518    -0.326 r  HDMI_i/color_bar_0/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           1.043     0.718    HDMI_i/color_bar_0/inst/h_count[1]
    SLICE_X107Y69        LUT5 (Prop_lut5_I1_O)        0.152     0.870 f  HDMI_i/color_bar_0/inst/h_count[8]_i_2/O
                         net (fo=6, routed)           1.188     2.058    HDMI_i/color_bar_0/inst/h_count[8]_i_2_n_0
    SLICE_X106Y68        LUT4 (Prop_lut4_I0_O)        0.354     2.412 r  HDMI_i/color_bar_0/inst/h_count[10]_i_3/O
                         net (fo=2, routed)           0.665     3.077    HDMI_i/color_bar_0/inst/h_count[10]_i_3_n_0
    SLICE_X106Y69        LUT4 (Prop_lut4_I1_O)        0.352     3.429 r  HDMI_i/color_bar_0/inst/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.429    HDMI_i/color_bar_0/inst/h_count[9]_i_1_n_0
    SLICE_X106Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.672    23.516    HDMI_i/color_bar_0/inst/clk
    SLICE_X106Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[9]/C
                         clock pessimism              0.616    24.132    
                         clock uncertainty           -0.108    24.024    
    SLICE_X106Y69        FDCE (Setup_fdce_C_D)        0.075    24.099    HDMI_i/color_bar_0/inst/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         24.099    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 20.670    

Slack (MET) :             20.677ns  (required time - arrival time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.456ns (34.126%)  route 2.811ns (65.874%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 23.522 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.857    -0.838    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.419    -0.419 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          1.085     0.666    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X112Y84        LUT5 (Prop_lut5_I2_O)        0.332     0.998 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2/O
                         net (fo=5, routed)           0.824     1.822    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2_n_0
    SLICE_X112Y83        LUT5 (Prop_lut5_I2_O)        0.377     2.199 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=8, routed)           0.902     3.101    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1_n_0
    SLICE_X112Y82        LUT6 (Prop_lut6_I1_O)        0.328     3.429 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     3.429    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.678    23.522    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y82        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.615    24.137    
                         clock uncertainty           -0.108    24.029    
    SLICE_X112Y82        FDRE (Setup_fdre_C_D)        0.077    24.106    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         24.106    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 20.677    

Slack (MET) :             20.691ns  (required time - arrival time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.456ns (34.206%)  route 2.801ns (65.794%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 23.522 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.615ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.857    -0.838    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.419    -0.419 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=14, routed)          1.085     0.666    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X112Y84        LUT5 (Prop_lut5_I2_O)        0.332     0.998 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2/O
                         net (fo=5, routed)           0.824     1.822    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2_n_0
    SLICE_X112Y83        LUT5 (Prop_lut5_I2_O)        0.377     2.199 f  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=8, routed)           0.892     3.091    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1_n_0
    SLICE_X112Y82        LUT6 (Prop_lut6_I1_O)        0.328     3.419 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.419    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2[3]_i_1__1_n_0
    SLICE_X112Y82        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.678    23.522    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y82        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.615    24.137    
                         clock uncertainty           -0.108    24.029    
    SLICE_X112Y82        FDRE (Setup_fdre_C_D)        0.081    24.110    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         24.110    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                 20.691    

Slack (MET) :             20.731ns  (required time - arrival time)
  Source:                 HDMI_i/color_bar_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/pix_data_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@25.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.242ns (29.454%)  route 2.975ns (70.546%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 23.519 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.851    -0.844    HDMI_i/color_bar_0/inst/clk
    SLICE_X108Y69        FDCE                                         r  HDMI_i/color_bar_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDCE (Prop_fdce_C_Q)         0.518    -0.326 r  HDMI_i/color_bar_0/inst/h_count_reg[1]/Q
                         net (fo=9, routed)           1.043     0.718    HDMI_i/color_bar_0/inst/h_count[1]
    SLICE_X107Y69        LUT3 (Prop_lut3_I1_O)        0.124     0.842 r  HDMI_i/color_bar_0/inst/pix_data_req_i_6/O
                         net (fo=1, routed)           0.633     1.475    HDMI_i/color_bar_0/inst/pix_data_req_i_6_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I0_O)        0.150     1.625 r  HDMI_i/color_bar_0/inst/pix_data_req_i_5/O
                         net (fo=1, routed)           0.618     2.243    HDMI_i/color_bar_0/inst/pix_data_req_i_5_n_0
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.326     2.569 f  HDMI_i/color_bar_0/inst/pix_data_req_i_4/O
                         net (fo=1, routed)           0.680     3.249    HDMI_i/color_bar_0/inst/pix_data_req_i_4_n_0
    SLICE_X108Y67        LUT6 (Prop_lut6_I5_O)        0.124     3.373 r  HDMI_i/color_bar_0/inst/pix_data_req_i_1/O
                         net (fo=1, routed)           0.000     3.373    HDMI_i/color_bar_0/inst/pix_data_req0
    SLICE_X108Y67        FDCE                                         r  HDMI_i/color_bar_0/inst/pix_data_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    M19                                               0.000    25.000 r  clk_50m (IN)
                         net (fo=0)                   0.000    25.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366    26.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    20.028 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    21.753    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.844 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.675    23.519    HDMI_i/color_bar_0/inst/clk
    SLICE_X108Y67        FDCE                                         r  HDMI_i/color_bar_0/inst/pix_data_req_reg/C
                         clock pessimism              0.616    24.135    
                         clock uncertainty           -0.108    24.027    
    SLICE_X108Y67        FDCE (Setup_fdce_C_D)        0.077    24.104    HDMI_i/color_bar_0/inst/pix_data_req_reg
  -------------------------------------------------------------------
                         required time                         24.104    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 20.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_i/color_bar_0/inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.629    -0.615    HDMI_i/color_bar_0/inst/clk
    SLICE_X109Y67        FDRE                                         r  HDMI_i/color_bar_0/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  HDMI_i/color_bar_0/inst/hsync_reg/Q
                         net (fo=1, routed)           0.056    -0.418    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X109Y67        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.897    -0.857    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y67        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.242    -0.615    
    SLICE_X109Y67        FDRE (Hold_fdre_C_D)         0.075    -0.540    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.626    -0.618    HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y72        FDPE                                         r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.141    -0.477 r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.421    HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y72        FDPE                                         r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.895    -0.859    HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y72        FDPE                                         r  HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.241    -0.618    
    SLICE_X113Y72        FDPE (Hold_fdpe_C_D)         0.075    -0.543    HDMI_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.631    -0.613    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.089    -0.383    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X112Y83        LUT2 (Prop_lut2_I1_O)        0.049    -0.334 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.334    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X112Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.901    -0.853    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y83        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.131    -0.469    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.629    -0.615    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y68        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.387    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X112Y68        LUT5 (Prop_lut5_I3_O)        0.045    -0.342 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X112Y68        FDSE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.899    -0.855    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y68        FDSE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.253    -0.602    
    SLICE_X112Y68        FDSE (Hold_fdse_C_D)         0.120    -0.482    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.627    -0.617    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y70        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.091    -0.385    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X112Y70        LUT5 (Prop_lut5_I3_O)        0.045    -0.340 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.340    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X112Y70        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.897    -0.857    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y70        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.253    -0.604    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.121    -0.483    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.628    -0.616    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y80        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.098    -0.377    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X112Y80        LUT2 (Prop_lut2_I0_O)        0.045    -0.332 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.332    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0_n_0
    SLICE_X112Y80        FDSE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.898    -0.856    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y80        FDSE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.254    -0.602    
    SLICE_X112Y80        FDSE (Hold_fdse_C_D)         0.121    -0.481    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.628    -0.616    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y69        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=9, routed)           0.103    -0.372    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X112Y69        LUT3 (Prop_lut3_I2_O)        0.045    -0.327 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.327    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X112Y69        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.898    -0.856    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y69        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.253    -0.603    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.121    -0.482    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HDMI_i/color_bar_0/inst/de_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.629    -0.615    HDMI_i/color_bar_0/inst/clk
    SLICE_X106Y67        FDCE                                         r  HDMI_i/color_bar_0/inst/de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  HDMI_i/color_bar_0/inst/de_reg/Q
                         net (fo=1, routed)           0.126    -0.348    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X110Y67        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.900    -0.854    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y67        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.276    -0.578    
    SLICE_X110Y67        FDRE (Hold_fdre_C_D)         0.070    -0.508    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.518%)  route 0.121ns (39.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.632    -0.612    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y84        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.121    -0.350    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_1_in
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.045    -0.305 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.305    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1_n_0
    SLICE_X112Y84        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.902    -0.852    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y84        FDRE                                         r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X112Y84        FDRE (Hold_fdre_C_D)         0.121    -0.477    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 HDMI_i/color_bar_0/inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI_i/color_bar_0/inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.208%)  route 0.110ns (36.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.631    -0.613    HDMI_i/color_bar_0/inst/clk
    SLICE_X106Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  HDMI_i/color_bar_0/inst/v_count_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.362    HDMI_i/color_bar_0/inst/v_count[0]
    SLICE_X107Y65        LUT5 (Prop_lut5_I3_O)        0.048    -0.314 r  HDMI_i/color_bar_0/inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    HDMI_i/color_bar_0/inst/p_1_in[3]
    SLICE_X107Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.359 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.783    HDMI_i/clk_wiz_0/inst/clk_out1_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.754 r  HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.899    -0.855    HDMI_i/color_bar_0/inst/clk
    SLICE_X107Y65        FDCE                                         r  HDMI_i/color_bar_0/inst/v_count_reg[3]/C
                         clock pessimism              0.255    -0.600    
    SLICE_X107Y65        FDCE (Hold_fdce_C_D)         0.107    -0.493    HDMI_i/color_bar_0/inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y72     HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y71     HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y70     HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y69     HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y80     HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y79     HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y84     HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y83     HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y67    HDMI_i/color_bar_0/inst/de_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y67    HDMI_i/color_bar_0/inst/de_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y69    HDMI_i/color_bar_0/inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y69    HDMI_i/color_bar_0/inst/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y67    HDMI_i/color_bar_0/inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y67    HDMI_i/color_bar_0/inst/h_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y69    HDMI_i/color_bar_0/inst/h_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y69    HDMI_i/color_bar_0/inst/h_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y69    HDMI_i/color_bar_0/inst/h_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y69    HDMI_i/color_bar_0/inst/h_count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y67    HDMI_i/color_bar_0/inst/de_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y67    HDMI_i/color_bar_0/inst/de_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y69    HDMI_i/color_bar_0/inst/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y69    HDMI_i/color_bar_0/inst/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y67    HDMI_i/color_bar_0/inst/h_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y67    HDMI_i/color_bar_0/inst/h_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y69    HDMI_i/color_bar_0/inst/h_count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y69    HDMI_i/color_bar_0/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y69    HDMI_i/color_bar_0/inst/h_count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y69    HDMI_i/color_bar_0/inst/h_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   HDMI_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y72     HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y71     HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y70     HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y69     HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y80     HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y79     HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y84     HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y83     HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_HDMI_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.323ns  (logic 2.322ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.871    -0.823    HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y72         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.351 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.350    HDMI_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    N19                  OBUFDS (Prop_obufds_I_OB)    1.850     1.500 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.500    TMDS_Clk_n_0
    N20                                                               r  TMDS_Clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.322ns  (logic 2.321ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.871    -0.823    HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y72         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.351 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.350    HDMI_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    N19                  OBUFDS (Prop_obufds_I_O)     1.849     1.499 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.499    TMDS_Clk_p_0
    N19                                                               r  TMDS_Clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.313ns  (logic 2.312ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.880    -0.814    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y84         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.342 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.341    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J21                  OBUFDS (Prop_obufds_I_OB)    1.840     1.499 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.499    TMDS_Data_n_0[2]
    J22                                                               r  TMDS_Data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.880    -0.814    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y84         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.342 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.341    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J21                  OBUFDS (Prop_obufds_I_O)     1.839     1.498 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.498    TMDS_Data_p_0[2]
    J21                                                               r  TMDS_Data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.316ns  (logic 2.315ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.873    -0.821    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y70         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.349 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.348    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    M21                  OBUFDS (Prop_obufds_I_OB)    1.843     1.495 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.495    TMDS_Data_n_0[0]
    M22                                                               r  TMDS_Data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 2.314ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.873    -0.821    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y70         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.349 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.348    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    M21                  OBUFDS (Prop_obufds_I_O)     1.842     1.494 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.494    TMDS_Data_p_0[0]
    M21                                                               r  TMDS_Data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.873    -0.821    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y80         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.349 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.348    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    L21                  OBUFDS (Prop_obufds_I_OB)    1.825     1.477 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     1.477    TMDS_Data_n_0[1]
    L22                                                               r  TMDS_Data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 2.296ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.721    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.406    -4.685 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -2.796    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.695 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.873    -0.821    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y80         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.349 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.348    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    L21                  OBUFDS (Prop_obufds_I_O)     1.824     1.476 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     1.476    TMDS_Data_p_0[1]
    L21                                                               r  TMDS_Data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.950ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.621    -0.623    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y80         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.446 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.445    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    L21                  OBUFDS (Prop_obufds_I_O)     0.773     0.328 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     0.328    TMDS_Data_p_0[1]
    L21                                                               r  TMDS_Data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.621    -0.623    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y80         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.446 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.445    HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    L21                  OBUFDS (Prop_obufds_I_OB)    0.774     0.329 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     0.329    TMDS_Data_n_0[1]
    L22                                                               r  TMDS_Data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.968ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.621    -0.623    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y70         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.446 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.445    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    M21                  OBUFDS (Prop_obufds_I_O)     0.791     0.346 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     0.346    TMDS_Data_p_0[0]
    M21                                                               r  TMDS_Data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.625    -0.619    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y84         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.441    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J21                  OBUFDS (Prop_obufds_I_O)     0.788     0.347 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     0.347    TMDS_Data_p_0[2]
    J21                                                               r  TMDS_Data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.969ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.621    -0.623    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y70         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.446 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.445    HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    M21                  OBUFDS (Prop_obufds_I_OB)    0.792     0.347 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     0.347    TMDS_Data_n_0[0]
    M22                                                               r  TMDS_Data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.966ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.625    -0.619    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y84         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.441    HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J21                  OBUFDS (Prop_obufds_I_OB)    0.789     0.348 r  HDMI_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     0.348    TMDS_Data_n_0[2]
    J22                                                               r  TMDS_Data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.975ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620    -0.624    HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y72         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.447 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.446    HDMI_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    N19                  OBUFDS (Prop_obufds_I_O)     0.798     0.352 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     0.352    TMDS_Clk_p_0
    N19                                                               r  TMDS_Clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_Clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.977ns  (logic 0.976ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.645    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.799 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.270    HDMI_i/clk_wiz_0/inst/clk_out2_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.244 r  HDMI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.620    -0.624    HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y72         OSERDESE2                                    r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y72         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.447 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001    -0.446    HDMI_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    N19                  OBUFDS (Prop_obufds_I_OB)    0.799     0.353 r  HDMI_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     0.353    TMDS_Clk_n_0
    N20                                                               r  TMDS_Clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_HDMI_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_HDMI_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_HDMI_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    M19                                               0.000    10.000 f  clk_50m (IN)
                         net (fo=0)                   0.000    10.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         0.392    10.392 f  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.872    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231     7.641 f  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576     8.217    HDMI_i/clk_wiz_0/inst/clkfbout_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.246 f  HDMI_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859     9.105    HDMI_i/clk_wiz_0/inst/clkfbout_buf_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_HDMI_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  clk_50m (IN)
                         net (fo=0)                   0.000     0.000    HDMI_i/clk_wiz_0/inst/clk_in1
    M19                  IBUF (Prop_ibuf_I_O)         1.366     1.366 r  HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.528    HDMI_i/clk_wiz_0/inst/clk_in1_HDMI_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.972 r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.247    HDMI_i/clk_wiz_0/inst/clkfbout_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.156 r  HDMI_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.560    HDMI_i/clk_wiz_0/inst/clkfbout_buf_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





