#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 28 10:30:19 2020
# Process ID: 4860
# Current directory: E:/vivado/Lab4_Muti_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14736 E:\vivado\Lab4_Muti_CPU\Lab4_Muti_CPU.xpr
# Log file: E:/vivado/Lab4_Muti_CPU/vivado.log
# Journal file: E:/vivado/Lab4_Muti_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.xpr
update_compile_order -fileset sources_1
close [ open E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/PC.v w ]
add_files E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/PC.v
update_compile_order -fileset sources_1
close [ open E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/PCAdd.v w ]
add_files E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/PCAdd.v
update_compile_order -fileset sources_1
close [ open E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/IR.v w ]
add_files E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/new/IR.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_project E:/vivado/SingleCPU_v2/SingleCPU_v2.xpr
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
close_project
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name Memory -dir e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {512} CONFIG.data_width {32} CONFIG.Component_Name {Memory}] [get_ips Memory]
generate_target {instantiation_template} [get_files e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip/Memory/Memory.xci]
generate_target all [get_files  e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip/Memory/Memory.xci]
catch { config_ip_cache -export [get_ips -all Memory] }
export_ip_user_files -of_objects [get_files e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip/Memory/Memory.xci]
launch_runs -jobs 4 Memory_synth_1
export_simulation -of_objects [get_files e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.ip_user_files -ipstatic_source_dir E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.cache/compile_simlib/modelsim} {questa=E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.cache/compile_simlib/questa} {riviera=E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.cache/compile_simlib/riviera} {activehdl=E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/lab4_test/test.coe}] [get_ips Memory]
generate_target all [get_files  e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip/Memory/Memory.xci]
catch { config_ip_cache -export [get_ips -all Memory] }
export_ip_user_files -of_objects [get_files e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
reset_run Memory_synth_1
launch_runs -jobs 4 Memory_synth_1
export_simulation -of_objects [get_files e:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.ip_user_files -ipstatic_source_dir E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.cache/compile_simlib/modelsim} {questa=E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.cache/compile_simlib/questa} {riviera=E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.cache/compile_simlib/riviera} {activehdl=E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 E:/vivado/Lab4_Muti_CPU/Lab4_Muti_CPU.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
