
ECEN-361-STM32-Lab-10-IPC-Examples.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000932c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  080094bc  080094bc  0000a4bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009894  08009894  0000b070  2**0
                  CONTENTS
  4 .ARM          00000008  08009894  08009894  0000a894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800989c  0800989c  0000b070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800989c  0800989c  0000a89c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098a0  080098a0  0000a8a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080098a4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b50  20000070  08009914  0000b070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bc0  08009914  0000bbc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c70f  00000000  00000000  0000b0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a75  00000000  00000000  000277af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001830  00000000  00000000  0002b228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012be  00000000  00000000  0002ca58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000296fa  00000000  00000000  0002dd16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001adf8  00000000  00000000  00057410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffbe3  00000000  00000000  00072208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00171deb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f48  00000000  00000000  00171e30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00178d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080094a4 	.word	0x080094a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080094a4 	.word	0x080094a4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <shiftOut>:
#define SevenSeg_LATCH_Port

void shiftOut(	GPIO_TypeDef* dataPort,uint16_t dataPin,
				GPIO_TypeDef* clockPort, uint16_t clockPin,
				uint8_t bitOrder, uint8_t val)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b086      	sub	sp, #24
 8000564:	af00      	add	r7, sp, #0
 8000566:	60f8      	str	r0, [r7, #12]
 8000568:	607a      	str	r2, [r7, #4]
 800056a:	461a      	mov	r2, r3
 800056c:	460b      	mov	r3, r1
 800056e:	817b      	strh	r3, [r7, #10]
 8000570:	4613      	mov	r3, r2
 8000572:	813b      	strh	r3, [r7, #8]
	uint8_t i;

	for (i = 0; i < 8; i++)  {
 8000574:	2300      	movs	r3, #0
 8000576:	75fb      	strb	r3, [r7, #23]
 8000578:	e038      	b.n	80005ec <shiftOut+0x8c>
		if (bitOrder == LSBFIRST) {
 800057a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d10f      	bne.n	80005a2 <shiftOut+0x42>
			HAL_GPIO_WritePin(dataPort, dataPin,val & 1);
 8000582:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	b2da      	uxtb	r2, r3
 800058c:	897b      	ldrh	r3, [r7, #10]
 800058e:	4619      	mov	r1, r3
 8000590:	68f8      	ldr	r0, [r7, #12]
 8000592:	f001 fad1 	bl	8001b38 <HAL_GPIO_WritePin>
			val >>= 1;
 8000596:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800059a:	085b      	lsrs	r3, r3, #1
 800059c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80005a0:	e00f      	b.n	80005c2 <shiftOut+0x62>
		} else {	
			HAL_GPIO_WritePin(dataPort, dataPin, (val & 128) != 0);
 80005a2:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	09db      	lsrs	r3, r3, #7
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	461a      	mov	r2, r3
 80005ae:	897b      	ldrh	r3, [r7, #10]
 80005b0:	4619      	mov	r1, r3
 80005b2:	68f8      	ldr	r0, [r7, #12]
 80005b4:	f001 fac0 	bl	8001b38 <HAL_GPIO_WritePin>
			val <<= 1;
 80005b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80005bc:	005b      	lsls	r3, r3, #1
 80005be:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
		}
			
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005c2:	893b      	ldrh	r3, [r7, #8]
 80005c4:	2200      	movs	r2, #0
 80005c6:	4619      	mov	r1, r3
 80005c8:	6878      	ldr	r0, [r7, #4]
 80005ca:	f001 fab5 	bl	8001b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_SET);
 80005ce:	893b      	ldrh	r3, [r7, #8]
 80005d0:	2201      	movs	r2, #1
 80005d2:	4619      	mov	r1, r3
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f001 faaf 	bl	8001b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005da:	893b      	ldrh	r3, [r7, #8]
 80005dc:	2200      	movs	r2, #0
 80005de:	4619      	mov	r1, r3
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f001 faa9 	bl	8001b38 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)  {
 80005e6:	7dfb      	ldrb	r3, [r7, #23]
 80005e8:	3301      	adds	r3, #1
 80005ea:	75fb      	strb	r3, [r7, #23]
 80005ec:	7dfb      	ldrb	r3, [r7, #23]
 80005ee:	2b07      	cmp	r3, #7
 80005f0:	d9c3      	bls.n	800057a <shiftOut+0x1a>
	}
}
 80005f2:	bf00      	nop
 80005f4:	bf00      	nop
 80005f6:	3718      	adds	r7, #24
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}

080005fc <MultiFunctionShield_Single_Digit_Display>:
* @param digit: 1..4, pick the digit to write to
* @param value: 0..9, pick the value to display
* @retval None
*/
void MultiFunctionShield_Single_Digit_Display (int digit, int8_t value)
	{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	70fb      	strb	r3, [r7, #3]
	if (value <0) //then blank a digit
 8000608:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800060c:	2b00      	cmp	r3, #0
 800060e:	da06      	bge.n	800061e <MultiFunctionShield_Single_Digit_Display+0x22>
		{
		SEGMENT_VALUE[4-digit] = SEGMENT_BLANK;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	f1c3 0304 	rsb	r3, r3, #4
 8000616:	21ff      	movs	r1, #255	@ 0xff
 8000618:	4a21      	ldr	r2, [pc, #132]	@ (80006a0 <MultiFunctionShield_Single_Digit_Display+0xa4>)
 800061a:	54d1      	strb	r1, [r2, r3]
			SEGMENT_VALUE[1] = SEGMENT_MINUS;
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
			}
		}
	}
 800061c:	e039      	b.n	8000692 <MultiFunctionShield_Single_Digit_Display+0x96>
		value = (value & 0b1111) % 10 ;
 800061e:	78fb      	ldrb	r3, [r7, #3]
 8000620:	f003 020f 	and.w	r2, r3, #15
 8000624:	4b1f      	ldr	r3, [pc, #124]	@ (80006a4 <MultiFunctionShield_Single_Digit_Display+0xa8>)
 8000626:	fb83 1302 	smull	r1, r3, r3, r2
 800062a:	1099      	asrs	r1, r3, #2
 800062c:	17d3      	asrs	r3, r2, #31
 800062e:	1ac9      	subs	r1, r1, r3
 8000630:	460b      	mov	r3, r1
 8000632:	009b      	lsls	r3, r3, #2
 8000634:	440b      	add	r3, r1
 8000636:	005b      	lsls	r3, r3, #1
 8000638:	1ad1      	subs	r1, r2, r3
 800063a:	460b      	mov	r3, r1
 800063c:	70fb      	strb	r3, [r7, #3]
		if ((digit <=4 ) && (digit >=0))
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2b04      	cmp	r3, #4
 8000642:	dc1a      	bgt.n	800067a <MultiFunctionShield_Single_Digit_Display+0x7e>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2b00      	cmp	r3, #0
 8000648:	db17      	blt.n	800067a <MultiFunctionShield_Single_Digit_Display+0x7e>
			SEGMENT_VALUE[4-digit] = SEGMENT_MAP [(uint8_t) (value % 10)];
 800064a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800064e:	4b15      	ldr	r3, [pc, #84]	@ (80006a4 <MultiFunctionShield_Single_Digit_Display+0xa8>)
 8000650:	fb83 1302 	smull	r1, r3, r3, r2
 8000654:	1099      	asrs	r1, r3, #2
 8000656:	17d3      	asrs	r3, r2, #31
 8000658:	1ac9      	subs	r1, r1, r3
 800065a:	460b      	mov	r3, r1
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	440b      	add	r3, r1
 8000660:	005b      	lsls	r3, r3, #1
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	b25b      	sxtb	r3, r3
 8000666:	b2db      	uxtb	r3, r3
 8000668:	4619      	mov	r1, r3
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	f1c3 0304 	rsb	r3, r3, #4
 8000670:	4a0d      	ldr	r2, [pc, #52]	@ (80006a8 <MultiFunctionShield_Single_Digit_Display+0xac>)
 8000672:	5c51      	ldrb	r1, [r2, r1]
 8000674:	4a0a      	ldr	r2, [pc, #40]	@ (80006a0 <MultiFunctionShield_Single_Digit_Display+0xa4>)
 8000676:	54d1      	strb	r1, [r2, r3]
	}
 8000678:	e00b      	b.n	8000692 <MultiFunctionShield_Single_Digit_Display+0x96>
			SEGMENT_VALUE[0] = SEGMENT_MINUS;
 800067a:	22bf      	movs	r2, #191	@ 0xbf
 800067c:	4b08      	ldr	r3, [pc, #32]	@ (80006a0 <MultiFunctionShield_Single_Digit_Display+0xa4>)
 800067e:	701a      	strb	r2, [r3, #0]
			SEGMENT_VALUE[1] = SEGMENT_MINUS;
 8000680:	22bf      	movs	r2, #191	@ 0xbf
 8000682:	4b07      	ldr	r3, [pc, #28]	@ (80006a0 <MultiFunctionShield_Single_Digit_Display+0xa4>)
 8000684:	705a      	strb	r2, [r3, #1]
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
 8000686:	22bf      	movs	r2, #191	@ 0xbf
 8000688:	4b05      	ldr	r3, [pc, #20]	@ (80006a0 <MultiFunctionShield_Single_Digit_Display+0xa4>)
 800068a:	709a      	strb	r2, [r3, #2]
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
 800068c:	22bf      	movs	r2, #191	@ 0xbf
 800068e:	4b04      	ldr	r3, [pc, #16]	@ (80006a0 <MultiFunctionShield_Single_Digit_Display+0xa4>)
 8000690:	70da      	strb	r2, [r3, #3]
	}
 8000692:	bf00      	nop
 8000694:	370c      	adds	r7, #12
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	20000090 	.word	0x20000090
 80006a4:	66666667 	.word	0x66666667
 80006a8:	080095dc 	.word	0x080095dc

080006ac <MultiFunctionShield_Display_Two_Digits>:


void MultiFunctionShield_Display_Two_Digits (int8_t value)
// Just change the right-most 2 display digits.  Must be 0<= x <=99
	{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	71fb      	strb	r3, [r7, #7]
	if (value <0) {	//Display negative
 80006b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	da06      	bge.n	80006cc <MultiFunctionShield_Display_Two_Digits+0x20>
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
 80006be:	22bf      	movs	r2, #191	@ 0xbf
 80006c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000734 <MultiFunctionShield_Display_Two_Digits+0x88>)
 80006c2:	709a      	strb	r2, [r3, #2]
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
 80006c4:	22bf      	movs	r2, #191	@ 0xbf
 80006c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000734 <MultiFunctionShield_Display_Two_Digits+0x88>)
 80006c8:	70da      	strb	r2, [r3, #3]
		{
		value = value % 99; // Just in case it's bigger
		MultiFunctionShield_Single_Digit_Display(2, (value / 10));
		MultiFunctionShield_Single_Digit_Display(1, (value % 10));
		}
	}
 80006ca:	e02e      	b.n	800072a <MultiFunctionShield_Display_Two_Digits+0x7e>
		value = value % 99; // Just in case it's bigger
 80006cc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80006d0:	4b19      	ldr	r3, [pc, #100]	@ (8000738 <MultiFunctionShield_Display_Two_Digits+0x8c>)
 80006d2:	fb83 1302 	smull	r1, r3, r3, r2
 80006d6:	4413      	add	r3, r2
 80006d8:	1199      	asrs	r1, r3, #6
 80006da:	17d3      	asrs	r3, r2, #31
 80006dc:	1ac9      	subs	r1, r1, r3
 80006de:	460b      	mov	r3, r1
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	440b      	add	r3, r1
 80006e4:	0159      	lsls	r1, r3, #5
 80006e6:	440b      	add	r3, r1
 80006e8:	1ad3      	subs	r3, r2, r3
 80006ea:	71fb      	strb	r3, [r7, #7]
		MultiFunctionShield_Single_Digit_Display(2, (value / 10));
 80006ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f0:	4a12      	ldr	r2, [pc, #72]	@ (800073c <MultiFunctionShield_Display_Two_Digits+0x90>)
 80006f2:	fb82 1203 	smull	r1, r2, r2, r3
 80006f6:	1092      	asrs	r2, r2, #2
 80006f8:	17db      	asrs	r3, r3, #31
 80006fa:	1ad3      	subs	r3, r2, r3
 80006fc:	b25b      	sxtb	r3, r3
 80006fe:	4619      	mov	r1, r3
 8000700:	2002      	movs	r0, #2
 8000702:	f7ff ff7b 	bl	80005fc <MultiFunctionShield_Single_Digit_Display>
		MultiFunctionShield_Single_Digit_Display(1, (value % 10));
 8000706:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800070a:	4b0c      	ldr	r3, [pc, #48]	@ (800073c <MultiFunctionShield_Display_Two_Digits+0x90>)
 800070c:	fb83 1302 	smull	r1, r3, r3, r2
 8000710:	1099      	asrs	r1, r3, #2
 8000712:	17d3      	asrs	r3, r2, #31
 8000714:	1ac9      	subs	r1, r1, r3
 8000716:	460b      	mov	r3, r1
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	440b      	add	r3, r1
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	1ad3      	subs	r3, r2, r3
 8000720:	b25b      	sxtb	r3, r3
 8000722:	4619      	mov	r1, r3
 8000724:	2001      	movs	r0, #1
 8000726:	f7ff ff69 	bl	80005fc <MultiFunctionShield_Single_Digit_Display>
	}
 800072a:	bf00      	nop
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20000090 	.word	0x20000090
 8000738:	a57eb503 	.word	0xa57eb503
 800073c:	66666667 	.word	0x66666667

08000740 <Clear_LEDs>:
		SEGMENT_VALUE[1] = SEGMENT_MAP [1];
		}
	}

void Clear_LEDs(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
	  // Clear the LED lights


// LAB-04 needs D1 and D3 for SPI
#ifndef          LAB_04
  HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin,GPIO_PIN_SET);
 8000744:	2201      	movs	r2, #1
 8000746:	2180      	movs	r1, #128	@ 0x80
 8000748:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800074c:	f001 f9f4 	bl	8001b38 <HAL_GPIO_WritePin>
#endif

  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin,GPIO_PIN_SET);
 8000750:	2201      	movs	r2, #1
 8000752:	2140      	movs	r1, #64	@ 0x40
 8000754:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000758:	f001 f9ee 	bl	8001b38 <HAL_GPIO_WritePin>

#ifndef          LAB_06
  HAL_GPIO_WritePin(LED_D4_GPIO_Port, LED_D4_Pin,GPIO_PIN_SET);
 800075c:	2201      	movs	r2, #1
 800075e:	2140      	movs	r1, #64	@ 0x40
 8000760:	4805      	ldr	r0, [pc, #20]	@ (8000778 <Clear_LEDs+0x38>)
 8000762:	f001 f9e9 	bl	8001b38 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin,GPIO_PIN_SET);
 8000766:	2201      	movs	r2, #1
 8000768:	2120      	movs	r1, #32
 800076a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800076e:	f001 f9e3 	bl	8001b38 <HAL_GPIO_WritePin>
#endif
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	48000400 	.word	0x48000400

0800077c <MultiFunctionShield_Clear>:

void MultiFunctionShield_Clear(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
	/* This blanks the SevenSegments and turns off the LEDs */


  SEGMENT_VALUE[0] = SEGMENT_BLANK;
 8000780:	22ff      	movs	r2, #255	@ 0xff
 8000782:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <MultiFunctionShield_Clear+0x28>)
 8000784:	701a      	strb	r2, [r3, #0]
  SEGMENT_VALUE[1] = SEGMENT_BLANK;
 8000786:	22ff      	movs	r2, #255	@ 0xff
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <MultiFunctionShield_Clear+0x28>)
 800078a:	705a      	strb	r2, [r3, #1]
  SEGMENT_VALUE[2] = SEGMENT_BLANK;
 800078c:	22ff      	movs	r2, #255	@ 0xff
 800078e:	4b05      	ldr	r3, [pc, #20]	@ (80007a4 <MultiFunctionShield_Clear+0x28>)
 8000790:	709a      	strb	r2, [r3, #2]
  SEGMENT_VALUE[3] = SEGMENT_BLANK;
 8000792:	22ff      	movs	r2, #255	@ 0xff
 8000794:	4b03      	ldr	r3, [pc, #12]	@ (80007a4 <MultiFunctionShield_Clear+0x28>)
 8000796:	70da      	strb	r2, [r3, #3]
}
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	20000090 	.word	0x20000090

080007a8 <MultiFunctionShield_WriteNumberToSegment>:

void MultiFunctionShield_WriteNumberToSegment(uint8_t digit)
	{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af02      	add	r7, sp, #8
 80007ae:	4603      	mov	r3, r0
 80007b0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	2120      	movs	r1, #32
 80007b6:	4816      	ldr	r0, [pc, #88]	@ (8000810 <MultiFunctionShield_WriteNumberToSegment+0x68>)
 80007b8:	f001 f9be 	bl	8001b38 <HAL_GPIO_WritePin>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80007bc:	79fb      	ldrb	r3, [r7, #7]
			MSBFIRST, SEGMENT_VALUE[digit]);
 80007be:	4a15      	ldr	r2, [pc, #84]	@ (8000814 <MultiFunctionShield_WriteNumberToSegment+0x6c>)
 80007c0:	5cd3      	ldrb	r3, [r2, r3]
 80007c2:	b2db      	uxtb	r3, r3
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80007c4:	9301      	str	r3, [sp, #4]
 80007c6:	2301      	movs	r3, #1
 80007c8:	9300      	str	r3, [sp, #0]
 80007ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007ce:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007da:	f7ff fec1 	bl	8000560 <shiftOut>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80007de:	79fb      	ldrb	r3, [r7, #7]
				MSBFIRST, SEGMENT_SELECT[digit]);
 80007e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000818 <MultiFunctionShield_WriteNumberToSegment+0x70>)
 80007e2:	5cd3      	ldrb	r3, [r2, r3]
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80007e4:	9301      	str	r3, [sp, #4]
 80007e6:	2301      	movs	r3, #1
 80007e8:	9300      	str	r3, [sp, #0]
 80007ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007ee:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80007f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007fa:	f7ff feb1 	bl	8000560 <shiftOut>
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_SET);
 80007fe:	2201      	movs	r2, #1
 8000800:	2120      	movs	r1, #32
 8000802:	4803      	ldr	r0, [pc, #12]	@ (8000810 <MultiFunctionShield_WriteNumberToSegment+0x68>)
 8000804:	f001 f998 	bl	8001b38 <HAL_GPIO_WritePin>
	}
 8000808:	bf00      	nop
 800080a:	3708      	adds	r7, #8
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	48000400 	.word	0x48000400
 8000814:	20000090 	.word	0x20000090
 8000818:	080095e8 	.word	0x080095e8

0800081c <MultiFunctionShield__ISRFunc>:
	}



void MultiFunctionShield__ISRFunc(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  switch (++ActDigit)
 8000820:	4b16      	ldr	r3, [pc, #88]	@ (800087c <MultiFunctionShield__ISRFunc+0x60>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	b2db      	uxtb	r3, r3
 8000826:	3301      	adds	r3, #1
 8000828:	b2da      	uxtb	r2, r3
 800082a:	4b14      	ldr	r3, [pc, #80]	@ (800087c <MultiFunctionShield__ISRFunc+0x60>)
 800082c:	4611      	mov	r1, r2
 800082e:	7019      	strb	r1, [r3, #0]
 8000830:	4613      	mov	r3, r2
 8000832:	3b01      	subs	r3, #1
 8000834:	2b03      	cmp	r3, #3
 8000836:	d81e      	bhi.n	8000876 <MultiFunctionShield__ISRFunc+0x5a>
 8000838:	a201      	add	r2, pc, #4	@ (adr r2, 8000840 <MultiFunctionShield__ISRFunc+0x24>)
 800083a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800083e:	bf00      	nop
 8000840:	08000851 	.word	0x08000851
 8000844:	08000859 	.word	0x08000859
 8000848:	08000861 	.word	0x08000861
 800084c:	08000869 	.word	0x08000869
  {
    case 1 : MultiFunctionShield_WriteNumberToSegment(0); break;
 8000850:	2000      	movs	r0, #0
 8000852:	f7ff ffa9 	bl	80007a8 <MultiFunctionShield_WriteNumberToSegment>
 8000856:	e00e      	b.n	8000876 <MultiFunctionShield__ISRFunc+0x5a>
    case 2 : MultiFunctionShield_WriteNumberToSegment(1); break;
 8000858:	2001      	movs	r0, #1
 800085a:	f7ff ffa5 	bl	80007a8 <MultiFunctionShield_WriteNumberToSegment>
 800085e:	e00a      	b.n	8000876 <MultiFunctionShield__ISRFunc+0x5a>
    case 3 : MultiFunctionShield_WriteNumberToSegment(2); break;
 8000860:	2002      	movs	r0, #2
 8000862:	f7ff ffa1 	bl	80007a8 <MultiFunctionShield_WriteNumberToSegment>
 8000866:	e006      	b.n	8000876 <MultiFunctionShield__ISRFunc+0x5a>
    case 4 : MultiFunctionShield_WriteNumberToSegment(3); ActDigit = 0; break;
 8000868:	2003      	movs	r0, #3
 800086a:	f7ff ff9d 	bl	80007a8 <MultiFunctionShield_WriteNumberToSegment>
 800086e:	4b03      	ldr	r3, [pc, #12]	@ (800087c <MultiFunctionShield__ISRFunc+0x60>)
 8000870:	2200      	movs	r2, #0
 8000872:	701a      	strb	r2, [r3, #0]
 8000874:	bf00      	nop
  }
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	2000008c 	.word	0x2000008c

08000880 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000884:	f000 fe8c 	bl	80015a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000888:	f000 f8d8 	bl	8000a3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800088c:	f000 f97e 	bl	8000b8c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000890:	f000 f94c 	bl	8000b2c <MX_USART2_UART_Init>
  MX_TIM17_Init();
 8000894:	f000 f924 	bl	8000ae0 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  printf("\033\143"); printf("Welcome to ECEN-361 Lab-10 \n\r");
 8000898:	4840      	ldr	r0, [pc, #256]	@ (800099c <main+0x11c>)
 800089a:	f007 fead 	bl	80085f8 <iprintf>
 800089e:	4840      	ldr	r0, [pc, #256]	@ (80009a0 <main+0x120>)
 80008a0:	f007 feaa 	bl	80085f8 <iprintf>
	// Start timer
	MultiFunctionShield_Clear();							// Clear the 7-seg display
 80008a4:	f7ff ff6a 	bl	800077c <MultiFunctionShield_Clear>
	HAL_TIM_Base_Start_IT(&htim17);							// LED SevenSeg cycle thru them
 80008a8:	483e      	ldr	r0, [pc, #248]	@ (80009a4 <main+0x124>)
 80008aa:	f002 fd39 	bl	8003320 <HAL_TIM_Base_Start_IT>
	Clear_LEDs();
 80008ae:	f7ff ff47 	bl	8000740 <Clear_LEDs>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80008b2:	f003 fd89 	bl	80043c8 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of UpDownMutex */
  UpDownMutexHandle = osMutexNew(&UpDownMutex_attributes);
 80008b6:	483c      	ldr	r0, [pc, #240]	@ (80009a8 <main+0x128>)
 80008b8:	f003 ff8f 	bl	80047da <osMutexNew>
 80008bc:	4603      	mov	r3, r0
 80008be:	4a3b      	ldr	r2, [pc, #236]	@ (80009ac <main+0x12c>)
 80008c0:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Button_1_Semaphore */
  Button_1_SemaphoreHandle = osSemaphoreNew(1, 0, &Button_1_Semaphore_attributes);
 80008c2:	4a3b      	ldr	r2, [pc, #236]	@ (80009b0 <main+0x130>)
 80008c4:	2100      	movs	r1, #0
 80008c6:	2001      	movs	r0, #1
 80008c8:	f004 f895 	bl	80049f6 <osSemaphoreNew>
 80008cc:	4603      	mov	r3, r0
 80008ce:	4a39      	ldr	r2, [pc, #228]	@ (80009b4 <main+0x134>)
 80008d0:	6013      	str	r3, [r2, #0]

  /* creation of Button_2_Semaphore */
  Button_2_SemaphoreHandle = osSemaphoreNew(1, 0, &Button_2_Semaphore_attributes);
 80008d2:	4a39      	ldr	r2, [pc, #228]	@ (80009b8 <main+0x138>)
 80008d4:	2100      	movs	r1, #0
 80008d6:	2001      	movs	r0, #1
 80008d8:	f004 f88d 	bl	80049f6 <osSemaphoreNew>
 80008dc:	4603      	mov	r3, r0
 80008de:	4a37      	ldr	r2, [pc, #220]	@ (80009bc <main+0x13c>)
 80008e0:	6013      	str	r3, [r2, #0]

  /* creation of Button_3_Semaphore */
  Button_3_SemaphoreHandle = osSemaphoreNew(1, 0, &Button_3_Semaphore_attributes);
 80008e2:	4a37      	ldr	r2, [pc, #220]	@ (80009c0 <main+0x140>)
 80008e4:	2100      	movs	r1, #0
 80008e6:	2001      	movs	r0, #1
 80008e8:	f004 f885 	bl	80049f6 <osSemaphoreNew>
 80008ec:	4603      	mov	r3, r0
 80008ee:	4a35      	ldr	r2, [pc, #212]	@ (80009c4 <main+0x144>)
 80008f0:	6013      	str	r3, [r2, #0]

  /* creation of Semaphore_Counting */
  Semaphore_CountingHandle = osSemaphoreNew(31, 31, &Semaphore_Counting_attributes);
 80008f2:	4a35      	ldr	r2, [pc, #212]	@ (80009c8 <main+0x148>)
 80008f4:	211f      	movs	r1, #31
 80008f6:	201f      	movs	r0, #31
 80008f8:	f004 f87d 	bl	80049f6 <osSemaphoreNew>
 80008fc:	4603      	mov	r3, r0
 80008fe:	4a33      	ldr	r2, [pc, #204]	@ (80009cc <main+0x14c>)
 8000900:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of SW_Timer_7Seg */
  SW_Timer_7SegHandle = osTimerNew(SW_Timer_Countdown, osTimerPeriodic, NULL, &SW_Timer_7Seg_attributes);
 8000902:	4b33      	ldr	r3, [pc, #204]	@ (80009d0 <main+0x150>)
 8000904:	2200      	movs	r2, #0
 8000906:	2101      	movs	r1, #1
 8000908:	4832      	ldr	r0, [pc, #200]	@ (80009d4 <main+0x154>)
 800090a:	f003 fe69 	bl	80045e0 <osTimerNew>
 800090e:	4603      	mov	r3, r0
 8000910:	4a31      	ldr	r2, [pc, #196]	@ (80009d8 <main+0x158>)
 8000912:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(Default_Task, NULL, &defaultTask_attributes);
 8000914:	4a31      	ldr	r2, [pc, #196]	@ (80009dc <main+0x15c>)
 8000916:	2100      	movs	r1, #0
 8000918:	4831      	ldr	r0, [pc, #196]	@ (80009e0 <main+0x160>)
 800091a:	f003 fd9f 	bl	800445c <osThreadNew>
 800091e:	4603      	mov	r3, r0
 8000920:	4a30      	ldr	r2, [pc, #192]	@ (80009e4 <main+0x164>)
 8000922:	6013      	str	r3, [r2, #0]

  /* creation of NotifyToggle */
  NotifyToggleHandle = osThreadNew(NotifyToggleTask, NULL, &NotifyToggle_attributes);
 8000924:	4a30      	ldr	r2, [pc, #192]	@ (80009e8 <main+0x168>)
 8000926:	2100      	movs	r1, #0
 8000928:	4830      	ldr	r0, [pc, #192]	@ (80009ec <main+0x16c>)
 800092a:	f003 fd97 	bl	800445c <osThreadNew>
 800092e:	4603      	mov	r3, r0
 8000930:	4a2f      	ldr	r2, [pc, #188]	@ (80009f0 <main+0x170>)
 8000932:	6013      	str	r3, [r2, #0]

  /* creation of SW_Timer_Toggle */
  SW_Timer_ToggleHandle = osThreadNew(SW_Timer_Task, NULL, &SW_Timer_Toggle_attributes);
 8000934:	4a2f      	ldr	r2, [pc, #188]	@ (80009f4 <main+0x174>)
 8000936:	2100      	movs	r1, #0
 8000938:	482f      	ldr	r0, [pc, #188]	@ (80009f8 <main+0x178>)
 800093a:	f003 fd8f 	bl	800445c <osThreadNew>
 800093e:	4603      	mov	r3, r0
 8000940:	4a2e      	ldr	r2, [pc, #184]	@ (80009fc <main+0x17c>)
 8000942:	6013      	str	r3, [r2, #0]

  /* creation of Mutex_CountUp */
  Mutex_CountUpHandle = osThreadNew(Mutex_CountUpTask, NULL, &Mutex_CountUp_attributes);
 8000944:	4a2e      	ldr	r2, [pc, #184]	@ (8000a00 <main+0x180>)
 8000946:	2100      	movs	r1, #0
 8000948:	482e      	ldr	r0, [pc, #184]	@ (8000a04 <main+0x184>)
 800094a:	f003 fd87 	bl	800445c <osThreadNew>
 800094e:	4603      	mov	r3, r0
 8000950:	4a2d      	ldr	r2, [pc, #180]	@ (8000a08 <main+0x188>)
 8000952:	6013      	str	r3, [r2, #0]

  /* creation of Mutex_CountDown */
  Mutex_CountDownHandle = osThreadNew(Mutex_CountDownTask, NULL, &Mutex_CountDown_attributes);
 8000954:	4a2d      	ldr	r2, [pc, #180]	@ (8000a0c <main+0x18c>)
 8000956:	2100      	movs	r1, #0
 8000958:	482d      	ldr	r0, [pc, #180]	@ (8000a10 <main+0x190>)
 800095a:	f003 fd7f 	bl	800445c <osThreadNew>
 800095e:	4603      	mov	r3, r0
 8000960:	4a2c      	ldr	r2, [pc, #176]	@ (8000a14 <main+0x194>)
 8000962:	6013      	str	r3, [r2, #0]

  /* creation of UpdateGlobDisp */
  UpdateGlobDispHandle = osThreadNew(UpdateGlobDisplayProcess, NULL, &UpdateGlobDisp_attributes);
 8000964:	4a2c      	ldr	r2, [pc, #176]	@ (8000a18 <main+0x198>)
 8000966:	2100      	movs	r1, #0
 8000968:	482c      	ldr	r0, [pc, #176]	@ (8000a1c <main+0x19c>)
 800096a:	f003 fd77 	bl	800445c <osThreadNew>
 800096e:	4603      	mov	r3, r0
 8000970:	4a2b      	ldr	r2, [pc, #172]	@ (8000a20 <main+0x1a0>)
 8000972:	6013      	str	r3, [r2, #0]

  /* creation of ResetGlobal */
  ResetGlobalHandle = osThreadNew(ResetGlobalTask, NULL, &ResetGlobal_attributes);
 8000974:	4a2b      	ldr	r2, [pc, #172]	@ (8000a24 <main+0x1a4>)
 8000976:	2100      	movs	r1, #0
 8000978:	482b      	ldr	r0, [pc, #172]	@ (8000a28 <main+0x1a8>)
 800097a:	f003 fd6f 	bl	800445c <osThreadNew>
 800097e:	4603      	mov	r3, r0
 8000980:	4a2a      	ldr	r2, [pc, #168]	@ (8000a2c <main+0x1ac>)
 8000982:	6013      	str	r3, [r2, #0]

  /* creation of DebounceTask */
  DebounceTaskHandle = osThreadNew(StartDebounce, NULL, &DebounceTask_attributes);
 8000984:	4a2a      	ldr	r2, [pc, #168]	@ (8000a30 <main+0x1b0>)
 8000986:	2100      	movs	r1, #0
 8000988:	482a      	ldr	r0, [pc, #168]	@ (8000a34 <main+0x1b4>)
 800098a:	f003 fd67 	bl	800445c <osThreadNew>
 800098e:	4603      	mov	r3, r0
 8000990:	4a29      	ldr	r2, [pc, #164]	@ (8000a38 <main+0x1b8>)
 8000992:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000994:	f003 fd3c 	bl	8004410 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <main+0x118>
 800099c:	080095a0 	.word	0x080095a0
 80009a0:	080095a4 	.word	0x080095a4
 80009a4:	20000094 	.word	0x20000094
 80009a8:	0800971c 	.word	0x0800971c
 80009ac:	2000018c 	.word	0x2000018c
 80009b0:	0800972c 	.word	0x0800972c
 80009b4:	20000190 	.word	0x20000190
 80009b8:	0800973c 	.word	0x0800973c
 80009bc:	20000194 	.word	0x20000194
 80009c0:	0800974c 	.word	0x0800974c
 80009c4:	20000198 	.word	0x20000198
 80009c8:	0800975c 	.word	0x0800975c
 80009cc:	2000019c 	.word	0x2000019c
 80009d0:	0800970c 	.word	0x0800970c
 80009d4:	0800104d 	.word	0x0800104d
 80009d8:	20000188 	.word	0x20000188
 80009dc:	080095ec 	.word	0x080095ec
 80009e0:	08000e2d 	.word	0x08000e2d
 80009e4:	20000168 	.word	0x20000168
 80009e8:	08009610 	.word	0x08009610
 80009ec:	08000e3d 	.word	0x08000e3d
 80009f0:	2000016c 	.word	0x2000016c
 80009f4:	08009634 	.word	0x08009634
 80009f8:	08000e6d 	.word	0x08000e6d
 80009fc:	20000170 	.word	0x20000170
 8000a00:	08009658 	.word	0x08009658
 8000a04:	08000ebd 	.word	0x08000ebd
 8000a08:	20000174 	.word	0x20000174
 8000a0c:	0800967c 	.word	0x0800967c
 8000a10:	08000f15 	.word	0x08000f15
 8000a14:	20000178 	.word	0x20000178
 8000a18:	080096a0 	.word	0x080096a0
 8000a1c:	08000f69 	.word	0x08000f69
 8000a20:	2000017c 	.word	0x2000017c
 8000a24:	080096c4 	.word	0x080096c4
 8000a28:	08000f8d 	.word	0x08000f8d
 8000a2c:	20000180 	.word	0x20000180
 8000a30:	080096e8 	.word	0x080096e8
 8000a34:	08000fe1 	.word	0x08000fe1
 8000a38:	20000184 	.word	0x20000184

08000a3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b096      	sub	sp, #88	@ 0x58
 8000a40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a42:	f107 0314 	add.w	r3, r7, #20
 8000a46:	2244      	movs	r2, #68	@ 0x44
 8000a48:	2100      	movs	r1, #0
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f007 fe29 	bl	80086a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a50:	463b      	mov	r3, r7
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	605a      	str	r2, [r3, #4]
 8000a58:	609a      	str	r2, [r3, #8]
 8000a5a:	60da      	str	r2, [r3, #12]
 8000a5c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a5e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a62:	f001 f8c1 	bl	8001be8 <HAL_PWREx_ControlVoltageScaling>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a6c:	f000 fb28 	bl	80010c0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a70:	2302      	movs	r3, #2
 8000a72:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a78:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a7a:	2310      	movs	r3, #16
 8000a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a82:	2302      	movs	r3, #2
 8000a84:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a86:	2301      	movs	r3, #1
 8000a88:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000a8a:	230a      	movs	r3, #10
 8000a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a8e:	2307      	movs	r3, #7
 8000a90:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a92:	2302      	movs	r3, #2
 8000a94:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a96:	2302      	movs	r3, #2
 8000a98:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f001 f8f8 	bl	8001c94 <HAL_RCC_OscConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000aaa:	f000 fb09 	bl	80010c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aae:	230f      	movs	r3, #15
 8000ab0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ab2:	2303      	movs	r3, #3
 8000ab4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ac2:	463b      	mov	r3, r7
 8000ac4:	2104      	movs	r1, #4
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f001 fcc0 	bl	800244c <HAL_RCC_ClockConfig>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ad2:	f000 faf5 	bl	80010c0 <Error_Handler>
  }
}
 8000ad6:	bf00      	nop
 8000ad8:	3758      	adds	r7, #88	@ 0x58
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
	...

08000ae0 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <MX_TIM17_Init+0x44>)
 8000ae6:	4a10      	ldr	r2, [pc, #64]	@ (8000b28 <MX_TIM17_Init+0x48>)
 8000ae8:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 800-1;
 8000aea:	4b0e      	ldr	r3, [pc, #56]	@ (8000b24 <MX_TIM17_Init+0x44>)
 8000aec:	f240 321f 	movw	r2, #799	@ 0x31f
 8000af0:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b24 <MX_TIM17_Init+0x44>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 100;
 8000af8:	4b0a      	ldr	r3, [pc, #40]	@ (8000b24 <MX_TIM17_Init+0x44>)
 8000afa:	2264      	movs	r2, #100	@ 0x64
 8000afc:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000afe:	4b09      	ldr	r3, [pc, #36]	@ (8000b24 <MX_TIM17_Init+0x44>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000b04:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <MX_TIM17_Init+0x44>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b0a:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <MX_TIM17_Init+0x44>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000b10:	4804      	ldr	r0, [pc, #16]	@ (8000b24 <MX_TIM17_Init+0x44>)
 8000b12:	f002 fbad 	bl	8003270 <HAL_TIM_Base_Init>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8000b1c:	f000 fad0 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	20000094 	.word	0x20000094
 8000b28:	40014800 	.word	0x40014800

08000b2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b30:	4b14      	ldr	r3, [pc, #80]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b32:	4a15      	ldr	r2, [pc, #84]	@ (8000b88 <MX_USART2_UART_Init+0x5c>)
 8000b34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b36:	4b13      	ldr	r3, [pc, #76]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b3e:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b44:	4b0f      	ldr	r3, [pc, #60]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b50:	4b0c      	ldr	r3, [pc, #48]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b52:	220c      	movs	r2, #12
 8000b54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b56:	4b0b      	ldr	r3, [pc, #44]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b5c:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b62:	4b08      	ldr	r3, [pc, #32]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b6e:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <MX_USART2_UART_Init+0x58>)
 8000b70:	f002 fe3a 	bl	80037e8 <HAL_UART_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000b7a:	f000 faa1 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b7e:	bf00      	nop
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	200000e0 	.word	0x200000e0
 8000b88:	40004400 	.word	0x40004400

08000b8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b08a      	sub	sp, #40	@ 0x28
 8000b90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b92:	f107 0314 	add.w	r3, r7, #20
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	609a      	str	r2, [r3, #8]
 8000b9e:	60da      	str	r2, [r3, #12]
 8000ba0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ba2:	4b6a      	ldr	r3, [pc, #424]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba6:	4a69      	ldr	r2, [pc, #420]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000ba8:	f043 0304 	orr.w	r3, r3, #4
 8000bac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bae:	4b67      	ldr	r3, [pc, #412]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	613b      	str	r3, [r7, #16]
 8000bb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bba:	4b64      	ldr	r3, [pc, #400]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bbe:	4a63      	ldr	r2, [pc, #396]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000bc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bc6:	4b61      	ldr	r3, [pc, #388]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	4b5e      	ldr	r3, [pc, #376]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd6:	4a5d      	ldr	r2, [pc, #372]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000bd8:	f043 0301 	orr.w	r3, r3, #1
 8000bdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bde:	4b5b      	ldr	r3, [pc, #364]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	60bb      	str	r3, [r7, #8]
 8000be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bea:	4b58      	ldr	r3, [pc, #352]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bee:	4a57      	ldr	r2, [pc, #348]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000bf0:	f043 0302 	orr.w	r3, r3, #2
 8000bf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bf6:	4b55      	ldr	r3, [pc, #340]	@ (8000d4c <MX_GPIO_Init+0x1c0>)
 8000bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfa:	f003 0302 	and.w	r3, r3, #2
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|SevenSeg_CLK_Pin
 8000c02:	2200      	movs	r2, #0
 8000c04:	f44f 7178 	mov.w	r1, #992	@ 0x3e0
 8000c08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c0c:	f000 ff94 	bl	8001b38 <HAL_GPIO_WritePin>
                          |SevenSeg_DATA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SevenSeg_LATCH_Pin|LED_D4_Pin, GPIO_PIN_RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2160      	movs	r1, #96	@ 0x60
 8000c14:	484e      	ldr	r0, [pc, #312]	@ (8000d50 <MX_GPIO_Init+0x1c4>)
 8000c16:	f000 ff8f 	bl	8001b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c20:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c2a:	f107 0314 	add.w	r3, r7, #20
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4848      	ldr	r0, [pc, #288]	@ (8000d54 <MX_GPIO_Init+0x1c8>)
 8000c32:	f000 fdd7 	bl	80017e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LM35_IN_Pin */
  GPIO_InitStruct.Pin = LM35_IN_Pin;
 8000c36:	2302      	movs	r3, #2
 8000c38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c3a:	230b      	movs	r3, #11
 8000c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LM35_IN_GPIO_Port, &GPIO_InitStruct);
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4619      	mov	r1, r3
 8000c48:	4842      	ldr	r0, [pc, #264]	@ (8000d54 <MX_GPIO_Init+0x1c8>)
 8000c4a:	f000 fdcb 	bl	80017e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c52:	230b      	movs	r3, #11
 8000c54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5a:	f107 0314 	add.w	r3, r7, #20
 8000c5e:	4619      	mov	r1, r3
 8000c60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c64:	f000 fdbe 	bl	80017e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_1_Pin Button_2_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin|Button_2_Pin;
 8000c68:	2312      	movs	r3, #18
 8000c6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c6c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	2300      	movs	r3, #0
 8000c74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c76:	f107 0314 	add.w	r3, r7, #20
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c80:	f000 fdb0 	bl	80017e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D1_Pin LED_D2_Pin LED_D3_Pin */
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin;
 8000c84:	23e0      	movs	r3, #224	@ 0xe0
 8000c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000c88:	2311      	movs	r3, #17
 8000c8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c90:	2300      	movs	r3, #0
 8000c92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	4619      	mov	r1, r3
 8000c9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c9e:	f000 fda1 	bl	80017e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_3_Pin */
  GPIO_InitStruct.Pin = Button_3_Pin;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ca6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000caa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_3_GPIO_Port, &GPIO_InitStruct);
 8000cb0:	f107 0314 	add.w	r3, r7, #20
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4826      	ldr	r0, [pc, #152]	@ (8000d50 <MX_GPIO_Init+0x1c4>)
 8000cb8:	f000 fd94 	bl	80017e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SevenSeg_CLK_Pin SevenSeg_DATA_Pin */
  GPIO_InitStruct.Pin = SevenSeg_CLK_Pin|SevenSeg_DATA_Pin;
 8000cbc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd8:	f000 fd84 	bl	80017e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SevenSeg_LATCH_Pin */
  GPIO_InitStruct.Pin = SevenSeg_LATCH_Pin;
 8000cdc:	2320      	movs	r3, #32
 8000cde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SevenSeg_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4817      	ldr	r0, [pc, #92]	@ (8000d50 <MX_GPIO_Init+0x1c4>)
 8000cf4:	f000 fd76 	bl	80017e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_D4_Pin */
  GPIO_InitStruct.Pin = LED_D4_Pin;
 8000cf8:	2340      	movs	r3, #64	@ 0x40
 8000cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000cfc:	2311      	movs	r3, #17
 8000cfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d00:	2301      	movs	r3, #1
 8000d02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d04:	2300      	movs	r3, #0
 8000d06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_D4_GPIO_Port, &GPIO_InitStruct);
 8000d08:	f107 0314 	add.w	r3, r7, #20
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4810      	ldr	r0, [pc, #64]	@ (8000d50 <MX_GPIO_Init+0x1c4>)
 8000d10:	f000 fd68 	bl	80017e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000d14:	2200      	movs	r2, #0
 8000d16:	2105      	movs	r1, #5
 8000d18:	2006      	movs	r0, #6
 8000d1a:	f000 fd39 	bl	8001790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000d1e:	2006      	movs	r0, #6
 8000d20:	f000 fd52 	bl	80017c8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000d24:	2200      	movs	r2, #0
 8000d26:	2105      	movs	r1, #5
 8000d28:	2007      	movs	r0, #7
 8000d2a:	f000 fd31 	bl	8001790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000d2e:	2007      	movs	r0, #7
 8000d30:	f000 fd4a 	bl	80017c8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8000d34:	2200      	movs	r2, #0
 8000d36:	2105      	movs	r1, #5
 8000d38:	200a      	movs	r0, #10
 8000d3a:	f000 fd29 	bl	8001790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000d3e:	200a      	movs	r0, #10
 8000d40:	f000 fd42 	bl	80017c8 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d44:	bf00      	nop
 8000d46:	3728      	adds	r7, #40	@ 0x28
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	48000400 	.word	0x48000400
 8000d54:	48000800 	.word	0x48000800

08000d58 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af02      	add	r7, sp, #8
 8000d5e:	4603      	mov	r3, r0
 8000d60:	80fb      	strh	r3, [r7, #6]
	//BaseType_t pxH ;
	uint32_t pxH = 0 ;
 8000d62:	2300      	movs	r3, #0
 8000d64:	60fb      	str	r3, [r7, #12]
	// All three buttons generate GPIO  interrupts
	switch(GPIO_Pin)
 8000d66:	88fb      	ldrh	r3, [r7, #6]
 8000d68:	2b10      	cmp	r3, #16
 8000d6a:	d011      	beq.n	8000d90 <HAL_GPIO_EXTI_Callback+0x38>
 8000d6c:	2b10      	cmp	r3, #16
 8000d6e:	dc27      	bgt.n	8000dc0 <HAL_GPIO_EXTI_Callback+0x68>
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d019      	beq.n	8000da8 <HAL_GPIO_EXTI_Callback+0x50>
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d123      	bne.n	8000dc0 <HAL_GPIO_EXTI_Callback+0x68>
		{
		case Button_1_Pin:
			pxH = 1;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	60fb      	str	r3, [r7, #12]
			xTaskNotifyFromISR(DebounceTaskHandle, B1, eSetBits, (BaseType_t*) pxH );
 8000d7c:	4b12      	ldr	r3, [pc, #72]	@ (8000dc8 <HAL_GPIO_EXTI_Callback+0x70>)
 8000d7e:	6818      	ldr	r0, [r3, #0]
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	9300      	str	r3, [sp, #0]
 8000d84:	2300      	movs	r3, #0
 8000d86:	2201      	movs	r2, #1
 8000d88:	2101      	movs	r1, #1
 8000d8a:	f006 f975 	bl	8007078 <xTaskGenericNotifyFromISR>
			break  ;
 8000d8e:	e017      	b.n	8000dc0 <HAL_GPIO_EXTI_Callback+0x68>

		case Button_2_Pin:
			pxH = 2;
 8000d90:	2302      	movs	r3, #2
 8000d92:	60fb      	str	r3, [r7, #12]
			xTaskNotifyFromISR(DebounceTaskHandle, B2, eSetBits, (BaseType_t*) pxH );
 8000d94:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <HAL_GPIO_EXTI_Callback+0x70>)
 8000d96:	6818      	ldr	r0, [r3, #0]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	9300      	str	r3, [sp, #0]
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	2201      	movs	r2, #1
 8000da0:	2102      	movs	r1, #2
 8000da2:	f006 f969 	bl	8007078 <xTaskGenericNotifyFromISR>
			break;
 8000da6:	e00b      	b.n	8000dc0 <HAL_GPIO_EXTI_Callback+0x68>

		case Button_3_Pin:
			pxH = 3;
 8000da8:	2303      	movs	r3, #3
 8000daa:	60fb      	str	r3, [r7, #12]
			xTaskNotifyFromISR(DebounceTaskHandle, B3, eSetBits, (BaseType_t*) pxH );
 8000dac:	4b06      	ldr	r3, [pc, #24]	@ (8000dc8 <HAL_GPIO_EXTI_Callback+0x70>)
 8000dae:	6818      	ldr	r0, [r3, #0]
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	9300      	str	r3, [sp, #0]
 8000db4:	2300      	movs	r3, #0
 8000db6:	2201      	movs	r2, #1
 8000db8:	2104      	movs	r1, #4
 8000dba:	f006 f95d 	bl	8007078 <xTaskGenericNotifyFromISR>
			// srand((unsigned) uwTick );
			// osSemaphoreRelease(Button_3_SemaphoreHandle);
			break;
 8000dbe:	bf00      	nop
		}

	}
 8000dc0:	bf00      	nop
 8000dc2:	3710      	adds	r7, #16
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20000184 	.word	0x20000184

08000dcc <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000dd4:	1d39      	adds	r1, r7, #4
 8000dd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dda:	2201      	movs	r2, #1
 8000ddc:	4803      	ldr	r0, [pc, #12]	@ (8000dec <__io_putchar+0x20>)
 8000dde:	f002 fd51 	bl	8003884 <HAL_UART_Transmit>

  return ch;
 8000de2:	687b      	ldr	r3, [r7, #4]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	200000e0 	.word	0x200000e0

08000df0 <random_wait>:


int random_wait(int min)
	{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	/* Return a random number between 200 - 300
	 * Meant to be mS for the count up or count down in the protected
	 * mutex demonstration routines
	 */
	int rand_millisec = min + (rand() % 99);
 8000df8:	f007 fafe 	bl	80083f8 <rand>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8000e28 <random_wait+0x38>)
 8000e00:	fb83 1302 	smull	r1, r3, r3, r2
 8000e04:	4413      	add	r3, r2
 8000e06:	1199      	asrs	r1, r3, #6
 8000e08:	17d3      	asrs	r3, r2, #31
 8000e0a:	1ac9      	subs	r1, r1, r3
 8000e0c:	460b      	mov	r3, r1
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	440b      	add	r3, r1
 8000e12:	0159      	lsls	r1, r3, #5
 8000e14:	440b      	add	r3, r1
 8000e16:	1ad1      	subs	r1, r2, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	440b      	add	r3, r1
 8000e1c:	60fb      	str	r3, [r7, #12]
	return rand_millisec;
 8000e1e:	68fb      	ldr	r3, [r7, #12]

	}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	a57eb503 	.word	0xa57eb503

08000e2c <Default_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Default_Task */
void Default_Task(void *argument)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000e34:	2001      	movs	r0, #1
 8000e36:	f003 fba3 	bl	8004580 <osDelay>
 8000e3a:	e7fb      	b.n	8000e34 <Default_Task+0x8>

08000e3c <NotifyToggleTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_NotifyToggleTask */
void NotifyToggleTask(void *argument)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NotifyToggleTask */
  /* Infinite loop */
 // unsigned int *p = 0;
 uint32_t *p = 0 ;
 8000e44:	2300      	movs	r3, #0
 8000e46:	60fb      	str	r3, [r7, #12]
  for(;;)
  {
	xTaskNotifyWait( 0,  0, p, osWaitForever);
 8000e48:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4c:	68fa      	ldr	r2, [r7, #12]
 8000e4e:	2100      	movs	r1, #0
 8000e50:	2000      	movs	r0, #0
 8000e52:	f006 f8b1 	bl	8006fb8 <xTaskNotifyWait>
	HAL_GPIO_TogglePin(LED_D2_GPIO_Port , LED_D2_Pin);
 8000e56:	2140      	movs	r1, #64	@ 0x40
 8000e58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e5c:	f000 fe84 	bl	8001b68 <HAL_GPIO_TogglePin>
    osDelay(20);
 8000e60:	2014      	movs	r0, #20
 8000e62:	f003 fb8d 	bl	8004580 <osDelay>
	xTaskNotifyWait( 0,  0, p, osWaitForever);
 8000e66:	bf00      	nop
 8000e68:	e7ee      	b.n	8000e48 <NotifyToggleTask+0xc>
	...

08000e6c <SW_Timer_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SW_Timer_Task */
void SW_Timer_Task(void *argument)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SW_Timer_Task */
  /* Infinite loop */
  for(;;)
  {
	osSemaphoreAcquire(Button_2_SemaphoreHandle,osWaitForever);
 8000e74:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb4 <SW_Timer_Task+0x48>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f04f 31ff 	mov.w	r1, #4294967295
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f003 fe43 	bl	8004b08 <osSemaphoreAcquire>
	  // A button push starts or stops the SW Timer
	  // Button push is indicated by the semaphore
	if (osTimerIsRunning(SW_Timer_7SegHandle))
 8000e82:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb8 <SW_Timer_Task+0x4c>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f003 fc8b 	bl	80047a2 <osTimerIsRunning>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d005      	beq.n	8000e9e <SW_Timer_Task+0x32>
		osTimerStop(SW_Timer_7SegHandle );
 8000e92:	4b09      	ldr	r3, [pc, #36]	@ (8000eb8 <SW_Timer_Task+0x4c>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f003 fc4c 	bl	8004734 <osTimerStop>
 8000e9c:	e005      	b.n	8000eaa <SW_Timer_Task+0x3e>
	else
		osTimerStart(SW_Timer_7SegHandle , 200);
 8000e9e:	4b06      	ldr	r3, [pc, #24]	@ (8000eb8 <SW_Timer_Task+0x4c>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	21c8      	movs	r1, #200	@ 0xc8
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f003 fc17 	bl	80046d8 <osTimerStart>
    osDelay(1);
 8000eaa:	2001      	movs	r0, #1
 8000eac:	f003 fb68 	bl	8004580 <osDelay>
	osSemaphoreAcquire(Button_2_SemaphoreHandle,osWaitForever);
 8000eb0:	e7e0      	b.n	8000e74 <SW_Timer_Task+0x8>
 8000eb2:	bf00      	nop
 8000eb4:	20000194 	.word	0x20000194
 8000eb8:	20000188 	.word	0x20000188

08000ebc <Mutex_CountUpTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Mutex_CountUpTask */
void Mutex_CountUpTask(void *argument)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Mutex_CountUpTask */
  /* Infinite loop */
  for(;;)
  {
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000ec4:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <Mutex_CountUpTask+0x50>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f003 fd0a 	bl	80048e6 <osMutexAcquire>
	  // Once we have it, we can start counting Up
	  // THe count up will be some random between 200 - 300 mS

	if (mutex_protected_count<99)
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <Mutex_CountUpTask+0x54>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	2b62      	cmp	r3, #98	@ 0x62
 8000ed8:	d806      	bhi.n	8000ee8 <Mutex_CountUpTask+0x2c>
		mutex_protected_count++;
 8000eda:	4b0d      	ldr	r3, [pc, #52]	@ (8000f10 <Mutex_CountUpTask+0x54>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <Mutex_CountUpTask+0x54>)
 8000ee4:	701a      	strb	r2, [r3, #0]
 8000ee6:	e002      	b.n	8000eee <Mutex_CountUpTask+0x32>
	else
		mutex_protected_count=0;
 8000ee8:	4b09      	ldr	r3, [pc, #36]	@ (8000f10 <Mutex_CountUpTask+0x54>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	701a      	strb	r2, [r3, #0]
	// Done writing, so give back the mutex
	osMutexRelease(UpDownMutexHandle);
 8000eee:	4b07      	ldr	r3, [pc, #28]	@ (8000f0c <Mutex_CountUpTask+0x50>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f003 fd42 	bl	800497c <osMutexRelease>
    osDelay(random_wait(300));
 8000ef8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000efc:	f7ff ff78 	bl	8000df0 <random_wait>
 8000f00:	4603      	mov	r3, r0
 8000f02:	4618      	mov	r0, r3
 8000f04:	f003 fb3c 	bl	8004580 <osDelay>
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000f08:	e7dc      	b.n	8000ec4 <Mutex_CountUpTask+0x8>
 8000f0a:	bf00      	nop
 8000f0c:	2000018c 	.word	0x2000018c
 8000f10:	20000001 	.word	0x20000001

08000f14 <Mutex_CountDownTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Mutex_CountDownTask */
void Mutex_CountDownTask(void *argument)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Mutex_CountDownTask */
  /* Infinite loop */
  for(;;)
  {
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000f1c:	4b10      	ldr	r3, [pc, #64]	@ (8000f60 <Mutex_CountDownTask+0x4c>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f04f 31ff 	mov.w	r1, #4294967295
 8000f24:	4618      	mov	r0, r3
 8000f26:	f003 fcde 	bl	80048e6 <osMutexAcquire>
	  if (mutex_protected_count<1)
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f64 <Mutex_CountDownTask+0x50>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d103      	bne.n	8000f3a <Mutex_CountDownTask+0x26>
	  		mutex_protected_count=99;
 8000f32:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <Mutex_CountDownTask+0x50>)
 8000f34:	2263      	movs	r2, #99	@ 0x63
 8000f36:	701a      	strb	r2, [r3, #0]
 8000f38:	e005      	b.n	8000f46 <Mutex_CountDownTask+0x32>
	  	else
	  		mutex_protected_count--;
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f64 <Mutex_CountDownTask+0x50>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	3b01      	subs	r3, #1
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <Mutex_CountDownTask+0x50>)
 8000f44:	701a      	strb	r2, [r3, #0]
	  	// Done writing, so give back the mutex
		osMutexRelease(UpDownMutexHandle);
 8000f46:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <Mutex_CountDownTask+0x4c>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f003 fd16 	bl	800497c <osMutexRelease>
		osDelay(random_wait(200));
 8000f50:	20c8      	movs	r0, #200	@ 0xc8
 8000f52:	f7ff ff4d 	bl	8000df0 <random_wait>
 8000f56:	4603      	mov	r3, r0
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f003 fb11 	bl	8004580 <osDelay>
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000f5e:	e7dd      	b.n	8000f1c <Mutex_CountDownTask+0x8>
 8000f60:	2000018c 	.word	0x2000018c
 8000f64:	20000001 	.word	0x20000001

08000f68 <UpdateGlobDisplayProcess>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UpdateGlobDisplayProcess */
void UpdateGlobDisplayProcess(void *argument)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
   * This just puts the value of the GlobalVariable on the
   * right-most two-digits of the 7Seg Display */

  for(;;)
	  {
	  MultiFunctionShield_Display_Two_Digits(mutex_protected_count);
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <UpdateGlobDisplayProcess+0x20>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b25b      	sxtb	r3, r3
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fb98 	bl	80006ac <MultiFunctionShield_Display_Two_Digits>
	  osDelay(150);	// The competing process to inc/dec are 200 - 300mS
 8000f7c:	2096      	movs	r0, #150	@ 0x96
 8000f7e:	f003 faff 	bl	8004580 <osDelay>
	  MultiFunctionShield_Display_Two_Digits(mutex_protected_count);
 8000f82:	bf00      	nop
 8000f84:	e7f4      	b.n	8000f70 <UpdateGlobDisplayProcess+0x8>
 8000f86:	bf00      	nop
 8000f88:	20000001 	.word	0x20000001

08000f8c <ResetGlobalTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ResetGlobalTask */
void ResetGlobalTask(void *argument)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
		{
		/* Pressing Button 3 sets us to ask for
		 * the MUTEX protecting the global variable
		 * When we get it, we can reset the global to the middle
		 */
		osSemaphoreAcquire(Button_3_SemaphoreHandle,osWaitForever);
 8000f94:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd4 <ResetGlobalTask+0x48>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f04f 31ff 	mov.w	r1, #4294967295
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f003 fdb3 	bl	8004b08 <osSemaphoreAcquire>
		// Now we have the semaphore because the button was pressed
		osMutexWait(UpDownMutexHandle,osWaitForever);
 8000fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd8 <ResetGlobalTask+0x4c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f04f 31ff 	mov.w	r1, #4294967295
 8000faa:	4618      	mov	r0, r3
 8000fac:	f003 fc9b 	bl	80048e6 <osMutexAcquire>
		mutex_protected_count = Protected_Count_Initial_Value ;
 8000fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fdc <ResetGlobalTask+0x50>)
 8000fb2:	2232      	movs	r2, #50	@ 0x32
 8000fb4:	701a      	strb	r2, [r3, #0]
		osDelay(5000);	// Wait for 5 seconds before making the resource available again
 8000fb6:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000fba:	f003 fae1 	bl	8004580 <osDelay>
		osMutexRelease(UpDownMutexHandle);
 8000fbe:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <ResetGlobalTask+0x4c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f003 fcda 	bl	800497c <osMutexRelease>
		osDelay(1);
 8000fc8:	2001      	movs	r0, #1
 8000fca:	f003 fad9 	bl	8004580 <osDelay>
		osSemaphoreAcquire(Button_3_SemaphoreHandle,osWaitForever);
 8000fce:	bf00      	nop
 8000fd0:	e7e0      	b.n	8000f94 <ResetGlobalTask+0x8>
 8000fd2:	bf00      	nop
 8000fd4:	20000198 	.word	0x20000198
 8000fd8:	2000018c 	.word	0x2000018c
 8000fdc:	20000001 	.word	0x20000001

08000fe0 <StartDebounce>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDebounce */
void StartDebounce(void *argument)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
		 * the debounce done in a thread-safe way -- not holding up the ISR.
		 * Arguments are:  bits_to_clear_entry, bits_to_clear_exit
		 * So clear all but the top (0xfffffff8) going in, then the bottom 3 (0x7) going out
		 *
		 * */
		 xTaskNotifyWait( 0xfffffff8, 0x7, &buttons_in, portMAX_DELAY);
 8000fe8:	f107 020c 	add.w	r2, r7, #12
 8000fec:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff0:	2107      	movs	r1, #7
 8000ff2:	f06f 0007 	mvn.w	r0, #7
 8000ff6:	f005 ffdf 	bl	8006fb8 <xTaskNotifyWait>
	     osDelay(30);
 8000ffa:	201e      	movs	r0, #30
 8000ffc:	f003 fac0 	bl	8004580 <osDelay>
	     if (buttons_in & B1) { osSemaphoreRelease(Button_1_SemaphoreHandle); }
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	2b00      	cmp	r3, #0
 8001008:	d004      	beq.n	8001014 <StartDebounce+0x34>
 800100a:	4b0d      	ldr	r3, [pc, #52]	@ (8001040 <StartDebounce+0x60>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4618      	mov	r0, r3
 8001010:	f003 fdcc 	bl	8004bac <osSemaphoreRelease>
	     if (buttons_in & B2) { osSemaphoreRelease(Button_2_SemaphoreHandle); }
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f003 0302 	and.w	r3, r3, #2
 800101a:	2b00      	cmp	r3, #0
 800101c:	d004      	beq.n	8001028 <StartDebounce+0x48>
 800101e:	4b09      	ldr	r3, [pc, #36]	@ (8001044 <StartDebounce+0x64>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4618      	mov	r0, r3
 8001024:	f003 fdc2 	bl	8004bac <osSemaphoreRelease>
	     if (buttons_in & B3) { osSemaphoreRelease(Button_3_SemaphoreHandle); }
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	2b00      	cmp	r3, #0
 8001030:	d0da      	beq.n	8000fe8 <StartDebounce+0x8>
 8001032:	4b05      	ldr	r3, [pc, #20]	@ (8001048 <StartDebounce+0x68>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4618      	mov	r0, r3
 8001038:	f003 fdb8 	bl	8004bac <osSemaphoreRelease>
		 xTaskNotifyWait( 0xfffffff8, 0x7, &buttons_in, portMAX_DELAY);
 800103c:	e7d4      	b.n	8000fe8 <StartDebounce+0x8>
 800103e:	bf00      	nop
 8001040:	20000190 	.word	0x20000190
 8001044:	20000194 	.word	0x20000194
 8001048:	20000198 	.word	0x20000198

0800104c <SW_Timer_Countdown>:
  /* USER CODE END StartDebounce */
}

/* SW_Timer_Countdown function */
void SW_Timer_Countdown(void *argument)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	/*
	 * When the timer expires, decrement the Count and Display it
	 * on the 7-Seg Upper
	 */

	if (countdown_display == 0) countdown_display = 9;
 8001054:	4b0c      	ldr	r3, [pc, #48]	@ (8001088 <SW_Timer_Countdown+0x3c>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d103      	bne.n	8001064 <SW_Timer_Countdown+0x18>
 800105c:	4b0a      	ldr	r3, [pc, #40]	@ (8001088 <SW_Timer_Countdown+0x3c>)
 800105e:	2209      	movs	r2, #9
 8001060:	701a      	strb	r2, [r3, #0]
 8001062:	e005      	b.n	8001070 <SW_Timer_Countdown+0x24>
		else countdown_display--;
 8001064:	4b08      	ldr	r3, [pc, #32]	@ (8001088 <SW_Timer_Countdown+0x3c>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	3b01      	subs	r3, #1
 800106a:	b2da      	uxtb	r2, r3
 800106c:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <SW_Timer_Countdown+0x3c>)
 800106e:	701a      	strb	r2, [r3, #0]

	MultiFunctionShield_Single_Digit_Display(4, countdown_display);   //put it on the left
 8001070:	4b05      	ldr	r3, [pc, #20]	@ (8001088 <SW_Timer_Countdown+0x3c>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	b25b      	sxtb	r3, r3
 8001076:	4619      	mov	r1, r3
 8001078:	2004      	movs	r0, #4
 800107a:	f7ff fabf 	bl	80005fc <MultiFunctionShield_Single_Digit_Display>
	// MultiFunctionShield_Single_Digit_Display(2, -1);//blank the bottom two

  /* USER CODE END SW_Timer_Countdown */
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000000 	.word	0x20000000

0800108c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a07      	ldr	r2, [pc, #28]	@ (80010b8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d101      	bne.n	80010a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800109e:	f000 fa9f 	bl	80015e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim == &htim17 )
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a05      	ldr	r2, [pc, #20]	@ (80010bc <HAL_TIM_PeriodElapsedCallback+0x30>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d101      	bne.n	80010ae <HAL_TIM_PeriodElapsedCallback+0x22>
  {
	  MultiFunctionShield__ISRFunc();
 80010aa:	f7ff fbb7 	bl	800081c <MultiFunctionShield__ISRFunc>
  }

  /* USER CODE END Callback 1 */
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40000400 	.word	0x40000400
 80010bc:	20000094 	.word	0x20000094

080010c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c4:	b672      	cpsid	i
}
 80010c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <Error_Handler+0x8>

080010cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d2:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <HAL_MspInit+0x4c>)
 80010d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010d6:	4a10      	ldr	r2, [pc, #64]	@ (8001118 <HAL_MspInit+0x4c>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80010de:	4b0e      	ldr	r3, [pc, #56]	@ (8001118 <HAL_MspInit+0x4c>)
 80010e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001118 <HAL_MspInit+0x4c>)
 80010ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001118 <HAL_MspInit+0x4c>)
 80010f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80010f6:	4b08      	ldr	r3, [pc, #32]	@ (8001118 <HAL_MspInit+0x4c>)
 80010f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010fe:	603b      	str	r3, [r7, #0]
 8001100:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001102:	2200      	movs	r2, #0
 8001104:	210f      	movs	r1, #15
 8001106:	f06f 0001 	mvn.w	r0, #1
 800110a:	f000 fb41 	bl	8001790 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40021000 	.word	0x40021000

0800111c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a0d      	ldr	r2, [pc, #52]	@ (8001160 <HAL_TIM_Base_MspInit+0x44>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d113      	bne.n	8001156 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 800112e:	4b0d      	ldr	r3, [pc, #52]	@ (8001164 <HAL_TIM_Base_MspInit+0x48>)
 8001130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001132:	4a0c      	ldr	r2, [pc, #48]	@ (8001164 <HAL_TIM_Base_MspInit+0x48>)
 8001134:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001138:	6613      	str	r3, [r2, #96]	@ 0x60
 800113a:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <HAL_TIM_Base_MspInit+0x48>)
 800113c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800113e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8001146:	2200      	movs	r2, #0
 8001148:	2105      	movs	r1, #5
 800114a:	201a      	movs	r0, #26
 800114c:	f000 fb20 	bl	8001790 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001150:	201a      	movs	r0, #26
 8001152:	f000 fb39 	bl	80017c8 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM17_MspInit 1 */

  }

}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40014800 	.word	0x40014800
 8001164:	40021000 	.word	0x40021000

08001168 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b0ac      	sub	sp, #176	@ 0xb0
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	2288      	movs	r2, #136	@ 0x88
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f007 fa8a 	bl	80086a2 <memset>
  if(huart->Instance==USART2)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a21      	ldr	r2, [pc, #132]	@ (8001218 <HAL_UART_MspInit+0xb0>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d13b      	bne.n	8001210 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001198:	2302      	movs	r3, #2
 800119a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800119c:	2300      	movs	r3, #0
 800119e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	4618      	mov	r0, r3
 80011a6:	f001 fba7 	bl	80028f8 <HAL_RCCEx_PeriphCLKConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80011b0:	f7ff ff86 	bl	80010c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011b4:	4b19      	ldr	r3, [pc, #100]	@ (800121c <HAL_UART_MspInit+0xb4>)
 80011b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011b8:	4a18      	ldr	r2, [pc, #96]	@ (800121c <HAL_UART_MspInit+0xb4>)
 80011ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011be:	6593      	str	r3, [r2, #88]	@ 0x58
 80011c0:	4b16      	ldr	r3, [pc, #88]	@ (800121c <HAL_UART_MspInit+0xb4>)
 80011c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011c8:	613b      	str	r3, [r7, #16]
 80011ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011cc:	4b13      	ldr	r3, [pc, #76]	@ (800121c <HAL_UART_MspInit+0xb4>)
 80011ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d0:	4a12      	ldr	r2, [pc, #72]	@ (800121c <HAL_UART_MspInit+0xb4>)
 80011d2:	f043 0301 	orr.w	r3, r3, #1
 80011d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d8:	4b10      	ldr	r3, [pc, #64]	@ (800121c <HAL_UART_MspInit+0xb4>)
 80011da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011dc:	f003 0301 	and.w	r3, r3, #1
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011e4:	230c      	movs	r3, #12
 80011e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ea:	2302      	movs	r3, #2
 80011ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f6:	2303      	movs	r3, #3
 80011f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011fc:	2307      	movs	r3, #7
 80011fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001202:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001206:	4619      	mov	r1, r3
 8001208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800120c:	f000 faea 	bl	80017e4 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001210:	bf00      	nop
 8001212:	37b0      	adds	r7, #176	@ 0xb0
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40004400 	.word	0x40004400
 800121c:	40021000 	.word	0x40021000

08001220 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08e      	sub	sp, #56	@ 0x38
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001228:	2300      	movs	r3, #0
 800122a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 800122e:	4b34      	ldr	r3, [pc, #208]	@ (8001300 <HAL_InitTick+0xe0>)
 8001230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001232:	4a33      	ldr	r2, [pc, #204]	@ (8001300 <HAL_InitTick+0xe0>)
 8001234:	f043 0302 	orr.w	r3, r3, #2
 8001238:	6593      	str	r3, [r2, #88]	@ 0x58
 800123a:	4b31      	ldr	r3, [pc, #196]	@ (8001300 <HAL_InitTick+0xe0>)
 800123c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001246:	f107 0210 	add.w	r2, r7, #16
 800124a:	f107 0314 	add.w	r3, r7, #20
 800124e:	4611      	mov	r1, r2
 8001250:	4618      	mov	r0, r3
 8001252:	f001 fabf 	bl	80027d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001256:	6a3b      	ldr	r3, [r7, #32]
 8001258:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800125a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800125c:	2b00      	cmp	r3, #0
 800125e:	d103      	bne.n	8001268 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001260:	f001 fa8c 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 8001264:	6378      	str	r0, [r7, #52]	@ 0x34
 8001266:	e004      	b.n	8001272 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001268:	f001 fa88 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 800126c:	4603      	mov	r3, r0
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001274:	4a23      	ldr	r2, [pc, #140]	@ (8001304 <HAL_InitTick+0xe4>)
 8001276:	fba2 2303 	umull	r2, r3, r2, r3
 800127a:	0c9b      	lsrs	r3, r3, #18
 800127c:	3b01      	subs	r3, #1
 800127e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001280:	4b21      	ldr	r3, [pc, #132]	@ (8001308 <HAL_InitTick+0xe8>)
 8001282:	4a22      	ldr	r2, [pc, #136]	@ (800130c <HAL_InitTick+0xec>)
 8001284:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001286:	4b20      	ldr	r3, [pc, #128]	@ (8001308 <HAL_InitTick+0xe8>)
 8001288:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800128c:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 800128e:	4a1e      	ldr	r2, [pc, #120]	@ (8001308 <HAL_InitTick+0xe8>)
 8001290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001292:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001294:	4b1c      	ldr	r3, [pc, #112]	@ (8001308 <HAL_InitTick+0xe8>)
 8001296:	2200      	movs	r2, #0
 8001298:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800129a:	4b1b      	ldr	r3, [pc, #108]	@ (8001308 <HAL_InitTick+0xe8>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a0:	4b19      	ldr	r3, [pc, #100]	@ (8001308 <HAL_InitTick+0xe8>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 80012a6:	4818      	ldr	r0, [pc, #96]	@ (8001308 <HAL_InitTick+0xe8>)
 80012a8:	f001 ffe2 	bl	8003270 <HAL_TIM_Base_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80012b2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d11b      	bne.n	80012f2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 80012ba:	4813      	ldr	r0, [pc, #76]	@ (8001308 <HAL_InitTick+0xe8>)
 80012bc:	f002 f830 	bl	8003320 <HAL_TIM_Base_Start_IT>
 80012c0:	4603      	mov	r3, r0
 80012c2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80012c6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d111      	bne.n	80012f2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80012ce:	201d      	movs	r0, #29
 80012d0:	f000 fa7a 	bl	80017c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b0f      	cmp	r3, #15
 80012d8:	d808      	bhi.n	80012ec <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 80012da:	2200      	movs	r2, #0
 80012dc:	6879      	ldr	r1, [r7, #4]
 80012de:	201d      	movs	r0, #29
 80012e0:	f000 fa56 	bl	8001790 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001310 <HAL_InitTick+0xf0>)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	e002      	b.n	80012f2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80012ec:	2301      	movs	r3, #1
 80012ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80012f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3738      	adds	r7, #56	@ 0x38
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40021000 	.word	0x40021000
 8001304:	431bde83 	.word	0x431bde83
 8001308:	200001a0 	.word	0x200001a0
 800130c:	40000400 	.word	0x40000400
 8001310:	20000008 	.word	0x20000008

08001314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <NMI_Handler+0x4>

0800131c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001320:	bf00      	nop
 8001322:	e7fd      	b.n	8001320 <HardFault_Handler+0x4>

08001324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001328:	bf00      	nop
 800132a:	e7fd      	b.n	8001328 <MemManage_Handler+0x4>

0800132c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001330:	bf00      	nop
 8001332:	e7fd      	b.n	8001330 <BusFault_Handler+0x4>

08001334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001338:	bf00      	nop
 800133a:	e7fd      	b.n	8001338 <UsageFault_Handler+0x4>

0800133c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr

0800134a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_3_Pin);
 800134e:	2001      	movs	r0, #1
 8001350:	f000 fc24 	bl	8001b9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}

08001358 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_1_Pin);
 800135c:	2002      	movs	r0, #2
 800135e:	f000 fc1d 	bl	8001b9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}

08001366 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_2_Pin);
 800136a:	2010      	movs	r0, #16
 800136c:	f000 fc16 	bl	8001b9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}

08001374 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001378:	4802      	ldr	r0, [pc, #8]	@ (8001384 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800137a:	f002 f841 	bl	8003400 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000094 	.word	0x20000094

08001388 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800138c:	4802      	ldr	r0, [pc, #8]	@ (8001398 <TIM3_IRQHandler+0x10>)
 800138e:	f002 f837 	bl	8003400 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	200001a0 	.word	0x200001a0

0800139c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return 1;
 80013a0:	2301      	movs	r3, #1
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <_kill>:

int _kill(int pid, int sig)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013b6:	f007 fa19 	bl	80087ec <__errno>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2216      	movs	r2, #22
 80013be:	601a      	str	r2, [r3, #0]
  return -1;
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <_exit>:

void _exit (int status)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013d4:	f04f 31ff 	mov.w	r1, #4294967295
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ffe7 	bl	80013ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80013de:	bf00      	nop
 80013e0:	e7fd      	b.n	80013de <_exit+0x12>

080013e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b086      	sub	sp, #24
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	60f8      	str	r0, [r7, #12]
 80013ea:	60b9      	str	r1, [r7, #8]
 80013ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]
 80013f2:	e00a      	b.n	800140a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013f4:	f3af 8000 	nop.w
 80013f8:	4601      	mov	r1, r0
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	60ba      	str	r2, [r7, #8]
 8001400:	b2ca      	uxtb	r2, r1
 8001402:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	3301      	adds	r3, #1
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	697a      	ldr	r2, [r7, #20]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	429a      	cmp	r2, r3
 8001410:	dbf0      	blt.n	80013f4 <_read+0x12>
  }

  return len;
 8001412:	687b      	ldr	r3, [r7, #4]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001428:	2300      	movs	r3, #0
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	e009      	b.n	8001442 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	1c5a      	adds	r2, r3, #1
 8001432:	60ba      	str	r2, [r7, #8]
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff fcc8 	bl	8000dcc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	3301      	adds	r3, #1
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	429a      	cmp	r2, r3
 8001448:	dbf1      	blt.n	800142e <_write+0x12>
  }
  return len;
 800144a:	687b      	ldr	r3, [r7, #4]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <_close>:

int _close(int file)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800145c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001460:	4618      	mov	r0, r3
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800147c:	605a      	str	r2, [r3, #4]
  return 0;
 800147e:	2300      	movs	r3, #0
}
 8001480:	4618      	mov	r0, r3
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <_isatty>:

int _isatty(int file)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001494:	2301      	movs	r3, #1
}
 8001496:	4618      	mov	r0, r3
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b085      	sub	sp, #20
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	60f8      	str	r0, [r7, #12]
 80014aa:	60b9      	str	r1, [r7, #8]
 80014ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c4:	4a14      	ldr	r2, [pc, #80]	@ (8001518 <_sbrk+0x5c>)
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <_sbrk+0x60>)
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d0:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <_sbrk+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d102      	bne.n	80014de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014d8:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <_sbrk+0x64>)
 80014da:	4a12      	ldr	r2, [pc, #72]	@ (8001524 <_sbrk+0x68>)
 80014dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014de:	4b10      	ldr	r3, [pc, #64]	@ (8001520 <_sbrk+0x64>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d207      	bcs.n	80014fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014ec:	f007 f97e 	bl	80087ec <__errno>
 80014f0:	4603      	mov	r3, r0
 80014f2:	220c      	movs	r2, #12
 80014f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014f6:	f04f 33ff 	mov.w	r3, #4294967295
 80014fa:	e009      	b.n	8001510 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014fc:	4b08      	ldr	r3, [pc, #32]	@ (8001520 <_sbrk+0x64>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001502:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <_sbrk+0x64>)
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	4a05      	ldr	r2, [pc, #20]	@ (8001520 <_sbrk+0x64>)
 800150c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800150e:	68fb      	ldr	r3, [r7, #12]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20018000 	.word	0x20018000
 800151c:	00000400 	.word	0x00000400
 8001520:	200001ec 	.word	0x200001ec
 8001524:	20004bc0 	.word	0x20004bc0

08001528 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <SystemInit+0x20>)
 800152e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001532:	4a05      	ldr	r2, [pc, #20]	@ (8001548 <SystemInit+0x20>)
 8001534:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001538:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	e000ed00 	.word	0xe000ed00

0800154c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800154c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001584 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001550:	f7ff ffea 	bl	8001528 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001554:	480c      	ldr	r0, [pc, #48]	@ (8001588 <LoopForever+0x6>)
  ldr r1, =_edata
 8001556:	490d      	ldr	r1, [pc, #52]	@ (800158c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001558:	4a0d      	ldr	r2, [pc, #52]	@ (8001590 <LoopForever+0xe>)
  movs r3, #0
 800155a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800155c:	e002      	b.n	8001564 <LoopCopyDataInit>

0800155e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800155e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001560:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001562:	3304      	adds	r3, #4

08001564 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001564:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001566:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001568:	d3f9      	bcc.n	800155e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800156a:	4a0a      	ldr	r2, [pc, #40]	@ (8001594 <LoopForever+0x12>)
  ldr r4, =_ebss
 800156c:	4c0a      	ldr	r4, [pc, #40]	@ (8001598 <LoopForever+0x16>)
  movs r3, #0
 800156e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001570:	e001      	b.n	8001576 <LoopFillZerobss>

08001572 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001572:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001574:	3204      	adds	r2, #4

08001576 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001576:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001578:	d3fb      	bcc.n	8001572 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800157a:	f007 f93d 	bl	80087f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800157e:	f7ff f97f 	bl	8000880 <main>

08001582 <LoopForever>:

LoopForever:
    b LoopForever
 8001582:	e7fe      	b.n	8001582 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001584:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001588:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800158c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001590:	080098a4 	.word	0x080098a4
  ldr r2, =_sbss
 8001594:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001598:	20004bc0 	.word	0x20004bc0

0800159c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800159c:	e7fe      	b.n	800159c <ADC1_2_IRQHandler>
	...

080015a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015a6:	2300      	movs	r3, #0
 80015a8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015aa:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <HAL_Init+0x3c>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a0b      	ldr	r2, [pc, #44]	@ (80015dc <HAL_Init+0x3c>)
 80015b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015b4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015b6:	2003      	movs	r0, #3
 80015b8:	f000 f8df 	bl	800177a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015bc:	200f      	movs	r0, #15
 80015be:	f7ff fe2f 	bl	8001220 <HAL_InitTick>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d002      	beq.n	80015ce <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	71fb      	strb	r3, [r7, #7]
 80015cc:	e001      	b.n	80015d2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015ce:	f7ff fd7d 	bl	80010cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015d2:	79fb      	ldrb	r3, [r7, #7]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40022000 	.word	0x40022000

080015e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015e4:	4b06      	ldr	r3, [pc, #24]	@ (8001600 <HAL_IncTick+0x20>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	461a      	mov	r2, r3
 80015ea:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <HAL_IncTick+0x24>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4413      	add	r3, r2
 80015f0:	4a04      	ldr	r2, [pc, #16]	@ (8001604 <HAL_IncTick+0x24>)
 80015f2:	6013      	str	r3, [r2, #0]
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	2000000c 	.word	0x2000000c
 8001604:	200001f0 	.word	0x200001f0

08001608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return uwTick;
 800160c:	4b03      	ldr	r3, [pc, #12]	@ (800161c <HAL_GetTick+0x14>)
 800160e:	681b      	ldr	r3, [r3, #0]
}
 8001610:	4618      	mov	r0, r3
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	200001f0 	.word	0x200001f0

08001620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f003 0307 	and.w	r3, r3, #7
 800162e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001630:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800163c:	4013      	ands	r3, r2
 800163e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001648:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800164c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001652:	4a04      	ldr	r2, [pc, #16]	@ (8001664 <__NVIC_SetPriorityGrouping+0x44>)
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	60d3      	str	r3, [r2, #12]
}
 8001658:	bf00      	nop
 800165a:	3714      	adds	r7, #20
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800166c:	4b04      	ldr	r3, [pc, #16]	@ (8001680 <__NVIC_GetPriorityGrouping+0x18>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	f003 0307 	and.w	r3, r3, #7
}
 8001676:	4618      	mov	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800168e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001692:	2b00      	cmp	r3, #0
 8001694:	db0b      	blt.n	80016ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	f003 021f 	and.w	r2, r3, #31
 800169c:	4907      	ldr	r1, [pc, #28]	@ (80016bc <__NVIC_EnableIRQ+0x38>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	095b      	lsrs	r3, r3, #5
 80016a4:	2001      	movs	r0, #1
 80016a6:	fa00 f202 	lsl.w	r2, r0, r2
 80016aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016ae:	bf00      	nop
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	e000e100 	.word	0xe000e100

080016c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	6039      	str	r1, [r7, #0]
 80016ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	db0a      	blt.n	80016ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	490c      	ldr	r1, [pc, #48]	@ (800170c <__NVIC_SetPriority+0x4c>)
 80016da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016de:	0112      	lsls	r2, r2, #4
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	440b      	add	r3, r1
 80016e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016e8:	e00a      	b.n	8001700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	4908      	ldr	r1, [pc, #32]	@ (8001710 <__NVIC_SetPriority+0x50>)
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	f003 030f 	and.w	r3, r3, #15
 80016f6:	3b04      	subs	r3, #4
 80016f8:	0112      	lsls	r2, r2, #4
 80016fa:	b2d2      	uxtb	r2, r2
 80016fc:	440b      	add	r3, r1
 80016fe:	761a      	strb	r2, [r3, #24]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	e000e100 	.word	0xe000e100
 8001710:	e000ed00 	.word	0xe000ed00

08001714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001714:	b480      	push	{r7}
 8001716:	b089      	sub	sp, #36	@ 0x24
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f003 0307 	and.w	r3, r3, #7
 8001726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	f1c3 0307 	rsb	r3, r3, #7
 800172e:	2b04      	cmp	r3, #4
 8001730:	bf28      	it	cs
 8001732:	2304      	movcs	r3, #4
 8001734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	3304      	adds	r3, #4
 800173a:	2b06      	cmp	r3, #6
 800173c:	d902      	bls.n	8001744 <NVIC_EncodePriority+0x30>
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	3b03      	subs	r3, #3
 8001742:	e000      	b.n	8001746 <NVIC_EncodePriority+0x32>
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001748:	f04f 32ff 	mov.w	r2, #4294967295
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	fa02 f303 	lsl.w	r3, r2, r3
 8001752:	43da      	mvns	r2, r3
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	401a      	ands	r2, r3
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800175c:	f04f 31ff 	mov.w	r1, #4294967295
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	fa01 f303 	lsl.w	r3, r1, r3
 8001766:	43d9      	mvns	r1, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800176c:	4313      	orrs	r3, r2
         );
}
 800176e:	4618      	mov	r0, r3
 8001770:	3724      	adds	r7, #36	@ 0x24
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr

0800177a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f7ff ff4c 	bl	8001620 <__NVIC_SetPriorityGrouping>
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
 800179c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017a2:	f7ff ff61 	bl	8001668 <__NVIC_GetPriorityGrouping>
 80017a6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	68b9      	ldr	r1, [r7, #8]
 80017ac:	6978      	ldr	r0, [r7, #20]
 80017ae:	f7ff ffb1 	bl	8001714 <NVIC_EncodePriority>
 80017b2:	4602      	mov	r2, r0
 80017b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017b8:	4611      	mov	r1, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ff80 	bl	80016c0 <__NVIC_SetPriority>
}
 80017c0:	bf00      	nop
 80017c2:	3718      	adds	r7, #24
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff ff54 	bl	8001684 <__NVIC_EnableIRQ>
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b087      	sub	sp, #28
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017ee:	2300      	movs	r3, #0
 80017f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017f2:	e17f      	b.n	8001af4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	2101      	movs	r1, #1
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001800:	4013      	ands	r3, r2
 8001802:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	2b00      	cmp	r3, #0
 8001808:	f000 8171 	beq.w	8001aee <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f003 0303 	and.w	r3, r3, #3
 8001814:	2b01      	cmp	r3, #1
 8001816:	d005      	beq.n	8001824 <HAL_GPIO_Init+0x40>
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f003 0303 	and.w	r3, r3, #3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d130      	bne.n	8001886 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	2203      	movs	r2, #3
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	43db      	mvns	r3, r3
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	4013      	ands	r3, r2
 800183a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	68da      	ldr	r2, [r3, #12]
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4313      	orrs	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800185a:	2201      	movs	r2, #1
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	43db      	mvns	r3, r3
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	4013      	ands	r3, r2
 8001868:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	091b      	lsrs	r3, r3, #4
 8001870:	f003 0201 	and.w	r2, r3, #1
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	fa02 f303 	lsl.w	r3, r2, r3
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	4313      	orrs	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	2b03      	cmp	r3, #3
 8001890:	d118      	bne.n	80018c4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001896:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001898:	2201      	movs	r2, #1
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	08db      	lsrs	r3, r3, #3
 80018ae:	f003 0201 	and.w	r2, r3, #1
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	693a      	ldr	r2, [r7, #16]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 0303 	and.w	r3, r3, #3
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d017      	beq.n	8001900 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	2203      	movs	r2, #3
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	43db      	mvns	r3, r3
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4013      	ands	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	fa02 f303 	lsl.w	r3, r2, r3
 80018f4:	693a      	ldr	r2, [r7, #16]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	693a      	ldr	r2, [r7, #16]
 80018fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f003 0303 	and.w	r3, r3, #3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d123      	bne.n	8001954 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	08da      	lsrs	r2, r3, #3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3208      	adds	r2, #8
 8001914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001918:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	f003 0307 	and.w	r3, r3, #7
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	220f      	movs	r2, #15
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	4013      	ands	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	691a      	ldr	r2, [r3, #16]
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	f003 0307 	and.w	r3, r3, #7
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	4313      	orrs	r3, r2
 8001944:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	08da      	lsrs	r2, r3, #3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3208      	adds	r2, #8
 800194e:	6939      	ldr	r1, [r7, #16]
 8001950:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	2203      	movs	r2, #3
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	4013      	ands	r3, r2
 800196a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f003 0203 	and.w	r2, r3, #3
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	4313      	orrs	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	693a      	ldr	r2, [r7, #16]
 8001986:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001990:	2b00      	cmp	r3, #0
 8001992:	f000 80ac 	beq.w	8001aee <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001996:	4b5f      	ldr	r3, [pc, #380]	@ (8001b14 <HAL_GPIO_Init+0x330>)
 8001998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800199a:	4a5e      	ldr	r2, [pc, #376]	@ (8001b14 <HAL_GPIO_Init+0x330>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80019a2:	4b5c      	ldr	r3, [pc, #368]	@ (8001b14 <HAL_GPIO_Init+0x330>)
 80019a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	60bb      	str	r3, [r7, #8]
 80019ac:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019ae:	4a5a      	ldr	r2, [pc, #360]	@ (8001b18 <HAL_GPIO_Init+0x334>)
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	089b      	lsrs	r3, r3, #2
 80019b4:	3302      	adds	r3, #2
 80019b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	f003 0303 	and.w	r3, r3, #3
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	220f      	movs	r2, #15
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43db      	mvns	r3, r3
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	4013      	ands	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80019d8:	d025      	beq.n	8001a26 <HAL_GPIO_Init+0x242>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a4f      	ldr	r2, [pc, #316]	@ (8001b1c <HAL_GPIO_Init+0x338>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d01f      	beq.n	8001a22 <HAL_GPIO_Init+0x23e>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a4e      	ldr	r2, [pc, #312]	@ (8001b20 <HAL_GPIO_Init+0x33c>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d019      	beq.n	8001a1e <HAL_GPIO_Init+0x23a>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a4d      	ldr	r2, [pc, #308]	@ (8001b24 <HAL_GPIO_Init+0x340>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d013      	beq.n	8001a1a <HAL_GPIO_Init+0x236>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a4c      	ldr	r2, [pc, #304]	@ (8001b28 <HAL_GPIO_Init+0x344>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d00d      	beq.n	8001a16 <HAL_GPIO_Init+0x232>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a4b      	ldr	r2, [pc, #300]	@ (8001b2c <HAL_GPIO_Init+0x348>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d007      	beq.n	8001a12 <HAL_GPIO_Init+0x22e>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a4a      	ldr	r2, [pc, #296]	@ (8001b30 <HAL_GPIO_Init+0x34c>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d101      	bne.n	8001a0e <HAL_GPIO_Init+0x22a>
 8001a0a:	2306      	movs	r3, #6
 8001a0c:	e00c      	b.n	8001a28 <HAL_GPIO_Init+0x244>
 8001a0e:	2307      	movs	r3, #7
 8001a10:	e00a      	b.n	8001a28 <HAL_GPIO_Init+0x244>
 8001a12:	2305      	movs	r3, #5
 8001a14:	e008      	b.n	8001a28 <HAL_GPIO_Init+0x244>
 8001a16:	2304      	movs	r3, #4
 8001a18:	e006      	b.n	8001a28 <HAL_GPIO_Init+0x244>
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e004      	b.n	8001a28 <HAL_GPIO_Init+0x244>
 8001a1e:	2302      	movs	r3, #2
 8001a20:	e002      	b.n	8001a28 <HAL_GPIO_Init+0x244>
 8001a22:	2301      	movs	r3, #1
 8001a24:	e000      	b.n	8001a28 <HAL_GPIO_Init+0x244>
 8001a26:	2300      	movs	r3, #0
 8001a28:	697a      	ldr	r2, [r7, #20]
 8001a2a:	f002 0203 	and.w	r2, r2, #3
 8001a2e:	0092      	lsls	r2, r2, #2
 8001a30:	4093      	lsls	r3, r2
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a38:	4937      	ldr	r1, [pc, #220]	@ (8001b18 <HAL_GPIO_Init+0x334>)
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	089b      	lsrs	r3, r3, #2
 8001a3e:	3302      	adds	r3, #2
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a46:	4b3b      	ldr	r3, [pc, #236]	@ (8001b34 <HAL_GPIO_Init+0x350>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	693a      	ldr	r2, [r7, #16]
 8001a52:	4013      	ands	r3, r2
 8001a54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d003      	beq.n	8001a6a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a6a:	4a32      	ldr	r2, [pc, #200]	@ (8001b34 <HAL_GPIO_Init+0x350>)
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a70:	4b30      	ldr	r3, [pc, #192]	@ (8001b34 <HAL_GPIO_Init+0x350>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d003      	beq.n	8001a94 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a94:	4a27      	ldr	r2, [pc, #156]	@ (8001b34 <HAL_GPIO_Init+0x350>)
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a9a:	4b26      	ldr	r3, [pc, #152]	@ (8001b34 <HAL_GPIO_Init+0x350>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d003      	beq.n	8001abe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001abe:	4a1d      	ldr	r2, [pc, #116]	@ (8001b34 <HAL_GPIO_Init+0x350>)
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b34 <HAL_GPIO_Init+0x350>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	43db      	mvns	r3, r3
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d003      	beq.n	8001ae8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ae8:	4a12      	ldr	r2, [pc, #72]	@ (8001b34 <HAL_GPIO_Init+0x350>)
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	fa22 f303 	lsr.w	r3, r2, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f47f ae78 	bne.w	80017f4 <HAL_GPIO_Init+0x10>
  }
}
 8001b04:	bf00      	nop
 8001b06:	bf00      	nop
 8001b08:	371c      	adds	r7, #28
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40010000 	.word	0x40010000
 8001b1c:	48000400 	.word	0x48000400
 8001b20:	48000800 	.word	0x48000800
 8001b24:	48000c00 	.word	0x48000c00
 8001b28:	48001000 	.word	0x48001000
 8001b2c:	48001400 	.word	0x48001400
 8001b30:	48001800 	.word	0x48001800
 8001b34:	40010400 	.word	0x40010400

08001b38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	460b      	mov	r3, r1
 8001b42:	807b      	strh	r3, [r7, #2]
 8001b44:	4613      	mov	r3, r2
 8001b46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b48:	787b      	ldrb	r3, [r7, #1]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d003      	beq.n	8001b56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b4e:	887a      	ldrh	r2, [r7, #2]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b54:	e002      	b.n	8001b5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b56:	887a      	ldrh	r2, [r7, #2]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	460b      	mov	r3, r1
 8001b72:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	695b      	ldr	r3, [r3, #20]
 8001b78:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b7a:	887a      	ldrh	r2, [r7, #2]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	041a      	lsls	r2, r3, #16
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	43d9      	mvns	r1, r3
 8001b86:	887b      	ldrh	r3, [r7, #2]
 8001b88:	400b      	ands	r3, r1
 8001b8a:	431a      	orrs	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	619a      	str	r2, [r3, #24]
}
 8001b90:	bf00      	nop
 8001b92:	3714      	adds	r7, #20
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ba6:	4b08      	ldr	r3, [pc, #32]	@ (8001bc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ba8:	695a      	ldr	r2, [r3, #20]
 8001baa:	88fb      	ldrh	r3, [r7, #6]
 8001bac:	4013      	ands	r3, r2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d006      	beq.n	8001bc0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001bb2:	4a05      	ldr	r2, [pc, #20]	@ (8001bc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bb4:	88fb      	ldrh	r3, [r7, #6]
 8001bb6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001bb8:	88fb      	ldrh	r3, [r7, #6]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff f8cc 	bl	8000d58 <HAL_GPIO_EXTI_Callback>
  }
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40010400 	.word	0x40010400

08001bcc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001bd0:	4b04      	ldr	r3, [pc, #16]	@ (8001be4 <HAL_PWREx_GetVoltageRange+0x18>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	40007000 	.word	0x40007000

08001be8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001bf6:	d130      	bne.n	8001c5a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bf8:	4b23      	ldr	r3, [pc, #140]	@ (8001c88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c04:	d038      	beq.n	8001c78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c06:	4b20      	ldr	r3, [pc, #128]	@ (8001c88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8001c88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c10:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c14:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c16:	4b1d      	ldr	r3, [pc, #116]	@ (8001c8c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2232      	movs	r2, #50	@ 0x32
 8001c1c:	fb02 f303 	mul.w	r3, r2, r3
 8001c20:	4a1b      	ldr	r2, [pc, #108]	@ (8001c90 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c22:	fba2 2303 	umull	r2, r3, r2, r3
 8001c26:	0c9b      	lsrs	r3, r3, #18
 8001c28:	3301      	adds	r3, #1
 8001c2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c2c:	e002      	b.n	8001c34 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	3b01      	subs	r3, #1
 8001c32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c34:	4b14      	ldr	r3, [pc, #80]	@ (8001c88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c36:	695b      	ldr	r3, [r3, #20]
 8001c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c40:	d102      	bne.n	8001c48 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d1f2      	bne.n	8001c2e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c48:	4b0f      	ldr	r3, [pc, #60]	@ (8001c88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c4a:	695b      	ldr	r3, [r3, #20]
 8001c4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c54:	d110      	bne.n	8001c78 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e00f      	b.n	8001c7a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c66:	d007      	beq.n	8001c78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c68:	4b07      	ldr	r3, [pc, #28]	@ (8001c88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c70:	4a05      	ldr	r2, [pc, #20]	@ (8001c88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c76:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	40007000 	.word	0x40007000
 8001c8c:	20000004 	.word	0x20000004
 8001c90:	431bde83 	.word	0x431bde83

08001c94 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b088      	sub	sp, #32
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e3ca      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ca6:	4b97      	ldr	r3, [pc, #604]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f003 030c 	and.w	r3, r3, #12
 8001cae:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cb0:	4b94      	ldr	r3, [pc, #592]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	f003 0303 	and.w	r3, r3, #3
 8001cb8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0310 	and.w	r3, r3, #16
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	f000 80e4 	beq.w	8001e90 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d007      	beq.n	8001cde <HAL_RCC_OscConfig+0x4a>
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	2b0c      	cmp	r3, #12
 8001cd2:	f040 808b 	bne.w	8001dec <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	f040 8087 	bne.w	8001dec <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cde:	4b89      	ldr	r3, [pc, #548]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d005      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x62>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d101      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e3a2      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a1a      	ldr	r2, [r3, #32]
 8001cfa:	4b82      	ldr	r3, [pc, #520]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0308 	and.w	r3, r3, #8
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d004      	beq.n	8001d10 <HAL_RCC_OscConfig+0x7c>
 8001d06:	4b7f      	ldr	r3, [pc, #508]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d0e:	e005      	b.n	8001d1c <HAL_RCC_OscConfig+0x88>
 8001d10:	4b7c      	ldr	r3, [pc, #496]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d16:	091b      	lsrs	r3, r3, #4
 8001d18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d223      	bcs.n	8001d68 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f000 fd87 	bl	8002838 <RCC_SetFlashLatencyFromMSIRange>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e383      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d34:	4b73      	ldr	r3, [pc, #460]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a72      	ldr	r2, [pc, #456]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d3a:	f043 0308 	orr.w	r3, r3, #8
 8001d3e:	6013      	str	r3, [r2, #0]
 8001d40:	4b70      	ldr	r3, [pc, #448]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a1b      	ldr	r3, [r3, #32]
 8001d4c:	496d      	ldr	r1, [pc, #436]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d52:	4b6c      	ldr	r3, [pc, #432]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	021b      	lsls	r3, r3, #8
 8001d60:	4968      	ldr	r1, [pc, #416]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	604b      	str	r3, [r1, #4]
 8001d66:	e025      	b.n	8001db4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d68:	4b66      	ldr	r3, [pc, #408]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a65      	ldr	r2, [pc, #404]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d6e:	f043 0308 	orr.w	r3, r3, #8
 8001d72:	6013      	str	r3, [r2, #0]
 8001d74:	4b63      	ldr	r3, [pc, #396]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a1b      	ldr	r3, [r3, #32]
 8001d80:	4960      	ldr	r1, [pc, #384]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d82:	4313      	orrs	r3, r2
 8001d84:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d86:	4b5f      	ldr	r3, [pc, #380]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	021b      	lsls	r3, r3, #8
 8001d94:	495b      	ldr	r1, [pc, #364]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001d96:	4313      	orrs	r3, r2
 8001d98:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d109      	bne.n	8001db4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a1b      	ldr	r3, [r3, #32]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f000 fd47 	bl	8002838 <RCC_SetFlashLatencyFromMSIRange>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e343      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001db4:	f000 fc4a 	bl	800264c <HAL_RCC_GetSysClockFreq>
 8001db8:	4602      	mov	r2, r0
 8001dba:	4b52      	ldr	r3, [pc, #328]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	091b      	lsrs	r3, r3, #4
 8001dc0:	f003 030f 	and.w	r3, r3, #15
 8001dc4:	4950      	ldr	r1, [pc, #320]	@ (8001f08 <HAL_RCC_OscConfig+0x274>)
 8001dc6:	5ccb      	ldrb	r3, [r1, r3]
 8001dc8:	f003 031f 	and.w	r3, r3, #31
 8001dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd0:	4a4e      	ldr	r2, [pc, #312]	@ (8001f0c <HAL_RCC_OscConfig+0x278>)
 8001dd2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001dd4:	4b4e      	ldr	r3, [pc, #312]	@ (8001f10 <HAL_RCC_OscConfig+0x27c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7ff fa21 	bl	8001220 <HAL_InitTick>
 8001dde:	4603      	mov	r3, r0
 8001de0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001de2:	7bfb      	ldrb	r3, [r7, #15]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d052      	beq.n	8001e8e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
 8001dea:	e327      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d032      	beq.n	8001e5a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001df4:	4b43      	ldr	r3, [pc, #268]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a42      	ldr	r2, [pc, #264]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e00:	f7ff fc02 	bl	8001608 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e08:	f7ff fbfe 	bl	8001608 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e310      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f0      	beq.n	8001e08 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e26:	4b37      	ldr	r3, [pc, #220]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a36      	ldr	r2, [pc, #216]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001e2c:	f043 0308 	orr.w	r3, r3, #8
 8001e30:	6013      	str	r3, [r2, #0]
 8001e32:	4b34      	ldr	r3, [pc, #208]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
 8001e3e:	4931      	ldr	r1, [pc, #196]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e44:	4b2f      	ldr	r3, [pc, #188]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	69db      	ldr	r3, [r3, #28]
 8001e50:	021b      	lsls	r3, r3, #8
 8001e52:	492c      	ldr	r1, [pc, #176]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001e54:	4313      	orrs	r3, r2
 8001e56:	604b      	str	r3, [r1, #4]
 8001e58:	e01a      	b.n	8001e90 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a29      	ldr	r2, [pc, #164]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001e60:	f023 0301 	bic.w	r3, r3, #1
 8001e64:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e66:	f7ff fbcf 	bl	8001608 <HAL_GetTick>
 8001e6a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e6c:	e008      	b.n	8001e80 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e6e:	f7ff fbcb 	bl	8001608 <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e2dd      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001e80:	4b20      	ldr	r3, [pc, #128]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d1f0      	bne.n	8001e6e <HAL_RCC_OscConfig+0x1da>
 8001e8c:	e000      	b.n	8001e90 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e8e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d074      	beq.n	8001f86 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	2b08      	cmp	r3, #8
 8001ea0:	d005      	beq.n	8001eae <HAL_RCC_OscConfig+0x21a>
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	2b0c      	cmp	r3, #12
 8001ea6:	d10e      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	2b03      	cmp	r3, #3
 8001eac:	d10b      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eae:	4b15      	ldr	r3, [pc, #84]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d064      	beq.n	8001f84 <HAL_RCC_OscConfig+0x2f0>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d160      	bne.n	8001f84 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e2ba      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ece:	d106      	bne.n	8001ede <HAL_RCC_OscConfig+0x24a>
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001ed6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eda:	6013      	str	r3, [r2, #0]
 8001edc:	e026      	b.n	8001f2c <HAL_RCC_OscConfig+0x298>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ee6:	d115      	bne.n	8001f14 <HAL_RCC_OscConfig+0x280>
 8001ee8:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a05      	ldr	r2, [pc, #20]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001eee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ef2:	6013      	str	r3, [r2, #0]
 8001ef4:	4b03      	ldr	r3, [pc, #12]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a02      	ldr	r2, [pc, #8]	@ (8001f04 <HAL_RCC_OscConfig+0x270>)
 8001efa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001efe:	6013      	str	r3, [r2, #0]
 8001f00:	e014      	b.n	8001f2c <HAL_RCC_OscConfig+0x298>
 8001f02:	bf00      	nop
 8001f04:	40021000 	.word	0x40021000
 8001f08:	0800976c 	.word	0x0800976c
 8001f0c:	20000004 	.word	0x20000004
 8001f10:	20000008 	.word	0x20000008
 8001f14:	4ba0      	ldr	r3, [pc, #640]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a9f      	ldr	r2, [pc, #636]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001f1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f1e:	6013      	str	r3, [r2, #0]
 8001f20:	4b9d      	ldr	r3, [pc, #628]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a9c      	ldr	r2, [pc, #624]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001f26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d013      	beq.n	8001f5c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f34:	f7ff fb68 	bl	8001608 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f3c:	f7ff fb64 	bl	8001608 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b64      	cmp	r3, #100	@ 0x64
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e276      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f4e:	4b92      	ldr	r3, [pc, #584]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d0f0      	beq.n	8001f3c <HAL_RCC_OscConfig+0x2a8>
 8001f5a:	e014      	b.n	8001f86 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f5c:	f7ff fb54 	bl	8001608 <HAL_GetTick>
 8001f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f62:	e008      	b.n	8001f76 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f64:	f7ff fb50 	bl	8001608 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b64      	cmp	r3, #100	@ 0x64
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e262      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f76:	4b88      	ldr	r3, [pc, #544]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d1f0      	bne.n	8001f64 <HAL_RCC_OscConfig+0x2d0>
 8001f82:	e000      	b.n	8001f86 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d060      	beq.n	8002054 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	2b04      	cmp	r3, #4
 8001f96:	d005      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x310>
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	2b0c      	cmp	r3, #12
 8001f9c:	d119      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d116      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fa4:	4b7c      	ldr	r3, [pc, #496]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d005      	beq.n	8001fbc <HAL_RCC_OscConfig+0x328>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d101      	bne.n	8001fbc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e23f      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fbc:	4b76      	ldr	r3, [pc, #472]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	061b      	lsls	r3, r3, #24
 8001fca:	4973      	ldr	r1, [pc, #460]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fd0:	e040      	b.n	8002054 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d023      	beq.n	8002022 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fda:	4b6f      	ldr	r3, [pc, #444]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a6e      	ldr	r2, [pc, #440]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8001fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe6:	f7ff fb0f 	bl	8001608 <HAL_GetTick>
 8001fea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001fec:	e008      	b.n	8002000 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fee:	f7ff fb0b 	bl	8001608 <HAL_GetTick>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d901      	bls.n	8002000 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e21d      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002000:	4b65      	ldr	r3, [pc, #404]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002008:	2b00      	cmp	r3, #0
 800200a:	d0f0      	beq.n	8001fee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800200c:	4b62      	ldr	r3, [pc, #392]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	691b      	ldr	r3, [r3, #16]
 8002018:	061b      	lsls	r3, r3, #24
 800201a:	495f      	ldr	r1, [pc, #380]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 800201c:	4313      	orrs	r3, r2
 800201e:	604b      	str	r3, [r1, #4]
 8002020:	e018      	b.n	8002054 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002022:	4b5d      	ldr	r3, [pc, #372]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a5c      	ldr	r2, [pc, #368]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8002028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800202c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202e:	f7ff faeb 	bl	8001608 <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002034:	e008      	b.n	8002048 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002036:	f7ff fae7 	bl	8001608 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b02      	cmp	r3, #2
 8002042:	d901      	bls.n	8002048 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e1f9      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002048:	4b53      	ldr	r3, [pc, #332]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002050:	2b00      	cmp	r3, #0
 8002052:	d1f0      	bne.n	8002036 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0308 	and.w	r3, r3, #8
 800205c:	2b00      	cmp	r3, #0
 800205e:	d03c      	beq.n	80020da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	695b      	ldr	r3, [r3, #20]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d01c      	beq.n	80020a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002068:	4b4b      	ldr	r3, [pc, #300]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 800206a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800206e:	4a4a      	ldr	r2, [pc, #296]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002078:	f7ff fac6 	bl	8001608 <HAL_GetTick>
 800207c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800207e:	e008      	b.n	8002092 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002080:	f7ff fac2 	bl	8001608 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e1d4      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002092:	4b41      	ldr	r3, [pc, #260]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8002094:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0ef      	beq.n	8002080 <HAL_RCC_OscConfig+0x3ec>
 80020a0:	e01b      	b.n	80020da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020a2:	4b3d      	ldr	r3, [pc, #244]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 80020a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020a8:	4a3b      	ldr	r2, [pc, #236]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 80020aa:	f023 0301 	bic.w	r3, r3, #1
 80020ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b2:	f7ff faa9 	bl	8001608 <HAL_GetTick>
 80020b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020b8:	e008      	b.n	80020cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ba:	f7ff faa5 	bl	8001608 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e1b7      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020cc:	4b32      	ldr	r3, [pc, #200]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 80020ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1ef      	bne.n	80020ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f000 80a6 	beq.w	8002234 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020e8:	2300      	movs	r3, #0
 80020ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80020ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 80020ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d10d      	bne.n	8002114 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020f8:	4b27      	ldr	r3, [pc, #156]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 80020fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fc:	4a26      	ldr	r2, [pc, #152]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 80020fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002102:	6593      	str	r3, [r2, #88]	@ 0x58
 8002104:	4b24      	ldr	r3, [pc, #144]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8002106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002108:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800210c:	60bb      	str	r3, [r7, #8]
 800210e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002110:	2301      	movs	r3, #1
 8002112:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002114:	4b21      	ldr	r3, [pc, #132]	@ (800219c <HAL_RCC_OscConfig+0x508>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800211c:	2b00      	cmp	r3, #0
 800211e:	d118      	bne.n	8002152 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002120:	4b1e      	ldr	r3, [pc, #120]	@ (800219c <HAL_RCC_OscConfig+0x508>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a1d      	ldr	r2, [pc, #116]	@ (800219c <HAL_RCC_OscConfig+0x508>)
 8002126:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800212a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800212c:	f7ff fa6c 	bl	8001608 <HAL_GetTick>
 8002130:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002132:	e008      	b.n	8002146 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002134:	f7ff fa68 	bl	8001608 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e17a      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002146:	4b15      	ldr	r3, [pc, #84]	@ (800219c <HAL_RCC_OscConfig+0x508>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800214e:	2b00      	cmp	r3, #0
 8002150:	d0f0      	beq.n	8002134 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d108      	bne.n	800216c <HAL_RCC_OscConfig+0x4d8>
 800215a:	4b0f      	ldr	r3, [pc, #60]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 800215c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002160:	4a0d      	ldr	r2, [pc, #52]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8002162:	f043 0301 	orr.w	r3, r3, #1
 8002166:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800216a:	e029      	b.n	80021c0 <HAL_RCC_OscConfig+0x52c>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	2b05      	cmp	r3, #5
 8002172:	d115      	bne.n	80021a0 <HAL_RCC_OscConfig+0x50c>
 8002174:	4b08      	ldr	r3, [pc, #32]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8002176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800217a:	4a07      	ldr	r2, [pc, #28]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 800217c:	f043 0304 	orr.w	r3, r3, #4
 8002180:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002184:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 8002186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800218a:	4a03      	ldr	r2, [pc, #12]	@ (8002198 <HAL_RCC_OscConfig+0x504>)
 800218c:	f043 0301 	orr.w	r3, r3, #1
 8002190:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002194:	e014      	b.n	80021c0 <HAL_RCC_OscConfig+0x52c>
 8002196:	bf00      	nop
 8002198:	40021000 	.word	0x40021000
 800219c:	40007000 	.word	0x40007000
 80021a0:	4b9c      	ldr	r3, [pc, #624]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80021a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021a6:	4a9b      	ldr	r2, [pc, #620]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80021a8:	f023 0301 	bic.w	r3, r3, #1
 80021ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021b0:	4b98      	ldr	r3, [pc, #608]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80021b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021b6:	4a97      	ldr	r2, [pc, #604]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80021b8:	f023 0304 	bic.w	r3, r3, #4
 80021bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d016      	beq.n	80021f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c8:	f7ff fa1e 	bl	8001608 <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021ce:	e00a      	b.n	80021e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021d0:	f7ff fa1a 	bl	8001608 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021de:	4293      	cmp	r3, r2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e12a      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021e6:	4b8b      	ldr	r3, [pc, #556]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80021e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ec:	f003 0302 	and.w	r3, r3, #2
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d0ed      	beq.n	80021d0 <HAL_RCC_OscConfig+0x53c>
 80021f4:	e015      	b.n	8002222 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f6:	f7ff fa07 	bl	8001608 <HAL_GetTick>
 80021fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80021fc:	e00a      	b.n	8002214 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021fe:	f7ff fa03 	bl	8001608 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	f241 3288 	movw	r2, #5000	@ 0x1388
 800220c:	4293      	cmp	r3, r2
 800220e:	d901      	bls.n	8002214 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e113      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002214:	4b7f      	ldr	r3, [pc, #508]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 8002216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1ed      	bne.n	80021fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002222:	7ffb      	ldrb	r3, [r7, #31]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d105      	bne.n	8002234 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002228:	4b7a      	ldr	r3, [pc, #488]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 800222a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222c:	4a79      	ldr	r2, [pc, #484]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 800222e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002232:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002238:	2b00      	cmp	r3, #0
 800223a:	f000 80fe 	beq.w	800243a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002242:	2b02      	cmp	r3, #2
 8002244:	f040 80d0 	bne.w	80023e8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002248:	4b72      	ldr	r3, [pc, #456]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f003 0203 	and.w	r2, r3, #3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002258:	429a      	cmp	r2, r3
 800225a:	d130      	bne.n	80022be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	3b01      	subs	r3, #1
 8002268:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800226a:	429a      	cmp	r2, r3
 800226c:	d127      	bne.n	80022be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002278:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800227a:	429a      	cmp	r2, r3
 800227c:	d11f      	bne.n	80022be <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002288:	2a07      	cmp	r2, #7
 800228a:	bf14      	ite	ne
 800228c:	2201      	movne	r2, #1
 800228e:	2200      	moveq	r2, #0
 8002290:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002292:	4293      	cmp	r3, r2
 8002294:	d113      	bne.n	80022be <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022a0:	085b      	lsrs	r3, r3, #1
 80022a2:	3b01      	subs	r3, #1
 80022a4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d109      	bne.n	80022be <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b4:	085b      	lsrs	r3, r3, #1
 80022b6:	3b01      	subs	r3, #1
 80022b8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d06e      	beq.n	800239c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	2b0c      	cmp	r3, #12
 80022c2:	d069      	beq.n	8002398 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80022c4:	4b53      	ldr	r3, [pc, #332]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d105      	bne.n	80022dc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80022d0:	4b50      	ldr	r3, [pc, #320]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e0ad      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80022e0:	4b4c      	ldr	r3, [pc, #304]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a4b      	ldr	r2, [pc, #300]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80022e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022ea:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80022ec:	f7ff f98c 	bl	8001608 <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f4:	f7ff f988 	bl	8001608 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e09a      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002306:	4b43      	ldr	r3, [pc, #268]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1f0      	bne.n	80022f4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002312:	4b40      	ldr	r3, [pc, #256]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 8002314:	68da      	ldr	r2, [r3, #12]
 8002316:	4b40      	ldr	r3, [pc, #256]	@ (8002418 <HAL_RCC_OscConfig+0x784>)
 8002318:	4013      	ands	r3, r2
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002322:	3a01      	subs	r2, #1
 8002324:	0112      	lsls	r2, r2, #4
 8002326:	4311      	orrs	r1, r2
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800232c:	0212      	lsls	r2, r2, #8
 800232e:	4311      	orrs	r1, r2
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002334:	0852      	lsrs	r2, r2, #1
 8002336:	3a01      	subs	r2, #1
 8002338:	0552      	lsls	r2, r2, #21
 800233a:	4311      	orrs	r1, r2
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002340:	0852      	lsrs	r2, r2, #1
 8002342:	3a01      	subs	r2, #1
 8002344:	0652      	lsls	r2, r2, #25
 8002346:	4311      	orrs	r1, r2
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800234c:	0912      	lsrs	r2, r2, #4
 800234e:	0452      	lsls	r2, r2, #17
 8002350:	430a      	orrs	r2, r1
 8002352:	4930      	ldr	r1, [pc, #192]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 8002354:	4313      	orrs	r3, r2
 8002356:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002358:	4b2e      	ldr	r3, [pc, #184]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a2d      	ldr	r2, [pc, #180]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 800235e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002362:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002364:	4b2b      	ldr	r3, [pc, #172]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	4a2a      	ldr	r2, [pc, #168]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 800236a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800236e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002370:	f7ff f94a 	bl	8001608 <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002376:	e008      	b.n	800238a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002378:	f7ff f946 	bl	8001608 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b02      	cmp	r3, #2
 8002384:	d901      	bls.n	800238a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e058      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800238a:	4b22      	ldr	r3, [pc, #136]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d0f0      	beq.n	8002378 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002396:	e050      	b.n	800243a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e04f      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800239c:	4b1d      	ldr	r3, [pc, #116]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d148      	bne.n	800243a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80023a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a19      	ldr	r2, [pc, #100]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80023ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023b4:	4b17      	ldr	r3, [pc, #92]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	4a16      	ldr	r2, [pc, #88]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80023ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80023c0:	f7ff f922 	bl	8001608 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c8:	f7ff f91e 	bl	8001608 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e030      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023da:	4b0e      	ldr	r3, [pc, #56]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0f0      	beq.n	80023c8 <HAL_RCC_OscConfig+0x734>
 80023e6:	e028      	b.n	800243a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	2b0c      	cmp	r3, #12
 80023ec:	d023      	beq.n	8002436 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023ee:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a08      	ldr	r2, [pc, #32]	@ (8002414 <HAL_RCC_OscConfig+0x780>)
 80023f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fa:	f7ff f905 	bl	8001608 <HAL_GetTick>
 80023fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002400:	e00c      	b.n	800241c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002402:	f7ff f901 	bl	8001608 <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d905      	bls.n	800241c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e013      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
 8002414:	40021000 	.word	0x40021000
 8002418:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800241c:	4b09      	ldr	r3, [pc, #36]	@ (8002444 <HAL_RCC_OscConfig+0x7b0>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d1ec      	bne.n	8002402 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002428:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <HAL_RCC_OscConfig+0x7b0>)
 800242a:	68da      	ldr	r2, [r3, #12]
 800242c:	4905      	ldr	r1, [pc, #20]	@ (8002444 <HAL_RCC_OscConfig+0x7b0>)
 800242e:	4b06      	ldr	r3, [pc, #24]	@ (8002448 <HAL_RCC_OscConfig+0x7b4>)
 8002430:	4013      	ands	r3, r2
 8002432:	60cb      	str	r3, [r1, #12]
 8002434:	e001      	b.n	800243a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e000      	b.n	800243c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3720      	adds	r7, #32
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40021000 	.word	0x40021000
 8002448:	feeefffc 	.word	0xfeeefffc

0800244c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d101      	bne.n	8002460 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e0e7      	b.n	8002630 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002460:	4b75      	ldr	r3, [pc, #468]	@ (8002638 <HAL_RCC_ClockConfig+0x1ec>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	683a      	ldr	r2, [r7, #0]
 800246a:	429a      	cmp	r2, r3
 800246c:	d910      	bls.n	8002490 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800246e:	4b72      	ldr	r3, [pc, #456]	@ (8002638 <HAL_RCC_ClockConfig+0x1ec>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f023 0207 	bic.w	r2, r3, #7
 8002476:	4970      	ldr	r1, [pc, #448]	@ (8002638 <HAL_RCC_ClockConfig+0x1ec>)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	4313      	orrs	r3, r2
 800247c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800247e:	4b6e      	ldr	r3, [pc, #440]	@ (8002638 <HAL_RCC_ClockConfig+0x1ec>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0307 	and.w	r3, r3, #7
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	429a      	cmp	r2, r3
 800248a:	d001      	beq.n	8002490 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e0cf      	b.n	8002630 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d010      	beq.n	80024be <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	4b66      	ldr	r3, [pc, #408]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d908      	bls.n	80024be <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024ac:	4b63      	ldr	r3, [pc, #396]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	4960      	ldr	r1, [pc, #384]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d04c      	beq.n	8002564 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2b03      	cmp	r3, #3
 80024d0:	d107      	bne.n	80024e2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024d2:	4b5a      	ldr	r3, [pc, #360]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d121      	bne.n	8002522 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e0a6      	b.n	8002630 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d107      	bne.n	80024fa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024ea:	4b54      	ldr	r3, [pc, #336]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d115      	bne.n	8002522 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e09a      	b.n	8002630 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d107      	bne.n	8002512 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002502:	4b4e      	ldr	r3, [pc, #312]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d109      	bne.n	8002522 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e08e      	b.n	8002630 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002512:	4b4a      	ldr	r3, [pc, #296]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800251a:	2b00      	cmp	r3, #0
 800251c:	d101      	bne.n	8002522 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e086      	b.n	8002630 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002522:	4b46      	ldr	r3, [pc, #280]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f023 0203 	bic.w	r2, r3, #3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	4943      	ldr	r1, [pc, #268]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 8002530:	4313      	orrs	r3, r2
 8002532:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002534:	f7ff f868 	bl	8001608 <HAL_GetTick>
 8002538:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800253a:	e00a      	b.n	8002552 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800253c:	f7ff f864 	bl	8001608 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	f241 3288 	movw	r2, #5000	@ 0x1388
 800254a:	4293      	cmp	r3, r2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e06e      	b.n	8002630 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002552:	4b3a      	ldr	r3, [pc, #232]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f003 020c 	and.w	r2, r3, #12
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	429a      	cmp	r2, r3
 8002562:	d1eb      	bne.n	800253c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0302 	and.w	r3, r3, #2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d010      	beq.n	8002592 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689a      	ldr	r2, [r3, #8]
 8002574:	4b31      	ldr	r3, [pc, #196]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800257c:	429a      	cmp	r2, r3
 800257e:	d208      	bcs.n	8002592 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002580:	4b2e      	ldr	r3, [pc, #184]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	492b      	ldr	r1, [pc, #172]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 800258e:	4313      	orrs	r3, r2
 8002590:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002592:	4b29      	ldr	r3, [pc, #164]	@ (8002638 <HAL_RCC_ClockConfig+0x1ec>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	429a      	cmp	r2, r3
 800259e:	d210      	bcs.n	80025c2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025a0:	4b25      	ldr	r3, [pc, #148]	@ (8002638 <HAL_RCC_ClockConfig+0x1ec>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f023 0207 	bic.w	r2, r3, #7
 80025a8:	4923      	ldr	r1, [pc, #140]	@ (8002638 <HAL_RCC_ClockConfig+0x1ec>)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025b0:	4b21      	ldr	r3, [pc, #132]	@ (8002638 <HAL_RCC_ClockConfig+0x1ec>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0307 	and.w	r3, r3, #7
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d001      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e036      	b.n	8002630 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d008      	beq.n	80025e0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025ce:	4b1b      	ldr	r3, [pc, #108]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	4918      	ldr	r1, [pc, #96]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 80025dc:	4313      	orrs	r3, r2
 80025de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0308 	and.w	r3, r3, #8
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d009      	beq.n	8002600 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025ec:	4b13      	ldr	r3, [pc, #76]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	691b      	ldr	r3, [r3, #16]
 80025f8:	00db      	lsls	r3, r3, #3
 80025fa:	4910      	ldr	r1, [pc, #64]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002600:	f000 f824 	bl	800264c <HAL_RCC_GetSysClockFreq>
 8002604:	4602      	mov	r2, r0
 8002606:	4b0d      	ldr	r3, [pc, #52]	@ (800263c <HAL_RCC_ClockConfig+0x1f0>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	091b      	lsrs	r3, r3, #4
 800260c:	f003 030f 	and.w	r3, r3, #15
 8002610:	490b      	ldr	r1, [pc, #44]	@ (8002640 <HAL_RCC_ClockConfig+0x1f4>)
 8002612:	5ccb      	ldrb	r3, [r1, r3]
 8002614:	f003 031f 	and.w	r3, r3, #31
 8002618:	fa22 f303 	lsr.w	r3, r2, r3
 800261c:	4a09      	ldr	r2, [pc, #36]	@ (8002644 <HAL_RCC_ClockConfig+0x1f8>)
 800261e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002620:	4b09      	ldr	r3, [pc, #36]	@ (8002648 <HAL_RCC_ClockConfig+0x1fc>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4618      	mov	r0, r3
 8002626:	f7fe fdfb 	bl	8001220 <HAL_InitTick>
 800262a:	4603      	mov	r3, r0
 800262c:	72fb      	strb	r3, [r7, #11]

  return status;
 800262e:	7afb      	ldrb	r3, [r7, #11]
}
 8002630:	4618      	mov	r0, r3
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40022000 	.word	0x40022000
 800263c:	40021000 	.word	0x40021000
 8002640:	0800976c 	.word	0x0800976c
 8002644:	20000004 	.word	0x20000004
 8002648:	20000008 	.word	0x20000008

0800264c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800264c:	b480      	push	{r7}
 800264e:	b089      	sub	sp, #36	@ 0x24
 8002650:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002652:	2300      	movs	r3, #0
 8002654:	61fb      	str	r3, [r7, #28]
 8002656:	2300      	movs	r3, #0
 8002658:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800265a:	4b3e      	ldr	r3, [pc, #248]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x108>)
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f003 030c 	and.w	r3, r3, #12
 8002662:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002664:	4b3b      	ldr	r3, [pc, #236]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x108>)
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	f003 0303 	and.w	r3, r3, #3
 800266c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d005      	beq.n	8002680 <HAL_RCC_GetSysClockFreq+0x34>
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	2b0c      	cmp	r3, #12
 8002678:	d121      	bne.n	80026be <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d11e      	bne.n	80026be <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002680:	4b34      	ldr	r3, [pc, #208]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x108>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0308 	and.w	r3, r3, #8
 8002688:	2b00      	cmp	r3, #0
 800268a:	d107      	bne.n	800269c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800268c:	4b31      	ldr	r3, [pc, #196]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x108>)
 800268e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002692:	0a1b      	lsrs	r3, r3, #8
 8002694:	f003 030f 	and.w	r3, r3, #15
 8002698:	61fb      	str	r3, [r7, #28]
 800269a:	e005      	b.n	80026a8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800269c:	4b2d      	ldr	r3, [pc, #180]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x108>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	091b      	lsrs	r3, r3, #4
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80026a8:	4a2b      	ldr	r2, [pc, #172]	@ (8002758 <HAL_RCC_GetSysClockFreq+0x10c>)
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d10d      	bne.n	80026d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026bc:	e00a      	b.n	80026d4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	2b04      	cmp	r3, #4
 80026c2:	d102      	bne.n	80026ca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80026c4:	4b25      	ldr	r3, [pc, #148]	@ (800275c <HAL_RCC_GetSysClockFreq+0x110>)
 80026c6:	61bb      	str	r3, [r7, #24]
 80026c8:	e004      	b.n	80026d4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d101      	bne.n	80026d4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80026d0:	4b23      	ldr	r3, [pc, #140]	@ (8002760 <HAL_RCC_GetSysClockFreq+0x114>)
 80026d2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	2b0c      	cmp	r3, #12
 80026d8:	d134      	bne.n	8002744 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80026da:	4b1e      	ldr	r3, [pc, #120]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x108>)
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	f003 0303 	and.w	r3, r3, #3
 80026e2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d003      	beq.n	80026f2 <HAL_RCC_GetSysClockFreq+0xa6>
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2b03      	cmp	r3, #3
 80026ee:	d003      	beq.n	80026f8 <HAL_RCC_GetSysClockFreq+0xac>
 80026f0:	e005      	b.n	80026fe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80026f2:	4b1a      	ldr	r3, [pc, #104]	@ (800275c <HAL_RCC_GetSysClockFreq+0x110>)
 80026f4:	617b      	str	r3, [r7, #20]
      break;
 80026f6:	e005      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80026f8:	4b19      	ldr	r3, [pc, #100]	@ (8002760 <HAL_RCC_GetSysClockFreq+0x114>)
 80026fa:	617b      	str	r3, [r7, #20]
      break;
 80026fc:	e002      	b.n	8002704 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	617b      	str	r3, [r7, #20]
      break;
 8002702:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002704:	4b13      	ldr	r3, [pc, #76]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x108>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	091b      	lsrs	r3, r3, #4
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	3301      	adds	r3, #1
 8002710:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002712:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x108>)
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	0a1b      	lsrs	r3, r3, #8
 8002718:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	fb03 f202 	mul.w	r2, r3, r2
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	fbb2 f3f3 	udiv	r3, r2, r3
 8002728:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800272a:	4b0a      	ldr	r3, [pc, #40]	@ (8002754 <HAL_RCC_GetSysClockFreq+0x108>)
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	0e5b      	lsrs	r3, r3, #25
 8002730:	f003 0303 	and.w	r3, r3, #3
 8002734:	3301      	adds	r3, #1
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800273a:	697a      	ldr	r2, [r7, #20]
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002742:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002744:	69bb      	ldr	r3, [r7, #24]
}
 8002746:	4618      	mov	r0, r3
 8002748:	3724      	adds	r7, #36	@ 0x24
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40021000 	.word	0x40021000
 8002758:	08009784 	.word	0x08009784
 800275c:	00f42400 	.word	0x00f42400
 8002760:	007a1200 	.word	0x007a1200

08002764 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002768:	4b03      	ldr	r3, [pc, #12]	@ (8002778 <HAL_RCC_GetHCLKFreq+0x14>)
 800276a:	681b      	ldr	r3, [r3, #0]
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	20000004 	.word	0x20000004

0800277c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002780:	f7ff fff0 	bl	8002764 <HAL_RCC_GetHCLKFreq>
 8002784:	4602      	mov	r2, r0
 8002786:	4b06      	ldr	r3, [pc, #24]	@ (80027a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	0a1b      	lsrs	r3, r3, #8
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	4904      	ldr	r1, [pc, #16]	@ (80027a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002792:	5ccb      	ldrb	r3, [r1, r3]
 8002794:	f003 031f 	and.w	r3, r3, #31
 8002798:	fa22 f303 	lsr.w	r3, r2, r3
}
 800279c:	4618      	mov	r0, r3
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	40021000 	.word	0x40021000
 80027a4:	0800977c 	.word	0x0800977c

080027a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80027ac:	f7ff ffda 	bl	8002764 <HAL_RCC_GetHCLKFreq>
 80027b0:	4602      	mov	r2, r0
 80027b2:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	0adb      	lsrs	r3, r3, #11
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	4904      	ldr	r1, [pc, #16]	@ (80027d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80027be:	5ccb      	ldrb	r3, [r1, r3]
 80027c0:	f003 031f 	and.w	r3, r3, #31
 80027c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40021000 	.word	0x40021000
 80027d0:	0800977c 	.word	0x0800977c

080027d4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	220f      	movs	r2, #15
 80027e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80027e4:	4b12      	ldr	r3, [pc, #72]	@ (8002830 <HAL_RCC_GetClockConfig+0x5c>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f003 0203 	and.w	r2, r3, #3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80027f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002830 <HAL_RCC_GetClockConfig+0x5c>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80027fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002830 <HAL_RCC_GetClockConfig+0x5c>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002808:	4b09      	ldr	r3, [pc, #36]	@ (8002830 <HAL_RCC_GetClockConfig+0x5c>)
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	08db      	lsrs	r3, r3, #3
 800280e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002816:	4b07      	ldr	r3, [pc, #28]	@ (8002834 <HAL_RCC_GetClockConfig+0x60>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0207 	and.w	r2, r3, #7
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	601a      	str	r2, [r3, #0]
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	40021000 	.word	0x40021000
 8002834:	40022000 	.word	0x40022000

08002838 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002840:	2300      	movs	r3, #0
 8002842:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002844:	4b2a      	ldr	r3, [pc, #168]	@ (80028f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002848:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d003      	beq.n	8002858 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002850:	f7ff f9bc 	bl	8001bcc <HAL_PWREx_GetVoltageRange>
 8002854:	6178      	str	r0, [r7, #20]
 8002856:	e014      	b.n	8002882 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002858:	4b25      	ldr	r3, [pc, #148]	@ (80028f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800285a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285c:	4a24      	ldr	r2, [pc, #144]	@ (80028f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800285e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002862:	6593      	str	r3, [r2, #88]	@ 0x58
 8002864:	4b22      	ldr	r3, [pc, #136]	@ (80028f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800286c:	60fb      	str	r3, [r7, #12]
 800286e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002870:	f7ff f9ac 	bl	8001bcc <HAL_PWREx_GetVoltageRange>
 8002874:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002876:	4b1e      	ldr	r3, [pc, #120]	@ (80028f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800287a:	4a1d      	ldr	r2, [pc, #116]	@ (80028f0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800287c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002880:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002888:	d10b      	bne.n	80028a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2b80      	cmp	r3, #128	@ 0x80
 800288e:	d919      	bls.n	80028c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2ba0      	cmp	r3, #160	@ 0xa0
 8002894:	d902      	bls.n	800289c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002896:	2302      	movs	r3, #2
 8002898:	613b      	str	r3, [r7, #16]
 800289a:	e013      	b.n	80028c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800289c:	2301      	movs	r3, #1
 800289e:	613b      	str	r3, [r7, #16]
 80028a0:	e010      	b.n	80028c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b80      	cmp	r3, #128	@ 0x80
 80028a6:	d902      	bls.n	80028ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028a8:	2303      	movs	r3, #3
 80028aa:	613b      	str	r3, [r7, #16]
 80028ac:	e00a      	b.n	80028c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b80      	cmp	r3, #128	@ 0x80
 80028b2:	d102      	bne.n	80028ba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028b4:	2302      	movs	r3, #2
 80028b6:	613b      	str	r3, [r7, #16]
 80028b8:	e004      	b.n	80028c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b70      	cmp	r3, #112	@ 0x70
 80028be:	d101      	bne.n	80028c4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028c0:	2301      	movs	r3, #1
 80028c2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028c4:	4b0b      	ldr	r3, [pc, #44]	@ (80028f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f023 0207 	bic.w	r2, r3, #7
 80028cc:	4909      	ldr	r1, [pc, #36]	@ (80028f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80028d4:	4b07      	ldr	r3, [pc, #28]	@ (80028f4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0307 	and.w	r3, r3, #7
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d001      	beq.n	80028e6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e000      	b.n	80028e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3718      	adds	r7, #24
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	40021000 	.word	0x40021000
 80028f4:	40022000 	.word	0x40022000

080028f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002900:	2300      	movs	r3, #0
 8002902:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002904:	2300      	movs	r3, #0
 8002906:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002910:	2b00      	cmp	r3, #0
 8002912:	d041      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002918:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800291c:	d02a      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800291e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002922:	d824      	bhi.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002924:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002928:	d008      	beq.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800292a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800292e:	d81e      	bhi.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002930:	2b00      	cmp	r3, #0
 8002932:	d00a      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002934:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002938:	d010      	beq.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800293a:	e018      	b.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800293c:	4b86      	ldr	r3, [pc, #536]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	4a85      	ldr	r2, [pc, #532]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002942:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002946:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002948:	e015      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	3304      	adds	r3, #4
 800294e:	2100      	movs	r1, #0
 8002950:	4618      	mov	r0, r3
 8002952:	f000 fabb 	bl	8002ecc <RCCEx_PLLSAI1_Config>
 8002956:	4603      	mov	r3, r0
 8002958:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800295a:	e00c      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3320      	adds	r3, #32
 8002960:	2100      	movs	r1, #0
 8002962:	4618      	mov	r0, r3
 8002964:	f000 fba6 	bl	80030b4 <RCCEx_PLLSAI2_Config>
 8002968:	4603      	mov	r3, r0
 800296a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800296c:	e003      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	74fb      	strb	r3, [r7, #19]
      break;
 8002972:	e000      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002974:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002976:	7cfb      	ldrb	r3, [r7, #19]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d10b      	bne.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800297c:	4b76      	ldr	r3, [pc, #472]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800297e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002982:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800298a:	4973      	ldr	r1, [pc, #460]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800298c:	4313      	orrs	r3, r2
 800298e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002992:	e001      	b.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002994:	7cfb      	ldrb	r3, [r7, #19]
 8002996:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d041      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80029a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80029ac:	d02a      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80029ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80029b2:	d824      	bhi.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80029b8:	d008      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80029ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80029be:	d81e      	bhi.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d00a      	beq.n	80029da <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80029c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029c8:	d010      	beq.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029ca:	e018      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80029cc:	4b62      	ldr	r3, [pc, #392]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	4a61      	ldr	r2, [pc, #388]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029d6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029d8:	e015      	b.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	3304      	adds	r3, #4
 80029de:	2100      	movs	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f000 fa73 	bl	8002ecc <RCCEx_PLLSAI1_Config>
 80029e6:	4603      	mov	r3, r0
 80029e8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029ea:	e00c      	b.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	3320      	adds	r3, #32
 80029f0:	2100      	movs	r1, #0
 80029f2:	4618      	mov	r0, r3
 80029f4:	f000 fb5e 	bl	80030b4 <RCCEx_PLLSAI2_Config>
 80029f8:	4603      	mov	r3, r0
 80029fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029fc:	e003      	b.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	74fb      	strb	r3, [r7, #19]
      break;
 8002a02:	e000      	b.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a06:	7cfb      	ldrb	r3, [r7, #19]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d10b      	bne.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a0c:	4b52      	ldr	r3, [pc, #328]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a12:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a1a:	494f      	ldr	r1, [pc, #316]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002a22:	e001      	b.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a24:	7cfb      	ldrb	r3, [r7, #19]
 8002a26:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f000 80a0 	beq.w	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a36:	2300      	movs	r3, #0
 8002a38:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a3a:	4b47      	ldr	r3, [pc, #284]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e000      	b.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00d      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a50:	4b41      	ldr	r3, [pc, #260]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a54:	4a40      	ldr	r2, [pc, #256]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a5c:	4b3e      	ldr	r3, [pc, #248]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a64:	60bb      	str	r3, [r7, #8]
 8002a66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a6c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a3a      	ldr	r2, [pc, #232]	@ (8002b5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a78:	f7fe fdc6 	bl	8001608 <HAL_GetTick>
 8002a7c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a7e:	e009      	b.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a80:	f7fe fdc2 	bl	8001608 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d902      	bls.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	74fb      	strb	r3, [r7, #19]
        break;
 8002a92:	e005      	b.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a94:	4b31      	ldr	r3, [pc, #196]	@ (8002b5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d0ef      	beq.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002aa0:	7cfb      	ldrb	r3, [r7, #19]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d15c      	bne.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002aa6:	4b2c      	ldr	r3, [pc, #176]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ab0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d01f      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d019      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ac4:	4b24      	ldr	r3, [pc, #144]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ace:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ad0:	4b21      	ldr	r3, [pc, #132]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ad6:	4a20      	ldr	r2, [pc, #128]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ad8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ae6:	4a1c      	ldr	r2, [pc, #112]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ae8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002af0:	4a19      	ldr	r2, [pc, #100]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d016      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b02:	f7fe fd81 	bl	8001608 <HAL_GetTick>
 8002b06:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b08:	e00b      	b.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b0a:	f7fe fd7d 	bl	8001608 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d902      	bls.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	74fb      	strb	r3, [r7, #19]
            break;
 8002b20:	e006      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b22:	4b0d      	ldr	r3, [pc, #52]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d0ec      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002b30:	7cfb      	ldrb	r3, [r7, #19]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d10c      	bne.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b36:	4b08      	ldr	r3, [pc, #32]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b46:	4904      	ldr	r1, [pc, #16]	@ (8002b58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002b4e:	e009      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b50:	7cfb      	ldrb	r3, [r7, #19]
 8002b52:	74bb      	strb	r3, [r7, #18]
 8002b54:	e006      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002b56:	bf00      	nop
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b60:	7cfb      	ldrb	r3, [r7, #19]
 8002b62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b64:	7c7b      	ldrb	r3, [r7, #17]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d105      	bne.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b6a:	4b9e      	ldr	r3, [pc, #632]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6e:	4a9d      	ldr	r2, [pc, #628]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b74:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00a      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b82:	4b98      	ldr	r3, [pc, #608]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b88:	f023 0203 	bic.w	r2, r3, #3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b90:	4994      	ldr	r1, [pc, #592]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00a      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ba4:	4b8f      	ldr	r3, [pc, #572]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002baa:	f023 020c 	bic.w	r2, r3, #12
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb2:	498c      	ldr	r1, [pc, #560]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0304 	and.w	r3, r3, #4
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00a      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bc6:	4b87      	ldr	r3, [pc, #540]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bcc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd4:	4983      	ldr	r1, [pc, #524]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0308 	and.w	r3, r3, #8
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00a      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002be8:	4b7e      	ldr	r3, [pc, #504]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf6:	497b      	ldr	r1, [pc, #492]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0310 	and.w	r3, r3, #16
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00a      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c0a:	4b76      	ldr	r3, [pc, #472]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c18:	4972      	ldr	r1, [pc, #456]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0320 	and.w	r3, r3, #32
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00a      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c2c:	4b6d      	ldr	r3, [pc, #436]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c32:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c3a:	496a      	ldr	r1, [pc, #424]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00a      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c4e:	4b65      	ldr	r3, [pc, #404]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c54:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c5c:	4961      	ldr	r1, [pc, #388]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00a      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c70:	4b5c      	ldr	r3, [pc, #368]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c76:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c7e:	4959      	ldr	r1, [pc, #356]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00a      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c92:	4b54      	ldr	r3, [pc, #336]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c98:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ca0:	4950      	ldr	r1, [pc, #320]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00a      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002cb4:	4b4b      	ldr	r3, [pc, #300]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc2:	4948      	ldr	r1, [pc, #288]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00a      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002cd6:	4b43      	ldr	r3, [pc, #268]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cdc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce4:	493f      	ldr	r1, [pc, #252]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d028      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002cf8:	4b3a      	ldr	r3, [pc, #232]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cfe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d06:	4937      	ldr	r1, [pc, #220]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d16:	d106      	bne.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d18:	4b32      	ldr	r3, [pc, #200]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	4a31      	ldr	r2, [pc, #196]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d22:	60d3      	str	r3, [r2, #12]
 8002d24:	e011      	b.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d2a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d2e:	d10c      	bne.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3304      	adds	r3, #4
 8002d34:	2101      	movs	r1, #1
 8002d36:	4618      	mov	r0, r3
 8002d38:	f000 f8c8 	bl	8002ecc <RCCEx_PLLSAI1_Config>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d40:	7cfb      	ldrb	r3, [r7, #19]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002d46:	7cfb      	ldrb	r3, [r7, #19]
 8002d48:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d028      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d56:	4b23      	ldr	r3, [pc, #140]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d5c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d64:	491f      	ldr	r1, [pc, #124]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d74:	d106      	bne.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d76:	4b1b      	ldr	r3, [pc, #108]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	4a1a      	ldr	r2, [pc, #104]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d7c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d80:	60d3      	str	r3, [r2, #12]
 8002d82:	e011      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d8c:	d10c      	bne.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	3304      	adds	r3, #4
 8002d92:	2101      	movs	r1, #1
 8002d94:	4618      	mov	r0, r3
 8002d96:	f000 f899 	bl	8002ecc <RCCEx_PLLSAI1_Config>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002d9e:	7cfb      	ldrb	r3, [r7, #19]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002da4:	7cfb      	ldrb	r3, [r7, #19]
 8002da6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d02b      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002db4:	4b0b      	ldr	r3, [pc, #44]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dc2:	4908      	ldr	r1, [pc, #32]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002dd2:	d109      	bne.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dd4:	4b03      	ldr	r3, [pc, #12]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	4a02      	ldr	r2, [pc, #8]	@ (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002dde:	60d3      	str	r3, [r2, #12]
 8002de0:	e014      	b.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002de2:	bf00      	nop
 8002de4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002df0:	d10c      	bne.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	3304      	adds	r3, #4
 8002df6:	2101      	movs	r1, #1
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f000 f867 	bl	8002ecc <RCCEx_PLLSAI1_Config>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e02:	7cfb      	ldrb	r3, [r7, #19]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e08:	7cfb      	ldrb	r3, [r7, #19]
 8002e0a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d02f      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e18:	4b2b      	ldr	r3, [pc, #172]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e1e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e26:	4928      	ldr	r1, [pc, #160]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e36:	d10d      	bne.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	2102      	movs	r1, #2
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 f844 	bl	8002ecc <RCCEx_PLLSAI1_Config>
 8002e44:	4603      	mov	r3, r0
 8002e46:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e48:	7cfb      	ldrb	r3, [r7, #19]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d014      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e4e:	7cfb      	ldrb	r3, [r7, #19]
 8002e50:	74bb      	strb	r3, [r7, #18]
 8002e52:	e011      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e5c:	d10c      	bne.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	3320      	adds	r3, #32
 8002e62:	2102      	movs	r1, #2
 8002e64:	4618      	mov	r0, r3
 8002e66:	f000 f925 	bl	80030b4 <RCCEx_PLLSAI2_Config>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e6e:	7cfb      	ldrb	r3, [r7, #19]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e74:	7cfb      	ldrb	r3, [r7, #19]
 8002e76:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00a      	beq.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002e84:	4b10      	ldr	r3, [pc, #64]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e8a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e92:	490d      	ldr	r1, [pc, #52]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00b      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002ea6:	4b08      	ldr	r3, [pc, #32]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eb6:	4904      	ldr	r1, [pc, #16]	@ (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002ebe:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40021000 	.word	0x40021000

08002ecc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002eda:	4b75      	ldr	r3, [pc, #468]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d018      	beq.n	8002f18 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002ee6:	4b72      	ldr	r3, [pc, #456]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	f003 0203 	and.w	r2, r3, #3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d10d      	bne.n	8002f12 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
       ||
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d009      	beq.n	8002f12 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002efe:	4b6c      	ldr	r3, [pc, #432]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	091b      	lsrs	r3, r3, #4
 8002f04:	f003 0307 	and.w	r3, r3, #7
 8002f08:	1c5a      	adds	r2, r3, #1
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
       ||
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d047      	beq.n	8002fa2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	73fb      	strb	r3, [r7, #15]
 8002f16:	e044      	b.n	8002fa2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2b03      	cmp	r3, #3
 8002f1e:	d018      	beq.n	8002f52 <RCCEx_PLLSAI1_Config+0x86>
 8002f20:	2b03      	cmp	r3, #3
 8002f22:	d825      	bhi.n	8002f70 <RCCEx_PLLSAI1_Config+0xa4>
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d002      	beq.n	8002f2e <RCCEx_PLLSAI1_Config+0x62>
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d009      	beq.n	8002f40 <RCCEx_PLLSAI1_Config+0x74>
 8002f2c:	e020      	b.n	8002f70 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f2e:	4b60      	ldr	r3, [pc, #384]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d11d      	bne.n	8002f76 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f3e:	e01a      	b.n	8002f76 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f40:	4b5b      	ldr	r3, [pc, #364]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d116      	bne.n	8002f7a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f50:	e013      	b.n	8002f7a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f52:	4b57      	ldr	r3, [pc, #348]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10f      	bne.n	8002f7e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f5e:	4b54      	ldr	r3, [pc, #336]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d109      	bne.n	8002f7e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f6e:	e006      	b.n	8002f7e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	73fb      	strb	r3, [r7, #15]
      break;
 8002f74:	e004      	b.n	8002f80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f76:	bf00      	nop
 8002f78:	e002      	b.n	8002f80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f7a:	bf00      	nop
 8002f7c:	e000      	b.n	8002f80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d10d      	bne.n	8002fa2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f86:	4b4a      	ldr	r3, [pc, #296]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f88:	68db      	ldr	r3, [r3, #12]
 8002f8a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6819      	ldr	r1, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	3b01      	subs	r3, #1
 8002f98:	011b      	lsls	r3, r3, #4
 8002f9a:	430b      	orrs	r3, r1
 8002f9c:	4944      	ldr	r1, [pc, #272]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002fa2:	7bfb      	ldrb	r3, [r7, #15]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d17d      	bne.n	80030a4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002fa8:	4b41      	ldr	r3, [pc, #260]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a40      	ldr	r2, [pc, #256]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002fb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fb4:	f7fe fb28 	bl	8001608 <HAL_GetTick>
 8002fb8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fba:	e009      	b.n	8002fd0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fbc:	f7fe fb24 	bl	8001608 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d902      	bls.n	8002fd0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	73fb      	strb	r3, [r7, #15]
        break;
 8002fce:	e005      	b.n	8002fdc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fd0:	4b37      	ldr	r3, [pc, #220]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d1ef      	bne.n	8002fbc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002fdc:	7bfb      	ldrb	r3, [r7, #15]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d160      	bne.n	80030a4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d111      	bne.n	800300c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002fe8:	4b31      	ldr	r3, [pc, #196]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002ff0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	6892      	ldr	r2, [r2, #8]
 8002ff8:	0211      	lsls	r1, r2, #8
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	68d2      	ldr	r2, [r2, #12]
 8002ffe:	0912      	lsrs	r2, r2, #4
 8003000:	0452      	lsls	r2, r2, #17
 8003002:	430a      	orrs	r2, r1
 8003004:	492a      	ldr	r1, [pc, #168]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003006:	4313      	orrs	r3, r2
 8003008:	610b      	str	r3, [r1, #16]
 800300a:	e027      	b.n	800305c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d112      	bne.n	8003038 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003012:	4b27      	ldr	r3, [pc, #156]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800301a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6892      	ldr	r2, [r2, #8]
 8003022:	0211      	lsls	r1, r2, #8
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6912      	ldr	r2, [r2, #16]
 8003028:	0852      	lsrs	r2, r2, #1
 800302a:	3a01      	subs	r2, #1
 800302c:	0552      	lsls	r2, r2, #21
 800302e:	430a      	orrs	r2, r1
 8003030:	491f      	ldr	r1, [pc, #124]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003032:	4313      	orrs	r3, r2
 8003034:	610b      	str	r3, [r1, #16]
 8003036:	e011      	b.n	800305c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003038:	4b1d      	ldr	r3, [pc, #116]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003040:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	6892      	ldr	r2, [r2, #8]
 8003048:	0211      	lsls	r1, r2, #8
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	6952      	ldr	r2, [r2, #20]
 800304e:	0852      	lsrs	r2, r2, #1
 8003050:	3a01      	subs	r2, #1
 8003052:	0652      	lsls	r2, r2, #25
 8003054:	430a      	orrs	r2, r1
 8003056:	4916      	ldr	r1, [pc, #88]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003058:	4313      	orrs	r3, r2
 800305a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800305c:	4b14      	ldr	r3, [pc, #80]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a13      	ldr	r2, [pc, #76]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003062:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003066:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003068:	f7fe face 	bl	8001608 <HAL_GetTick>
 800306c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800306e:	e009      	b.n	8003084 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003070:	f7fe faca 	bl	8001608 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d902      	bls.n	8003084 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	73fb      	strb	r3, [r7, #15]
          break;
 8003082:	e005      	b.n	8003090 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003084:	4b0a      	ldr	r3, [pc, #40]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0ef      	beq.n	8003070 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003090:	7bfb      	ldrb	r3, [r7, #15]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d106      	bne.n	80030a4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003096:	4b06      	ldr	r3, [pc, #24]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003098:	691a      	ldr	r2, [r3, #16]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	699b      	ldr	r3, [r3, #24]
 800309e:	4904      	ldr	r1, [pc, #16]	@ (80030b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	40021000 	.word	0x40021000

080030b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030be:	2300      	movs	r3, #0
 80030c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030c2:	4b6a      	ldr	r3, [pc, #424]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	f003 0303 	and.w	r3, r3, #3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d018      	beq.n	8003100 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80030ce:	4b67      	ldr	r3, [pc, #412]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f003 0203 	and.w	r2, r3, #3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d10d      	bne.n	80030fa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
       ||
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d009      	beq.n	80030fa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80030e6:	4b61      	ldr	r3, [pc, #388]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	091b      	lsrs	r3, r3, #4
 80030ec:	f003 0307 	and.w	r3, r3, #7
 80030f0:	1c5a      	adds	r2, r3, #1
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
       ||
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d047      	beq.n	800318a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	73fb      	strb	r3, [r7, #15]
 80030fe:	e044      	b.n	800318a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b03      	cmp	r3, #3
 8003106:	d018      	beq.n	800313a <RCCEx_PLLSAI2_Config+0x86>
 8003108:	2b03      	cmp	r3, #3
 800310a:	d825      	bhi.n	8003158 <RCCEx_PLLSAI2_Config+0xa4>
 800310c:	2b01      	cmp	r3, #1
 800310e:	d002      	beq.n	8003116 <RCCEx_PLLSAI2_Config+0x62>
 8003110:	2b02      	cmp	r3, #2
 8003112:	d009      	beq.n	8003128 <RCCEx_PLLSAI2_Config+0x74>
 8003114:	e020      	b.n	8003158 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003116:	4b55      	ldr	r3, [pc, #340]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d11d      	bne.n	800315e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003126:	e01a      	b.n	800315e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003128:	4b50      	ldr	r3, [pc, #320]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003130:	2b00      	cmp	r3, #0
 8003132:	d116      	bne.n	8003162 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003138:	e013      	b.n	8003162 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800313a:	4b4c      	ldr	r3, [pc, #304]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10f      	bne.n	8003166 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003146:	4b49      	ldr	r3, [pc, #292]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d109      	bne.n	8003166 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003156:	e006      	b.n	8003166 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	73fb      	strb	r3, [r7, #15]
      break;
 800315c:	e004      	b.n	8003168 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800315e:	bf00      	nop
 8003160:	e002      	b.n	8003168 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003162:	bf00      	nop
 8003164:	e000      	b.n	8003168 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003166:	bf00      	nop
    }

    if(status == HAL_OK)
 8003168:	7bfb      	ldrb	r3, [r7, #15]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10d      	bne.n	800318a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800316e:	4b3f      	ldr	r3, [pc, #252]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6819      	ldr	r1, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	3b01      	subs	r3, #1
 8003180:	011b      	lsls	r3, r3, #4
 8003182:	430b      	orrs	r3, r1
 8003184:	4939      	ldr	r1, [pc, #228]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003186:	4313      	orrs	r3, r2
 8003188:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800318a:	7bfb      	ldrb	r3, [r7, #15]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d167      	bne.n	8003260 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003190:	4b36      	ldr	r3, [pc, #216]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a35      	ldr	r2, [pc, #212]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003196:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800319a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800319c:	f7fe fa34 	bl	8001608 <HAL_GetTick>
 80031a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031a2:	e009      	b.n	80031b8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031a4:	f7fe fa30 	bl	8001608 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d902      	bls.n	80031b8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	73fb      	strb	r3, [r7, #15]
        break;
 80031b6:	e005      	b.n	80031c4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031b8:	4b2c      	ldr	r3, [pc, #176]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1ef      	bne.n	80031a4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80031c4:	7bfb      	ldrb	r3, [r7, #15]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d14a      	bne.n	8003260 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d111      	bne.n	80031f4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80031d0:	4b26      	ldr	r3, [pc, #152]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031d2:	695b      	ldr	r3, [r3, #20]
 80031d4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80031d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	6892      	ldr	r2, [r2, #8]
 80031e0:	0211      	lsls	r1, r2, #8
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	68d2      	ldr	r2, [r2, #12]
 80031e6:	0912      	lsrs	r2, r2, #4
 80031e8:	0452      	lsls	r2, r2, #17
 80031ea:	430a      	orrs	r2, r1
 80031ec:	491f      	ldr	r1, [pc, #124]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	614b      	str	r3, [r1, #20]
 80031f2:	e011      	b.n	8003218 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80031f4:	4b1d      	ldr	r3, [pc, #116]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80031fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6892      	ldr	r2, [r2, #8]
 8003204:	0211      	lsls	r1, r2, #8
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	6912      	ldr	r2, [r2, #16]
 800320a:	0852      	lsrs	r2, r2, #1
 800320c:	3a01      	subs	r2, #1
 800320e:	0652      	lsls	r2, r2, #25
 8003210:	430a      	orrs	r2, r1
 8003212:	4916      	ldr	r1, [pc, #88]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003214:	4313      	orrs	r3, r2
 8003216:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003218:	4b14      	ldr	r3, [pc, #80]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a13      	ldr	r2, [pc, #76]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 800321e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003222:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003224:	f7fe f9f0 	bl	8001608 <HAL_GetTick>
 8003228:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800322a:	e009      	b.n	8003240 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800322c:	f7fe f9ec 	bl	8001608 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b02      	cmp	r3, #2
 8003238:	d902      	bls.n	8003240 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	73fb      	strb	r3, [r7, #15]
          break;
 800323e:	e005      	b.n	800324c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003240:	4b0a      	ldr	r3, [pc, #40]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0ef      	beq.n	800322c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800324c:	7bfb      	ldrb	r3, [r7, #15]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d106      	bne.n	8003260 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003252:	4b06      	ldr	r3, [pc, #24]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003254:	695a      	ldr	r2, [r3, #20]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	4904      	ldr	r1, [pc, #16]	@ (800326c <RCCEx_PLLSAI2_Config+0x1b8>)
 800325c:	4313      	orrs	r3, r2
 800325e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003260:	7bfb      	ldrb	r3, [r7, #15]
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	40021000 	.word	0x40021000

08003270 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e049      	b.n	8003316 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b00      	cmp	r3, #0
 800328c:	d106      	bne.n	800329c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f7fd ff40 	bl	800111c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2202      	movs	r2, #2
 80032a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	3304      	adds	r3, #4
 80032ac:	4619      	mov	r1, r3
 80032ae:	4610      	mov	r0, r2
 80032b0:	f000 f9d6 	bl	8003660 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3708      	adds	r7, #8
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
	...

08003320 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b01      	cmp	r3, #1
 8003332:	d001      	beq.n	8003338 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e04f      	b.n	80033d8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2202      	movs	r2, #2
 800333c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68da      	ldr	r2, [r3, #12]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f042 0201 	orr.w	r2, r2, #1
 800334e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a23      	ldr	r2, [pc, #140]	@ (80033e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d01d      	beq.n	8003396 <HAL_TIM_Base_Start_IT+0x76>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003362:	d018      	beq.n	8003396 <HAL_TIM_Base_Start_IT+0x76>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a1f      	ldr	r2, [pc, #124]	@ (80033e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d013      	beq.n	8003396 <HAL_TIM_Base_Start_IT+0x76>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a1e      	ldr	r2, [pc, #120]	@ (80033ec <HAL_TIM_Base_Start_IT+0xcc>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d00e      	beq.n	8003396 <HAL_TIM_Base_Start_IT+0x76>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a1c      	ldr	r2, [pc, #112]	@ (80033f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d009      	beq.n	8003396 <HAL_TIM_Base_Start_IT+0x76>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a1b      	ldr	r2, [pc, #108]	@ (80033f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d004      	beq.n	8003396 <HAL_TIM_Base_Start_IT+0x76>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a19      	ldr	r2, [pc, #100]	@ (80033f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d115      	bne.n	80033c2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	4b17      	ldr	r3, [pc, #92]	@ (80033fc <HAL_TIM_Base_Start_IT+0xdc>)
 800339e:	4013      	ands	r3, r2
 80033a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2b06      	cmp	r3, #6
 80033a6:	d015      	beq.n	80033d4 <HAL_TIM_Base_Start_IT+0xb4>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033ae:	d011      	beq.n	80033d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0201 	orr.w	r2, r2, #1
 80033be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033c0:	e008      	b.n	80033d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f042 0201 	orr.w	r2, r2, #1
 80033d0:	601a      	str	r2, [r3, #0]
 80033d2:	e000      	b.n	80033d6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3714      	adds	r7, #20
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr
 80033e4:	40012c00 	.word	0x40012c00
 80033e8:	40000400 	.word	0x40000400
 80033ec:	40000800 	.word	0x40000800
 80033f0:	40000c00 	.word	0x40000c00
 80033f4:	40013400 	.word	0x40013400
 80033f8:	40014000 	.word	0x40014000
 80033fc:	00010007 	.word	0x00010007

08003400 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d020      	beq.n	8003464 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d01b      	beq.n	8003464 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f06f 0202 	mvn.w	r2, #2
 8003434:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2201      	movs	r2, #1
 800343a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f8e9 	bl	8003622 <HAL_TIM_IC_CaptureCallback>
 8003450:	e005      	b.n	800345e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f8db 	bl	800360e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f000 f8ec 	bl	8003636 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	f003 0304 	and.w	r3, r3, #4
 800346a:	2b00      	cmp	r3, #0
 800346c:	d020      	beq.n	80034b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f003 0304 	and.w	r3, r3, #4
 8003474:	2b00      	cmp	r3, #0
 8003476:	d01b      	beq.n	80034b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f06f 0204 	mvn.w	r2, #4
 8003480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2202      	movs	r2, #2
 8003486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	699b      	ldr	r3, [r3, #24]
 800348e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003492:	2b00      	cmp	r3, #0
 8003494:	d003      	beq.n	800349e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f8c3 	bl	8003622 <HAL_TIM_IC_CaptureCallback>
 800349c:	e005      	b.n	80034aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f8b5 	bl	800360e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 f8c6 	bl	8003636 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d020      	beq.n	80034fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f003 0308 	and.w	r3, r3, #8
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d01b      	beq.n	80034fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f06f 0208 	mvn.w	r2, #8
 80034cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2204      	movs	r2, #4
 80034d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f89d 	bl	8003622 <HAL_TIM_IC_CaptureCallback>
 80034e8:	e005      	b.n	80034f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f88f 	bl	800360e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 f8a0 	bl	8003636 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	f003 0310 	and.w	r3, r3, #16
 8003502:	2b00      	cmp	r3, #0
 8003504:	d020      	beq.n	8003548 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f003 0310 	and.w	r3, r3, #16
 800350c:	2b00      	cmp	r3, #0
 800350e:	d01b      	beq.n	8003548 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f06f 0210 	mvn.w	r2, #16
 8003518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2208      	movs	r2, #8
 800351e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f877 	bl	8003622 <HAL_TIM_IC_CaptureCallback>
 8003534:	e005      	b.n	8003542 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 f869 	bl	800360e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f000 f87a 	bl	8003636 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00c      	beq.n	800356c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b00      	cmp	r3, #0
 800355a:	d007      	beq.n	800356c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f06f 0201 	mvn.w	r2, #1
 8003564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7fd fd90 	bl	800108c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003572:	2b00      	cmp	r3, #0
 8003574:	d104      	bne.n	8003580 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00c      	beq.n	800359a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003586:	2b00      	cmp	r3, #0
 8003588:	d007      	beq.n	800359a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f913 	bl	80037c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00c      	beq.n	80035be <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d007      	beq.n	80035be <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80035b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 f90b 	bl	80037d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00c      	beq.n	80035e2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d007      	beq.n	80035e2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80035da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 f834 	bl	800364a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	f003 0320 	and.w	r3, r3, #32
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d00c      	beq.n	8003606 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f003 0320 	and.w	r3, r3, #32
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d007      	beq.n	8003606 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f06f 0220 	mvn.w	r2, #32
 80035fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 f8d3 	bl	80037ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003606:	bf00      	nop
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800360e:	b480      	push	{r7}
 8003610:	b083      	sub	sp, #12
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003616:	bf00      	nop
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003622:	b480      	push	{r7}
 8003624:	b083      	sub	sp, #12
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800362a:	bf00      	nop
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr

08003636 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800363e:	bf00      	nop
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr

0800364a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800364a:	b480      	push	{r7}
 800364c:	b083      	sub	sp, #12
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003652:	bf00      	nop
 8003654:	370c      	adds	r7, #12
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
	...

08003660 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a46      	ldr	r2, [pc, #280]	@ (800378c <TIM_Base_SetConfig+0x12c>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d013      	beq.n	80036a0 <TIM_Base_SetConfig+0x40>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800367e:	d00f      	beq.n	80036a0 <TIM_Base_SetConfig+0x40>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a43      	ldr	r2, [pc, #268]	@ (8003790 <TIM_Base_SetConfig+0x130>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d00b      	beq.n	80036a0 <TIM_Base_SetConfig+0x40>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a42      	ldr	r2, [pc, #264]	@ (8003794 <TIM_Base_SetConfig+0x134>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d007      	beq.n	80036a0 <TIM_Base_SetConfig+0x40>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a41      	ldr	r2, [pc, #260]	@ (8003798 <TIM_Base_SetConfig+0x138>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d003      	beq.n	80036a0 <TIM_Base_SetConfig+0x40>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a40      	ldr	r2, [pc, #256]	@ (800379c <TIM_Base_SetConfig+0x13c>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d108      	bne.n	80036b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a35      	ldr	r2, [pc, #212]	@ (800378c <TIM_Base_SetConfig+0x12c>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d01f      	beq.n	80036fa <TIM_Base_SetConfig+0x9a>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036c0:	d01b      	beq.n	80036fa <TIM_Base_SetConfig+0x9a>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a32      	ldr	r2, [pc, #200]	@ (8003790 <TIM_Base_SetConfig+0x130>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d017      	beq.n	80036fa <TIM_Base_SetConfig+0x9a>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a31      	ldr	r2, [pc, #196]	@ (8003794 <TIM_Base_SetConfig+0x134>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d013      	beq.n	80036fa <TIM_Base_SetConfig+0x9a>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a30      	ldr	r2, [pc, #192]	@ (8003798 <TIM_Base_SetConfig+0x138>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d00f      	beq.n	80036fa <TIM_Base_SetConfig+0x9a>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a2f      	ldr	r2, [pc, #188]	@ (800379c <TIM_Base_SetConfig+0x13c>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d00b      	beq.n	80036fa <TIM_Base_SetConfig+0x9a>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a2e      	ldr	r2, [pc, #184]	@ (80037a0 <TIM_Base_SetConfig+0x140>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d007      	beq.n	80036fa <TIM_Base_SetConfig+0x9a>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a2d      	ldr	r2, [pc, #180]	@ (80037a4 <TIM_Base_SetConfig+0x144>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d003      	beq.n	80036fa <TIM_Base_SetConfig+0x9a>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a2c      	ldr	r2, [pc, #176]	@ (80037a8 <TIM_Base_SetConfig+0x148>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d108      	bne.n	800370c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003700:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	4313      	orrs	r3, r2
 800370a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	4313      	orrs	r3, r2
 8003718:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a16      	ldr	r2, [pc, #88]	@ (800378c <TIM_Base_SetConfig+0x12c>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d00f      	beq.n	8003758 <TIM_Base_SetConfig+0xf8>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a18      	ldr	r2, [pc, #96]	@ (800379c <TIM_Base_SetConfig+0x13c>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d00b      	beq.n	8003758 <TIM_Base_SetConfig+0xf8>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a17      	ldr	r2, [pc, #92]	@ (80037a0 <TIM_Base_SetConfig+0x140>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d007      	beq.n	8003758 <TIM_Base_SetConfig+0xf8>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	4a16      	ldr	r2, [pc, #88]	@ (80037a4 <TIM_Base_SetConfig+0x144>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d003      	beq.n	8003758 <TIM_Base_SetConfig+0xf8>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a15      	ldr	r2, [pc, #84]	@ (80037a8 <TIM_Base_SetConfig+0x148>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d103      	bne.n	8003760 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	691a      	ldr	r2, [r3, #16]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b01      	cmp	r3, #1
 8003770:	d105      	bne.n	800377e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	f023 0201 	bic.w	r2, r3, #1
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	611a      	str	r2, [r3, #16]
  }
}
 800377e:	bf00      	nop
 8003780:	3714      	adds	r7, #20
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	40012c00 	.word	0x40012c00
 8003790:	40000400 	.word	0x40000400
 8003794:	40000800 	.word	0x40000800
 8003798:	40000c00 	.word	0x40000c00
 800379c:	40013400 	.word	0x40013400
 80037a0:	40014000 	.word	0x40014000
 80037a4:	40014400 	.word	0x40014400
 80037a8:	40014800 	.word	0x40014800

080037ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr

080037c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e040      	b.n	800387c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d106      	bne.n	8003810 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f7fd fcac 	bl	8001168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2224      	movs	r2, #36	@ 0x24
 8003814:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f022 0201 	bic.w	r2, r2, #1
 8003824:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382a:	2b00      	cmp	r3, #0
 800382c:	d002      	beq.n	8003834 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 fb6a 	bl	8003f08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 f8af 	bl	8003998 <UART_SetConfig>
 800383a:	4603      	mov	r3, r0
 800383c:	2b01      	cmp	r3, #1
 800383e:	d101      	bne.n	8003844 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e01b      	b.n	800387c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003852:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003862:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f042 0201 	orr.w	r2, r2, #1
 8003872:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f000 fbe9 	bl	800404c <UART_CheckIdleState>
 800387a:	4603      	mov	r3, r0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3708      	adds	r7, #8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b08a      	sub	sp, #40	@ 0x28
 8003888:	af02      	add	r7, sp, #8
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	603b      	str	r3, [r7, #0]
 8003890:	4613      	mov	r3, r2
 8003892:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003898:	2b20      	cmp	r3, #32
 800389a:	d177      	bne.n	800398c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d002      	beq.n	80038a8 <HAL_UART_Transmit+0x24>
 80038a2:	88fb      	ldrh	r3, [r7, #6]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d101      	bne.n	80038ac <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e070      	b.n	800398e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2221      	movs	r2, #33	@ 0x21
 80038b8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038ba:	f7fd fea5 	bl	8001608 <HAL_GetTick>
 80038be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	88fa      	ldrh	r2, [r7, #6]
 80038c4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	88fa      	ldrh	r2, [r7, #6]
 80038cc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038d8:	d108      	bne.n	80038ec <HAL_UART_Transmit+0x68>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	691b      	ldr	r3, [r3, #16]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d104      	bne.n	80038ec <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80038e2:	2300      	movs	r3, #0
 80038e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	61bb      	str	r3, [r7, #24]
 80038ea:	e003      	b.n	80038f4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038f0:	2300      	movs	r3, #0
 80038f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038f4:	e02f      	b.n	8003956 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	9300      	str	r3, [sp, #0]
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	2200      	movs	r2, #0
 80038fe:	2180      	movs	r1, #128	@ 0x80
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f000 fc4b 	bl	800419c <UART_WaitOnFlagUntilTimeout>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d004      	beq.n	8003916 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2220      	movs	r2, #32
 8003910:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e03b      	b.n	800398e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10b      	bne.n	8003934 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	881a      	ldrh	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003928:	b292      	uxth	r2, r2
 800392a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	3302      	adds	r3, #2
 8003930:	61bb      	str	r3, [r7, #24]
 8003932:	e007      	b.n	8003944 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	781a      	ldrb	r2, [r3, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	3301      	adds	r3, #1
 8003942:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800394a:	b29b      	uxth	r3, r3
 800394c:	3b01      	subs	r3, #1
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800395c:	b29b      	uxth	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1c9      	bne.n	80038f6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	9300      	str	r3, [sp, #0]
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	2200      	movs	r2, #0
 800396a:	2140      	movs	r1, #64	@ 0x40
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f000 fc15 	bl	800419c <UART_WaitOnFlagUntilTimeout>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d004      	beq.n	8003982 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2220      	movs	r2, #32
 800397c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e005      	b.n	800398e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2220      	movs	r2, #32
 8003986:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003988:	2300      	movs	r3, #0
 800398a:	e000      	b.n	800398e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800398c:	2302      	movs	r3, #2
  }
}
 800398e:	4618      	mov	r0, r3
 8003990:	3720      	adds	r7, #32
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
	...

08003998 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003998:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800399c:	b08a      	sub	sp, #40	@ 0x28
 800399e:	af00      	add	r7, sp, #0
 80039a0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80039a2:	2300      	movs	r3, #0
 80039a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	431a      	orrs	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	431a      	orrs	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	69db      	ldr	r3, [r3, #28]
 80039bc:	4313      	orrs	r3, r2
 80039be:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	4ba4      	ldr	r3, [pc, #656]	@ (8003c58 <UART_SetConfig+0x2c0>)
 80039c8:	4013      	ands	r3, r2
 80039ca:	68fa      	ldr	r2, [r7, #12]
 80039cc:	6812      	ldr	r2, [r2, #0]
 80039ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80039d0:	430b      	orrs	r3, r1
 80039d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	68da      	ldr	r2, [r3, #12]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a99      	ldr	r2, [pc, #612]	@ (8003c5c <UART_SetConfig+0x2c4>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d004      	beq.n	8003a04 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6a1b      	ldr	r3, [r3, #32]
 80039fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a00:	4313      	orrs	r3, r2
 8003a02:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a14:	430a      	orrs	r2, r1
 8003a16:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a90      	ldr	r2, [pc, #576]	@ (8003c60 <UART_SetConfig+0x2c8>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d126      	bne.n	8003a70 <UART_SetConfig+0xd8>
 8003a22:	4b90      	ldr	r3, [pc, #576]	@ (8003c64 <UART_SetConfig+0x2cc>)
 8003a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a28:	f003 0303 	and.w	r3, r3, #3
 8003a2c:	2b03      	cmp	r3, #3
 8003a2e:	d81b      	bhi.n	8003a68 <UART_SetConfig+0xd0>
 8003a30:	a201      	add	r2, pc, #4	@ (adr r2, 8003a38 <UART_SetConfig+0xa0>)
 8003a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a36:	bf00      	nop
 8003a38:	08003a49 	.word	0x08003a49
 8003a3c:	08003a59 	.word	0x08003a59
 8003a40:	08003a51 	.word	0x08003a51
 8003a44:	08003a61 	.word	0x08003a61
 8003a48:	2301      	movs	r3, #1
 8003a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a4e:	e116      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003a50:	2302      	movs	r3, #2
 8003a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a56:	e112      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003a58:	2304      	movs	r3, #4
 8003a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a5e:	e10e      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003a60:	2308      	movs	r3, #8
 8003a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a66:	e10a      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003a68:	2310      	movs	r3, #16
 8003a6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003a6e:	e106      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a7c      	ldr	r2, [pc, #496]	@ (8003c68 <UART_SetConfig+0x2d0>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d138      	bne.n	8003aec <UART_SetConfig+0x154>
 8003a7a:	4b7a      	ldr	r3, [pc, #488]	@ (8003c64 <UART_SetConfig+0x2cc>)
 8003a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a80:	f003 030c 	and.w	r3, r3, #12
 8003a84:	2b0c      	cmp	r3, #12
 8003a86:	d82d      	bhi.n	8003ae4 <UART_SetConfig+0x14c>
 8003a88:	a201      	add	r2, pc, #4	@ (adr r2, 8003a90 <UART_SetConfig+0xf8>)
 8003a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a8e:	bf00      	nop
 8003a90:	08003ac5 	.word	0x08003ac5
 8003a94:	08003ae5 	.word	0x08003ae5
 8003a98:	08003ae5 	.word	0x08003ae5
 8003a9c:	08003ae5 	.word	0x08003ae5
 8003aa0:	08003ad5 	.word	0x08003ad5
 8003aa4:	08003ae5 	.word	0x08003ae5
 8003aa8:	08003ae5 	.word	0x08003ae5
 8003aac:	08003ae5 	.word	0x08003ae5
 8003ab0:	08003acd 	.word	0x08003acd
 8003ab4:	08003ae5 	.word	0x08003ae5
 8003ab8:	08003ae5 	.word	0x08003ae5
 8003abc:	08003ae5 	.word	0x08003ae5
 8003ac0:	08003add 	.word	0x08003add
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003aca:	e0d8      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003acc:	2302      	movs	r3, #2
 8003ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ad2:	e0d4      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003ad4:	2304      	movs	r3, #4
 8003ad6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ada:	e0d0      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003adc:	2308      	movs	r3, #8
 8003ade:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ae2:	e0cc      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003ae4:	2310      	movs	r3, #16
 8003ae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003aea:	e0c8      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a5e      	ldr	r2, [pc, #376]	@ (8003c6c <UART_SetConfig+0x2d4>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d125      	bne.n	8003b42 <UART_SetConfig+0x1aa>
 8003af6:	4b5b      	ldr	r3, [pc, #364]	@ (8003c64 <UART_SetConfig+0x2cc>)
 8003af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003afc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003b00:	2b30      	cmp	r3, #48	@ 0x30
 8003b02:	d016      	beq.n	8003b32 <UART_SetConfig+0x19a>
 8003b04:	2b30      	cmp	r3, #48	@ 0x30
 8003b06:	d818      	bhi.n	8003b3a <UART_SetConfig+0x1a2>
 8003b08:	2b20      	cmp	r3, #32
 8003b0a:	d00a      	beq.n	8003b22 <UART_SetConfig+0x18a>
 8003b0c:	2b20      	cmp	r3, #32
 8003b0e:	d814      	bhi.n	8003b3a <UART_SetConfig+0x1a2>
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d002      	beq.n	8003b1a <UART_SetConfig+0x182>
 8003b14:	2b10      	cmp	r3, #16
 8003b16:	d008      	beq.n	8003b2a <UART_SetConfig+0x192>
 8003b18:	e00f      	b.n	8003b3a <UART_SetConfig+0x1a2>
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b20:	e0ad      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003b22:	2302      	movs	r3, #2
 8003b24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b28:	e0a9      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003b2a:	2304      	movs	r3, #4
 8003b2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b30:	e0a5      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003b32:	2308      	movs	r3, #8
 8003b34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b38:	e0a1      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003b3a:	2310      	movs	r3, #16
 8003b3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b40:	e09d      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a4a      	ldr	r2, [pc, #296]	@ (8003c70 <UART_SetConfig+0x2d8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d125      	bne.n	8003b98 <UART_SetConfig+0x200>
 8003b4c:	4b45      	ldr	r3, [pc, #276]	@ (8003c64 <UART_SetConfig+0x2cc>)
 8003b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003b56:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b58:	d016      	beq.n	8003b88 <UART_SetConfig+0x1f0>
 8003b5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b5c:	d818      	bhi.n	8003b90 <UART_SetConfig+0x1f8>
 8003b5e:	2b80      	cmp	r3, #128	@ 0x80
 8003b60:	d00a      	beq.n	8003b78 <UART_SetConfig+0x1e0>
 8003b62:	2b80      	cmp	r3, #128	@ 0x80
 8003b64:	d814      	bhi.n	8003b90 <UART_SetConfig+0x1f8>
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <UART_SetConfig+0x1d8>
 8003b6a:	2b40      	cmp	r3, #64	@ 0x40
 8003b6c:	d008      	beq.n	8003b80 <UART_SetConfig+0x1e8>
 8003b6e:	e00f      	b.n	8003b90 <UART_SetConfig+0x1f8>
 8003b70:	2300      	movs	r3, #0
 8003b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b76:	e082      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003b78:	2302      	movs	r3, #2
 8003b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b7e:	e07e      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003b80:	2304      	movs	r3, #4
 8003b82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b86:	e07a      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003b88:	2308      	movs	r3, #8
 8003b8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b8e:	e076      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003b90:	2310      	movs	r3, #16
 8003b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b96:	e072      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a35      	ldr	r2, [pc, #212]	@ (8003c74 <UART_SetConfig+0x2dc>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d12a      	bne.n	8003bf8 <UART_SetConfig+0x260>
 8003ba2:	4b30      	ldr	r3, [pc, #192]	@ (8003c64 <UART_SetConfig+0x2cc>)
 8003ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bb0:	d01a      	beq.n	8003be8 <UART_SetConfig+0x250>
 8003bb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bb6:	d81b      	bhi.n	8003bf0 <UART_SetConfig+0x258>
 8003bb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bbc:	d00c      	beq.n	8003bd8 <UART_SetConfig+0x240>
 8003bbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bc2:	d815      	bhi.n	8003bf0 <UART_SetConfig+0x258>
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <UART_SetConfig+0x238>
 8003bc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bcc:	d008      	beq.n	8003be0 <UART_SetConfig+0x248>
 8003bce:	e00f      	b.n	8003bf0 <UART_SetConfig+0x258>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bd6:	e052      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003bd8:	2302      	movs	r3, #2
 8003bda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bde:	e04e      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003be0:	2304      	movs	r3, #4
 8003be2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003be6:	e04a      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003be8:	2308      	movs	r3, #8
 8003bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bee:	e046      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003bf0:	2310      	movs	r3, #16
 8003bf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bf6:	e042      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a17      	ldr	r2, [pc, #92]	@ (8003c5c <UART_SetConfig+0x2c4>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d13a      	bne.n	8003c78 <UART_SetConfig+0x2e0>
 8003c02:	4b18      	ldr	r3, [pc, #96]	@ (8003c64 <UART_SetConfig+0x2cc>)
 8003c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c08:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003c0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003c10:	d01a      	beq.n	8003c48 <UART_SetConfig+0x2b0>
 8003c12:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003c16:	d81b      	bhi.n	8003c50 <UART_SetConfig+0x2b8>
 8003c18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c1c:	d00c      	beq.n	8003c38 <UART_SetConfig+0x2a0>
 8003c1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c22:	d815      	bhi.n	8003c50 <UART_SetConfig+0x2b8>
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <UART_SetConfig+0x298>
 8003c28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c2c:	d008      	beq.n	8003c40 <UART_SetConfig+0x2a8>
 8003c2e:	e00f      	b.n	8003c50 <UART_SetConfig+0x2b8>
 8003c30:	2300      	movs	r3, #0
 8003c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c36:	e022      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003c38:	2302      	movs	r3, #2
 8003c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c3e:	e01e      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003c40:	2304      	movs	r3, #4
 8003c42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c46:	e01a      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003c48:	2308      	movs	r3, #8
 8003c4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c4e:	e016      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003c50:	2310      	movs	r3, #16
 8003c52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c56:	e012      	b.n	8003c7e <UART_SetConfig+0x2e6>
 8003c58:	efff69f3 	.word	0xefff69f3
 8003c5c:	40008000 	.word	0x40008000
 8003c60:	40013800 	.word	0x40013800
 8003c64:	40021000 	.word	0x40021000
 8003c68:	40004400 	.word	0x40004400
 8003c6c:	40004800 	.word	0x40004800
 8003c70:	40004c00 	.word	0x40004c00
 8003c74:	40005000 	.word	0x40005000
 8003c78:	2310      	movs	r3, #16
 8003c7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a9f      	ldr	r2, [pc, #636]	@ (8003f00 <UART_SetConfig+0x568>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d17a      	bne.n	8003d7e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003c88:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003c8c:	2b08      	cmp	r3, #8
 8003c8e:	d824      	bhi.n	8003cda <UART_SetConfig+0x342>
 8003c90:	a201      	add	r2, pc, #4	@ (adr r2, 8003c98 <UART_SetConfig+0x300>)
 8003c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c96:	bf00      	nop
 8003c98:	08003cbd 	.word	0x08003cbd
 8003c9c:	08003cdb 	.word	0x08003cdb
 8003ca0:	08003cc5 	.word	0x08003cc5
 8003ca4:	08003cdb 	.word	0x08003cdb
 8003ca8:	08003ccb 	.word	0x08003ccb
 8003cac:	08003cdb 	.word	0x08003cdb
 8003cb0:	08003cdb 	.word	0x08003cdb
 8003cb4:	08003cdb 	.word	0x08003cdb
 8003cb8:	08003cd3 	.word	0x08003cd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cbc:	f7fe fd5e 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 8003cc0:	61f8      	str	r0, [r7, #28]
        break;
 8003cc2:	e010      	b.n	8003ce6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cc4:	4b8f      	ldr	r3, [pc, #572]	@ (8003f04 <UART_SetConfig+0x56c>)
 8003cc6:	61fb      	str	r3, [r7, #28]
        break;
 8003cc8:	e00d      	b.n	8003ce6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cca:	f7fe fcbf 	bl	800264c <HAL_RCC_GetSysClockFreq>
 8003cce:	61f8      	str	r0, [r7, #28]
        break;
 8003cd0:	e009      	b.n	8003ce6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cd6:	61fb      	str	r3, [r7, #28]
        break;
 8003cd8:	e005      	b.n	8003ce6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003ce4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f000 80fb 	beq.w	8003ee4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	685a      	ldr	r2, [r3, #4]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	005b      	lsls	r3, r3, #1
 8003cf6:	4413      	add	r3, r2
 8003cf8:	69fa      	ldr	r2, [r7, #28]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d305      	bcc.n	8003d0a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003d04:	69fa      	ldr	r2, [r7, #28]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d903      	bls.n	8003d12 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003d10:	e0e8      	b.n	8003ee4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	2200      	movs	r2, #0
 8003d16:	461c      	mov	r4, r3
 8003d18:	4615      	mov	r5, r2
 8003d1a:	f04f 0200 	mov.w	r2, #0
 8003d1e:	f04f 0300 	mov.w	r3, #0
 8003d22:	022b      	lsls	r3, r5, #8
 8003d24:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003d28:	0222      	lsls	r2, r4, #8
 8003d2a:	68f9      	ldr	r1, [r7, #12]
 8003d2c:	6849      	ldr	r1, [r1, #4]
 8003d2e:	0849      	lsrs	r1, r1, #1
 8003d30:	2000      	movs	r0, #0
 8003d32:	4688      	mov	r8, r1
 8003d34:	4681      	mov	r9, r0
 8003d36:	eb12 0a08 	adds.w	sl, r2, r8
 8003d3a:	eb43 0b09 	adc.w	fp, r3, r9
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	603b      	str	r3, [r7, #0]
 8003d46:	607a      	str	r2, [r7, #4]
 8003d48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d4c:	4650      	mov	r0, sl
 8003d4e:	4659      	mov	r1, fp
 8003d50:	f7fc fa8e 	bl	8000270 <__aeabi_uldivmod>
 8003d54:	4602      	mov	r2, r0
 8003d56:	460b      	mov	r3, r1
 8003d58:	4613      	mov	r3, r2
 8003d5a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d62:	d308      	bcc.n	8003d76 <UART_SetConfig+0x3de>
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d6a:	d204      	bcs.n	8003d76 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	60da      	str	r2, [r3, #12]
 8003d74:	e0b6      	b.n	8003ee4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003d7c:	e0b2      	b.n	8003ee4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d86:	d15e      	bne.n	8003e46 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003d88:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003d8c:	2b08      	cmp	r3, #8
 8003d8e:	d828      	bhi.n	8003de2 <UART_SetConfig+0x44a>
 8003d90:	a201      	add	r2, pc, #4	@ (adr r2, 8003d98 <UART_SetConfig+0x400>)
 8003d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d96:	bf00      	nop
 8003d98:	08003dbd 	.word	0x08003dbd
 8003d9c:	08003dc5 	.word	0x08003dc5
 8003da0:	08003dcd 	.word	0x08003dcd
 8003da4:	08003de3 	.word	0x08003de3
 8003da8:	08003dd3 	.word	0x08003dd3
 8003dac:	08003de3 	.word	0x08003de3
 8003db0:	08003de3 	.word	0x08003de3
 8003db4:	08003de3 	.word	0x08003de3
 8003db8:	08003ddb 	.word	0x08003ddb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dbc:	f7fe fcde 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 8003dc0:	61f8      	str	r0, [r7, #28]
        break;
 8003dc2:	e014      	b.n	8003dee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dc4:	f7fe fcf0 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 8003dc8:	61f8      	str	r0, [r7, #28]
        break;
 8003dca:	e010      	b.n	8003dee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dcc:	4b4d      	ldr	r3, [pc, #308]	@ (8003f04 <UART_SetConfig+0x56c>)
 8003dce:	61fb      	str	r3, [r7, #28]
        break;
 8003dd0:	e00d      	b.n	8003dee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dd2:	f7fe fc3b 	bl	800264c <HAL_RCC_GetSysClockFreq>
 8003dd6:	61f8      	str	r0, [r7, #28]
        break;
 8003dd8:	e009      	b.n	8003dee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003dde:	61fb      	str	r3, [r7, #28]
        break;
 8003de0:	e005      	b.n	8003dee <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003de2:	2300      	movs	r3, #0
 8003de4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003dec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d077      	beq.n	8003ee4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	005a      	lsls	r2, r3, #1
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	085b      	lsrs	r3, r3, #1
 8003dfe:	441a      	add	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e08:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	2b0f      	cmp	r3, #15
 8003e0e:	d916      	bls.n	8003e3e <UART_SetConfig+0x4a6>
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e16:	d212      	bcs.n	8003e3e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	f023 030f 	bic.w	r3, r3, #15
 8003e20:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	085b      	lsrs	r3, r3, #1
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	f003 0307 	and.w	r3, r3, #7
 8003e2c:	b29a      	uxth	r2, r3
 8003e2e:	8afb      	ldrh	r3, [r7, #22]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	8afa      	ldrh	r2, [r7, #22]
 8003e3a:	60da      	str	r2, [r3, #12]
 8003e3c:	e052      	b.n	8003ee4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003e44:	e04e      	b.n	8003ee4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e46:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003e4a:	2b08      	cmp	r3, #8
 8003e4c:	d827      	bhi.n	8003e9e <UART_SetConfig+0x506>
 8003e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8003e54 <UART_SetConfig+0x4bc>)
 8003e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e54:	08003e79 	.word	0x08003e79
 8003e58:	08003e81 	.word	0x08003e81
 8003e5c:	08003e89 	.word	0x08003e89
 8003e60:	08003e9f 	.word	0x08003e9f
 8003e64:	08003e8f 	.word	0x08003e8f
 8003e68:	08003e9f 	.word	0x08003e9f
 8003e6c:	08003e9f 	.word	0x08003e9f
 8003e70:	08003e9f 	.word	0x08003e9f
 8003e74:	08003e97 	.word	0x08003e97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e78:	f7fe fc80 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 8003e7c:	61f8      	str	r0, [r7, #28]
        break;
 8003e7e:	e014      	b.n	8003eaa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e80:	f7fe fc92 	bl	80027a8 <HAL_RCC_GetPCLK2Freq>
 8003e84:	61f8      	str	r0, [r7, #28]
        break;
 8003e86:	e010      	b.n	8003eaa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e88:	4b1e      	ldr	r3, [pc, #120]	@ (8003f04 <UART_SetConfig+0x56c>)
 8003e8a:	61fb      	str	r3, [r7, #28]
        break;
 8003e8c:	e00d      	b.n	8003eaa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e8e:	f7fe fbdd 	bl	800264c <HAL_RCC_GetSysClockFreq>
 8003e92:	61f8      	str	r0, [r7, #28]
        break;
 8003e94:	e009      	b.n	8003eaa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e9a:	61fb      	str	r3, [r7, #28]
        break;
 8003e9c:	e005      	b.n	8003eaa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003ea8:	bf00      	nop
    }

    if (pclk != 0U)
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d019      	beq.n	8003ee4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	085a      	lsrs	r2, r3, #1
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	441a      	add	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	2b0f      	cmp	r3, #15
 8003ec8:	d909      	bls.n	8003ede <UART_SetConfig+0x546>
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ed0:	d205      	bcs.n	8003ede <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	60da      	str	r2, [r3, #12]
 8003edc:	e002      	b.n	8003ee4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2200      	movs	r2, #0
 8003eee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003ef0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3728      	adds	r7, #40	@ 0x28
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003efe:	bf00      	nop
 8003f00:	40008000 	.word	0x40008000
 8003f04:	00f42400 	.word	0x00f42400

08003f08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f14:	f003 0308 	and.w	r3, r3, #8
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00a      	beq.n	8003f32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00a      	beq.n	8003f54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	430a      	orrs	r2, r1
 8003f52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d00a      	beq.n	8003f76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7a:	f003 0304 	and.w	r3, r3, #4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00a      	beq.n	8003f98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	430a      	orrs	r2, r1
 8003f96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9c:	f003 0310 	and.w	r3, r3, #16
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00a      	beq.n	8003fba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fbe:	f003 0320 	and.w	r3, r3, #32
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00a      	beq.n	8003fdc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d01a      	beq.n	800401e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004002:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004006:	d10a      	bne.n	800401e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00a      	beq.n	8004040 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	430a      	orrs	r2, r1
 800403e:	605a      	str	r2, [r3, #4]
  }
}
 8004040:	bf00      	nop
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b098      	sub	sp, #96	@ 0x60
 8004050:	af02      	add	r7, sp, #8
 8004052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800405c:	f7fd fad4 	bl	8001608 <HAL_GetTick>
 8004060:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0308 	and.w	r3, r3, #8
 800406c:	2b08      	cmp	r3, #8
 800406e:	d12e      	bne.n	80040ce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004070:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004074:	9300      	str	r3, [sp, #0]
 8004076:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004078:	2200      	movs	r2, #0
 800407a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f88c 	bl	800419c <UART_WaitOnFlagUntilTimeout>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d021      	beq.n	80040ce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004092:	e853 3f00 	ldrex	r3, [r3]
 8004096:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800409a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800409e:	653b      	str	r3, [r7, #80]	@ 0x50
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	461a      	mov	r2, r3
 80040a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80040aa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040b0:	e841 2300 	strex	r3, r2, [r1]
 80040b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80040b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d1e6      	bne.n	800408a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2220      	movs	r2, #32
 80040c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e062      	b.n	8004194 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0304 	and.w	r3, r3, #4
 80040d8:	2b04      	cmp	r3, #4
 80040da:	d149      	bne.n	8004170 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80040e0:	9300      	str	r3, [sp, #0]
 80040e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040e4:	2200      	movs	r2, #0
 80040e6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f856 	bl	800419c <UART_WaitOnFlagUntilTimeout>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d03c      	beq.n	8004170 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fe:	e853 3f00 	ldrex	r3, [r3]
 8004102:	623b      	str	r3, [r7, #32]
   return(result);
 8004104:	6a3b      	ldr	r3, [r7, #32]
 8004106:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800410a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	461a      	mov	r2, r3
 8004112:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004114:	633b      	str	r3, [r7, #48]	@ 0x30
 8004116:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004118:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800411a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800411c:	e841 2300 	strex	r3, r2, [r1]
 8004120:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1e6      	bne.n	80040f6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	3308      	adds	r3, #8
 800412e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	e853 3f00 	ldrex	r3, [r3]
 8004136:	60fb      	str	r3, [r7, #12]
   return(result);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f023 0301 	bic.w	r3, r3, #1
 800413e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	3308      	adds	r3, #8
 8004146:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004148:	61fa      	str	r2, [r7, #28]
 800414a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414c:	69b9      	ldr	r1, [r7, #24]
 800414e:	69fa      	ldr	r2, [r7, #28]
 8004150:	e841 2300 	strex	r3, r2, [r1]
 8004154:	617b      	str	r3, [r7, #20]
   return(result);
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1e5      	bne.n	8004128 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2220      	movs	r2, #32
 8004160:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e011      	b.n	8004194 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2220      	movs	r2, #32
 8004174:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2220      	movs	r2, #32
 800417a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004192:	2300      	movs	r3, #0
}
 8004194:	4618      	mov	r0, r3
 8004196:	3758      	adds	r7, #88	@ 0x58
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	603b      	str	r3, [r7, #0]
 80041a8:	4613      	mov	r3, r2
 80041aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041ac:	e04f      	b.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b4:	d04b      	beq.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041b6:	f7fd fa27 	bl	8001608 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d302      	bcc.n	80041cc <UART_WaitOnFlagUntilTimeout+0x30>
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d101      	bne.n	80041d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e04e      	b.n	800426e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0304 	and.w	r3, r3, #4
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d037      	beq.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2b80      	cmp	r3, #128	@ 0x80
 80041e2:	d034      	beq.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2b40      	cmp	r3, #64	@ 0x40
 80041e8:	d031      	beq.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	69db      	ldr	r3, [r3, #28]
 80041f0:	f003 0308 	and.w	r3, r3, #8
 80041f4:	2b08      	cmp	r3, #8
 80041f6:	d110      	bne.n	800421a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2208      	movs	r2, #8
 80041fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f000 f838 	bl	8004276 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2208      	movs	r2, #8
 800420a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e029      	b.n	800426e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	69db      	ldr	r3, [r3, #28]
 8004220:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004224:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004228:	d111      	bne.n	800424e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004232:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	f000 f81e 	bl	8004276 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2220      	movs	r2, #32
 800423e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e00f      	b.n	800426e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	69da      	ldr	r2, [r3, #28]
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	4013      	ands	r3, r2
 8004258:	68ba      	ldr	r2, [r7, #8]
 800425a:	429a      	cmp	r2, r3
 800425c:	bf0c      	ite	eq
 800425e:	2301      	moveq	r3, #1
 8004260:	2300      	movne	r3, #0
 8004262:	b2db      	uxtb	r3, r3
 8004264:	461a      	mov	r2, r3
 8004266:	79fb      	ldrb	r3, [r7, #7]
 8004268:	429a      	cmp	r2, r3
 800426a:	d0a0      	beq.n	80041ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004276:	b480      	push	{r7}
 8004278:	b095      	sub	sp, #84	@ 0x54
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004286:	e853 3f00 	ldrex	r3, [r3]
 800428a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800428c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800428e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004292:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	461a      	mov	r2, r3
 800429a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800429c:	643b      	str	r3, [r7, #64]	@ 0x40
 800429e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042a4:	e841 2300 	strex	r3, r2, [r1]
 80042a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1e6      	bne.n	800427e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	3308      	adds	r3, #8
 80042b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b8:	6a3b      	ldr	r3, [r7, #32]
 80042ba:	e853 3f00 	ldrex	r3, [r3]
 80042be:	61fb      	str	r3, [r7, #28]
   return(result);
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	f023 0301 	bic.w	r3, r3, #1
 80042c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	3308      	adds	r3, #8
 80042ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042d8:	e841 2300 	strex	r3, r2, [r1]
 80042dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1e5      	bne.n	80042b0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d118      	bne.n	800431e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	e853 3f00 	ldrex	r3, [r3]
 80042f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	f023 0310 	bic.w	r3, r3, #16
 8004300:	647b      	str	r3, [r7, #68]	@ 0x44
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	461a      	mov	r2, r3
 8004308:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800430a:	61bb      	str	r3, [r7, #24]
 800430c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800430e:	6979      	ldr	r1, [r7, #20]
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	e841 2300 	strex	r3, r2, [r1]
 8004316:	613b      	str	r3, [r7, #16]
   return(result);
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d1e6      	bne.n	80042ec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2220      	movs	r2, #32
 8004322:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004332:	bf00      	nop
 8004334:	3754      	adds	r7, #84	@ 0x54
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
	...

08004340 <__NVIC_SetPriority>:
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	4603      	mov	r3, r0
 8004348:	6039      	str	r1, [r7, #0]
 800434a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800434c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004350:	2b00      	cmp	r3, #0
 8004352:	db0a      	blt.n	800436a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	b2da      	uxtb	r2, r3
 8004358:	490c      	ldr	r1, [pc, #48]	@ (800438c <__NVIC_SetPriority+0x4c>)
 800435a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435e:	0112      	lsls	r2, r2, #4
 8004360:	b2d2      	uxtb	r2, r2
 8004362:	440b      	add	r3, r1
 8004364:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004368:	e00a      	b.n	8004380 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	b2da      	uxtb	r2, r3
 800436e:	4908      	ldr	r1, [pc, #32]	@ (8004390 <__NVIC_SetPriority+0x50>)
 8004370:	79fb      	ldrb	r3, [r7, #7]
 8004372:	f003 030f 	and.w	r3, r3, #15
 8004376:	3b04      	subs	r3, #4
 8004378:	0112      	lsls	r2, r2, #4
 800437a:	b2d2      	uxtb	r2, r2
 800437c:	440b      	add	r3, r1
 800437e:	761a      	strb	r2, [r3, #24]
}
 8004380:	bf00      	nop
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	e000e100 	.word	0xe000e100
 8004390:	e000ed00 	.word	0xe000ed00

08004394 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004394:	b580      	push	{r7, lr}
 8004396:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004398:	4b05      	ldr	r3, [pc, #20]	@ (80043b0 <SysTick_Handler+0x1c>)
 800439a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800439c:	f002 fc7e 	bl	8006c9c <xTaskGetSchedulerState>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d001      	beq.n	80043aa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80043a6:	f003 fda7 	bl	8007ef8 <xPortSysTickHandler>
  }
}
 80043aa:	bf00      	nop
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	e000e010 	.word	0xe000e010

080043b4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80043b8:	2100      	movs	r1, #0
 80043ba:	f06f 0004 	mvn.w	r0, #4
 80043be:	f7ff ffbf 	bl	8004340 <__NVIC_SetPriority>
#endif
}
 80043c2:	bf00      	nop
 80043c4:	bd80      	pop	{r7, pc}
	...

080043c8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043ce:	f3ef 8305 	mrs	r3, IPSR
 80043d2:	603b      	str	r3, [r7, #0]
  return(result);
 80043d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d003      	beq.n	80043e2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80043da:	f06f 0305 	mvn.w	r3, #5
 80043de:	607b      	str	r3, [r7, #4]
 80043e0:	e00c      	b.n	80043fc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80043e2:	4b0a      	ldr	r3, [pc, #40]	@ (800440c <osKernelInitialize+0x44>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d105      	bne.n	80043f6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80043ea:	4b08      	ldr	r3, [pc, #32]	@ (800440c <osKernelInitialize+0x44>)
 80043ec:	2201      	movs	r2, #1
 80043ee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80043f0:	2300      	movs	r3, #0
 80043f2:	607b      	str	r3, [r7, #4]
 80043f4:	e002      	b.n	80043fc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80043f6:	f04f 33ff 	mov.w	r3, #4294967295
 80043fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80043fc:	687b      	ldr	r3, [r7, #4]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	370c      	adds	r7, #12
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	200001f4 	.word	0x200001f4

08004410 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004416:	f3ef 8305 	mrs	r3, IPSR
 800441a:	603b      	str	r3, [r7, #0]
  return(result);
 800441c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004422:	f06f 0305 	mvn.w	r3, #5
 8004426:	607b      	str	r3, [r7, #4]
 8004428:	e010      	b.n	800444c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800442a:	4b0b      	ldr	r3, [pc, #44]	@ (8004458 <osKernelStart+0x48>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d109      	bne.n	8004446 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004432:	f7ff ffbf 	bl	80043b4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004436:	4b08      	ldr	r3, [pc, #32]	@ (8004458 <osKernelStart+0x48>)
 8004438:	2202      	movs	r2, #2
 800443a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800443c:	f001 ffba 	bl	80063b4 <vTaskStartScheduler>
      stat = osOK;
 8004440:	2300      	movs	r3, #0
 8004442:	607b      	str	r3, [r7, #4]
 8004444:	e002      	b.n	800444c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004446:	f04f 33ff 	mov.w	r3, #4294967295
 800444a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800444c:	687b      	ldr	r3, [r7, #4]
}
 800444e:	4618      	mov	r0, r3
 8004450:	3708      	adds	r7, #8
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	200001f4 	.word	0x200001f4

0800445c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800445c:	b580      	push	{r7, lr}
 800445e:	b08e      	sub	sp, #56	@ 0x38
 8004460:	af04      	add	r7, sp, #16
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004468:	2300      	movs	r3, #0
 800446a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800446c:	f3ef 8305 	mrs	r3, IPSR
 8004470:	617b      	str	r3, [r7, #20]
  return(result);
 8004472:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004474:	2b00      	cmp	r3, #0
 8004476:	d17e      	bne.n	8004576 <osThreadNew+0x11a>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d07b      	beq.n	8004576 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800447e:	2380      	movs	r3, #128	@ 0x80
 8004480:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004482:	2318      	movs	r3, #24
 8004484:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004486:	2300      	movs	r3, #0
 8004488:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800448a:	f04f 33ff 	mov.w	r3, #4294967295
 800448e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d045      	beq.n	8004522 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d002      	beq.n	80044a4 <osThreadNew+0x48>
        name = attr->name;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d008      	beq.n	80044ca <osThreadNew+0x6e>
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	2b38      	cmp	r3, #56	@ 0x38
 80044bc:	d805      	bhi.n	80044ca <osThreadNew+0x6e>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f003 0301 	and.w	r3, r3, #1
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d001      	beq.n	80044ce <osThreadNew+0x72>
        return (NULL);
 80044ca:	2300      	movs	r3, #0
 80044cc:	e054      	b.n	8004578 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	695b      	ldr	r3, [r3, #20]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	089b      	lsrs	r3, r3, #2
 80044dc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00e      	beq.n	8004504 <osThreadNew+0xa8>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	2ba7      	cmp	r3, #167	@ 0xa7
 80044ec:	d90a      	bls.n	8004504 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d006      	beq.n	8004504 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d002      	beq.n	8004504 <osThreadNew+0xa8>
        mem = 1;
 80044fe:	2301      	movs	r3, #1
 8004500:	61bb      	str	r3, [r7, #24]
 8004502:	e010      	b.n	8004526 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10c      	bne.n	8004526 <osThreadNew+0xca>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d108      	bne.n	8004526 <osThreadNew+0xca>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d104      	bne.n	8004526 <osThreadNew+0xca>
          mem = 0;
 800451c:	2300      	movs	r3, #0
 800451e:	61bb      	str	r3, [r7, #24]
 8004520:	e001      	b.n	8004526 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004522:	2300      	movs	r3, #0
 8004524:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	2b01      	cmp	r3, #1
 800452a:	d110      	bne.n	800454e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004534:	9202      	str	r2, [sp, #8]
 8004536:	9301      	str	r3, [sp, #4]
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	9300      	str	r3, [sp, #0]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	6a3a      	ldr	r2, [r7, #32]
 8004540:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f001 fd42 	bl	8005fcc <xTaskCreateStatic>
 8004548:	4603      	mov	r3, r0
 800454a:	613b      	str	r3, [r7, #16]
 800454c:	e013      	b.n	8004576 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d110      	bne.n	8004576 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004554:	6a3b      	ldr	r3, [r7, #32]
 8004556:	b29a      	uxth	r2, r3
 8004558:	f107 0310 	add.w	r3, r7, #16
 800455c:	9301      	str	r3, [sp, #4]
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004566:	68f8      	ldr	r0, [r7, #12]
 8004568:	f001 fd90 	bl	800608c <xTaskCreate>
 800456c:	4603      	mov	r3, r0
 800456e:	2b01      	cmp	r3, #1
 8004570:	d001      	beq.n	8004576 <osThreadNew+0x11a>
            hTask = NULL;
 8004572:	2300      	movs	r3, #0
 8004574:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004576:	693b      	ldr	r3, [r7, #16]
}
 8004578:	4618      	mov	r0, r3
 800457a:	3728      	adds	r7, #40	@ 0x28
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004588:	f3ef 8305 	mrs	r3, IPSR
 800458c:	60bb      	str	r3, [r7, #8]
  return(result);
 800458e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004590:	2b00      	cmp	r3, #0
 8004592:	d003      	beq.n	800459c <osDelay+0x1c>
    stat = osErrorISR;
 8004594:	f06f 0305 	mvn.w	r3, #5
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	e007      	b.n	80045ac <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800459c:	2300      	movs	r3, #0
 800459e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d002      	beq.n	80045ac <osDelay+0x2c>
      vTaskDelay(ticks);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f001 fece 	bl	8006348 <vTaskDelay>
    }
  }

  return (stat);
 80045ac:	68fb      	ldr	r3, [r7, #12]
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b084      	sub	sp, #16
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f003 fab6 	bl	8007b30 <pvTimerGetTimerID>
 80045c4:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d005      	beq.n	80045d8 <TimerCallback+0x22>
    callb->func (callb->arg);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	6852      	ldr	r2, [r2, #4]
 80045d4:	4610      	mov	r0, r2
 80045d6:	4798      	blx	r3
  }
}
 80045d8:	bf00      	nop
 80045da:	3710      	adds	r7, #16
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}

080045e0 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b08c      	sub	sp, #48	@ 0x30
 80045e4:	af02      	add	r7, sp, #8
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	607a      	str	r2, [r7, #4]
 80045ea:	603b      	str	r3, [r7, #0]
 80045ec:	460b      	mov	r3, r1
 80045ee:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80045f0:	2300      	movs	r3, #0
 80045f2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045f4:	f3ef 8305 	mrs	r3, IPSR
 80045f8:	613b      	str	r3, [r7, #16]
  return(result);
 80045fa:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d163      	bne.n	80046c8 <osTimerNew+0xe8>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d060      	beq.n	80046c8 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8004606:	2008      	movs	r0, #8
 8004608:	f003 fd08 	bl	800801c <pvPortMalloc>
 800460c:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d059      	beq.n	80046c8 <osTimerNew+0xe8>
      callb->func = func;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	68fa      	ldr	r2, [r7, #12]
 8004618:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8004620:	7afb      	ldrb	r3, [r7, #11]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d102      	bne.n	800462c <osTimerNew+0x4c>
        reload = pdFALSE;
 8004626:	2300      	movs	r3, #0
 8004628:	61fb      	str	r3, [r7, #28]
 800462a:	e001      	b.n	8004630 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800462c:	2301      	movs	r3, #1
 800462e:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8004630:	f04f 33ff 	mov.w	r3, #4294967295
 8004634:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8004636:	2300      	movs	r3, #0
 8004638:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01c      	beq.n	800467a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <osTimerNew+0x6e>
          name = attr->name;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d006      	beq.n	8004664 <osTimerNew+0x84>
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	2b2b      	cmp	r3, #43	@ 0x2b
 800465c:	d902      	bls.n	8004664 <osTimerNew+0x84>
          mem = 1;
 800465e:	2301      	movs	r3, #1
 8004660:	61bb      	str	r3, [r7, #24]
 8004662:	e00c      	b.n	800467e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d108      	bne.n	800467e <osTimerNew+0x9e>
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d104      	bne.n	800467e <osTimerNew+0x9e>
            mem = 0;
 8004674:	2300      	movs	r3, #0
 8004676:	61bb      	str	r3, [r7, #24]
 8004678:	e001      	b.n	800467e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800467a:	2300      	movs	r3, #0
 800467c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800467e:	69bb      	ldr	r3, [r7, #24]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d10c      	bne.n	800469e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	9301      	str	r3, [sp, #4]
 800468a:	4b12      	ldr	r3, [pc, #72]	@ (80046d4 <osTimerNew+0xf4>)
 800468c:	9300      	str	r3, [sp, #0]
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	69fa      	ldr	r2, [r7, #28]
 8004692:	2101      	movs	r1, #1
 8004694:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004696:	f002 fe94 	bl	80073c2 <xTimerCreateStatic>
 800469a:	6238      	str	r0, [r7, #32]
 800469c:	e00b      	b.n	80046b6 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d108      	bne.n	80046b6 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80046a4:	4b0b      	ldr	r3, [pc, #44]	@ (80046d4 <osTimerNew+0xf4>)
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	69fa      	ldr	r2, [r7, #28]
 80046ac:	2101      	movs	r1, #1
 80046ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80046b0:	f002 fe66 	bl	8007380 <xTimerCreate>
 80046b4:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80046b6:	6a3b      	ldr	r3, [r7, #32]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d105      	bne.n	80046c8 <osTimerNew+0xe8>
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d002      	beq.n	80046c8 <osTimerNew+0xe8>
        vPortFree (callb);
 80046c2:	6978      	ldr	r0, [r7, #20]
 80046c4:	f003 fd78 	bl	80081b8 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 80046c8:	6a3b      	ldr	r3, [r7, #32]
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3728      	adds	r7, #40	@ 0x28
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	080045b7 	.word	0x080045b7

080046d8 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80046d8:	b580      	push	{r7, lr}
 80046da:	b088      	sub	sp, #32
 80046dc:	af02      	add	r7, sp, #8
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046e6:	f3ef 8305 	mrs	r3, IPSR
 80046ea:	60fb      	str	r3, [r7, #12]
  return(result);
 80046ec:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <osTimerStart+0x22>
    stat = osErrorISR;
 80046f2:	f06f 0305 	mvn.w	r3, #5
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	e017      	b.n	800472a <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d103      	bne.n	8004708 <osTimerStart+0x30>
    stat = osErrorParameter;
 8004700:	f06f 0303 	mvn.w	r3, #3
 8004704:	617b      	str	r3, [r7, #20]
 8004706:	e010      	b.n	800472a <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8004708:	2300      	movs	r3, #0
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	2300      	movs	r3, #0
 800470e:	683a      	ldr	r2, [r7, #0]
 8004710:	2104      	movs	r1, #4
 8004712:	6938      	ldr	r0, [r7, #16]
 8004714:	f002 fed2 	bl	80074bc <xTimerGenericCommand>
 8004718:	4603      	mov	r3, r0
 800471a:	2b01      	cmp	r3, #1
 800471c:	d102      	bne.n	8004724 <osTimerStart+0x4c>
      stat = osOK;
 800471e:	2300      	movs	r3, #0
 8004720:	617b      	str	r3, [r7, #20]
 8004722:	e002      	b.n	800472a <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8004724:	f06f 0302 	mvn.w	r3, #2
 8004728:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800472a:	697b      	ldr	r3, [r7, #20]
}
 800472c:	4618      	mov	r0, r3
 800472e:	3718      	adds	r7, #24
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 8004734:	b580      	push	{r7, lr}
 8004736:	b088      	sub	sp, #32
 8004738:	af02      	add	r7, sp, #8
 800473a:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004740:	f3ef 8305 	mrs	r3, IPSR
 8004744:	60fb      	str	r3, [r7, #12]
  return(result);
 8004746:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004748:	2b00      	cmp	r3, #0
 800474a:	d003      	beq.n	8004754 <osTimerStop+0x20>
    stat = osErrorISR;
 800474c:	f06f 0305 	mvn.w	r3, #5
 8004750:	617b      	str	r3, [r7, #20]
 8004752:	e021      	b.n	8004798 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d103      	bne.n	8004762 <osTimerStop+0x2e>
    stat = osErrorParameter;
 800475a:	f06f 0303 	mvn.w	r3, #3
 800475e:	617b      	str	r3, [r7, #20]
 8004760:	e01a      	b.n	8004798 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 8004762:	6938      	ldr	r0, [r7, #16]
 8004764:	f003 f9ba 	bl	8007adc <xTimerIsTimerActive>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d103      	bne.n	8004776 <osTimerStop+0x42>
      stat = osErrorResource;
 800476e:	f06f 0302 	mvn.w	r3, #2
 8004772:	617b      	str	r3, [r7, #20]
 8004774:	e010      	b.n	8004798 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 8004776:	2300      	movs	r3, #0
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	2300      	movs	r3, #0
 800477c:	2200      	movs	r2, #0
 800477e:	2103      	movs	r1, #3
 8004780:	6938      	ldr	r0, [r7, #16]
 8004782:	f002 fe9b 	bl	80074bc <xTimerGenericCommand>
 8004786:	4603      	mov	r3, r0
 8004788:	2b01      	cmp	r3, #1
 800478a:	d102      	bne.n	8004792 <osTimerStop+0x5e>
        stat = osOK;
 800478c:	2300      	movs	r3, #0
 800478e:	617b      	str	r3, [r7, #20]
 8004790:	e002      	b.n	8004798 <osTimerStop+0x64>
      } else {
        stat = osError;
 8004792:	f04f 33ff 	mov.w	r3, #4294967295
 8004796:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004798:	697b      	ldr	r3, [r7, #20]
}
 800479a:	4618      	mov	r0, r3
 800479c:	3718      	adds	r7, #24
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <osTimerIsRunning>:

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b086      	sub	sp, #24
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047ae:	f3ef 8305 	mrs	r3, IPSR
 80047b2:	60fb      	str	r3, [r7, #12]
  return(result);
 80047b4:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d102      	bne.n	80047c0 <osTimerIsRunning+0x1e>
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d102      	bne.n	80047c6 <osTimerIsRunning+0x24>
    running = 0U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	617b      	str	r3, [r7, #20]
 80047c4:	e004      	b.n	80047d0 <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 80047c6:	6938      	ldr	r0, [r7, #16]
 80047c8:	f003 f988 	bl	8007adc <xTimerIsTimerActive>
 80047cc:	4603      	mov	r3, r0
 80047ce:	617b      	str	r3, [r7, #20]
  }

  return (running);
 80047d0:	697b      	ldr	r3, [r7, #20]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3718      	adds	r7, #24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80047da:	b580      	push	{r7, lr}
 80047dc:	b088      	sub	sp, #32
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80047e2:	2300      	movs	r3, #0
 80047e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047e6:	f3ef 8305 	mrs	r3, IPSR
 80047ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80047ec:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d174      	bne.n	80048dc <osMutexNew+0x102>
    if (attr != NULL) {
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d003      	beq.n	8004800 <osMutexNew+0x26>
      type = attr->attr_bits;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	61bb      	str	r3, [r7, #24]
 80047fe:	e001      	b.n	8004804 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004800:	2300      	movs	r3, #0
 8004802:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <osMutexNew+0x3a>
      rmtx = 1U;
 800480e:	2301      	movs	r3, #1
 8004810:	617b      	str	r3, [r7, #20]
 8004812:	e001      	b.n	8004818 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004814:	2300      	movs	r3, #0
 8004816:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	f003 0308 	and.w	r3, r3, #8
 800481e:	2b00      	cmp	r3, #0
 8004820:	d15c      	bne.n	80048dc <osMutexNew+0x102>
      mem = -1;
 8004822:	f04f 33ff 	mov.w	r3, #4294967295
 8004826:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d015      	beq.n	800485a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d006      	beq.n	8004844 <osMutexNew+0x6a>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	2b4f      	cmp	r3, #79	@ 0x4f
 800483c:	d902      	bls.n	8004844 <osMutexNew+0x6a>
          mem = 1;
 800483e:	2301      	movs	r3, #1
 8004840:	613b      	str	r3, [r7, #16]
 8004842:	e00c      	b.n	800485e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d108      	bne.n	800485e <osMutexNew+0x84>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d104      	bne.n	800485e <osMutexNew+0x84>
            mem = 0;
 8004854:	2300      	movs	r3, #0
 8004856:	613b      	str	r3, [r7, #16]
 8004858:	e001      	b.n	800485e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800485a:	2300      	movs	r3, #0
 800485c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d112      	bne.n	800488a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d007      	beq.n	800487a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	4619      	mov	r1, r3
 8004870:	2004      	movs	r0, #4
 8004872:	f000 fc3e 	bl	80050f2 <xQueueCreateMutexStatic>
 8004876:	61f8      	str	r0, [r7, #28]
 8004878:	e016      	b.n	80048a8 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	4619      	mov	r1, r3
 8004880:	2001      	movs	r0, #1
 8004882:	f000 fc36 	bl	80050f2 <xQueueCreateMutexStatic>
 8004886:	61f8      	str	r0, [r7, #28]
 8004888:	e00e      	b.n	80048a8 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10b      	bne.n	80048a8 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d004      	beq.n	80048a0 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004896:	2004      	movs	r0, #4
 8004898:	f000 fc13 	bl	80050c2 <xQueueCreateMutex>
 800489c:	61f8      	str	r0, [r7, #28]
 800489e:	e003      	b.n	80048a8 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80048a0:	2001      	movs	r0, #1
 80048a2:	f000 fc0e 	bl	80050c2 <xQueueCreateMutex>
 80048a6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80048a8:	69fb      	ldr	r3, [r7, #28]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00c      	beq.n	80048c8 <osMutexNew+0xee>
        if (attr != NULL) {
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d003      	beq.n	80048bc <osMutexNew+0xe2>
          name = attr->name;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	60fb      	str	r3, [r7, #12]
 80048ba:	e001      	b.n	80048c0 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80048bc:	2300      	movs	r3, #0
 80048be:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80048c0:	68f9      	ldr	r1, [r7, #12]
 80048c2:	69f8      	ldr	r0, [r7, #28]
 80048c4:	f001 fafa 	bl	8005ebc <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d006      	beq.n	80048dc <osMutexNew+0x102>
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d003      	beq.n	80048dc <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80048d4:	69fb      	ldr	r3, [r7, #28]
 80048d6:	f043 0301 	orr.w	r3, r3, #1
 80048da:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80048dc:	69fb      	ldr	r3, [r7, #28]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3720      	adds	r7, #32
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80048e6:	b580      	push	{r7, lr}
 80048e8:	b086      	sub	sp, #24
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	6078      	str	r0, [r7, #4]
 80048ee:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f023 0301 	bic.w	r3, r3, #1
 80048f6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004900:	2300      	movs	r3, #0
 8004902:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004904:	f3ef 8305 	mrs	r3, IPSR
 8004908:	60bb      	str	r3, [r7, #8]
  return(result);
 800490a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800490c:	2b00      	cmp	r3, #0
 800490e:	d003      	beq.n	8004918 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004910:	f06f 0305 	mvn.w	r3, #5
 8004914:	617b      	str	r3, [r7, #20]
 8004916:	e02c      	b.n	8004972 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d103      	bne.n	8004926 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800491e:	f06f 0303 	mvn.w	r3, #3
 8004922:	617b      	str	r3, [r7, #20]
 8004924:	e025      	b.n	8004972 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d011      	beq.n	8004950 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800492c:	6839      	ldr	r1, [r7, #0]
 800492e:	6938      	ldr	r0, [r7, #16]
 8004930:	f000 fc2f 	bl	8005192 <xQueueTakeMutexRecursive>
 8004934:	4603      	mov	r3, r0
 8004936:	2b01      	cmp	r3, #1
 8004938:	d01b      	beq.n	8004972 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d003      	beq.n	8004948 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004940:	f06f 0301 	mvn.w	r3, #1
 8004944:	617b      	str	r3, [r7, #20]
 8004946:	e014      	b.n	8004972 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004948:	f06f 0302 	mvn.w	r3, #2
 800494c:	617b      	str	r3, [r7, #20]
 800494e:	e010      	b.n	8004972 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004950:	6839      	ldr	r1, [r7, #0]
 8004952:	6938      	ldr	r0, [r7, #16]
 8004954:	f000 ffd4 	bl	8005900 <xQueueSemaphoreTake>
 8004958:	4603      	mov	r3, r0
 800495a:	2b01      	cmp	r3, #1
 800495c:	d009      	beq.n	8004972 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d003      	beq.n	800496c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004964:	f06f 0301 	mvn.w	r3, #1
 8004968:	617b      	str	r3, [r7, #20]
 800496a:	e002      	b.n	8004972 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800496c:	f06f 0302 	mvn.w	r3, #2
 8004970:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004972:	697b      	ldr	r3, [r7, #20]
}
 8004974:	4618      	mov	r0, r3
 8004976:	3718      	adds	r7, #24
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800497c:	b580      	push	{r7, lr}
 800497e:	b086      	sub	sp, #24
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f023 0301 	bic.w	r3, r3, #1
 800498a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004994:	2300      	movs	r3, #0
 8004996:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004998:	f3ef 8305 	mrs	r3, IPSR
 800499c:	60bb      	str	r3, [r7, #8]
  return(result);
 800499e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d003      	beq.n	80049ac <osMutexRelease+0x30>
    stat = osErrorISR;
 80049a4:	f06f 0305 	mvn.w	r3, #5
 80049a8:	617b      	str	r3, [r7, #20]
 80049aa:	e01f      	b.n	80049ec <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d103      	bne.n	80049ba <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80049b2:	f06f 0303 	mvn.w	r3, #3
 80049b6:	617b      	str	r3, [r7, #20]
 80049b8:	e018      	b.n	80049ec <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d009      	beq.n	80049d4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80049c0:	6938      	ldr	r0, [r7, #16]
 80049c2:	f000 fbb1 	bl	8005128 <xQueueGiveMutexRecursive>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d00f      	beq.n	80049ec <osMutexRelease+0x70>
        stat = osErrorResource;
 80049cc:	f06f 0302 	mvn.w	r3, #2
 80049d0:	617b      	str	r3, [r7, #20]
 80049d2:	e00b      	b.n	80049ec <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80049d4:	2300      	movs	r3, #0
 80049d6:	2200      	movs	r2, #0
 80049d8:	2100      	movs	r1, #0
 80049da:	6938      	ldr	r0, [r7, #16]
 80049dc:	f000 fc7e 	bl	80052dc <xQueueGenericSend>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d002      	beq.n	80049ec <osMutexRelease+0x70>
        stat = osErrorResource;
 80049e6:	f06f 0302 	mvn.w	r3, #2
 80049ea:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80049ec:	697b      	ldr	r3, [r7, #20]
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3718      	adds	r7, #24
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b08a      	sub	sp, #40	@ 0x28
 80049fa:	af02      	add	r7, sp, #8
 80049fc:	60f8      	str	r0, [r7, #12]
 80049fe:	60b9      	str	r1, [r7, #8]
 8004a00:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004a02:	2300      	movs	r3, #0
 8004a04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a06:	f3ef 8305 	mrs	r3, IPSR
 8004a0a:	613b      	str	r3, [r7, #16]
  return(result);
 8004a0c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d175      	bne.n	8004afe <osSemaphoreNew+0x108>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d072      	beq.n	8004afe <osSemaphoreNew+0x108>
 8004a18:	68ba      	ldr	r2, [r7, #8]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d86e      	bhi.n	8004afe <osSemaphoreNew+0x108>
    mem = -1;
 8004a20:	f04f 33ff 	mov.w	r3, #4294967295
 8004a24:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d015      	beq.n	8004a58 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d006      	beq.n	8004a42 <osSemaphoreNew+0x4c>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	2b4f      	cmp	r3, #79	@ 0x4f
 8004a3a:	d902      	bls.n	8004a42 <osSemaphoreNew+0x4c>
        mem = 1;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	61bb      	str	r3, [r7, #24]
 8004a40:	e00c      	b.n	8004a5c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d108      	bne.n	8004a5c <osSemaphoreNew+0x66>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d104      	bne.n	8004a5c <osSemaphoreNew+0x66>
          mem = 0;
 8004a52:	2300      	movs	r3, #0
 8004a54:	61bb      	str	r3, [r7, #24]
 8004a56:	e001      	b.n	8004a5c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a62:	d04c      	beq.n	8004afe <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d128      	bne.n	8004abc <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8004a6a:	69bb      	ldr	r3, [r7, #24]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d10a      	bne.n	8004a86 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	2203      	movs	r2, #3
 8004a76:	9200      	str	r2, [sp, #0]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	2001      	movs	r0, #1
 8004a7e:	f000 fa2b 	bl	8004ed8 <xQueueGenericCreateStatic>
 8004a82:	61f8      	str	r0, [r7, #28]
 8004a84:	e005      	b.n	8004a92 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004a86:	2203      	movs	r2, #3
 8004a88:	2100      	movs	r1, #0
 8004a8a:	2001      	movs	r0, #1
 8004a8c:	f000 faa1 	bl	8004fd2 <xQueueGenericCreate>
 8004a90:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d022      	beq.n	8004ade <osSemaphoreNew+0xe8>
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d01f      	beq.n	8004ade <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	69f8      	ldr	r0, [r7, #28]
 8004aa6:	f000 fc19 	bl	80052dc <xQueueGenericSend>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d016      	beq.n	8004ade <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004ab0:	69f8      	ldr	r0, [r7, #28]
 8004ab2:	f001 f8b7 	bl	8005c24 <vQueueDelete>
            hSemaphore = NULL;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	61fb      	str	r3, [r7, #28]
 8004aba:	e010      	b.n	8004ade <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d108      	bne.n	8004ad4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	68b9      	ldr	r1, [r7, #8]
 8004aca:	68f8      	ldr	r0, [r7, #12]
 8004acc:	f000 fb98 	bl	8005200 <xQueueCreateCountingSemaphoreStatic>
 8004ad0:	61f8      	str	r0, [r7, #28]
 8004ad2:	e004      	b.n	8004ade <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004ad4:	68b9      	ldr	r1, [r7, #8]
 8004ad6:	68f8      	ldr	r0, [r7, #12]
 8004ad8:	f000 fbcb 	bl	8005272 <xQueueCreateCountingSemaphore>
 8004adc:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00c      	beq.n	8004afe <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <osSemaphoreNew+0xfc>
          name = attr->name;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	617b      	str	r3, [r7, #20]
 8004af0:	e001      	b.n	8004af6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8004af2:	2300      	movs	r3, #0
 8004af4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8004af6:	6979      	ldr	r1, [r7, #20]
 8004af8:	69f8      	ldr	r0, [r7, #28]
 8004afa:	f001 f9df 	bl	8005ebc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004afe:	69fb      	ldr	r3, [r7, #28]
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3720      	adds	r7, #32
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b086      	sub	sp, #24
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004b16:	2300      	movs	r3, #0
 8004b18:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d103      	bne.n	8004b28 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8004b20:	f06f 0303 	mvn.w	r3, #3
 8004b24:	617b      	str	r3, [r7, #20]
 8004b26:	e039      	b.n	8004b9c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b28:	f3ef 8305 	mrs	r3, IPSR
 8004b2c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d022      	beq.n	8004b7a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8004b3a:	f06f 0303 	mvn.w	r3, #3
 8004b3e:	617b      	str	r3, [r7, #20]
 8004b40:	e02c      	b.n	8004b9c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8004b42:	2300      	movs	r3, #0
 8004b44:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8004b46:	f107 0308 	add.w	r3, r7, #8
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	2100      	movs	r1, #0
 8004b4e:	6938      	ldr	r0, [r7, #16]
 8004b50:	f000 ffe6 	bl	8005b20 <xQueueReceiveFromISR>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d003      	beq.n	8004b62 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8004b5a:	f06f 0302 	mvn.w	r3, #2
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	e01c      	b.n	8004b9c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d019      	beq.n	8004b9c <osSemaphoreAcquire+0x94>
 8004b68:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba8 <osSemaphoreAcquire+0xa0>)
 8004b6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	f3bf 8f4f 	dsb	sy
 8004b74:	f3bf 8f6f 	isb	sy
 8004b78:	e010      	b.n	8004b9c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8004b7a:	6839      	ldr	r1, [r7, #0]
 8004b7c:	6938      	ldr	r0, [r7, #16]
 8004b7e:	f000 febf 	bl	8005900 <xQueueSemaphoreTake>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d009      	beq.n	8004b9c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d003      	beq.n	8004b96 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8004b8e:	f06f 0301 	mvn.w	r3, #1
 8004b92:	617b      	str	r3, [r7, #20]
 8004b94:	e002      	b.n	8004b9c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8004b96:	f06f 0302 	mvn.w	r3, #2
 8004b9a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004b9c:	697b      	ldr	r3, [r7, #20]
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3718      	adds	r7, #24
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	e000ed04 	.word	0xe000ed04

08004bac <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d103      	bne.n	8004bca <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8004bc2:	f06f 0303 	mvn.w	r3, #3
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	e02c      	b.n	8004c24 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bca:	f3ef 8305 	mrs	r3, IPSR
 8004bce:	60fb      	str	r3, [r7, #12]
  return(result);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d01a      	beq.n	8004c0c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004bda:	f107 0308 	add.w	r3, r7, #8
 8004bde:	4619      	mov	r1, r3
 8004be0:	6938      	ldr	r0, [r7, #16]
 8004be2:	f000 fd1b 	bl	800561c <xQueueGiveFromISR>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d003      	beq.n	8004bf4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8004bec:	f06f 0302 	mvn.w	r3, #2
 8004bf0:	617b      	str	r3, [r7, #20]
 8004bf2:	e017      	b.n	8004c24 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d014      	beq.n	8004c24 <osSemaphoreRelease+0x78>
 8004bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8004c30 <osSemaphoreRelease+0x84>)
 8004bfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	f3bf 8f4f 	dsb	sy
 8004c06:	f3bf 8f6f 	isb	sy
 8004c0a:	e00b      	b.n	8004c24 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	2200      	movs	r2, #0
 8004c10:	2100      	movs	r1, #0
 8004c12:	6938      	ldr	r0, [r7, #16]
 8004c14:	f000 fb62 	bl	80052dc <xQueueGenericSend>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d002      	beq.n	8004c24 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8004c1e:	f06f 0302 	mvn.w	r3, #2
 8004c22:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004c24:	697b      	ldr	r3, [r7, #20]
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3718      	adds	r7, #24
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	e000ed04 	.word	0xe000ed04

08004c34 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004c34:	b480      	push	{r7}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	4a07      	ldr	r2, [pc, #28]	@ (8004c60 <vApplicationGetIdleTaskMemory+0x2c>)
 8004c44:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	4a06      	ldr	r2, [pc, #24]	@ (8004c64 <vApplicationGetIdleTaskMemory+0x30>)
 8004c4a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2280      	movs	r2, #128	@ 0x80
 8004c50:	601a      	str	r2, [r3, #0]
}
 8004c52:	bf00      	nop
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	200001f8 	.word	0x200001f8
 8004c64:	200002a0 	.word	0x200002a0

08004c68 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	4a07      	ldr	r2, [pc, #28]	@ (8004c94 <vApplicationGetTimerTaskMemory+0x2c>)
 8004c78:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	4a06      	ldr	r2, [pc, #24]	@ (8004c98 <vApplicationGetTimerTaskMemory+0x30>)
 8004c7e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c86:	601a      	str	r2, [r3, #0]
}
 8004c88:	bf00      	nop
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	200004a0 	.word	0x200004a0
 8004c98:	20000548 	.word	0x20000548

08004c9c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f103 0208 	add.w	r2, r3, #8
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8004cb4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f103 0208 	add.w	r2, r3, #8
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f103 0208 	add.w	r2, r3, #8
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004cd0:	bf00      	nop
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b083      	sub	sp, #12
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004cea:	bf00      	nop
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b085      	sub	sp, #20
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
 8004cfe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	689a      	ldr	r2, [r3, #8]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	683a      	ldr	r2, [r7, #0]
 8004d1a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	1c5a      	adds	r2, r3, #1
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	601a      	str	r2, [r3, #0]
}
 8004d32:	bf00      	nop
 8004d34:	3714      	adds	r7, #20
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr

08004d3e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b085      	sub	sp, #20
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
 8004d46:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d54:	d103      	bne.n	8004d5e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	60fb      	str	r3, [r7, #12]
 8004d5c:	e00c      	b.n	8004d78 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	3308      	adds	r3, #8
 8004d62:	60fb      	str	r3, [r7, #12]
 8004d64:	e002      	b.n	8004d6c <vListInsert+0x2e>
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	60fb      	str	r3, [r7, #12]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d2f6      	bcs.n	8004d66 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	683a      	ldr	r2, [r7, #0]
 8004d92:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	1c5a      	adds	r2, r3, #1
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	601a      	str	r2, [r3, #0]
}
 8004da4:	bf00      	nop
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004db0:	b480      	push	{r7}
 8004db2:	b085      	sub	sp, #20
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	691b      	ldr	r3, [r3, #16]
 8004dbc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	6892      	ldr	r2, [r2, #8]
 8004dc6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6852      	ldr	r2, [r2, #4]
 8004dd0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d103      	bne.n	8004de4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689a      	ldr	r2, [r3, #8]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	1e5a      	subs	r2, r3, #1
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3714      	adds	r7, #20
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10b      	bne.n	8004e30 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e1c:	f383 8811 	msr	BASEPRI, r3
 8004e20:	f3bf 8f6f 	isb	sy
 8004e24:	f3bf 8f4f 	dsb	sy
 8004e28:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004e2a:	bf00      	nop
 8004e2c:	bf00      	nop
 8004e2e:	e7fd      	b.n	8004e2c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004e30:	f002 ffd2 	bl	8007dd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e3c:	68f9      	ldr	r1, [r7, #12]
 8004e3e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e40:	fb01 f303 	mul.w	r3, r1, r3
 8004e44:	441a      	add	r2, r3
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e60:	3b01      	subs	r3, #1
 8004e62:	68f9      	ldr	r1, [r7, #12]
 8004e64:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e66:	fb01 f303 	mul.w	r3, r1, r3
 8004e6a:	441a      	add	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	22ff      	movs	r2, #255	@ 0xff
 8004e74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	22ff      	movs	r2, #255	@ 0xff
 8004e7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d114      	bne.n	8004eb0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d01a      	beq.n	8004ec4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	3310      	adds	r3, #16
 8004e92:	4618      	mov	r0, r3
 8004e94:	f001 fd2c 	bl	80068f0 <xTaskRemoveFromEventList>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d012      	beq.n	8004ec4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ed4 <xQueueGenericReset+0xd0>)
 8004ea0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ea4:	601a      	str	r2, [r3, #0]
 8004ea6:	f3bf 8f4f 	dsb	sy
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	e009      	b.n	8004ec4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	3310      	adds	r3, #16
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f7ff fef1 	bl	8004c9c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	3324      	adds	r3, #36	@ 0x24
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7ff feec 	bl	8004c9c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004ec4:	f002 ffba 	bl	8007e3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ec8:	2301      	movs	r3, #1
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3710      	adds	r7, #16
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	e000ed04 	.word	0xe000ed04

08004ed8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b08e      	sub	sp, #56	@ 0x38
 8004edc:	af02      	add	r7, sp, #8
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
 8004ee4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10b      	bne.n	8004f04 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef0:	f383 8811 	msr	BASEPRI, r3
 8004ef4:	f3bf 8f6f 	isb	sy
 8004ef8:	f3bf 8f4f 	dsb	sy
 8004efc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004efe:	bf00      	nop
 8004f00:	bf00      	nop
 8004f02:	e7fd      	b.n	8004f00 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10b      	bne.n	8004f22 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f0e:	f383 8811 	msr	BASEPRI, r3
 8004f12:	f3bf 8f6f 	isb	sy
 8004f16:	f3bf 8f4f 	dsb	sy
 8004f1a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f1c:	bf00      	nop
 8004f1e:	bf00      	nop
 8004f20:	e7fd      	b.n	8004f1e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d002      	beq.n	8004f2e <xQueueGenericCreateStatic+0x56>
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d001      	beq.n	8004f32 <xQueueGenericCreateStatic+0x5a>
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e000      	b.n	8004f34 <xQueueGenericCreateStatic+0x5c>
 8004f32:	2300      	movs	r3, #0
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d10b      	bne.n	8004f50 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f3c:	f383 8811 	msr	BASEPRI, r3
 8004f40:	f3bf 8f6f 	isb	sy
 8004f44:	f3bf 8f4f 	dsb	sy
 8004f48:	623b      	str	r3, [r7, #32]
}
 8004f4a:	bf00      	nop
 8004f4c:	bf00      	nop
 8004f4e:	e7fd      	b.n	8004f4c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d102      	bne.n	8004f5c <xQueueGenericCreateStatic+0x84>
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <xQueueGenericCreateStatic+0x88>
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e000      	b.n	8004f62 <xQueueGenericCreateStatic+0x8a>
 8004f60:	2300      	movs	r3, #0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10b      	bne.n	8004f7e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6a:	f383 8811 	msr	BASEPRI, r3
 8004f6e:	f3bf 8f6f 	isb	sy
 8004f72:	f3bf 8f4f 	dsb	sy
 8004f76:	61fb      	str	r3, [r7, #28]
}
 8004f78:	bf00      	nop
 8004f7a:	bf00      	nop
 8004f7c:	e7fd      	b.n	8004f7a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004f7e:	2350      	movs	r3, #80	@ 0x50
 8004f80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	2b50      	cmp	r3, #80	@ 0x50
 8004f86:	d00b      	beq.n	8004fa0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f8c:	f383 8811 	msr	BASEPRI, r3
 8004f90:	f3bf 8f6f 	isb	sy
 8004f94:	f3bf 8f4f 	dsb	sy
 8004f98:	61bb      	str	r3, [r7, #24]
}
 8004f9a:	bf00      	nop
 8004f9c:	bf00      	nop
 8004f9e:	e7fd      	b.n	8004f9c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004fa0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00d      	beq.n	8004fc8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004fb4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fba:	9300      	str	r3, [sp, #0]
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	68b9      	ldr	r1, [r7, #8]
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f000 f840 	bl	8005048 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3730      	adds	r7, #48	@ 0x30
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004fd2:	b580      	push	{r7, lr}
 8004fd4:	b08a      	sub	sp, #40	@ 0x28
 8004fd6:	af02      	add	r7, sp, #8
 8004fd8:	60f8      	str	r0, [r7, #12]
 8004fda:	60b9      	str	r1, [r7, #8]
 8004fdc:	4613      	mov	r3, r2
 8004fde:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10b      	bne.n	8004ffe <xQueueGenericCreate+0x2c>
	__asm volatile
 8004fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fea:	f383 8811 	msr	BASEPRI, r3
 8004fee:	f3bf 8f6f 	isb	sy
 8004ff2:	f3bf 8f4f 	dsb	sy
 8004ff6:	613b      	str	r3, [r7, #16]
}
 8004ff8:	bf00      	nop
 8004ffa:	bf00      	nop
 8004ffc:	e7fd      	b.n	8004ffa <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	fb02 f303 	mul.w	r3, r2, r3
 8005006:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	3350      	adds	r3, #80	@ 0x50
 800500c:	4618      	mov	r0, r3
 800500e:	f003 f805 	bl	800801c <pvPortMalloc>
 8005012:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005014:	69bb      	ldr	r3, [r7, #24]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d011      	beq.n	800503e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800501a:	69bb      	ldr	r3, [r7, #24]
 800501c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	3350      	adds	r3, #80	@ 0x50
 8005022:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800502c:	79fa      	ldrb	r2, [r7, #7]
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	9300      	str	r3, [sp, #0]
 8005032:	4613      	mov	r3, r2
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	68b9      	ldr	r1, [r7, #8]
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f000 f805 	bl	8005048 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800503e:	69bb      	ldr	r3, [r7, #24]
	}
 8005040:	4618      	mov	r0, r3
 8005042:	3720      	adds	r7, #32
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
 8005054:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d103      	bne.n	8005064 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	69ba      	ldr	r2, [r7, #24]
 8005060:	601a      	str	r2, [r3, #0]
 8005062:	e002      	b.n	800506a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005076:	2101      	movs	r1, #1
 8005078:	69b8      	ldr	r0, [r7, #24]
 800507a:	f7ff fec3 	bl	8004e04 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	78fa      	ldrb	r2, [r7, #3]
 8005082:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005086:	bf00      	nop
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800508e:	b580      	push	{r7, lr}
 8005090:	b082      	sub	sp, #8
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00e      	beq.n	80050ba <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80050ae:	2300      	movs	r3, #0
 80050b0:	2200      	movs	r2, #0
 80050b2:	2100      	movs	r1, #0
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f911 	bl	80052dc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80050ba:	bf00      	nop
 80050bc:	3708      	adds	r7, #8
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}

080050c2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b086      	sub	sp, #24
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	4603      	mov	r3, r0
 80050ca:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80050cc:	2301      	movs	r3, #1
 80050ce:	617b      	str	r3, [r7, #20]
 80050d0:	2300      	movs	r3, #0
 80050d2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80050d4:	79fb      	ldrb	r3, [r7, #7]
 80050d6:	461a      	mov	r2, r3
 80050d8:	6939      	ldr	r1, [r7, #16]
 80050da:	6978      	ldr	r0, [r7, #20]
 80050dc:	f7ff ff79 	bl	8004fd2 <xQueueGenericCreate>
 80050e0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f7ff ffd3 	bl	800508e <prvInitialiseMutex>

		return xNewQueue;
 80050e8:	68fb      	ldr	r3, [r7, #12]
	}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3718      	adds	r7, #24
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80050f2:	b580      	push	{r7, lr}
 80050f4:	b088      	sub	sp, #32
 80050f6:	af02      	add	r7, sp, #8
 80050f8:	4603      	mov	r3, r0
 80050fa:	6039      	str	r1, [r7, #0]
 80050fc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80050fe:	2301      	movs	r3, #1
 8005100:	617b      	str	r3, [r7, #20]
 8005102:	2300      	movs	r3, #0
 8005104:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005106:	79fb      	ldrb	r3, [r7, #7]
 8005108:	9300      	str	r3, [sp, #0]
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	2200      	movs	r2, #0
 800510e:	6939      	ldr	r1, [r7, #16]
 8005110:	6978      	ldr	r0, [r7, #20]
 8005112:	f7ff fee1 	bl	8004ed8 <xQueueGenericCreateStatic>
 8005116:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005118:	68f8      	ldr	r0, [r7, #12]
 800511a:	f7ff ffb8 	bl	800508e <prvInitialiseMutex>

		return xNewQueue;
 800511e:	68fb      	ldr	r3, [r7, #12]
	}
 8005120:	4618      	mov	r0, r3
 8005122:	3718      	adds	r7, #24
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005128:	b590      	push	{r4, r7, lr}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10b      	bne.n	8005152 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800513a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800513e:	f383 8811 	msr	BASEPRI, r3
 8005142:	f3bf 8f6f 	isb	sy
 8005146:	f3bf 8f4f 	dsb	sy
 800514a:	60fb      	str	r3, [r7, #12]
}
 800514c:	bf00      	nop
 800514e:	bf00      	nop
 8005150:	e7fd      	b.n	800514e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	689c      	ldr	r4, [r3, #8]
 8005156:	f001 fd91 	bl	8006c7c <xTaskGetCurrentTaskHandle>
 800515a:	4603      	mov	r3, r0
 800515c:	429c      	cmp	r4, r3
 800515e:	d111      	bne.n	8005184 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	1e5a      	subs	r2, r3, #1
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d105      	bne.n	800517e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8005172:	2300      	movs	r3, #0
 8005174:	2200      	movs	r2, #0
 8005176:	2100      	movs	r1, #0
 8005178:	6938      	ldr	r0, [r7, #16]
 800517a:	f000 f8af 	bl	80052dc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800517e:	2301      	movs	r3, #1
 8005180:	617b      	str	r3, [r7, #20]
 8005182:	e001      	b.n	8005188 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8005184:	2300      	movs	r3, #0
 8005186:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8005188:	697b      	ldr	r3, [r7, #20]
	}
 800518a:	4618      	mov	r0, r3
 800518c:	371c      	adds	r7, #28
 800518e:	46bd      	mov	sp, r7
 8005190:	bd90      	pop	{r4, r7, pc}

08005192 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8005192:	b590      	push	{r4, r7, lr}
 8005194:	b087      	sub	sp, #28
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
 800519a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d10b      	bne.n	80051be <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80051a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051aa:	f383 8811 	msr	BASEPRI, r3
 80051ae:	f3bf 8f6f 	isb	sy
 80051b2:	f3bf 8f4f 	dsb	sy
 80051b6:	60fb      	str	r3, [r7, #12]
}
 80051b8:	bf00      	nop
 80051ba:	bf00      	nop
 80051bc:	e7fd      	b.n	80051ba <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	689c      	ldr	r4, [r3, #8]
 80051c2:	f001 fd5b 	bl	8006c7c <xTaskGetCurrentTaskHandle>
 80051c6:	4603      	mov	r3, r0
 80051c8:	429c      	cmp	r4, r3
 80051ca:	d107      	bne.n	80051dc <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80051d6:	2301      	movs	r3, #1
 80051d8:	617b      	str	r3, [r7, #20]
 80051da:	e00c      	b.n	80051f6 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80051dc:	6839      	ldr	r1, [r7, #0]
 80051de:	6938      	ldr	r0, [r7, #16]
 80051e0:	f000 fb8e 	bl	8005900 <xQueueSemaphoreTake>
 80051e4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d004      	beq.n	80051f6 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	1c5a      	adds	r2, r3, #1
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80051f6:	697b      	ldr	r3, [r7, #20]
	}
 80051f8:	4618      	mov	r0, r3
 80051fa:	371c      	adds	r7, #28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd90      	pop	{r4, r7, pc}

08005200 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005200:	b580      	push	{r7, lr}
 8005202:	b08a      	sub	sp, #40	@ 0x28
 8005204:	af02      	add	r7, sp, #8
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10b      	bne.n	800522a <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8005212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005216:	f383 8811 	msr	BASEPRI, r3
 800521a:	f3bf 8f6f 	isb	sy
 800521e:	f3bf 8f4f 	dsb	sy
 8005222:	61bb      	str	r3, [r7, #24]
}
 8005224:	bf00      	nop
 8005226:	bf00      	nop
 8005228:	e7fd      	b.n	8005226 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800522a:	68ba      	ldr	r2, [r7, #8]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	429a      	cmp	r2, r3
 8005230:	d90b      	bls.n	800524a <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8005232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005236:	f383 8811 	msr	BASEPRI, r3
 800523a:	f3bf 8f6f 	isb	sy
 800523e:	f3bf 8f4f 	dsb	sy
 8005242:	617b      	str	r3, [r7, #20]
}
 8005244:	bf00      	nop
 8005246:	bf00      	nop
 8005248:	e7fd      	b.n	8005246 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800524a:	2302      	movs	r3, #2
 800524c:	9300      	str	r3, [sp, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	2100      	movs	r1, #0
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f7ff fe3f 	bl	8004ed8 <xQueueGenericCreateStatic>
 800525a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d002      	beq.n	8005268 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005268:	69fb      	ldr	r3, [r7, #28]
	}
 800526a:	4618      	mov	r0, r3
 800526c:	3720      	adds	r7, #32
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}

08005272 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005272:	b580      	push	{r7, lr}
 8005274:	b086      	sub	sp, #24
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
 800527a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10b      	bne.n	800529a <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8005282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005286:	f383 8811 	msr	BASEPRI, r3
 800528a:	f3bf 8f6f 	isb	sy
 800528e:	f3bf 8f4f 	dsb	sy
 8005292:	613b      	str	r3, [r7, #16]
}
 8005294:	bf00      	nop
 8005296:	bf00      	nop
 8005298:	e7fd      	b.n	8005296 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800529a:	683a      	ldr	r2, [r7, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d90b      	bls.n	80052ba <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80052a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a6:	f383 8811 	msr	BASEPRI, r3
 80052aa:	f3bf 8f6f 	isb	sy
 80052ae:	f3bf 8f4f 	dsb	sy
 80052b2:	60fb      	str	r3, [r7, #12]
}
 80052b4:	bf00      	nop
 80052b6:	bf00      	nop
 80052b8:	e7fd      	b.n	80052b6 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80052ba:	2202      	movs	r2, #2
 80052bc:	2100      	movs	r1, #0
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f7ff fe87 	bl	8004fd2 <xQueueGenericCreate>
 80052c4:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d002      	beq.n	80052d2 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80052d2:	697b      	ldr	r3, [r7, #20]
	}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3718      	adds	r7, #24
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}

080052dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b08e      	sub	sp, #56	@ 0x38
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
 80052e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80052ea:	2300      	movs	r3, #0
 80052ec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80052f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10b      	bne.n	8005310 <xQueueGenericSend+0x34>
	__asm volatile
 80052f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fc:	f383 8811 	msr	BASEPRI, r3
 8005300:	f3bf 8f6f 	isb	sy
 8005304:	f3bf 8f4f 	dsb	sy
 8005308:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800530a:	bf00      	nop
 800530c:	bf00      	nop
 800530e:	e7fd      	b.n	800530c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d103      	bne.n	800531e <xQueueGenericSend+0x42>
 8005316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531a:	2b00      	cmp	r3, #0
 800531c:	d101      	bne.n	8005322 <xQueueGenericSend+0x46>
 800531e:	2301      	movs	r3, #1
 8005320:	e000      	b.n	8005324 <xQueueGenericSend+0x48>
 8005322:	2300      	movs	r3, #0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10b      	bne.n	8005340 <xQueueGenericSend+0x64>
	__asm volatile
 8005328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532c:	f383 8811 	msr	BASEPRI, r3
 8005330:	f3bf 8f6f 	isb	sy
 8005334:	f3bf 8f4f 	dsb	sy
 8005338:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800533a:	bf00      	nop
 800533c:	bf00      	nop
 800533e:	e7fd      	b.n	800533c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	2b02      	cmp	r3, #2
 8005344:	d103      	bne.n	800534e <xQueueGenericSend+0x72>
 8005346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800534a:	2b01      	cmp	r3, #1
 800534c:	d101      	bne.n	8005352 <xQueueGenericSend+0x76>
 800534e:	2301      	movs	r3, #1
 8005350:	e000      	b.n	8005354 <xQueueGenericSend+0x78>
 8005352:	2300      	movs	r3, #0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d10b      	bne.n	8005370 <xQueueGenericSend+0x94>
	__asm volatile
 8005358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535c:	f383 8811 	msr	BASEPRI, r3
 8005360:	f3bf 8f6f 	isb	sy
 8005364:	f3bf 8f4f 	dsb	sy
 8005368:	623b      	str	r3, [r7, #32]
}
 800536a:	bf00      	nop
 800536c:	bf00      	nop
 800536e:	e7fd      	b.n	800536c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005370:	f001 fc94 	bl	8006c9c <xTaskGetSchedulerState>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d102      	bne.n	8005380 <xQueueGenericSend+0xa4>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d101      	bne.n	8005384 <xQueueGenericSend+0xa8>
 8005380:	2301      	movs	r3, #1
 8005382:	e000      	b.n	8005386 <xQueueGenericSend+0xaa>
 8005384:	2300      	movs	r3, #0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10b      	bne.n	80053a2 <xQueueGenericSend+0xc6>
	__asm volatile
 800538a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538e:	f383 8811 	msr	BASEPRI, r3
 8005392:	f3bf 8f6f 	isb	sy
 8005396:	f3bf 8f4f 	dsb	sy
 800539a:	61fb      	str	r3, [r7, #28]
}
 800539c:	bf00      	nop
 800539e:	bf00      	nop
 80053a0:	e7fd      	b.n	800539e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053a2:	f002 fd19 	bl	8007dd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d302      	bcc.n	80053b8 <xQueueGenericSend+0xdc>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d129      	bne.n	800540c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	68b9      	ldr	r1, [r7, #8]
 80053bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053be:	f000 fc6d 	bl	8005c9c <prvCopyDataToQueue>
 80053c2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d010      	beq.n	80053ee <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ce:	3324      	adds	r3, #36	@ 0x24
 80053d0:	4618      	mov	r0, r3
 80053d2:	f001 fa8d 	bl	80068f0 <xTaskRemoveFromEventList>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d013      	beq.n	8005404 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80053dc:	4b3f      	ldr	r3, [pc, #252]	@ (80054dc <xQueueGenericSend+0x200>)
 80053de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053e2:	601a      	str	r2, [r3, #0]
 80053e4:	f3bf 8f4f 	dsb	sy
 80053e8:	f3bf 8f6f 	isb	sy
 80053ec:	e00a      	b.n	8005404 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80053ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d007      	beq.n	8005404 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80053f4:	4b39      	ldr	r3, [pc, #228]	@ (80054dc <xQueueGenericSend+0x200>)
 80053f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053fa:	601a      	str	r2, [r3, #0]
 80053fc:	f3bf 8f4f 	dsb	sy
 8005400:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005404:	f002 fd1a 	bl	8007e3c <vPortExitCritical>
				return pdPASS;
 8005408:	2301      	movs	r3, #1
 800540a:	e063      	b.n	80054d4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d103      	bne.n	800541a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005412:	f002 fd13 	bl	8007e3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005416:	2300      	movs	r3, #0
 8005418:	e05c      	b.n	80054d4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800541a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800541c:	2b00      	cmp	r3, #0
 800541e:	d106      	bne.n	800542e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005420:	f107 0314 	add.w	r3, r7, #20
 8005424:	4618      	mov	r0, r3
 8005426:	f001 fac7 	bl	80069b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800542a:	2301      	movs	r3, #1
 800542c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800542e:	f002 fd05 	bl	8007e3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005432:	f001 f82f 	bl	8006494 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005436:	f002 fccf 	bl	8007dd8 <vPortEnterCritical>
 800543a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800543c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005440:	b25b      	sxtb	r3, r3
 8005442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005446:	d103      	bne.n	8005450 <xQueueGenericSend+0x174>
 8005448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800544a:	2200      	movs	r2, #0
 800544c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005452:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005456:	b25b      	sxtb	r3, r3
 8005458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800545c:	d103      	bne.n	8005466 <xQueueGenericSend+0x18a>
 800545e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005460:	2200      	movs	r2, #0
 8005462:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005466:	f002 fce9 	bl	8007e3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800546a:	1d3a      	adds	r2, r7, #4
 800546c:	f107 0314 	add.w	r3, r7, #20
 8005470:	4611      	mov	r1, r2
 8005472:	4618      	mov	r0, r3
 8005474:	f001 fab6 	bl	80069e4 <xTaskCheckForTimeOut>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d124      	bne.n	80054c8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800547e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005480:	f000 fd04 	bl	8005e8c <prvIsQueueFull>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d018      	beq.n	80054bc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800548a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800548c:	3310      	adds	r3, #16
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	4611      	mov	r1, r2
 8005492:	4618      	mov	r0, r3
 8005494:	f001 f9da 	bl	800684c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005498:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800549a:	f000 fc8f 	bl	8005dbc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800549e:	f001 f807 	bl	80064b0 <xTaskResumeAll>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f47f af7c 	bne.w	80053a2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80054aa:	4b0c      	ldr	r3, [pc, #48]	@ (80054dc <xQueueGenericSend+0x200>)
 80054ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054b0:	601a      	str	r2, [r3, #0]
 80054b2:	f3bf 8f4f 	dsb	sy
 80054b6:	f3bf 8f6f 	isb	sy
 80054ba:	e772      	b.n	80053a2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80054bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054be:	f000 fc7d 	bl	8005dbc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054c2:	f000 fff5 	bl	80064b0 <xTaskResumeAll>
 80054c6:	e76c      	b.n	80053a2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80054c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054ca:	f000 fc77 	bl	8005dbc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054ce:	f000 ffef 	bl	80064b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80054d2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3738      	adds	r7, #56	@ 0x38
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	e000ed04 	.word	0xe000ed04

080054e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b090      	sub	sp, #64	@ 0x40
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]
 80054ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80054f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10b      	bne.n	8005510 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80054f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054fc:	f383 8811 	msr	BASEPRI, r3
 8005500:	f3bf 8f6f 	isb	sy
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800550a:	bf00      	nop
 800550c:	bf00      	nop
 800550e:	e7fd      	b.n	800550c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d103      	bne.n	800551e <xQueueGenericSendFromISR+0x3e>
 8005516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <xQueueGenericSendFromISR+0x42>
 800551e:	2301      	movs	r3, #1
 8005520:	e000      	b.n	8005524 <xQueueGenericSendFromISR+0x44>
 8005522:	2300      	movs	r3, #0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d10b      	bne.n	8005540 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800552c:	f383 8811 	msr	BASEPRI, r3
 8005530:	f3bf 8f6f 	isb	sy
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800553a:	bf00      	nop
 800553c:	bf00      	nop
 800553e:	e7fd      	b.n	800553c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	2b02      	cmp	r3, #2
 8005544:	d103      	bne.n	800554e <xQueueGenericSendFromISR+0x6e>
 8005546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800554a:	2b01      	cmp	r3, #1
 800554c:	d101      	bne.n	8005552 <xQueueGenericSendFromISR+0x72>
 800554e:	2301      	movs	r3, #1
 8005550:	e000      	b.n	8005554 <xQueueGenericSendFromISR+0x74>
 8005552:	2300      	movs	r3, #0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d10b      	bne.n	8005570 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800555c:	f383 8811 	msr	BASEPRI, r3
 8005560:	f3bf 8f6f 	isb	sy
 8005564:	f3bf 8f4f 	dsb	sy
 8005568:	623b      	str	r3, [r7, #32]
}
 800556a:	bf00      	nop
 800556c:	bf00      	nop
 800556e:	e7fd      	b.n	800556c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005570:	f002 fd12 	bl	8007f98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005574:	f3ef 8211 	mrs	r2, BASEPRI
 8005578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800557c:	f383 8811 	msr	BASEPRI, r3
 8005580:	f3bf 8f6f 	isb	sy
 8005584:	f3bf 8f4f 	dsb	sy
 8005588:	61fa      	str	r2, [r7, #28]
 800558a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800558c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800558e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005592:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005598:	429a      	cmp	r2, r3
 800559a:	d302      	bcc.n	80055a2 <xQueueGenericSendFromISR+0xc2>
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d12f      	bne.n	8005602 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80055a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80055b2:	683a      	ldr	r2, [r7, #0]
 80055b4:	68b9      	ldr	r1, [r7, #8]
 80055b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80055b8:	f000 fb70 	bl	8005c9c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80055bc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80055c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c4:	d112      	bne.n	80055ec <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d016      	beq.n	80055fc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d0:	3324      	adds	r3, #36	@ 0x24
 80055d2:	4618      	mov	r0, r3
 80055d4:	f001 f98c 	bl	80068f0 <xTaskRemoveFromEventList>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00e      	beq.n	80055fc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d00b      	beq.n	80055fc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	601a      	str	r2, [r3, #0]
 80055ea:	e007      	b.n	80055fc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80055ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80055f0:	3301      	adds	r3, #1
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	b25a      	sxtb	r2, r3
 80055f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80055fc:	2301      	movs	r3, #1
 80055fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005600:	e001      	b.n	8005606 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005602:	2300      	movs	r3, #0
 8005604:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005608:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005610:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005614:	4618      	mov	r0, r3
 8005616:	3740      	adds	r7, #64	@ 0x40
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b08e      	sub	sp, #56	@ 0x38
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800562a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10b      	bne.n	8005648 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005634:	f383 8811 	msr	BASEPRI, r3
 8005638:	f3bf 8f6f 	isb	sy
 800563c:	f3bf 8f4f 	dsb	sy
 8005640:	623b      	str	r3, [r7, #32]
}
 8005642:	bf00      	nop
 8005644:	bf00      	nop
 8005646:	e7fd      	b.n	8005644 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00b      	beq.n	8005668 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005654:	f383 8811 	msr	BASEPRI, r3
 8005658:	f3bf 8f6f 	isb	sy
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	61fb      	str	r3, [r7, #28]
}
 8005662:	bf00      	nop
 8005664:	bf00      	nop
 8005666:	e7fd      	b.n	8005664 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d103      	bne.n	8005678 <xQueueGiveFromISR+0x5c>
 8005670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d101      	bne.n	800567c <xQueueGiveFromISR+0x60>
 8005678:	2301      	movs	r3, #1
 800567a:	e000      	b.n	800567e <xQueueGiveFromISR+0x62>
 800567c:	2300      	movs	r3, #0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10b      	bne.n	800569a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005686:	f383 8811 	msr	BASEPRI, r3
 800568a:	f3bf 8f6f 	isb	sy
 800568e:	f3bf 8f4f 	dsb	sy
 8005692:	61bb      	str	r3, [r7, #24]
}
 8005694:	bf00      	nop
 8005696:	bf00      	nop
 8005698:	e7fd      	b.n	8005696 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800569a:	f002 fc7d 	bl	8007f98 <vPortValidateInterruptPriority>
	__asm volatile
 800569e:	f3ef 8211 	mrs	r2, BASEPRI
 80056a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a6:	f383 8811 	msr	BASEPRI, r3
 80056aa:	f3bf 8f6f 	isb	sy
 80056ae:	f3bf 8f4f 	dsb	sy
 80056b2:	617a      	str	r2, [r7, #20]
 80056b4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80056b6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80056b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056be:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80056c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d22b      	bcs.n	8005722 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80056ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d6:	1c5a      	adds	r2, r3, #1
 80056d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056da:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80056dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80056e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e4:	d112      	bne.n	800570c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d016      	beq.n	800571c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f0:	3324      	adds	r3, #36	@ 0x24
 80056f2:	4618      	mov	r0, r3
 80056f4:	f001 f8fc 	bl	80068f0 <xTaskRemoveFromEventList>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d00e      	beq.n	800571c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00b      	beq.n	800571c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	2201      	movs	r2, #1
 8005708:	601a      	str	r2, [r3, #0]
 800570a:	e007      	b.n	800571c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800570c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005710:	3301      	adds	r3, #1
 8005712:	b2db      	uxtb	r3, r3
 8005714:	b25a      	sxtb	r2, r3
 8005716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005718:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800571c:	2301      	movs	r3, #1
 800571e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005720:	e001      	b.n	8005726 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005722:	2300      	movs	r3, #0
 8005724:	637b      	str	r3, [r7, #52]	@ 0x34
 8005726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005728:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f383 8811 	msr	BASEPRI, r3
}
 8005730:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005734:	4618      	mov	r0, r3
 8005736:	3738      	adds	r7, #56	@ 0x38
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b08c      	sub	sp, #48	@ 0x30
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005748:	2300      	movs	r3, #0
 800574a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005752:	2b00      	cmp	r3, #0
 8005754:	d10b      	bne.n	800576e <xQueueReceive+0x32>
	__asm volatile
 8005756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575a:	f383 8811 	msr	BASEPRI, r3
 800575e:	f3bf 8f6f 	isb	sy
 8005762:	f3bf 8f4f 	dsb	sy
 8005766:	623b      	str	r3, [r7, #32]
}
 8005768:	bf00      	nop
 800576a:	bf00      	nop
 800576c:	e7fd      	b.n	800576a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d103      	bne.n	800577c <xQueueReceive+0x40>
 8005774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <xQueueReceive+0x44>
 800577c:	2301      	movs	r3, #1
 800577e:	e000      	b.n	8005782 <xQueueReceive+0x46>
 8005780:	2300      	movs	r3, #0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10b      	bne.n	800579e <xQueueReceive+0x62>
	__asm volatile
 8005786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578a:	f383 8811 	msr	BASEPRI, r3
 800578e:	f3bf 8f6f 	isb	sy
 8005792:	f3bf 8f4f 	dsb	sy
 8005796:	61fb      	str	r3, [r7, #28]
}
 8005798:	bf00      	nop
 800579a:	bf00      	nop
 800579c:	e7fd      	b.n	800579a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800579e:	f001 fa7d 	bl	8006c9c <xTaskGetSchedulerState>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d102      	bne.n	80057ae <xQueueReceive+0x72>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d101      	bne.n	80057b2 <xQueueReceive+0x76>
 80057ae:	2301      	movs	r3, #1
 80057b0:	e000      	b.n	80057b4 <xQueueReceive+0x78>
 80057b2:	2300      	movs	r3, #0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10b      	bne.n	80057d0 <xQueueReceive+0x94>
	__asm volatile
 80057b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057bc:	f383 8811 	msr	BASEPRI, r3
 80057c0:	f3bf 8f6f 	isb	sy
 80057c4:	f3bf 8f4f 	dsb	sy
 80057c8:	61bb      	str	r3, [r7, #24]
}
 80057ca:	bf00      	nop
 80057cc:	bf00      	nop
 80057ce:	e7fd      	b.n	80057cc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057d0:	f002 fb02 	bl	8007dd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d01f      	beq.n	8005820 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80057e0:	68b9      	ldr	r1, [r7, #8]
 80057e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057e4:	f000 fac4 	bl	8005d70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80057e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ea:	1e5a      	subs	r2, r3, #1
 80057ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00f      	beq.n	8005818 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fa:	3310      	adds	r3, #16
 80057fc:	4618      	mov	r0, r3
 80057fe:	f001 f877 	bl	80068f0 <xTaskRemoveFromEventList>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d007      	beq.n	8005818 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005808:	4b3c      	ldr	r3, [pc, #240]	@ (80058fc <xQueueReceive+0x1c0>)
 800580a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800580e:	601a      	str	r2, [r3, #0]
 8005810:	f3bf 8f4f 	dsb	sy
 8005814:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005818:	f002 fb10 	bl	8007e3c <vPortExitCritical>
				return pdPASS;
 800581c:	2301      	movs	r3, #1
 800581e:	e069      	b.n	80058f4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d103      	bne.n	800582e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005826:	f002 fb09 	bl	8007e3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800582a:	2300      	movs	r3, #0
 800582c:	e062      	b.n	80058f4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800582e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005830:	2b00      	cmp	r3, #0
 8005832:	d106      	bne.n	8005842 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005834:	f107 0310 	add.w	r3, r7, #16
 8005838:	4618      	mov	r0, r3
 800583a:	f001 f8bd 	bl	80069b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800583e:	2301      	movs	r3, #1
 8005840:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005842:	f002 fafb 	bl	8007e3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005846:	f000 fe25 	bl	8006494 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800584a:	f002 fac5 	bl	8007dd8 <vPortEnterCritical>
 800584e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005850:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005854:	b25b      	sxtb	r3, r3
 8005856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800585a:	d103      	bne.n	8005864 <xQueueReceive+0x128>
 800585c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800585e:	2200      	movs	r2, #0
 8005860:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005866:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800586a:	b25b      	sxtb	r3, r3
 800586c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005870:	d103      	bne.n	800587a <xQueueReceive+0x13e>
 8005872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800587a:	f002 fadf 	bl	8007e3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800587e:	1d3a      	adds	r2, r7, #4
 8005880:	f107 0310 	add.w	r3, r7, #16
 8005884:	4611      	mov	r1, r2
 8005886:	4618      	mov	r0, r3
 8005888:	f001 f8ac 	bl	80069e4 <xTaskCheckForTimeOut>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d123      	bne.n	80058da <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005892:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005894:	f000 fae4 	bl	8005e60 <prvIsQueueEmpty>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d017      	beq.n	80058ce <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800589e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a0:	3324      	adds	r3, #36	@ 0x24
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	4611      	mov	r1, r2
 80058a6:	4618      	mov	r0, r3
 80058a8:	f000 ffd0 	bl	800684c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80058ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058ae:	f000 fa85 	bl	8005dbc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80058b2:	f000 fdfd 	bl	80064b0 <xTaskResumeAll>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d189      	bne.n	80057d0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80058bc:	4b0f      	ldr	r3, [pc, #60]	@ (80058fc <xQueueReceive+0x1c0>)
 80058be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058c2:	601a      	str	r2, [r3, #0]
 80058c4:	f3bf 8f4f 	dsb	sy
 80058c8:	f3bf 8f6f 	isb	sy
 80058cc:	e780      	b.n	80057d0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80058ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058d0:	f000 fa74 	bl	8005dbc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80058d4:	f000 fdec 	bl	80064b0 <xTaskResumeAll>
 80058d8:	e77a      	b.n	80057d0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80058da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058dc:	f000 fa6e 	bl	8005dbc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80058e0:	f000 fde6 	bl	80064b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058e6:	f000 fabb 	bl	8005e60 <prvIsQueueEmpty>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	f43f af6f 	beq.w	80057d0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80058f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3730      	adds	r7, #48	@ 0x30
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	e000ed04 	.word	0xe000ed04

08005900 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b08e      	sub	sp, #56	@ 0x38
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800590a:	2300      	movs	r3, #0
 800590c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005912:	2300      	movs	r3, #0
 8005914:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10b      	bne.n	8005934 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800591c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005920:	f383 8811 	msr	BASEPRI, r3
 8005924:	f3bf 8f6f 	isb	sy
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	623b      	str	r3, [r7, #32]
}
 800592e:	bf00      	nop
 8005930:	bf00      	nop
 8005932:	e7fd      	b.n	8005930 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005938:	2b00      	cmp	r3, #0
 800593a:	d00b      	beq.n	8005954 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800593c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005940:	f383 8811 	msr	BASEPRI, r3
 8005944:	f3bf 8f6f 	isb	sy
 8005948:	f3bf 8f4f 	dsb	sy
 800594c:	61fb      	str	r3, [r7, #28]
}
 800594e:	bf00      	nop
 8005950:	bf00      	nop
 8005952:	e7fd      	b.n	8005950 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005954:	f001 f9a2 	bl	8006c9c <xTaskGetSchedulerState>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d102      	bne.n	8005964 <xQueueSemaphoreTake+0x64>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <xQueueSemaphoreTake+0x68>
 8005964:	2301      	movs	r3, #1
 8005966:	e000      	b.n	800596a <xQueueSemaphoreTake+0x6a>
 8005968:	2300      	movs	r3, #0
 800596a:	2b00      	cmp	r3, #0
 800596c:	d10b      	bne.n	8005986 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800596e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005972:	f383 8811 	msr	BASEPRI, r3
 8005976:	f3bf 8f6f 	isb	sy
 800597a:	f3bf 8f4f 	dsb	sy
 800597e:	61bb      	str	r3, [r7, #24]
}
 8005980:	bf00      	nop
 8005982:	bf00      	nop
 8005984:	e7fd      	b.n	8005982 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005986:	f002 fa27 	bl	8007dd8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800598a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800598c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005992:	2b00      	cmp	r3, #0
 8005994:	d024      	beq.n	80059e0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005998:	1e5a      	subs	r2, r3, #1
 800599a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800599c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800599e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d104      	bne.n	80059b0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80059a6:	f001 faf3 	bl	8006f90 <pvTaskIncrementMutexHeldCount>
 80059aa:	4602      	mov	r2, r0
 80059ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ae:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00f      	beq.n	80059d8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ba:	3310      	adds	r3, #16
 80059bc:	4618      	mov	r0, r3
 80059be:	f000 ff97 	bl	80068f0 <xTaskRemoveFromEventList>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d007      	beq.n	80059d8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80059c8:	4b54      	ldr	r3, [pc, #336]	@ (8005b1c <xQueueSemaphoreTake+0x21c>)
 80059ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059ce:	601a      	str	r2, [r3, #0]
 80059d0:	f3bf 8f4f 	dsb	sy
 80059d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80059d8:	f002 fa30 	bl	8007e3c <vPortExitCritical>
				return pdPASS;
 80059dc:	2301      	movs	r3, #1
 80059de:	e098      	b.n	8005b12 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d112      	bne.n	8005a0c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80059e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00b      	beq.n	8005a04 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80059ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f0:	f383 8811 	msr	BASEPRI, r3
 80059f4:	f3bf 8f6f 	isb	sy
 80059f8:	f3bf 8f4f 	dsb	sy
 80059fc:	617b      	str	r3, [r7, #20]
}
 80059fe:	bf00      	nop
 8005a00:	bf00      	nop
 8005a02:	e7fd      	b.n	8005a00 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005a04:	f002 fa1a 	bl	8007e3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	e082      	b.n	8005b12 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d106      	bne.n	8005a20 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a12:	f107 030c 	add.w	r3, r7, #12
 8005a16:	4618      	mov	r0, r3
 8005a18:	f000 ffce 	bl	80069b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a20:	f002 fa0c 	bl	8007e3c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a24:	f000 fd36 	bl	8006494 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a28:	f002 f9d6 	bl	8007dd8 <vPortEnterCritical>
 8005a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a2e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a32:	b25b      	sxtb	r3, r3
 8005a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a38:	d103      	bne.n	8005a42 <xQueueSemaphoreTake+0x142>
 8005a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a44:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a48:	b25b      	sxtb	r3, r3
 8005a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a4e:	d103      	bne.n	8005a58 <xQueueSemaphoreTake+0x158>
 8005a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a58:	f002 f9f0 	bl	8007e3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a5c:	463a      	mov	r2, r7
 8005a5e:	f107 030c 	add.w	r3, r7, #12
 8005a62:	4611      	mov	r1, r2
 8005a64:	4618      	mov	r0, r3
 8005a66:	f000 ffbd 	bl	80069e4 <xTaskCheckForTimeOut>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d132      	bne.n	8005ad6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a70:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005a72:	f000 f9f5 	bl	8005e60 <prvIsQueueEmpty>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d026      	beq.n	8005aca <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d109      	bne.n	8005a98 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005a84:	f002 f9a8 	bl	8007dd8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f001 f923 	bl	8006cd8 <xTaskPriorityInherit>
 8005a92:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005a94:	f002 f9d2 	bl	8007e3c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a9a:	3324      	adds	r3, #36	@ 0x24
 8005a9c:	683a      	ldr	r2, [r7, #0]
 8005a9e:	4611      	mov	r1, r2
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	f000 fed3 	bl	800684c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005aa6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005aa8:	f000 f988 	bl	8005dbc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005aac:	f000 fd00 	bl	80064b0 <xTaskResumeAll>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	f47f af67 	bne.w	8005986 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005ab8:	4b18      	ldr	r3, [pc, #96]	@ (8005b1c <xQueueSemaphoreTake+0x21c>)
 8005aba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005abe:	601a      	str	r2, [r3, #0]
 8005ac0:	f3bf 8f4f 	dsb	sy
 8005ac4:	f3bf 8f6f 	isb	sy
 8005ac8:	e75d      	b.n	8005986 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005aca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005acc:	f000 f976 	bl	8005dbc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ad0:	f000 fcee 	bl	80064b0 <xTaskResumeAll>
 8005ad4:	e757      	b.n	8005986 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005ad6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ad8:	f000 f970 	bl	8005dbc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005adc:	f000 fce8 	bl	80064b0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ae0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ae2:	f000 f9bd 	bl	8005e60 <prvIsQueueEmpty>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f43f af4c 	beq.w	8005986 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00d      	beq.n	8005b10 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005af4:	f002 f970 	bl	8007dd8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005af8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005afa:	f000 f8b7 	bl	8005c6c <prvGetDisinheritPriorityAfterTimeout>
 8005afe:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b06:	4618      	mov	r0, r3
 8005b08:	f001 f9be 	bl	8006e88 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005b0c:	f002 f996 	bl	8007e3c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005b10:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3738      	adds	r7, #56	@ 0x38
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	e000ed04 	.word	0xe000ed04

08005b20 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08e      	sub	sp, #56	@ 0x38
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d10b      	bne.n	8005b4e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b3a:	f383 8811 	msr	BASEPRI, r3
 8005b3e:	f3bf 8f6f 	isb	sy
 8005b42:	f3bf 8f4f 	dsb	sy
 8005b46:	623b      	str	r3, [r7, #32]
}
 8005b48:	bf00      	nop
 8005b4a:	bf00      	nop
 8005b4c:	e7fd      	b.n	8005b4a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d103      	bne.n	8005b5c <xQueueReceiveFromISR+0x3c>
 8005b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d101      	bne.n	8005b60 <xQueueReceiveFromISR+0x40>
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e000      	b.n	8005b62 <xQueueReceiveFromISR+0x42>
 8005b60:	2300      	movs	r3, #0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10b      	bne.n	8005b7e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6a:	f383 8811 	msr	BASEPRI, r3
 8005b6e:	f3bf 8f6f 	isb	sy
 8005b72:	f3bf 8f4f 	dsb	sy
 8005b76:	61fb      	str	r3, [r7, #28]
}
 8005b78:	bf00      	nop
 8005b7a:	bf00      	nop
 8005b7c:	e7fd      	b.n	8005b7a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b7e:	f002 fa0b 	bl	8007f98 <vPortValidateInterruptPriority>
	__asm volatile
 8005b82:	f3ef 8211 	mrs	r2, BASEPRI
 8005b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b8a:	f383 8811 	msr	BASEPRI, r3
 8005b8e:	f3bf 8f6f 	isb	sy
 8005b92:	f3bf 8f4f 	dsb	sy
 8005b96:	61ba      	str	r2, [r7, #24]
 8005b98:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005b9a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d02f      	beq.n	8005c0a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005bb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005bb4:	68b9      	ldr	r1, [r7, #8]
 8005bb6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bb8:	f000 f8da 	bl	8005d70 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bbe:	1e5a      	subs	r2, r3, #1
 8005bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005bc4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bcc:	d112      	bne.n	8005bf4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d016      	beq.n	8005c04 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd8:	3310      	adds	r3, #16
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 fe88 	bl	80068f0 <xTaskRemoveFromEventList>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00e      	beq.n	8005c04 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00b      	beq.n	8005c04 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	601a      	str	r2, [r3, #0]
 8005bf2:	e007      	b.n	8005c04 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005bf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	b25a      	sxtb	r2, r3
 8005bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005c04:	2301      	movs	r3, #1
 8005c06:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c08:	e001      	b.n	8005c0e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c10:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	f383 8811 	msr	BASEPRI, r3
}
 8005c18:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3738      	adds	r7, #56	@ 0x38
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d10b      	bne.n	8005c4e <vQueueDelete+0x2a>
	__asm volatile
 8005c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c3a:	f383 8811 	msr	BASEPRI, r3
 8005c3e:	f3bf 8f6f 	isb	sy
 8005c42:	f3bf 8f4f 	dsb	sy
 8005c46:	60bb      	str	r3, [r7, #8]
}
 8005c48:	bf00      	nop
 8005c4a:	bf00      	nop
 8005c4c:	e7fd      	b.n	8005c4a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8005c4e:	68f8      	ldr	r0, [r7, #12]
 8005c50:	f000 f95e 	bl	8005f10 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d102      	bne.n	8005c64 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f002 faaa 	bl	80081b8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005c64:	bf00      	nop
 8005c66:	3710      	adds	r7, #16
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d006      	beq.n	8005c8a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005c86:	60fb      	str	r3, [r7, #12]
 8005c88:	e001      	b.n	8005c8e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
	}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3714      	adds	r7, #20
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b086      	sub	sp, #24
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10d      	bne.n	8005cd6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d14d      	bne.n	8005d5e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f001 f86e 	bl	8006da8 <xTaskPriorityDisinherit>
 8005ccc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	609a      	str	r2, [r3, #8]
 8005cd4:	e043      	b.n	8005d5e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d119      	bne.n	8005d10 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6858      	ldr	r0, [r3, #4]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	68b9      	ldr	r1, [r7, #8]
 8005ce8:	f002 fdad 	bl	8008846 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	685a      	ldr	r2, [r3, #4]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf4:	441a      	add	r2, r3
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d32b      	bcc.n	8005d5e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	605a      	str	r2, [r3, #4]
 8005d0e:	e026      	b.n	8005d5e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	68d8      	ldr	r0, [r3, #12]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d18:	461a      	mov	r2, r3
 8005d1a:	68b9      	ldr	r1, [r7, #8]
 8005d1c:	f002 fd93 	bl	8008846 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	68da      	ldr	r2, [r3, #12]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d28:	425b      	negs	r3, r3
 8005d2a:	441a      	add	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	68da      	ldr	r2, [r3, #12]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d207      	bcs.n	8005d4c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	689a      	ldr	r2, [r3, #8]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d44:	425b      	negs	r3, r3
 8005d46:	441a      	add	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d105      	bne.n	8005d5e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d002      	beq.n	8005d5e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	1c5a      	adds	r2, r3, #1
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005d66:	697b      	ldr	r3, [r7, #20]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3718      	adds	r7, #24
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d018      	beq.n	8005db4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	68da      	ldr	r2, [r3, #12]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8a:	441a      	add	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	68da      	ldr	r2, [r3, #12]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d303      	bcc.n	8005da4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	68d9      	ldr	r1, [r3, #12]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dac:	461a      	mov	r2, r3
 8005dae:	6838      	ldr	r0, [r7, #0]
 8005db0:	f002 fd49 	bl	8008846 <memcpy>
	}
}
 8005db4:	bf00      	nop
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005dc4:	f002 f808 	bl	8007dd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005dce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005dd0:	e011      	b.n	8005df6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d012      	beq.n	8005e00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	3324      	adds	r3, #36	@ 0x24
 8005dde:	4618      	mov	r0, r3
 8005de0:	f000 fd86 	bl	80068f0 <xTaskRemoveFromEventList>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d001      	beq.n	8005dee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005dea:	f000 fe5f 	bl	8006aac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005dee:	7bfb      	ldrb	r3, [r7, #15]
 8005df0:	3b01      	subs	r3, #1
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	dce9      	bgt.n	8005dd2 <prvUnlockQueue+0x16>
 8005dfe:	e000      	b.n	8005e02 <prvUnlockQueue+0x46>
					break;
 8005e00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	22ff      	movs	r2, #255	@ 0xff
 8005e06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005e0a:	f002 f817 	bl	8007e3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005e0e:	f001 ffe3 	bl	8007dd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e1a:	e011      	b.n	8005e40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	691b      	ldr	r3, [r3, #16]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d012      	beq.n	8005e4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	3310      	adds	r3, #16
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 fd61 	bl	80068f0 <xTaskRemoveFromEventList>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d001      	beq.n	8005e38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005e34:	f000 fe3a 	bl	8006aac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005e38:	7bbb      	ldrb	r3, [r7, #14]
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	dce9      	bgt.n	8005e1c <prvUnlockQueue+0x60>
 8005e48:	e000      	b.n	8005e4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005e4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	22ff      	movs	r2, #255	@ 0xff
 8005e50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005e54:	f001 fff2 	bl	8007e3c <vPortExitCritical>
}
 8005e58:	bf00      	nop
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e68:	f001 ffb6 	bl	8007dd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d102      	bne.n	8005e7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005e74:	2301      	movs	r3, #1
 8005e76:	60fb      	str	r3, [r7, #12]
 8005e78:	e001      	b.n	8005e7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e7e:	f001 ffdd 	bl	8007e3c <vPortExitCritical>

	return xReturn;
 8005e82:	68fb      	ldr	r3, [r7, #12]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e94:	f001 ffa0 	bl	8007dd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d102      	bne.n	8005eaa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	60fb      	str	r3, [r7, #12]
 8005ea8:	e001      	b.n	8005eae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005eae:	f001 ffc5 	bl	8007e3c <vPortExitCritical>

	return xReturn;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3710      	adds	r7, #16
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	60fb      	str	r3, [r7, #12]
 8005eca:	e014      	b.n	8005ef6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005ecc:	4a0f      	ldr	r2, [pc, #60]	@ (8005f0c <vQueueAddToRegistry+0x50>)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d10b      	bne.n	8005ef0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005ed8:	490c      	ldr	r1, [pc, #48]	@ (8005f0c <vQueueAddToRegistry+0x50>)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	683a      	ldr	r2, [r7, #0]
 8005ede:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8005f0c <vQueueAddToRegistry+0x50>)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	00db      	lsls	r3, r3, #3
 8005ee8:	4413      	add	r3, r2
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005eee:	e006      	b.n	8005efe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	60fb      	str	r3, [r7, #12]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2b07      	cmp	r3, #7
 8005efa:	d9e7      	bls.n	8005ecc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005efc:	bf00      	nop
 8005efe:	bf00      	nop
 8005f00:	3714      	adds	r7, #20
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	20000948 	.word	0x20000948

08005f10 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005f18:	2300      	movs	r3, #0
 8005f1a:	60fb      	str	r3, [r7, #12]
 8005f1c:	e016      	b.n	8005f4c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005f1e:	4a10      	ldr	r2, [pc, #64]	@ (8005f60 <vQueueUnregisterQueue+0x50>)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	00db      	lsls	r3, r3, #3
 8005f24:	4413      	add	r3, r2
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d10b      	bne.n	8005f46 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005f2e:	4a0c      	ldr	r2, [pc, #48]	@ (8005f60 <vQueueUnregisterQueue+0x50>)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2100      	movs	r1, #0
 8005f34:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8005f38:	4a09      	ldr	r2, [pc, #36]	@ (8005f60 <vQueueUnregisterQueue+0x50>)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	00db      	lsls	r3, r3, #3
 8005f3e:	4413      	add	r3, r2
 8005f40:	2200      	movs	r2, #0
 8005f42:	605a      	str	r2, [r3, #4]
				break;
 8005f44:	e006      	b.n	8005f54 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	3301      	adds	r3, #1
 8005f4a:	60fb      	str	r3, [r7, #12]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2b07      	cmp	r3, #7
 8005f50:	d9e5      	bls.n	8005f1e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005f52:	bf00      	nop
 8005f54:	bf00      	nop
 8005f56:	3714      	adds	r7, #20
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr
 8005f60:	20000948 	.word	0x20000948

08005f64 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b086      	sub	sp, #24
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005f74:	f001 ff30 	bl	8007dd8 <vPortEnterCritical>
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f7e:	b25b      	sxtb	r3, r3
 8005f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f84:	d103      	bne.n	8005f8e <vQueueWaitForMessageRestricted+0x2a>
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f94:	b25b      	sxtb	r3, r3
 8005f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f9a:	d103      	bne.n	8005fa4 <vQueueWaitForMessageRestricted+0x40>
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fa4:	f001 ff4a 	bl	8007e3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d106      	bne.n	8005fbe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	3324      	adds	r3, #36	@ 0x24
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	68b9      	ldr	r1, [r7, #8]
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f000 fc6d 	bl	8006898 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005fbe:	6978      	ldr	r0, [r7, #20]
 8005fc0:	f7ff fefc 	bl	8005dbc <prvUnlockQueue>
	}
 8005fc4:	bf00      	nop
 8005fc6:	3718      	adds	r7, #24
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b08e      	sub	sp, #56	@ 0x38
 8005fd0:	af04      	add	r7, sp, #16
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
 8005fd8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005fda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10b      	bne.n	8005ff8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe4:	f383 8811 	msr	BASEPRI, r3
 8005fe8:	f3bf 8f6f 	isb	sy
 8005fec:	f3bf 8f4f 	dsb	sy
 8005ff0:	623b      	str	r3, [r7, #32]
}
 8005ff2:	bf00      	nop
 8005ff4:	bf00      	nop
 8005ff6:	e7fd      	b.n	8005ff4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d10b      	bne.n	8006016 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006002:	f383 8811 	msr	BASEPRI, r3
 8006006:	f3bf 8f6f 	isb	sy
 800600a:	f3bf 8f4f 	dsb	sy
 800600e:	61fb      	str	r3, [r7, #28]
}
 8006010:	bf00      	nop
 8006012:	bf00      	nop
 8006014:	e7fd      	b.n	8006012 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006016:	23a8      	movs	r3, #168	@ 0xa8
 8006018:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	2ba8      	cmp	r3, #168	@ 0xa8
 800601e:	d00b      	beq.n	8006038 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006024:	f383 8811 	msr	BASEPRI, r3
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	61bb      	str	r3, [r7, #24]
}
 8006032:	bf00      	nop
 8006034:	bf00      	nop
 8006036:	e7fd      	b.n	8006034 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006038:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800603a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800603c:	2b00      	cmp	r3, #0
 800603e:	d01e      	beq.n	800607e <xTaskCreateStatic+0xb2>
 8006040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006042:	2b00      	cmp	r3, #0
 8006044:	d01b      	beq.n	800607e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006048:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800604a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800604c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800604e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006052:	2202      	movs	r2, #2
 8006054:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006058:	2300      	movs	r3, #0
 800605a:	9303      	str	r3, [sp, #12]
 800605c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605e:	9302      	str	r3, [sp, #8]
 8006060:	f107 0314 	add.w	r3, r7, #20
 8006064:	9301      	str	r3, [sp, #4]
 8006066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006068:	9300      	str	r3, [sp, #0]
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	68b9      	ldr	r1, [r7, #8]
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f000 f851 	bl	8006118 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006076:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006078:	f000 f8f6 	bl	8006268 <prvAddNewTaskToReadyList>
 800607c:	e001      	b.n	8006082 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800607e:	2300      	movs	r3, #0
 8006080:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006082:	697b      	ldr	r3, [r7, #20]
	}
 8006084:	4618      	mov	r0, r3
 8006086:	3728      	adds	r7, #40	@ 0x28
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800608c:	b580      	push	{r7, lr}
 800608e:	b08c      	sub	sp, #48	@ 0x30
 8006090:	af04      	add	r7, sp, #16
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	603b      	str	r3, [r7, #0]
 8006098:	4613      	mov	r3, r2
 800609a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800609c:	88fb      	ldrh	r3, [r7, #6]
 800609e:	009b      	lsls	r3, r3, #2
 80060a0:	4618      	mov	r0, r3
 80060a2:	f001 ffbb 	bl	800801c <pvPortMalloc>
 80060a6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00e      	beq.n	80060cc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80060ae:	20a8      	movs	r0, #168	@ 0xa8
 80060b0:	f001 ffb4 	bl	800801c <pvPortMalloc>
 80060b4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	697a      	ldr	r2, [r7, #20]
 80060c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80060c2:	e005      	b.n	80060d0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80060c4:	6978      	ldr	r0, [r7, #20]
 80060c6:	f002 f877 	bl	80081b8 <vPortFree>
 80060ca:	e001      	b.n	80060d0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80060cc:	2300      	movs	r3, #0
 80060ce:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80060d0:	69fb      	ldr	r3, [r7, #28]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d017      	beq.n	8006106 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80060de:	88fa      	ldrh	r2, [r7, #6]
 80060e0:	2300      	movs	r3, #0
 80060e2:	9303      	str	r3, [sp, #12]
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	9302      	str	r3, [sp, #8]
 80060e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ea:	9301      	str	r3, [sp, #4]
 80060ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ee:	9300      	str	r3, [sp, #0]
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	68b9      	ldr	r1, [r7, #8]
 80060f4:	68f8      	ldr	r0, [r7, #12]
 80060f6:	f000 f80f 	bl	8006118 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80060fa:	69f8      	ldr	r0, [r7, #28]
 80060fc:	f000 f8b4 	bl	8006268 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006100:	2301      	movs	r3, #1
 8006102:	61bb      	str	r3, [r7, #24]
 8006104:	e002      	b.n	800610c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006106:	f04f 33ff 	mov.w	r3, #4294967295
 800610a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800610c:	69bb      	ldr	r3, [r7, #24]
	}
 800610e:	4618      	mov	r0, r3
 8006110:	3720      	adds	r7, #32
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
	...

08006118 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b088      	sub	sp, #32
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]
 8006124:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006128:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	461a      	mov	r2, r3
 8006130:	21a5      	movs	r1, #165	@ 0xa5
 8006132:	f002 fab6 	bl	80086a2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006138:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006140:	3b01      	subs	r3, #1
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	4413      	add	r3, r2
 8006146:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	f023 0307 	bic.w	r3, r3, #7
 800614e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006150:	69bb      	ldr	r3, [r7, #24]
 8006152:	f003 0307 	and.w	r3, r3, #7
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00b      	beq.n	8006172 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800615a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615e:	f383 8811 	msr	BASEPRI, r3
 8006162:	f3bf 8f6f 	isb	sy
 8006166:	f3bf 8f4f 	dsb	sy
 800616a:	617b      	str	r3, [r7, #20]
}
 800616c:	bf00      	nop
 800616e:	bf00      	nop
 8006170:	e7fd      	b.n	800616e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d01f      	beq.n	80061b8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006178:	2300      	movs	r3, #0
 800617a:	61fb      	str	r3, [r7, #28]
 800617c:	e012      	b.n	80061a4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	4413      	add	r3, r2
 8006184:	7819      	ldrb	r1, [r3, #0]
 8006186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	4413      	add	r3, r2
 800618c:	3334      	adds	r3, #52	@ 0x34
 800618e:	460a      	mov	r2, r1
 8006190:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006192:	68ba      	ldr	r2, [r7, #8]
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	4413      	add	r3, r2
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d006      	beq.n	80061ac <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	3301      	adds	r3, #1
 80061a2:	61fb      	str	r3, [r7, #28]
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	2b0f      	cmp	r3, #15
 80061a8:	d9e9      	bls.n	800617e <prvInitialiseNewTask+0x66>
 80061aa:	e000      	b.n	80061ae <prvInitialiseNewTask+0x96>
			{
				break;
 80061ac:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80061ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061b6:	e003      	b.n	80061c0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80061b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80061c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061c2:	2b37      	cmp	r3, #55	@ 0x37
 80061c4:	d901      	bls.n	80061ca <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80061c6:	2337      	movs	r3, #55	@ 0x37
 80061c8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80061ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061ce:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80061d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061d4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80061d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d8:	2200      	movs	r2, #0
 80061da:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80061dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061de:	3304      	adds	r3, #4
 80061e0:	4618      	mov	r0, r3
 80061e2:	f7fe fd7b 	bl	8004cdc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80061e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e8:	3318      	adds	r3, #24
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7fe fd76 	bl	8004cdc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80061f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061f4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80061fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006202:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006204:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006208:	2200      	movs	r2, #0
 800620a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800620e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006210:	2200      	movs	r2, #0
 8006212:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006218:	3354      	adds	r3, #84	@ 0x54
 800621a:	224c      	movs	r2, #76	@ 0x4c
 800621c:	2100      	movs	r1, #0
 800621e:	4618      	mov	r0, r3
 8006220:	f002 fa3f 	bl	80086a2 <memset>
 8006224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006226:	4a0d      	ldr	r2, [pc, #52]	@ (800625c <prvInitialiseNewTask+0x144>)
 8006228:	659a      	str	r2, [r3, #88]	@ 0x58
 800622a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622c:	4a0c      	ldr	r2, [pc, #48]	@ (8006260 <prvInitialiseNewTask+0x148>)
 800622e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006232:	4a0c      	ldr	r2, [pc, #48]	@ (8006264 <prvInitialiseNewTask+0x14c>)
 8006234:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006236:	683a      	ldr	r2, [r7, #0]
 8006238:	68f9      	ldr	r1, [r7, #12]
 800623a:	69b8      	ldr	r0, [r7, #24]
 800623c:	f001 fc9a 	bl	8007b74 <pxPortInitialiseStack>
 8006240:	4602      	mov	r2, r0
 8006242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006244:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006248:	2b00      	cmp	r3, #0
 800624a:	d002      	beq.n	8006252 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800624c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800624e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006250:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006252:	bf00      	nop
 8006254:	3720      	adds	r7, #32
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	20004a74 	.word	0x20004a74
 8006260:	20004adc 	.word	0x20004adc
 8006264:	20004b44 	.word	0x20004b44

08006268 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006270:	f001 fdb2 	bl	8007dd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006274:	4b2d      	ldr	r3, [pc, #180]	@ (800632c <prvAddNewTaskToReadyList+0xc4>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	3301      	adds	r3, #1
 800627a:	4a2c      	ldr	r2, [pc, #176]	@ (800632c <prvAddNewTaskToReadyList+0xc4>)
 800627c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800627e:	4b2c      	ldr	r3, [pc, #176]	@ (8006330 <prvAddNewTaskToReadyList+0xc8>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d109      	bne.n	800629a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006286:	4a2a      	ldr	r2, [pc, #168]	@ (8006330 <prvAddNewTaskToReadyList+0xc8>)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800628c:	4b27      	ldr	r3, [pc, #156]	@ (800632c <prvAddNewTaskToReadyList+0xc4>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b01      	cmp	r3, #1
 8006292:	d110      	bne.n	80062b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006294:	f000 fc2e 	bl	8006af4 <prvInitialiseTaskLists>
 8006298:	e00d      	b.n	80062b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800629a:	4b26      	ldr	r3, [pc, #152]	@ (8006334 <prvAddNewTaskToReadyList+0xcc>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d109      	bne.n	80062b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80062a2:	4b23      	ldr	r3, [pc, #140]	@ (8006330 <prvAddNewTaskToReadyList+0xc8>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d802      	bhi.n	80062b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80062b0:	4a1f      	ldr	r2, [pc, #124]	@ (8006330 <prvAddNewTaskToReadyList+0xc8>)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80062b6:	4b20      	ldr	r3, [pc, #128]	@ (8006338 <prvAddNewTaskToReadyList+0xd0>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	3301      	adds	r3, #1
 80062bc:	4a1e      	ldr	r2, [pc, #120]	@ (8006338 <prvAddNewTaskToReadyList+0xd0>)
 80062be:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80062c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006338 <prvAddNewTaskToReadyList+0xd0>)
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062cc:	4b1b      	ldr	r3, [pc, #108]	@ (800633c <prvAddNewTaskToReadyList+0xd4>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d903      	bls.n	80062dc <prvAddNewTaskToReadyList+0x74>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062d8:	4a18      	ldr	r2, [pc, #96]	@ (800633c <prvAddNewTaskToReadyList+0xd4>)
 80062da:	6013      	str	r3, [r2, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062e0:	4613      	mov	r3, r2
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	4413      	add	r3, r2
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	4a15      	ldr	r2, [pc, #84]	@ (8006340 <prvAddNewTaskToReadyList+0xd8>)
 80062ea:	441a      	add	r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	3304      	adds	r3, #4
 80062f0:	4619      	mov	r1, r3
 80062f2:	4610      	mov	r0, r2
 80062f4:	f7fe fcff 	bl	8004cf6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80062f8:	f001 fda0 	bl	8007e3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80062fc:	4b0d      	ldr	r3, [pc, #52]	@ (8006334 <prvAddNewTaskToReadyList+0xcc>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00e      	beq.n	8006322 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006304:	4b0a      	ldr	r3, [pc, #40]	@ (8006330 <prvAddNewTaskToReadyList+0xc8>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800630e:	429a      	cmp	r2, r3
 8006310:	d207      	bcs.n	8006322 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006312:	4b0c      	ldr	r3, [pc, #48]	@ (8006344 <prvAddNewTaskToReadyList+0xdc>)
 8006314:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006318:	601a      	str	r2, [r3, #0]
 800631a:	f3bf 8f4f 	dsb	sy
 800631e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006322:	bf00      	nop
 8006324:	3708      	adds	r7, #8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	20000e5c 	.word	0x20000e5c
 8006330:	20000988 	.word	0x20000988
 8006334:	20000e68 	.word	0x20000e68
 8006338:	20000e78 	.word	0x20000e78
 800633c:	20000e64 	.word	0x20000e64
 8006340:	2000098c 	.word	0x2000098c
 8006344:	e000ed04 	.word	0xe000ed04

08006348 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006350:	2300      	movs	r3, #0
 8006352:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d018      	beq.n	800638c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800635a:	4b14      	ldr	r3, [pc, #80]	@ (80063ac <vTaskDelay+0x64>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d00b      	beq.n	800637a <vTaskDelay+0x32>
	__asm volatile
 8006362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006366:	f383 8811 	msr	BASEPRI, r3
 800636a:	f3bf 8f6f 	isb	sy
 800636e:	f3bf 8f4f 	dsb	sy
 8006372:	60bb      	str	r3, [r7, #8]
}
 8006374:	bf00      	nop
 8006376:	bf00      	nop
 8006378:	e7fd      	b.n	8006376 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800637a:	f000 f88b 	bl	8006494 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800637e:	2100      	movs	r1, #0
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 ff5f 	bl	8007244 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006386:	f000 f893 	bl	80064b0 <xTaskResumeAll>
 800638a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d107      	bne.n	80063a2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006392:	4b07      	ldr	r3, [pc, #28]	@ (80063b0 <vTaskDelay+0x68>)
 8006394:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006398:	601a      	str	r2, [r3, #0]
 800639a:	f3bf 8f4f 	dsb	sy
 800639e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80063a2:	bf00      	nop
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	20000e84 	.word	0x20000e84
 80063b0:	e000ed04 	.word	0xe000ed04

080063b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08a      	sub	sp, #40	@ 0x28
 80063b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80063ba:	2300      	movs	r3, #0
 80063bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80063be:	2300      	movs	r3, #0
 80063c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80063c2:	463a      	mov	r2, r7
 80063c4:	1d39      	adds	r1, r7, #4
 80063c6:	f107 0308 	add.w	r3, r7, #8
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7fe fc32 	bl	8004c34 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80063d0:	6839      	ldr	r1, [r7, #0]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	68ba      	ldr	r2, [r7, #8]
 80063d6:	9202      	str	r2, [sp, #8]
 80063d8:	9301      	str	r3, [sp, #4]
 80063da:	2300      	movs	r3, #0
 80063dc:	9300      	str	r3, [sp, #0]
 80063de:	2300      	movs	r3, #0
 80063e0:	460a      	mov	r2, r1
 80063e2:	4924      	ldr	r1, [pc, #144]	@ (8006474 <vTaskStartScheduler+0xc0>)
 80063e4:	4824      	ldr	r0, [pc, #144]	@ (8006478 <vTaskStartScheduler+0xc4>)
 80063e6:	f7ff fdf1 	bl	8005fcc <xTaskCreateStatic>
 80063ea:	4603      	mov	r3, r0
 80063ec:	4a23      	ldr	r2, [pc, #140]	@ (800647c <vTaskStartScheduler+0xc8>)
 80063ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80063f0:	4b22      	ldr	r3, [pc, #136]	@ (800647c <vTaskStartScheduler+0xc8>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d002      	beq.n	80063fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80063f8:	2301      	movs	r3, #1
 80063fa:	617b      	str	r3, [r7, #20]
 80063fc:	e001      	b.n	8006402 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80063fe:	2300      	movs	r3, #0
 8006400:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d102      	bne.n	800640e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006408:	f000 ff70 	bl	80072ec <xTimerCreateTimerTask>
 800640c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	2b01      	cmp	r3, #1
 8006412:	d11b      	bne.n	800644c <vTaskStartScheduler+0x98>
	__asm volatile
 8006414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	613b      	str	r3, [r7, #16]
}
 8006426:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006428:	4b15      	ldr	r3, [pc, #84]	@ (8006480 <vTaskStartScheduler+0xcc>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	3354      	adds	r3, #84	@ 0x54
 800642e:	4a15      	ldr	r2, [pc, #84]	@ (8006484 <vTaskStartScheduler+0xd0>)
 8006430:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006432:	4b15      	ldr	r3, [pc, #84]	@ (8006488 <vTaskStartScheduler+0xd4>)
 8006434:	f04f 32ff 	mov.w	r2, #4294967295
 8006438:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800643a:	4b14      	ldr	r3, [pc, #80]	@ (800648c <vTaskStartScheduler+0xd8>)
 800643c:	2201      	movs	r2, #1
 800643e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006440:	4b13      	ldr	r3, [pc, #76]	@ (8006490 <vTaskStartScheduler+0xdc>)
 8006442:	2200      	movs	r2, #0
 8006444:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006446:	f001 fc23 	bl	8007c90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800644a:	e00f      	b.n	800646c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006452:	d10b      	bne.n	800646c <vTaskStartScheduler+0xb8>
	__asm volatile
 8006454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006458:	f383 8811 	msr	BASEPRI, r3
 800645c:	f3bf 8f6f 	isb	sy
 8006460:	f3bf 8f4f 	dsb	sy
 8006464:	60fb      	str	r3, [r7, #12]
}
 8006466:	bf00      	nop
 8006468:	bf00      	nop
 800646a:	e7fd      	b.n	8006468 <vTaskStartScheduler+0xb4>
}
 800646c:	bf00      	nop
 800646e:	3718      	adds	r7, #24
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}
 8006474:	080095c4 	.word	0x080095c4
 8006478:	08006ac5 	.word	0x08006ac5
 800647c:	20000e80 	.word	0x20000e80
 8006480:	20000988 	.word	0x20000988
 8006484:	20000020 	.word	0x20000020
 8006488:	20000e7c 	.word	0x20000e7c
 800648c:	20000e68 	.word	0x20000e68
 8006490:	20000e60 	.word	0x20000e60

08006494 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006494:	b480      	push	{r7}
 8006496:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006498:	4b04      	ldr	r3, [pc, #16]	@ (80064ac <vTaskSuspendAll+0x18>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	3301      	adds	r3, #1
 800649e:	4a03      	ldr	r2, [pc, #12]	@ (80064ac <vTaskSuspendAll+0x18>)
 80064a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80064a2:	bf00      	nop
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr
 80064ac:	20000e84 	.word	0x20000e84

080064b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80064b6:	2300      	movs	r3, #0
 80064b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80064ba:	2300      	movs	r3, #0
 80064bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80064be:	4b42      	ldr	r3, [pc, #264]	@ (80065c8 <xTaskResumeAll+0x118>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d10b      	bne.n	80064de <xTaskResumeAll+0x2e>
	__asm volatile
 80064c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ca:	f383 8811 	msr	BASEPRI, r3
 80064ce:	f3bf 8f6f 	isb	sy
 80064d2:	f3bf 8f4f 	dsb	sy
 80064d6:	603b      	str	r3, [r7, #0]
}
 80064d8:	bf00      	nop
 80064da:	bf00      	nop
 80064dc:	e7fd      	b.n	80064da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80064de:	f001 fc7b 	bl	8007dd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80064e2:	4b39      	ldr	r3, [pc, #228]	@ (80065c8 <xTaskResumeAll+0x118>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	4a37      	ldr	r2, [pc, #220]	@ (80065c8 <xTaskResumeAll+0x118>)
 80064ea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064ec:	4b36      	ldr	r3, [pc, #216]	@ (80065c8 <xTaskResumeAll+0x118>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d162      	bne.n	80065ba <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80064f4:	4b35      	ldr	r3, [pc, #212]	@ (80065cc <xTaskResumeAll+0x11c>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d05e      	beq.n	80065ba <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80064fc:	e02f      	b.n	800655e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064fe:	4b34      	ldr	r3, [pc, #208]	@ (80065d0 <xTaskResumeAll+0x120>)
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	3318      	adds	r3, #24
 800650a:	4618      	mov	r0, r3
 800650c:	f7fe fc50 	bl	8004db0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	3304      	adds	r3, #4
 8006514:	4618      	mov	r0, r3
 8006516:	f7fe fc4b 	bl	8004db0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800651e:	4b2d      	ldr	r3, [pc, #180]	@ (80065d4 <xTaskResumeAll+0x124>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	429a      	cmp	r2, r3
 8006524:	d903      	bls.n	800652e <xTaskResumeAll+0x7e>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800652a:	4a2a      	ldr	r2, [pc, #168]	@ (80065d4 <xTaskResumeAll+0x124>)
 800652c:	6013      	str	r3, [r2, #0]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006532:	4613      	mov	r3, r2
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	4413      	add	r3, r2
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	4a27      	ldr	r2, [pc, #156]	@ (80065d8 <xTaskResumeAll+0x128>)
 800653c:	441a      	add	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	3304      	adds	r3, #4
 8006542:	4619      	mov	r1, r3
 8006544:	4610      	mov	r0, r2
 8006546:	f7fe fbd6 	bl	8004cf6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800654e:	4b23      	ldr	r3, [pc, #140]	@ (80065dc <xTaskResumeAll+0x12c>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006554:	429a      	cmp	r2, r3
 8006556:	d302      	bcc.n	800655e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006558:	4b21      	ldr	r3, [pc, #132]	@ (80065e0 <xTaskResumeAll+0x130>)
 800655a:	2201      	movs	r2, #1
 800655c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800655e:	4b1c      	ldr	r3, [pc, #112]	@ (80065d0 <xTaskResumeAll+0x120>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d1cb      	bne.n	80064fe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d001      	beq.n	8006570 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800656c:	f000 fb66 	bl	8006c3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006570:	4b1c      	ldr	r3, [pc, #112]	@ (80065e4 <xTaskResumeAll+0x134>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d010      	beq.n	800659e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800657c:	f000 f846 	bl	800660c <xTaskIncrementTick>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d002      	beq.n	800658c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006586:	4b16      	ldr	r3, [pc, #88]	@ (80065e0 <xTaskResumeAll+0x130>)
 8006588:	2201      	movs	r2, #1
 800658a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	3b01      	subs	r3, #1
 8006590:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1f1      	bne.n	800657c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006598:	4b12      	ldr	r3, [pc, #72]	@ (80065e4 <xTaskResumeAll+0x134>)
 800659a:	2200      	movs	r2, #0
 800659c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800659e:	4b10      	ldr	r3, [pc, #64]	@ (80065e0 <xTaskResumeAll+0x130>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d009      	beq.n	80065ba <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80065a6:	2301      	movs	r3, #1
 80065a8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80065aa:	4b0f      	ldr	r3, [pc, #60]	@ (80065e8 <xTaskResumeAll+0x138>)
 80065ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065b0:	601a      	str	r2, [r3, #0]
 80065b2:	f3bf 8f4f 	dsb	sy
 80065b6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80065ba:	f001 fc3f 	bl	8007e3c <vPortExitCritical>

	return xAlreadyYielded;
 80065be:	68bb      	ldr	r3, [r7, #8]
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}
 80065c8:	20000e84 	.word	0x20000e84
 80065cc:	20000e5c 	.word	0x20000e5c
 80065d0:	20000e1c 	.word	0x20000e1c
 80065d4:	20000e64 	.word	0x20000e64
 80065d8:	2000098c 	.word	0x2000098c
 80065dc:	20000988 	.word	0x20000988
 80065e0:	20000e70 	.word	0x20000e70
 80065e4:	20000e6c 	.word	0x20000e6c
 80065e8:	e000ed04 	.word	0xe000ed04

080065ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80065f2:	4b05      	ldr	r3, [pc, #20]	@ (8006608 <xTaskGetTickCount+0x1c>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80065f8:	687b      	ldr	r3, [r7, #4]
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	370c      	adds	r7, #12
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	20000e60 	.word	0x20000e60

0800660c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b086      	sub	sp, #24
 8006610:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006612:	2300      	movs	r3, #0
 8006614:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006616:	4b4f      	ldr	r3, [pc, #316]	@ (8006754 <xTaskIncrementTick+0x148>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2b00      	cmp	r3, #0
 800661c:	f040 8090 	bne.w	8006740 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006620:	4b4d      	ldr	r3, [pc, #308]	@ (8006758 <xTaskIncrementTick+0x14c>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	3301      	adds	r3, #1
 8006626:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006628:	4a4b      	ldr	r2, [pc, #300]	@ (8006758 <xTaskIncrementTick+0x14c>)
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d121      	bne.n	8006678 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006634:	4b49      	ldr	r3, [pc, #292]	@ (800675c <xTaskIncrementTick+0x150>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00b      	beq.n	8006656 <xTaskIncrementTick+0x4a>
	__asm volatile
 800663e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006642:	f383 8811 	msr	BASEPRI, r3
 8006646:	f3bf 8f6f 	isb	sy
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	603b      	str	r3, [r7, #0]
}
 8006650:	bf00      	nop
 8006652:	bf00      	nop
 8006654:	e7fd      	b.n	8006652 <xTaskIncrementTick+0x46>
 8006656:	4b41      	ldr	r3, [pc, #260]	@ (800675c <xTaskIncrementTick+0x150>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	60fb      	str	r3, [r7, #12]
 800665c:	4b40      	ldr	r3, [pc, #256]	@ (8006760 <xTaskIncrementTick+0x154>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a3e      	ldr	r2, [pc, #248]	@ (800675c <xTaskIncrementTick+0x150>)
 8006662:	6013      	str	r3, [r2, #0]
 8006664:	4a3e      	ldr	r2, [pc, #248]	@ (8006760 <xTaskIncrementTick+0x154>)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6013      	str	r3, [r2, #0]
 800666a:	4b3e      	ldr	r3, [pc, #248]	@ (8006764 <xTaskIncrementTick+0x158>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	3301      	adds	r3, #1
 8006670:	4a3c      	ldr	r2, [pc, #240]	@ (8006764 <xTaskIncrementTick+0x158>)
 8006672:	6013      	str	r3, [r2, #0]
 8006674:	f000 fae2 	bl	8006c3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006678:	4b3b      	ldr	r3, [pc, #236]	@ (8006768 <xTaskIncrementTick+0x15c>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	693a      	ldr	r2, [r7, #16]
 800667e:	429a      	cmp	r2, r3
 8006680:	d349      	bcc.n	8006716 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006682:	4b36      	ldr	r3, [pc, #216]	@ (800675c <xTaskIncrementTick+0x150>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d104      	bne.n	8006696 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800668c:	4b36      	ldr	r3, [pc, #216]	@ (8006768 <xTaskIncrementTick+0x15c>)
 800668e:	f04f 32ff 	mov.w	r2, #4294967295
 8006692:	601a      	str	r2, [r3, #0]
					break;
 8006694:	e03f      	b.n	8006716 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006696:	4b31      	ldr	r3, [pc, #196]	@ (800675c <xTaskIncrementTick+0x150>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80066a6:	693a      	ldr	r2, [r7, #16]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d203      	bcs.n	80066b6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80066ae:	4a2e      	ldr	r2, [pc, #184]	@ (8006768 <xTaskIncrementTick+0x15c>)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80066b4:	e02f      	b.n	8006716 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	3304      	adds	r3, #4
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7fe fb78 	bl	8004db0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d004      	beq.n	80066d2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	3318      	adds	r3, #24
 80066cc:	4618      	mov	r0, r3
 80066ce:	f7fe fb6f 	bl	8004db0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066d6:	4b25      	ldr	r3, [pc, #148]	@ (800676c <xTaskIncrementTick+0x160>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	429a      	cmp	r2, r3
 80066dc:	d903      	bls.n	80066e6 <xTaskIncrementTick+0xda>
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e2:	4a22      	ldr	r2, [pc, #136]	@ (800676c <xTaskIncrementTick+0x160>)
 80066e4:	6013      	str	r3, [r2, #0]
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066ea:	4613      	mov	r3, r2
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	4413      	add	r3, r2
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	4a1f      	ldr	r2, [pc, #124]	@ (8006770 <xTaskIncrementTick+0x164>)
 80066f4:	441a      	add	r2, r3
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	3304      	adds	r3, #4
 80066fa:	4619      	mov	r1, r3
 80066fc:	4610      	mov	r0, r2
 80066fe:	f7fe fafa 	bl	8004cf6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006706:	4b1b      	ldr	r3, [pc, #108]	@ (8006774 <xTaskIncrementTick+0x168>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800670c:	429a      	cmp	r2, r3
 800670e:	d3b8      	bcc.n	8006682 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006710:	2301      	movs	r3, #1
 8006712:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006714:	e7b5      	b.n	8006682 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006716:	4b17      	ldr	r3, [pc, #92]	@ (8006774 <xTaskIncrementTick+0x168>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800671c:	4914      	ldr	r1, [pc, #80]	@ (8006770 <xTaskIncrementTick+0x164>)
 800671e:	4613      	mov	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	4413      	add	r3, r2
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	440b      	add	r3, r1
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2b01      	cmp	r3, #1
 800672c:	d901      	bls.n	8006732 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800672e:	2301      	movs	r3, #1
 8006730:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006732:	4b11      	ldr	r3, [pc, #68]	@ (8006778 <xTaskIncrementTick+0x16c>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d007      	beq.n	800674a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800673a:	2301      	movs	r3, #1
 800673c:	617b      	str	r3, [r7, #20]
 800673e:	e004      	b.n	800674a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006740:	4b0e      	ldr	r3, [pc, #56]	@ (800677c <xTaskIncrementTick+0x170>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	3301      	adds	r3, #1
 8006746:	4a0d      	ldr	r2, [pc, #52]	@ (800677c <xTaskIncrementTick+0x170>)
 8006748:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800674a:	697b      	ldr	r3, [r7, #20]
}
 800674c:	4618      	mov	r0, r3
 800674e:	3718      	adds	r7, #24
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}
 8006754:	20000e84 	.word	0x20000e84
 8006758:	20000e60 	.word	0x20000e60
 800675c:	20000e14 	.word	0x20000e14
 8006760:	20000e18 	.word	0x20000e18
 8006764:	20000e74 	.word	0x20000e74
 8006768:	20000e7c 	.word	0x20000e7c
 800676c:	20000e64 	.word	0x20000e64
 8006770:	2000098c 	.word	0x2000098c
 8006774:	20000988 	.word	0x20000988
 8006778:	20000e70 	.word	0x20000e70
 800677c:	20000e6c 	.word	0x20000e6c

08006780 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006786:	4b2b      	ldr	r3, [pc, #172]	@ (8006834 <vTaskSwitchContext+0xb4>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d003      	beq.n	8006796 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800678e:	4b2a      	ldr	r3, [pc, #168]	@ (8006838 <vTaskSwitchContext+0xb8>)
 8006790:	2201      	movs	r2, #1
 8006792:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006794:	e047      	b.n	8006826 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006796:	4b28      	ldr	r3, [pc, #160]	@ (8006838 <vTaskSwitchContext+0xb8>)
 8006798:	2200      	movs	r2, #0
 800679a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800679c:	4b27      	ldr	r3, [pc, #156]	@ (800683c <vTaskSwitchContext+0xbc>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	60fb      	str	r3, [r7, #12]
 80067a2:	e011      	b.n	80067c8 <vTaskSwitchContext+0x48>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d10b      	bne.n	80067c2 <vTaskSwitchContext+0x42>
	__asm volatile
 80067aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ae:	f383 8811 	msr	BASEPRI, r3
 80067b2:	f3bf 8f6f 	isb	sy
 80067b6:	f3bf 8f4f 	dsb	sy
 80067ba:	607b      	str	r3, [r7, #4]
}
 80067bc:	bf00      	nop
 80067be:	bf00      	nop
 80067c0:	e7fd      	b.n	80067be <vTaskSwitchContext+0x3e>
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	3b01      	subs	r3, #1
 80067c6:	60fb      	str	r3, [r7, #12]
 80067c8:	491d      	ldr	r1, [pc, #116]	@ (8006840 <vTaskSwitchContext+0xc0>)
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	4613      	mov	r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	4413      	add	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	440b      	add	r3, r1
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d0e3      	beq.n	80067a4 <vTaskSwitchContext+0x24>
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	4613      	mov	r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4413      	add	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	4a16      	ldr	r2, [pc, #88]	@ (8006840 <vTaskSwitchContext+0xc0>)
 80067e8:	4413      	add	r3, r2
 80067ea:	60bb      	str	r3, [r7, #8]
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	685a      	ldr	r2, [r3, #4]
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	605a      	str	r2, [r3, #4]
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	685a      	ldr	r2, [r3, #4]
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	3308      	adds	r3, #8
 80067fe:	429a      	cmp	r2, r3
 8006800:	d104      	bne.n	800680c <vTaskSwitchContext+0x8c>
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	685a      	ldr	r2, [r3, #4]
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	605a      	str	r2, [r3, #4]
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	4a0c      	ldr	r2, [pc, #48]	@ (8006844 <vTaskSwitchContext+0xc4>)
 8006814:	6013      	str	r3, [r2, #0]
 8006816:	4a09      	ldr	r2, [pc, #36]	@ (800683c <vTaskSwitchContext+0xbc>)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800681c:	4b09      	ldr	r3, [pc, #36]	@ (8006844 <vTaskSwitchContext+0xc4>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	3354      	adds	r3, #84	@ 0x54
 8006822:	4a09      	ldr	r2, [pc, #36]	@ (8006848 <vTaskSwitchContext+0xc8>)
 8006824:	6013      	str	r3, [r2, #0]
}
 8006826:	bf00      	nop
 8006828:	3714      	adds	r7, #20
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	20000e84 	.word	0x20000e84
 8006838:	20000e70 	.word	0x20000e70
 800683c:	20000e64 	.word	0x20000e64
 8006840:	2000098c 	.word	0x2000098c
 8006844:	20000988 	.word	0x20000988
 8006848:	20000020 	.word	0x20000020

0800684c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d10b      	bne.n	8006874 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800685c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006860:	f383 8811 	msr	BASEPRI, r3
 8006864:	f3bf 8f6f 	isb	sy
 8006868:	f3bf 8f4f 	dsb	sy
 800686c:	60fb      	str	r3, [r7, #12]
}
 800686e:	bf00      	nop
 8006870:	bf00      	nop
 8006872:	e7fd      	b.n	8006870 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006874:	4b07      	ldr	r3, [pc, #28]	@ (8006894 <vTaskPlaceOnEventList+0x48>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	3318      	adds	r3, #24
 800687a:	4619      	mov	r1, r3
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f7fe fa5e 	bl	8004d3e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006882:	2101      	movs	r1, #1
 8006884:	6838      	ldr	r0, [r7, #0]
 8006886:	f000 fcdd 	bl	8007244 <prvAddCurrentTaskToDelayedList>
}
 800688a:	bf00      	nop
 800688c:	3710      	adds	r7, #16
 800688e:	46bd      	mov	sp, r7
 8006890:	bd80      	pop	{r7, pc}
 8006892:	bf00      	nop
 8006894:	20000988 	.word	0x20000988

08006898 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006898:	b580      	push	{r7, lr}
 800689a:	b086      	sub	sp, #24
 800689c:	af00      	add	r7, sp, #0
 800689e:	60f8      	str	r0, [r7, #12]
 80068a0:	60b9      	str	r1, [r7, #8]
 80068a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10b      	bne.n	80068c2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80068aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ae:	f383 8811 	msr	BASEPRI, r3
 80068b2:	f3bf 8f6f 	isb	sy
 80068b6:	f3bf 8f4f 	dsb	sy
 80068ba:	617b      	str	r3, [r7, #20]
}
 80068bc:	bf00      	nop
 80068be:	bf00      	nop
 80068c0:	e7fd      	b.n	80068be <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80068c2:	4b0a      	ldr	r3, [pc, #40]	@ (80068ec <vTaskPlaceOnEventListRestricted+0x54>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	3318      	adds	r3, #24
 80068c8:	4619      	mov	r1, r3
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f7fe fa13 	bl	8004cf6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d002      	beq.n	80068dc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80068d6:	f04f 33ff 	mov.w	r3, #4294967295
 80068da:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80068dc:	6879      	ldr	r1, [r7, #4]
 80068de:	68b8      	ldr	r0, [r7, #8]
 80068e0:	f000 fcb0 	bl	8007244 <prvAddCurrentTaskToDelayedList>
	}
 80068e4:	bf00      	nop
 80068e6:	3718      	adds	r7, #24
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	20000988 	.word	0x20000988

080068f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	68db      	ldr	r3, [r3, #12]
 80068fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d10b      	bne.n	800691e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800690a:	f383 8811 	msr	BASEPRI, r3
 800690e:	f3bf 8f6f 	isb	sy
 8006912:	f3bf 8f4f 	dsb	sy
 8006916:	60fb      	str	r3, [r7, #12]
}
 8006918:	bf00      	nop
 800691a:	bf00      	nop
 800691c:	e7fd      	b.n	800691a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	3318      	adds	r3, #24
 8006922:	4618      	mov	r0, r3
 8006924:	f7fe fa44 	bl	8004db0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006928:	4b1d      	ldr	r3, [pc, #116]	@ (80069a0 <xTaskRemoveFromEventList+0xb0>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d11d      	bne.n	800696c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	3304      	adds	r3, #4
 8006934:	4618      	mov	r0, r3
 8006936:	f7fe fa3b 	bl	8004db0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800693e:	4b19      	ldr	r3, [pc, #100]	@ (80069a4 <xTaskRemoveFromEventList+0xb4>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	429a      	cmp	r2, r3
 8006944:	d903      	bls.n	800694e <xTaskRemoveFromEventList+0x5e>
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694a:	4a16      	ldr	r2, [pc, #88]	@ (80069a4 <xTaskRemoveFromEventList+0xb4>)
 800694c:	6013      	str	r3, [r2, #0]
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006952:	4613      	mov	r3, r2
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	4413      	add	r3, r2
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	4a13      	ldr	r2, [pc, #76]	@ (80069a8 <xTaskRemoveFromEventList+0xb8>)
 800695c:	441a      	add	r2, r3
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	3304      	adds	r3, #4
 8006962:	4619      	mov	r1, r3
 8006964:	4610      	mov	r0, r2
 8006966:	f7fe f9c6 	bl	8004cf6 <vListInsertEnd>
 800696a:	e005      	b.n	8006978 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	3318      	adds	r3, #24
 8006970:	4619      	mov	r1, r3
 8006972:	480e      	ldr	r0, [pc, #56]	@ (80069ac <xTaskRemoveFromEventList+0xbc>)
 8006974:	f7fe f9bf 	bl	8004cf6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800697c:	4b0c      	ldr	r3, [pc, #48]	@ (80069b0 <xTaskRemoveFromEventList+0xc0>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006982:	429a      	cmp	r2, r3
 8006984:	d905      	bls.n	8006992 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006986:	2301      	movs	r3, #1
 8006988:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800698a:	4b0a      	ldr	r3, [pc, #40]	@ (80069b4 <xTaskRemoveFromEventList+0xc4>)
 800698c:	2201      	movs	r2, #1
 800698e:	601a      	str	r2, [r3, #0]
 8006990:	e001      	b.n	8006996 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006992:	2300      	movs	r3, #0
 8006994:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006996:	697b      	ldr	r3, [r7, #20]
}
 8006998:	4618      	mov	r0, r3
 800699a:	3718      	adds	r7, #24
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}
 80069a0:	20000e84 	.word	0x20000e84
 80069a4:	20000e64 	.word	0x20000e64
 80069a8:	2000098c 	.word	0x2000098c
 80069ac:	20000e1c 	.word	0x20000e1c
 80069b0:	20000988 	.word	0x20000988
 80069b4:	20000e70 	.word	0x20000e70

080069b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80069c0:	4b06      	ldr	r3, [pc, #24]	@ (80069dc <vTaskInternalSetTimeOutState+0x24>)
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80069c8:	4b05      	ldr	r3, [pc, #20]	@ (80069e0 <vTaskInternalSetTimeOutState+0x28>)
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	605a      	str	r2, [r3, #4]
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr
 80069dc:	20000e74 	.word	0x20000e74
 80069e0:	20000e60 	.word	0x20000e60

080069e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b088      	sub	sp, #32
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d10b      	bne.n	8006a0c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80069f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	613b      	str	r3, [r7, #16]
}
 8006a06:	bf00      	nop
 8006a08:	bf00      	nop
 8006a0a:	e7fd      	b.n	8006a08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d10b      	bne.n	8006a2a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a16:	f383 8811 	msr	BASEPRI, r3
 8006a1a:	f3bf 8f6f 	isb	sy
 8006a1e:	f3bf 8f4f 	dsb	sy
 8006a22:	60fb      	str	r3, [r7, #12]
}
 8006a24:	bf00      	nop
 8006a26:	bf00      	nop
 8006a28:	e7fd      	b.n	8006a26 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006a2a:	f001 f9d5 	bl	8007dd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8006aa4 <xTaskCheckForTimeOut+0xc0>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	69ba      	ldr	r2, [r7, #24]
 8006a3a:	1ad3      	subs	r3, r2, r3
 8006a3c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a46:	d102      	bne.n	8006a4e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	61fb      	str	r3, [r7, #28]
 8006a4c:	e023      	b.n	8006a96 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	4b15      	ldr	r3, [pc, #84]	@ (8006aa8 <xTaskCheckForTimeOut+0xc4>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d007      	beq.n	8006a6a <xTaskCheckForTimeOut+0x86>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	69ba      	ldr	r2, [r7, #24]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d302      	bcc.n	8006a6a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006a64:	2301      	movs	r3, #1
 8006a66:	61fb      	str	r3, [r7, #28]
 8006a68:	e015      	b.n	8006a96 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	697a      	ldr	r2, [r7, #20]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d20b      	bcs.n	8006a8c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	1ad2      	subs	r2, r2, r3
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f7ff ff99 	bl	80069b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006a86:	2300      	movs	r3, #0
 8006a88:	61fb      	str	r3, [r7, #28]
 8006a8a:	e004      	b.n	8006a96 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006a92:	2301      	movs	r3, #1
 8006a94:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006a96:	f001 f9d1 	bl	8007e3c <vPortExitCritical>

	return xReturn;
 8006a9a:	69fb      	ldr	r3, [r7, #28]
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3720      	adds	r7, #32
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}
 8006aa4:	20000e60 	.word	0x20000e60
 8006aa8:	20000e74 	.word	0x20000e74

08006aac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006aac:	b480      	push	{r7}
 8006aae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006ab0:	4b03      	ldr	r3, [pc, #12]	@ (8006ac0 <vTaskMissedYield+0x14>)
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	601a      	str	r2, [r3, #0]
}
 8006ab6:	bf00      	nop
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr
 8006ac0:	20000e70 	.word	0x20000e70

08006ac4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b082      	sub	sp, #8
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006acc:	f000 f852 	bl	8006b74 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006ad0:	4b06      	ldr	r3, [pc, #24]	@ (8006aec <prvIdleTask+0x28>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d9f9      	bls.n	8006acc <prvIdleTask+0x8>
			{
				taskYIELD();
 8006ad8:	4b05      	ldr	r3, [pc, #20]	@ (8006af0 <prvIdleTask+0x2c>)
 8006ada:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ade:	601a      	str	r2, [r3, #0]
 8006ae0:	f3bf 8f4f 	dsb	sy
 8006ae4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006ae8:	e7f0      	b.n	8006acc <prvIdleTask+0x8>
 8006aea:	bf00      	nop
 8006aec:	2000098c 	.word	0x2000098c
 8006af0:	e000ed04 	.word	0xe000ed04

08006af4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b082      	sub	sp, #8
 8006af8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006afa:	2300      	movs	r3, #0
 8006afc:	607b      	str	r3, [r7, #4]
 8006afe:	e00c      	b.n	8006b1a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	4613      	mov	r3, r2
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	4413      	add	r3, r2
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	4a12      	ldr	r2, [pc, #72]	@ (8006b54 <prvInitialiseTaskLists+0x60>)
 8006b0c:	4413      	add	r3, r2
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f7fe f8c4 	bl	8004c9c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	3301      	adds	r3, #1
 8006b18:	607b      	str	r3, [r7, #4]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2b37      	cmp	r3, #55	@ 0x37
 8006b1e:	d9ef      	bls.n	8006b00 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006b20:	480d      	ldr	r0, [pc, #52]	@ (8006b58 <prvInitialiseTaskLists+0x64>)
 8006b22:	f7fe f8bb 	bl	8004c9c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006b26:	480d      	ldr	r0, [pc, #52]	@ (8006b5c <prvInitialiseTaskLists+0x68>)
 8006b28:	f7fe f8b8 	bl	8004c9c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006b2c:	480c      	ldr	r0, [pc, #48]	@ (8006b60 <prvInitialiseTaskLists+0x6c>)
 8006b2e:	f7fe f8b5 	bl	8004c9c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006b32:	480c      	ldr	r0, [pc, #48]	@ (8006b64 <prvInitialiseTaskLists+0x70>)
 8006b34:	f7fe f8b2 	bl	8004c9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006b38:	480b      	ldr	r0, [pc, #44]	@ (8006b68 <prvInitialiseTaskLists+0x74>)
 8006b3a:	f7fe f8af 	bl	8004c9c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8006b6c <prvInitialiseTaskLists+0x78>)
 8006b40:	4a05      	ldr	r2, [pc, #20]	@ (8006b58 <prvInitialiseTaskLists+0x64>)
 8006b42:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006b44:	4b0a      	ldr	r3, [pc, #40]	@ (8006b70 <prvInitialiseTaskLists+0x7c>)
 8006b46:	4a05      	ldr	r2, [pc, #20]	@ (8006b5c <prvInitialiseTaskLists+0x68>)
 8006b48:	601a      	str	r2, [r3, #0]
}
 8006b4a:	bf00      	nop
 8006b4c:	3708      	adds	r7, #8
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	2000098c 	.word	0x2000098c
 8006b58:	20000dec 	.word	0x20000dec
 8006b5c:	20000e00 	.word	0x20000e00
 8006b60:	20000e1c 	.word	0x20000e1c
 8006b64:	20000e30 	.word	0x20000e30
 8006b68:	20000e48 	.word	0x20000e48
 8006b6c:	20000e14 	.word	0x20000e14
 8006b70:	20000e18 	.word	0x20000e18

08006b74 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b082      	sub	sp, #8
 8006b78:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006b7a:	e019      	b.n	8006bb0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006b7c:	f001 f92c 	bl	8007dd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b80:	4b10      	ldr	r3, [pc, #64]	@ (8006bc4 <prvCheckTasksWaitingTermination+0x50>)
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	3304      	adds	r3, #4
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f7fe f90f 	bl	8004db0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006b92:	4b0d      	ldr	r3, [pc, #52]	@ (8006bc8 <prvCheckTasksWaitingTermination+0x54>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	3b01      	subs	r3, #1
 8006b98:	4a0b      	ldr	r2, [pc, #44]	@ (8006bc8 <prvCheckTasksWaitingTermination+0x54>)
 8006b9a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8006bcc <prvCheckTasksWaitingTermination+0x58>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8006bcc <prvCheckTasksWaitingTermination+0x58>)
 8006ba4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006ba6:	f001 f949 	bl	8007e3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 f810 	bl	8006bd0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006bb0:	4b06      	ldr	r3, [pc, #24]	@ (8006bcc <prvCheckTasksWaitingTermination+0x58>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d1e1      	bne.n	8006b7c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006bb8:	bf00      	nop
 8006bba:	bf00      	nop
 8006bbc:	3708      	adds	r7, #8
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	20000e30 	.word	0x20000e30
 8006bc8:	20000e5c 	.word	0x20000e5c
 8006bcc:	20000e44 	.word	0x20000e44

08006bd0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	3354      	adds	r3, #84	@ 0x54
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f001 fd79 	bl	80086d4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d108      	bne.n	8006bfe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f001 fae1 	bl	80081b8 <vPortFree>
				vPortFree( pxTCB );
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f001 fade 	bl	80081b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006bfc:	e019      	b.n	8006c32 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d103      	bne.n	8006c10 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f001 fad5 	bl	80081b8 <vPortFree>
	}
 8006c0e:	e010      	b.n	8006c32 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006c16:	2b02      	cmp	r3, #2
 8006c18:	d00b      	beq.n	8006c32 <prvDeleteTCB+0x62>
	__asm volatile
 8006c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c1e:	f383 8811 	msr	BASEPRI, r3
 8006c22:	f3bf 8f6f 	isb	sy
 8006c26:	f3bf 8f4f 	dsb	sy
 8006c2a:	60fb      	str	r3, [r7, #12]
}
 8006c2c:	bf00      	nop
 8006c2e:	bf00      	nop
 8006c30:	e7fd      	b.n	8006c2e <prvDeleteTCB+0x5e>
	}
 8006c32:	bf00      	nop
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
	...

08006c3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c42:	4b0c      	ldr	r3, [pc, #48]	@ (8006c74 <prvResetNextTaskUnblockTime+0x38>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d104      	bne.n	8006c56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c78 <prvResetNextTaskUnblockTime+0x3c>)
 8006c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006c54:	e008      	b.n	8006c68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c56:	4b07      	ldr	r3, [pc, #28]	@ (8006c74 <prvResetNextTaskUnblockTime+0x38>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	4a04      	ldr	r2, [pc, #16]	@ (8006c78 <prvResetNextTaskUnblockTime+0x3c>)
 8006c66:	6013      	str	r3, [r2, #0]
}
 8006c68:	bf00      	nop
 8006c6a:	370c      	adds	r7, #12
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr
 8006c74:	20000e14 	.word	0x20000e14
 8006c78:	20000e7c 	.word	0x20000e7c

08006c7c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006c82:	4b05      	ldr	r3, [pc, #20]	@ (8006c98 <xTaskGetCurrentTaskHandle+0x1c>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006c88:	687b      	ldr	r3, [r7, #4]
	}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	370c      	adds	r7, #12
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr
 8006c96:	bf00      	nop
 8006c98:	20000988 	.word	0x20000988

08006c9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8006cd0 <xTaskGetSchedulerState+0x34>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d102      	bne.n	8006cb0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006caa:	2301      	movs	r3, #1
 8006cac:	607b      	str	r3, [r7, #4]
 8006cae:	e008      	b.n	8006cc2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cb0:	4b08      	ldr	r3, [pc, #32]	@ (8006cd4 <xTaskGetSchedulerState+0x38>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d102      	bne.n	8006cbe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006cb8:	2302      	movs	r3, #2
 8006cba:	607b      	str	r3, [r7, #4]
 8006cbc:	e001      	b.n	8006cc2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006cc2:	687b      	ldr	r3, [r7, #4]
	}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr
 8006cd0:	20000e68 	.word	0x20000e68
 8006cd4:	20000e84 	.word	0x20000e84

08006cd8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d051      	beq.n	8006d92 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cf2:	4b2a      	ldr	r3, [pc, #168]	@ (8006d9c <xTaskPriorityInherit+0xc4>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d241      	bcs.n	8006d80 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	699b      	ldr	r3, [r3, #24]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	db06      	blt.n	8006d12 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d04:	4b25      	ldr	r3, [pc, #148]	@ (8006d9c <xTaskPriorityInherit+0xc4>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d0a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	6959      	ldr	r1, [r3, #20]
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d1a:	4613      	mov	r3, r2
 8006d1c:	009b      	lsls	r3, r3, #2
 8006d1e:	4413      	add	r3, r2
 8006d20:	009b      	lsls	r3, r3, #2
 8006d22:	4a1f      	ldr	r2, [pc, #124]	@ (8006da0 <xTaskPriorityInherit+0xc8>)
 8006d24:	4413      	add	r3, r2
 8006d26:	4299      	cmp	r1, r3
 8006d28:	d122      	bne.n	8006d70 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	3304      	adds	r3, #4
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7fe f83e 	bl	8004db0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006d34:	4b19      	ldr	r3, [pc, #100]	@ (8006d9c <xTaskPriorityInherit+0xc4>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d42:	4b18      	ldr	r3, [pc, #96]	@ (8006da4 <xTaskPriorityInherit+0xcc>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d903      	bls.n	8006d52 <xTaskPriorityInherit+0x7a>
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d4e:	4a15      	ldr	r2, [pc, #84]	@ (8006da4 <xTaskPriorityInherit+0xcc>)
 8006d50:	6013      	str	r3, [r2, #0]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d56:	4613      	mov	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	4413      	add	r3, r2
 8006d5c:	009b      	lsls	r3, r3, #2
 8006d5e:	4a10      	ldr	r2, [pc, #64]	@ (8006da0 <xTaskPriorityInherit+0xc8>)
 8006d60:	441a      	add	r2, r3
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	3304      	adds	r3, #4
 8006d66:	4619      	mov	r1, r3
 8006d68:	4610      	mov	r0, r2
 8006d6a:	f7fd ffc4 	bl	8004cf6 <vListInsertEnd>
 8006d6e:	e004      	b.n	8006d7a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006d70:	4b0a      	ldr	r3, [pc, #40]	@ (8006d9c <xTaskPriorityInherit+0xc4>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	60fb      	str	r3, [r7, #12]
 8006d7e:	e008      	b.n	8006d92 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006d84:	4b05      	ldr	r3, [pc, #20]	@ (8006d9c <xTaskPriorityInherit+0xc4>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d201      	bcs.n	8006d92 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006d92:	68fb      	ldr	r3, [r7, #12]
	}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	20000988 	.word	0x20000988
 8006da0:	2000098c 	.word	0x2000098c
 8006da4:	20000e64 	.word	0x20000e64

08006da8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b086      	sub	sp, #24
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006db4:	2300      	movs	r3, #0
 8006db6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d058      	beq.n	8006e70 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006dbe:	4b2f      	ldr	r3, [pc, #188]	@ (8006e7c <xTaskPriorityDisinherit+0xd4>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	693a      	ldr	r2, [r7, #16]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d00b      	beq.n	8006de0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dcc:	f383 8811 	msr	BASEPRI, r3
 8006dd0:	f3bf 8f6f 	isb	sy
 8006dd4:	f3bf 8f4f 	dsb	sy
 8006dd8:	60fb      	str	r3, [r7, #12]
}
 8006dda:	bf00      	nop
 8006ddc:	bf00      	nop
 8006dde:	e7fd      	b.n	8006ddc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d10b      	bne.n	8006e00 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
 8006df8:	60bb      	str	r3, [r7, #8]
}
 8006dfa:	bf00      	nop
 8006dfc:	bf00      	nop
 8006dfe:	e7fd      	b.n	8006dfc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e04:	1e5a      	subs	r2, r3, #1
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d02c      	beq.n	8006e70 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d128      	bne.n	8006e70 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	3304      	adds	r3, #4
 8006e22:	4618      	mov	r0, r3
 8006e24:	f7fd ffc4 	bl	8004db0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e34:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e40:	4b0f      	ldr	r3, [pc, #60]	@ (8006e80 <xTaskPriorityDisinherit+0xd8>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d903      	bls.n	8006e50 <xTaskPriorityDisinherit+0xa8>
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8006e80 <xTaskPriorityDisinherit+0xd8>)
 8006e4e:	6013      	str	r3, [r2, #0]
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e54:	4613      	mov	r3, r2
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	4413      	add	r3, r2
 8006e5a:	009b      	lsls	r3, r3, #2
 8006e5c:	4a09      	ldr	r2, [pc, #36]	@ (8006e84 <xTaskPriorityDisinherit+0xdc>)
 8006e5e:	441a      	add	r2, r3
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	3304      	adds	r3, #4
 8006e64:	4619      	mov	r1, r3
 8006e66:	4610      	mov	r0, r2
 8006e68:	f7fd ff45 	bl	8004cf6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006e70:	697b      	ldr	r3, [r7, #20]
	}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3718      	adds	r7, #24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	20000988 	.word	0x20000988
 8006e80:	20000e64 	.word	0x20000e64
 8006e84:	2000098c 	.word	0x2000098c

08006e88 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b088      	sub	sp, #32
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006e96:	2301      	movs	r3, #1
 8006e98:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d06c      	beq.n	8006f7a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d10b      	bne.n	8006ec0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eac:	f383 8811 	msr	BASEPRI, r3
 8006eb0:	f3bf 8f6f 	isb	sy
 8006eb4:	f3bf 8f4f 	dsb	sy
 8006eb8:	60fb      	str	r3, [r7, #12]
}
 8006eba:	bf00      	nop
 8006ebc:	bf00      	nop
 8006ebe:	e7fd      	b.n	8006ebc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ec4:	683a      	ldr	r2, [r7, #0]
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d902      	bls.n	8006ed0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	61fb      	str	r3, [r7, #28]
 8006ece:	e002      	b.n	8006ed6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006ed0:	69bb      	ldr	r3, [r7, #24]
 8006ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ed4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006ed6:	69bb      	ldr	r3, [r7, #24]
 8006ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eda:	69fa      	ldr	r2, [r7, #28]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d04c      	beq.n	8006f7a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006ee0:	69bb      	ldr	r3, [r7, #24]
 8006ee2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ee4:	697a      	ldr	r2, [r7, #20]
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d147      	bne.n	8006f7a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006eea:	4b26      	ldr	r3, [pc, #152]	@ (8006f84 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	69ba      	ldr	r2, [r7, #24]
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d10b      	bne.n	8006f0c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef8:	f383 8811 	msr	BASEPRI, r3
 8006efc:	f3bf 8f6f 	isb	sy
 8006f00:	f3bf 8f4f 	dsb	sy
 8006f04:	60bb      	str	r3, [r7, #8]
}
 8006f06:	bf00      	nop
 8006f08:	bf00      	nop
 8006f0a:	e7fd      	b.n	8006f08 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f10:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	69fa      	ldr	r2, [r7, #28]
 8006f16:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	699b      	ldr	r3, [r3, #24]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	db04      	blt.n	8006f2a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f20:	69fb      	ldr	r3, [r7, #28]
 8006f22:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006f2a:	69bb      	ldr	r3, [r7, #24]
 8006f2c:	6959      	ldr	r1, [r3, #20]
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	4613      	mov	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	4413      	add	r3, r2
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	4a13      	ldr	r2, [pc, #76]	@ (8006f88 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006f3a:	4413      	add	r3, r2
 8006f3c:	4299      	cmp	r1, r3
 8006f3e:	d11c      	bne.n	8006f7a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f40:	69bb      	ldr	r3, [r7, #24]
 8006f42:	3304      	adds	r3, #4
 8006f44:	4618      	mov	r0, r3
 8006f46:	f7fd ff33 	bl	8004db0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006f4a:	69bb      	ldr	r3, [r7, #24]
 8006f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8006f8c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d903      	bls.n	8006f5e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f5a:	4a0c      	ldr	r2, [pc, #48]	@ (8006f8c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006f5c:	6013      	str	r3, [r2, #0]
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f62:	4613      	mov	r3, r2
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	4413      	add	r3, r2
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4a07      	ldr	r2, [pc, #28]	@ (8006f88 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006f6c:	441a      	add	r2, r3
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	3304      	adds	r3, #4
 8006f72:	4619      	mov	r1, r3
 8006f74:	4610      	mov	r0, r2
 8006f76:	f7fd febe 	bl	8004cf6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f7a:	bf00      	nop
 8006f7c:	3720      	adds	r7, #32
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	20000988 	.word	0x20000988
 8006f88:	2000098c 	.word	0x2000098c
 8006f8c:	20000e64 	.word	0x20000e64

08006f90 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006f90:	b480      	push	{r7}
 8006f92:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006f94:	4b07      	ldr	r3, [pc, #28]	@ (8006fb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d004      	beq.n	8006fa6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006f9c:	4b05      	ldr	r3, [pc, #20]	@ (8006fb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006fa2:	3201      	adds	r2, #1
 8006fa4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006fa6:	4b03      	ldr	r3, [pc, #12]	@ (8006fb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
	}
 8006faa:	4618      	mov	r0, r3
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr
 8006fb4:	20000988 	.word	0x20000988

08006fb8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b086      	sub	sp, #24
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
 8006fc4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8006fc6:	f000 ff07 	bl	8007dd8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006fca:	4b29      	ldr	r3, [pc, #164]	@ (8007070 <xTaskNotifyWait+0xb8>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	2b02      	cmp	r3, #2
 8006fd6:	d01c      	beq.n	8007012 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006fd8:	4b25      	ldr	r3, [pc, #148]	@ (8007070 <xTaskNotifyWait+0xb8>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	43d2      	mvns	r2, r2
 8006fe4:	400a      	ands	r2, r1
 8006fe6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006fea:	4b21      	ldr	r3, [pc, #132]	@ (8007070 <xTaskNotifyWait+0xb8>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00b      	beq.n	8007012 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	6838      	ldr	r0, [r7, #0]
 8006ffe:	f000 f921 	bl	8007244 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007002:	4b1c      	ldr	r3, [pc, #112]	@ (8007074 <xTaskNotifyWait+0xbc>)
 8007004:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007008:	601a      	str	r2, [r3, #0]
 800700a:	f3bf 8f4f 	dsb	sy
 800700e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007012:	f000 ff13 	bl	8007e3c <vPortExitCritical>

		taskENTER_CRITICAL();
 8007016:	f000 fedf 	bl	8007dd8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d005      	beq.n	800702c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8007020:	4b13      	ldr	r3, [pc, #76]	@ (8007070 <xTaskNotifyWait+0xb8>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800702c:	4b10      	ldr	r3, [pc, #64]	@ (8007070 <xTaskNotifyWait+0xb8>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b02      	cmp	r3, #2
 8007038:	d002      	beq.n	8007040 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800703a:	2300      	movs	r3, #0
 800703c:	617b      	str	r3, [r7, #20]
 800703e:	e00a      	b.n	8007056 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8007040:	4b0b      	ldr	r3, [pc, #44]	@ (8007070 <xTaskNotifyWait+0xb8>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007048:	68ba      	ldr	r2, [r7, #8]
 800704a:	43d2      	mvns	r2, r2
 800704c:	400a      	ands	r2, r1
 800704e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8007052:	2301      	movs	r3, #1
 8007054:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007056:	4b06      	ldr	r3, [pc, #24]	@ (8007070 <xTaskNotifyWait+0xb8>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2200      	movs	r2, #0
 800705c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8007060:	f000 feec 	bl	8007e3c <vPortExitCritical>

		return xReturn;
 8007064:	697b      	ldr	r3, [r7, #20]
	}
 8007066:	4618      	mov	r0, r3
 8007068:	3718      	adds	r7, #24
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	20000988 	.word	0x20000988
 8007074:	e000ed04 	.word	0xe000ed04

08007078 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007078:	b580      	push	{r7, lr}
 800707a:	b08e      	sub	sp, #56	@ 0x38
 800707c:	af00      	add	r7, sp, #0
 800707e:	60f8      	str	r0, [r7, #12]
 8007080:	60b9      	str	r1, [r7, #8]
 8007082:	603b      	str	r3, [r7, #0]
 8007084:	4613      	mov	r3, r2
 8007086:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8007088:	2301      	movs	r3, #1
 800708a:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10b      	bne.n	80070aa <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8007092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007096:	f383 8811 	msr	BASEPRI, r3
 800709a:	f3bf 8f6f 	isb	sy
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80070a4:	bf00      	nop
 80070a6:	bf00      	nop
 80070a8:	e7fd      	b.n	80070a6 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80070aa:	f000 ff75 	bl	8007f98 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80070b2:	f3ef 8211 	mrs	r2, BASEPRI
 80070b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ba:	f383 8811 	msr	BASEPRI, r3
 80070be:	f3bf 8f6f 	isb	sy
 80070c2:	f3bf 8f4f 	dsb	sy
 80070c6:	623a      	str	r2, [r7, #32]
 80070c8:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80070ca:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80070cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d004      	beq.n	80070de <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80070d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80070de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80070e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80070e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ea:	2202      	movs	r2, #2
 80070ec:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80070f0:	79fb      	ldrb	r3, [r7, #7]
 80070f2:	2b04      	cmp	r3, #4
 80070f4:	d82e      	bhi.n	8007154 <xTaskGenericNotifyFromISR+0xdc>
 80070f6:	a201      	add	r2, pc, #4	@ (adr r2, 80070fc <xTaskGenericNotifyFromISR+0x84>)
 80070f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070fc:	08007179 	.word	0x08007179
 8007100:	08007111 	.word	0x08007111
 8007104:	08007123 	.word	0x08007123
 8007108:	08007133 	.word	0x08007133
 800710c:	0800713d 	.word	0x0800713d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007112:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	431a      	orrs	r2, r3
 800711a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800711c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007120:	e02d      	b.n	800717e <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007124:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007128:	1c5a      	adds	r2, r3, #1
 800712a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007130:	e025      	b.n	800717e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007134:	68ba      	ldr	r2, [r7, #8]
 8007136:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800713a:	e020      	b.n	800717e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800713c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007140:	2b02      	cmp	r3, #2
 8007142:	d004      	beq.n	800714e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800714c:	e017      	b.n	800717e <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800714e:	2300      	movs	r3, #0
 8007150:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8007152:	e014      	b.n	800717e <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007156:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800715a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800715e:	d00d      	beq.n	800717c <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8007160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007164:	f383 8811 	msr	BASEPRI, r3
 8007168:	f3bf 8f6f 	isb	sy
 800716c:	f3bf 8f4f 	dsb	sy
 8007170:	61bb      	str	r3, [r7, #24]
}
 8007172:	bf00      	nop
 8007174:	bf00      	nop
 8007176:	e7fd      	b.n	8007174 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8007178:	bf00      	nop
 800717a:	e000      	b.n	800717e <xTaskGenericNotifyFromISR+0x106>
					break;
 800717c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800717e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007182:	2b01      	cmp	r3, #1
 8007184:	d147      	bne.n	8007216 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00b      	beq.n	80071a6 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800718e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007192:	f383 8811 	msr	BASEPRI, r3
 8007196:	f3bf 8f6f 	isb	sy
 800719a:	f3bf 8f4f 	dsb	sy
 800719e:	617b      	str	r3, [r7, #20]
}
 80071a0:	bf00      	nop
 80071a2:	bf00      	nop
 80071a4:	e7fd      	b.n	80071a2 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071a6:	4b21      	ldr	r3, [pc, #132]	@ (800722c <xTaskGenericNotifyFromISR+0x1b4>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d11d      	bne.n	80071ea <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b0:	3304      	adds	r3, #4
 80071b2:	4618      	mov	r0, r3
 80071b4:	f7fd fdfc 	bl	8004db0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80071b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071bc:	4b1c      	ldr	r3, [pc, #112]	@ (8007230 <xTaskGenericNotifyFromISR+0x1b8>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d903      	bls.n	80071cc <xTaskGenericNotifyFromISR+0x154>
 80071c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c8:	4a19      	ldr	r2, [pc, #100]	@ (8007230 <xTaskGenericNotifyFromISR+0x1b8>)
 80071ca:	6013      	str	r3, [r2, #0]
 80071cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071d0:	4613      	mov	r3, r2
 80071d2:	009b      	lsls	r3, r3, #2
 80071d4:	4413      	add	r3, r2
 80071d6:	009b      	lsls	r3, r3, #2
 80071d8:	4a16      	ldr	r2, [pc, #88]	@ (8007234 <xTaskGenericNotifyFromISR+0x1bc>)
 80071da:	441a      	add	r2, r3
 80071dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071de:	3304      	adds	r3, #4
 80071e0:	4619      	mov	r1, r3
 80071e2:	4610      	mov	r0, r2
 80071e4:	f7fd fd87 	bl	8004cf6 <vListInsertEnd>
 80071e8:	e005      	b.n	80071f6 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80071ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ec:	3318      	adds	r3, #24
 80071ee:	4619      	mov	r1, r3
 80071f0:	4811      	ldr	r0, [pc, #68]	@ (8007238 <xTaskGenericNotifyFromISR+0x1c0>)
 80071f2:	f7fd fd80 	bl	8004cf6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80071f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071fa:	4b10      	ldr	r3, [pc, #64]	@ (800723c <xTaskGenericNotifyFromISR+0x1c4>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007200:	429a      	cmp	r2, r3
 8007202:	d908      	bls.n	8007216 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007204:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007206:	2b00      	cmp	r3, #0
 8007208:	d002      	beq.n	8007210 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800720a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800720c:	2201      	movs	r2, #1
 800720e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8007210:	4b0b      	ldr	r3, [pc, #44]	@ (8007240 <xTaskGenericNotifyFromISR+0x1c8>)
 8007212:	2201      	movs	r2, #1
 8007214:	601a      	str	r2, [r3, #0]
 8007216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007218:	613b      	str	r3, [r7, #16]
	__asm volatile
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	f383 8811 	msr	BASEPRI, r3
}
 8007220:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8007222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8007224:	4618      	mov	r0, r3
 8007226:	3738      	adds	r7, #56	@ 0x38
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	20000e84 	.word	0x20000e84
 8007230:	20000e64 	.word	0x20000e64
 8007234:	2000098c 	.word	0x2000098c
 8007238:	20000e1c 	.word	0x20000e1c
 800723c:	20000988 	.word	0x20000988
 8007240:	20000e70 	.word	0x20000e70

08007244 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800724e:	4b21      	ldr	r3, [pc, #132]	@ (80072d4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007254:	4b20      	ldr	r3, [pc, #128]	@ (80072d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	3304      	adds	r3, #4
 800725a:	4618      	mov	r0, r3
 800725c:	f7fd fda8 	bl	8004db0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007266:	d10a      	bne.n	800727e <prvAddCurrentTaskToDelayedList+0x3a>
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d007      	beq.n	800727e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800726e:	4b1a      	ldr	r3, [pc, #104]	@ (80072d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	3304      	adds	r3, #4
 8007274:	4619      	mov	r1, r3
 8007276:	4819      	ldr	r0, [pc, #100]	@ (80072dc <prvAddCurrentTaskToDelayedList+0x98>)
 8007278:	f7fd fd3d 	bl	8004cf6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800727c:	e026      	b.n	80072cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800727e:	68fa      	ldr	r2, [r7, #12]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4413      	add	r3, r2
 8007284:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007286:	4b14      	ldr	r3, [pc, #80]	@ (80072d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800728e:	68ba      	ldr	r2, [r7, #8]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	429a      	cmp	r2, r3
 8007294:	d209      	bcs.n	80072aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007296:	4b12      	ldr	r3, [pc, #72]	@ (80072e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	4b0f      	ldr	r3, [pc, #60]	@ (80072d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	3304      	adds	r3, #4
 80072a0:	4619      	mov	r1, r3
 80072a2:	4610      	mov	r0, r2
 80072a4:	f7fd fd4b 	bl	8004d3e <vListInsert>
}
 80072a8:	e010      	b.n	80072cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80072aa:	4b0e      	ldr	r3, [pc, #56]	@ (80072e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	4b0a      	ldr	r3, [pc, #40]	@ (80072d8 <prvAddCurrentTaskToDelayedList+0x94>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	3304      	adds	r3, #4
 80072b4:	4619      	mov	r1, r3
 80072b6:	4610      	mov	r0, r2
 80072b8:	f7fd fd41 	bl	8004d3e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80072bc:	4b0a      	ldr	r3, [pc, #40]	@ (80072e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d202      	bcs.n	80072cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80072c6:	4a08      	ldr	r2, [pc, #32]	@ (80072e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	6013      	str	r3, [r2, #0]
}
 80072cc:	bf00      	nop
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	20000e60 	.word	0x20000e60
 80072d8:	20000988 	.word	0x20000988
 80072dc:	20000e48 	.word	0x20000e48
 80072e0:	20000e18 	.word	0x20000e18
 80072e4:	20000e14 	.word	0x20000e14
 80072e8:	20000e7c 	.word	0x20000e7c

080072ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b08a      	sub	sp, #40	@ 0x28
 80072f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80072f2:	2300      	movs	r3, #0
 80072f4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80072f6:	f000 fbb1 	bl	8007a5c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80072fa:	4b1d      	ldr	r3, [pc, #116]	@ (8007370 <xTimerCreateTimerTask+0x84>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d021      	beq.n	8007346 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007302:	2300      	movs	r3, #0
 8007304:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007306:	2300      	movs	r3, #0
 8007308:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800730a:	1d3a      	adds	r2, r7, #4
 800730c:	f107 0108 	add.w	r1, r7, #8
 8007310:	f107 030c 	add.w	r3, r7, #12
 8007314:	4618      	mov	r0, r3
 8007316:	f7fd fca7 	bl	8004c68 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800731a:	6879      	ldr	r1, [r7, #4]
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	9202      	str	r2, [sp, #8]
 8007322:	9301      	str	r3, [sp, #4]
 8007324:	2302      	movs	r3, #2
 8007326:	9300      	str	r3, [sp, #0]
 8007328:	2300      	movs	r3, #0
 800732a:	460a      	mov	r2, r1
 800732c:	4911      	ldr	r1, [pc, #68]	@ (8007374 <xTimerCreateTimerTask+0x88>)
 800732e:	4812      	ldr	r0, [pc, #72]	@ (8007378 <xTimerCreateTimerTask+0x8c>)
 8007330:	f7fe fe4c 	bl	8005fcc <xTaskCreateStatic>
 8007334:	4603      	mov	r3, r0
 8007336:	4a11      	ldr	r2, [pc, #68]	@ (800737c <xTimerCreateTimerTask+0x90>)
 8007338:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800733a:	4b10      	ldr	r3, [pc, #64]	@ (800737c <xTimerCreateTimerTask+0x90>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d001      	beq.n	8007346 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007342:	2301      	movs	r3, #1
 8007344:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d10b      	bne.n	8007364 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800734c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007350:	f383 8811 	msr	BASEPRI, r3
 8007354:	f3bf 8f6f 	isb	sy
 8007358:	f3bf 8f4f 	dsb	sy
 800735c:	613b      	str	r3, [r7, #16]
}
 800735e:	bf00      	nop
 8007360:	bf00      	nop
 8007362:	e7fd      	b.n	8007360 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007364:	697b      	ldr	r3, [r7, #20]
}
 8007366:	4618      	mov	r0, r3
 8007368:	3718      	adds	r7, #24
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	20000eb8 	.word	0x20000eb8
 8007374:	080095cc 	.word	0x080095cc
 8007378:	080075f5 	.word	0x080075f5
 800737c:	20000ebc 	.word	0x20000ebc

08007380 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8007380:	b580      	push	{r7, lr}
 8007382:	b088      	sub	sp, #32
 8007384:	af02      	add	r7, sp, #8
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]
 800738c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800738e:	202c      	movs	r0, #44	@ 0x2c
 8007390:	f000 fe44 	bl	800801c <pvPortMalloc>
 8007394:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d00d      	beq.n	80073b8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	2200      	movs	r2, #0
 80073a0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	9301      	str	r3, [sp, #4]
 80073a8:	6a3b      	ldr	r3, [r7, #32]
 80073aa:	9300      	str	r3, [sp, #0]
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	68b9      	ldr	r1, [r7, #8]
 80073b2:	68f8      	ldr	r0, [r7, #12]
 80073b4:	f000 f845 	bl	8007442 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80073b8:	697b      	ldr	r3, [r7, #20]
	}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3718      	adds	r7, #24
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}

080073c2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b08a      	sub	sp, #40	@ 0x28
 80073c6:	af02      	add	r7, sp, #8
 80073c8:	60f8      	str	r0, [r7, #12]
 80073ca:	60b9      	str	r1, [r7, #8]
 80073cc:	607a      	str	r2, [r7, #4]
 80073ce:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 80073d0:	232c      	movs	r3, #44	@ 0x2c
 80073d2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	2b2c      	cmp	r3, #44	@ 0x2c
 80073d8:	d00b      	beq.n	80073f2 <xTimerCreateStatic+0x30>
	__asm volatile
 80073da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073de:	f383 8811 	msr	BASEPRI, r3
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	f3bf 8f4f 	dsb	sy
 80073ea:	61bb      	str	r3, [r7, #24]
}
 80073ec:	bf00      	nop
 80073ee:	bf00      	nop
 80073f0:	e7fd      	b.n	80073ee <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80073f2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 80073f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10b      	bne.n	8007412 <xTimerCreateStatic+0x50>
	__asm volatile
 80073fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073fe:	f383 8811 	msr	BASEPRI, r3
 8007402:	f3bf 8f6f 	isb	sy
 8007406:	f3bf 8f4f 	dsb	sy
 800740a:	617b      	str	r3, [r7, #20]
}
 800740c:	bf00      	nop
 800740e:	bf00      	nop
 8007410:	e7fd      	b.n	800740e <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8007412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007414:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d00d      	beq.n	8007438 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	2202      	movs	r2, #2
 8007420:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	9301      	str	r3, [sp, #4]
 8007428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	68b9      	ldr	r1, [r7, #8]
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f000 f805 	bl	8007442 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8007438:	69fb      	ldr	r3, [r7, #28]
	}
 800743a:	4618      	mov	r0, r3
 800743c:	3720      	adds	r7, #32
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}

08007442 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8007442:	b580      	push	{r7, lr}
 8007444:	b086      	sub	sp, #24
 8007446:	af00      	add	r7, sp, #0
 8007448:	60f8      	str	r0, [r7, #12]
 800744a:	60b9      	str	r1, [r7, #8]
 800744c:	607a      	str	r2, [r7, #4]
 800744e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d10b      	bne.n	800746e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8007456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800745a:	f383 8811 	msr	BASEPRI, r3
 800745e:	f3bf 8f6f 	isb	sy
 8007462:	f3bf 8f4f 	dsb	sy
 8007466:	617b      	str	r3, [r7, #20]
}
 8007468:	bf00      	nop
 800746a:	bf00      	nop
 800746c:	e7fd      	b.n	800746a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800746e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007470:	2b00      	cmp	r3, #0
 8007472:	d01e      	beq.n	80074b2 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8007474:	f000 faf2 	bl	8007a5c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8007478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800747a:	68fa      	ldr	r2, [r7, #12]
 800747c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800747e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007480:	68ba      	ldr	r2, [r7, #8]
 8007482:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8007484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007486:	683a      	ldr	r2, [r7, #0]
 8007488:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800748a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748c:	6a3a      	ldr	r2, [r7, #32]
 800748e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007492:	3304      	adds	r3, #4
 8007494:	4618      	mov	r0, r3
 8007496:	f7fd fc21 	bl	8004cdc <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d008      	beq.n	80074b2 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80074a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074a6:	f043 0304 	orr.w	r3, r3, #4
 80074aa:	b2da      	uxtb	r2, r3
 80074ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80074b2:	bf00      	nop
 80074b4:	3718      	adds	r7, #24
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
	...

080074bc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08a      	sub	sp, #40	@ 0x28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	607a      	str	r2, [r7, #4]
 80074c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80074ca:	2300      	movs	r3, #0
 80074cc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d10b      	bne.n	80074ec <xTimerGenericCommand+0x30>
	__asm volatile
 80074d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d8:	f383 8811 	msr	BASEPRI, r3
 80074dc:	f3bf 8f6f 	isb	sy
 80074e0:	f3bf 8f4f 	dsb	sy
 80074e4:	623b      	str	r3, [r7, #32]
}
 80074e6:	bf00      	nop
 80074e8:	bf00      	nop
 80074ea:	e7fd      	b.n	80074e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80074ec:	4b19      	ldr	r3, [pc, #100]	@ (8007554 <xTimerGenericCommand+0x98>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d02a      	beq.n	800754a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	2b05      	cmp	r3, #5
 8007504:	dc18      	bgt.n	8007538 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007506:	f7ff fbc9 	bl	8006c9c <xTaskGetSchedulerState>
 800750a:	4603      	mov	r3, r0
 800750c:	2b02      	cmp	r3, #2
 800750e:	d109      	bne.n	8007524 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007510:	4b10      	ldr	r3, [pc, #64]	@ (8007554 <xTimerGenericCommand+0x98>)
 8007512:	6818      	ldr	r0, [r3, #0]
 8007514:	f107 0110 	add.w	r1, r7, #16
 8007518:	2300      	movs	r3, #0
 800751a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800751c:	f7fd fede 	bl	80052dc <xQueueGenericSend>
 8007520:	6278      	str	r0, [r7, #36]	@ 0x24
 8007522:	e012      	b.n	800754a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007524:	4b0b      	ldr	r3, [pc, #44]	@ (8007554 <xTimerGenericCommand+0x98>)
 8007526:	6818      	ldr	r0, [r3, #0]
 8007528:	f107 0110 	add.w	r1, r7, #16
 800752c:	2300      	movs	r3, #0
 800752e:	2200      	movs	r2, #0
 8007530:	f7fd fed4 	bl	80052dc <xQueueGenericSend>
 8007534:	6278      	str	r0, [r7, #36]	@ 0x24
 8007536:	e008      	b.n	800754a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007538:	4b06      	ldr	r3, [pc, #24]	@ (8007554 <xTimerGenericCommand+0x98>)
 800753a:	6818      	ldr	r0, [r3, #0]
 800753c:	f107 0110 	add.w	r1, r7, #16
 8007540:	2300      	movs	r3, #0
 8007542:	683a      	ldr	r2, [r7, #0]
 8007544:	f7fd ffcc 	bl	80054e0 <xQueueGenericSendFromISR>
 8007548:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800754a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800754c:	4618      	mov	r0, r3
 800754e:	3728      	adds	r7, #40	@ 0x28
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}
 8007554:	20000eb8 	.word	0x20000eb8

08007558 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b088      	sub	sp, #32
 800755c:	af02      	add	r7, sp, #8
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007562:	4b23      	ldr	r3, [pc, #140]	@ (80075f0 <prvProcessExpiredTimer+0x98>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	3304      	adds	r3, #4
 8007570:	4618      	mov	r0, r3
 8007572:	f7fd fc1d 	bl	8004db0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800757c:	f003 0304 	and.w	r3, r3, #4
 8007580:	2b00      	cmp	r3, #0
 8007582:	d023      	beq.n	80075cc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	699a      	ldr	r2, [r3, #24]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	18d1      	adds	r1, r2, r3
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	683a      	ldr	r2, [r7, #0]
 8007590:	6978      	ldr	r0, [r7, #20]
 8007592:	f000 f8d5 	bl	8007740 <prvInsertTimerInActiveList>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d020      	beq.n	80075de <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800759c:	2300      	movs	r3, #0
 800759e:	9300      	str	r3, [sp, #0]
 80075a0:	2300      	movs	r3, #0
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	2100      	movs	r1, #0
 80075a6:	6978      	ldr	r0, [r7, #20]
 80075a8:	f7ff ff88 	bl	80074bc <xTimerGenericCommand>
 80075ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d114      	bne.n	80075de <prvProcessExpiredTimer+0x86>
	__asm volatile
 80075b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b8:	f383 8811 	msr	BASEPRI, r3
 80075bc:	f3bf 8f6f 	isb	sy
 80075c0:	f3bf 8f4f 	dsb	sy
 80075c4:	60fb      	str	r3, [r7, #12]
}
 80075c6:	bf00      	nop
 80075c8:	bf00      	nop
 80075ca:	e7fd      	b.n	80075c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075d2:	f023 0301 	bic.w	r3, r3, #1
 80075d6:	b2da      	uxtb	r2, r3
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	6a1b      	ldr	r3, [r3, #32]
 80075e2:	6978      	ldr	r0, [r7, #20]
 80075e4:	4798      	blx	r3
}
 80075e6:	bf00      	nop
 80075e8:	3718      	adds	r7, #24
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	20000eb0 	.word	0x20000eb0

080075f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b084      	sub	sp, #16
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80075fc:	f107 0308 	add.w	r3, r7, #8
 8007600:	4618      	mov	r0, r3
 8007602:	f000 f859 	bl	80076b8 <prvGetNextExpireTime>
 8007606:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	4619      	mov	r1, r3
 800760c:	68f8      	ldr	r0, [r7, #12]
 800760e:	f000 f805 	bl	800761c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007612:	f000 f8d7 	bl	80077c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007616:	bf00      	nop
 8007618:	e7f0      	b.n	80075fc <prvTimerTask+0x8>
	...

0800761c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007626:	f7fe ff35 	bl	8006494 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800762a:	f107 0308 	add.w	r3, r7, #8
 800762e:	4618      	mov	r0, r3
 8007630:	f000 f866 	bl	8007700 <prvSampleTimeNow>
 8007634:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d130      	bne.n	800769e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d10a      	bne.n	8007658 <prvProcessTimerOrBlockTask+0x3c>
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	429a      	cmp	r2, r3
 8007648:	d806      	bhi.n	8007658 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800764a:	f7fe ff31 	bl	80064b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800764e:	68f9      	ldr	r1, [r7, #12]
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f7ff ff81 	bl	8007558 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007656:	e024      	b.n	80076a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d008      	beq.n	8007670 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800765e:	4b13      	ldr	r3, [pc, #76]	@ (80076ac <prvProcessTimerOrBlockTask+0x90>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	2b00      	cmp	r3, #0
 8007666:	d101      	bne.n	800766c <prvProcessTimerOrBlockTask+0x50>
 8007668:	2301      	movs	r3, #1
 800766a:	e000      	b.n	800766e <prvProcessTimerOrBlockTask+0x52>
 800766c:	2300      	movs	r3, #0
 800766e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007670:	4b0f      	ldr	r3, [pc, #60]	@ (80076b0 <prvProcessTimerOrBlockTask+0x94>)
 8007672:	6818      	ldr	r0, [r3, #0]
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	1ad3      	subs	r3, r2, r3
 800767a:	683a      	ldr	r2, [r7, #0]
 800767c:	4619      	mov	r1, r3
 800767e:	f7fe fc71 	bl	8005f64 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007682:	f7fe ff15 	bl	80064b0 <xTaskResumeAll>
 8007686:	4603      	mov	r3, r0
 8007688:	2b00      	cmp	r3, #0
 800768a:	d10a      	bne.n	80076a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800768c:	4b09      	ldr	r3, [pc, #36]	@ (80076b4 <prvProcessTimerOrBlockTask+0x98>)
 800768e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007692:	601a      	str	r2, [r3, #0]
 8007694:	f3bf 8f4f 	dsb	sy
 8007698:	f3bf 8f6f 	isb	sy
}
 800769c:	e001      	b.n	80076a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800769e:	f7fe ff07 	bl	80064b0 <xTaskResumeAll>
}
 80076a2:	bf00      	nop
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	20000eb4 	.word	0x20000eb4
 80076b0:	20000eb8 	.word	0x20000eb8
 80076b4:	e000ed04 	.word	0xe000ed04

080076b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80076b8:	b480      	push	{r7}
 80076ba:	b085      	sub	sp, #20
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80076c0:	4b0e      	ldr	r3, [pc, #56]	@ (80076fc <prvGetNextExpireTime+0x44>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d101      	bne.n	80076ce <prvGetNextExpireTime+0x16>
 80076ca:	2201      	movs	r2, #1
 80076cc:	e000      	b.n	80076d0 <prvGetNextExpireTime+0x18>
 80076ce:	2200      	movs	r2, #0
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d105      	bne.n	80076e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80076dc:	4b07      	ldr	r3, [pc, #28]	@ (80076fc <prvGetNextExpireTime+0x44>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	60fb      	str	r3, [r7, #12]
 80076e6:	e001      	b.n	80076ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80076e8:	2300      	movs	r3, #0
 80076ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80076ec:	68fb      	ldr	r3, [r7, #12]
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3714      	adds	r7, #20
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr
 80076fa:	bf00      	nop
 80076fc:	20000eb0 	.word	0x20000eb0

08007700 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007708:	f7fe ff70 	bl	80065ec <xTaskGetTickCount>
 800770c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800770e:	4b0b      	ldr	r3, [pc, #44]	@ (800773c <prvSampleTimeNow+0x3c>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	429a      	cmp	r2, r3
 8007716:	d205      	bcs.n	8007724 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007718:	f000 f93a 	bl	8007990 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2201      	movs	r2, #1
 8007720:	601a      	str	r2, [r3, #0]
 8007722:	e002      	b.n	800772a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2200      	movs	r2, #0
 8007728:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800772a:	4a04      	ldr	r2, [pc, #16]	@ (800773c <prvSampleTimeNow+0x3c>)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007730:	68fb      	ldr	r3, [r7, #12]
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	20000ec0 	.word	0x20000ec0

08007740 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	60f8      	str	r0, [r7, #12]
 8007748:	60b9      	str	r1, [r7, #8]
 800774a:	607a      	str	r2, [r7, #4]
 800774c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800774e:	2300      	movs	r3, #0
 8007750:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	68ba      	ldr	r2, [r7, #8]
 8007756:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800775e:	68ba      	ldr	r2, [r7, #8]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	429a      	cmp	r2, r3
 8007764:	d812      	bhi.n	800778c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	1ad2      	subs	r2, r2, r3
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	699b      	ldr	r3, [r3, #24]
 8007770:	429a      	cmp	r2, r3
 8007772:	d302      	bcc.n	800777a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007774:	2301      	movs	r3, #1
 8007776:	617b      	str	r3, [r7, #20]
 8007778:	e01b      	b.n	80077b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800777a:	4b10      	ldr	r3, [pc, #64]	@ (80077bc <prvInsertTimerInActiveList+0x7c>)
 800777c:	681a      	ldr	r2, [r3, #0]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	3304      	adds	r3, #4
 8007782:	4619      	mov	r1, r3
 8007784:	4610      	mov	r0, r2
 8007786:	f7fd fada 	bl	8004d3e <vListInsert>
 800778a:	e012      	b.n	80077b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	429a      	cmp	r2, r3
 8007792:	d206      	bcs.n	80077a2 <prvInsertTimerInActiveList+0x62>
 8007794:	68ba      	ldr	r2, [r7, #8]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	429a      	cmp	r2, r3
 800779a:	d302      	bcc.n	80077a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800779c:	2301      	movs	r3, #1
 800779e:	617b      	str	r3, [r7, #20]
 80077a0:	e007      	b.n	80077b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80077a2:	4b07      	ldr	r3, [pc, #28]	@ (80077c0 <prvInsertTimerInActiveList+0x80>)
 80077a4:	681a      	ldr	r2, [r3, #0]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	3304      	adds	r3, #4
 80077aa:	4619      	mov	r1, r3
 80077ac:	4610      	mov	r0, r2
 80077ae:	f7fd fac6 	bl	8004d3e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80077b2:	697b      	ldr	r3, [r7, #20]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3718      	adds	r7, #24
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}
 80077bc:	20000eb4 	.word	0x20000eb4
 80077c0:	20000eb0 	.word	0x20000eb0

080077c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b08e      	sub	sp, #56	@ 0x38
 80077c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80077ca:	e0ce      	b.n	800796a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	da19      	bge.n	8007806 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80077d2:	1d3b      	adds	r3, r7, #4
 80077d4:	3304      	adds	r3, #4
 80077d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80077d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10b      	bne.n	80077f6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80077de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e2:	f383 8811 	msr	BASEPRI, r3
 80077e6:	f3bf 8f6f 	isb	sy
 80077ea:	f3bf 8f4f 	dsb	sy
 80077ee:	61fb      	str	r3, [r7, #28]
}
 80077f0:	bf00      	nop
 80077f2:	bf00      	nop
 80077f4:	e7fd      	b.n	80077f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80077f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077fc:	6850      	ldr	r0, [r2, #4]
 80077fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007800:	6892      	ldr	r2, [r2, #8]
 8007802:	4611      	mov	r1, r2
 8007804:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2b00      	cmp	r3, #0
 800780a:	f2c0 80ae 	blt.w	800796a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007814:	695b      	ldr	r3, [r3, #20]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d004      	beq.n	8007824 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800781a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800781c:	3304      	adds	r3, #4
 800781e:	4618      	mov	r0, r3
 8007820:	f7fd fac6 	bl	8004db0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007824:	463b      	mov	r3, r7
 8007826:	4618      	mov	r0, r3
 8007828:	f7ff ff6a 	bl	8007700 <prvSampleTimeNow>
 800782c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2b09      	cmp	r3, #9
 8007832:	f200 8097 	bhi.w	8007964 <prvProcessReceivedCommands+0x1a0>
 8007836:	a201      	add	r2, pc, #4	@ (adr r2, 800783c <prvProcessReceivedCommands+0x78>)
 8007838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800783c:	08007865 	.word	0x08007865
 8007840:	08007865 	.word	0x08007865
 8007844:	08007865 	.word	0x08007865
 8007848:	080078db 	.word	0x080078db
 800784c:	080078ef 	.word	0x080078ef
 8007850:	0800793b 	.word	0x0800793b
 8007854:	08007865 	.word	0x08007865
 8007858:	08007865 	.word	0x08007865
 800785c:	080078db 	.word	0x080078db
 8007860:	080078ef 	.word	0x080078ef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007866:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800786a:	f043 0301 	orr.w	r3, r3, #1
 800786e:	b2da      	uxtb	r2, r3
 8007870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007872:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007876:	68ba      	ldr	r2, [r7, #8]
 8007878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800787a:	699b      	ldr	r3, [r3, #24]
 800787c:	18d1      	adds	r1, r2, r3
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007882:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007884:	f7ff ff5c 	bl	8007740 <prvInsertTimerInActiveList>
 8007888:	4603      	mov	r3, r0
 800788a:	2b00      	cmp	r3, #0
 800788c:	d06c      	beq.n	8007968 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800788e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007890:	6a1b      	ldr	r3, [r3, #32]
 8007892:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007894:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007898:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800789c:	f003 0304 	and.w	r3, r3, #4
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d061      	beq.n	8007968 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80078a4:	68ba      	ldr	r2, [r7, #8]
 80078a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a8:	699b      	ldr	r3, [r3, #24]
 80078aa:	441a      	add	r2, r3
 80078ac:	2300      	movs	r3, #0
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	2300      	movs	r3, #0
 80078b2:	2100      	movs	r1, #0
 80078b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078b6:	f7ff fe01 	bl	80074bc <xTimerGenericCommand>
 80078ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80078bc:	6a3b      	ldr	r3, [r7, #32]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d152      	bne.n	8007968 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80078c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c6:	f383 8811 	msr	BASEPRI, r3
 80078ca:	f3bf 8f6f 	isb	sy
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	61bb      	str	r3, [r7, #24]
}
 80078d4:	bf00      	nop
 80078d6:	bf00      	nop
 80078d8:	e7fd      	b.n	80078d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80078da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078e0:	f023 0301 	bic.w	r3, r3, #1
 80078e4:	b2da      	uxtb	r2, r3
 80078e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80078ec:	e03d      	b.n	800796a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80078ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078f4:	f043 0301 	orr.w	r3, r3, #1
 80078f8:	b2da      	uxtb	r2, r3
 80078fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007900:	68ba      	ldr	r2, [r7, #8]
 8007902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007904:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007908:	699b      	ldr	r3, [r3, #24]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d10b      	bne.n	8007926 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800790e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007912:	f383 8811 	msr	BASEPRI, r3
 8007916:	f3bf 8f6f 	isb	sy
 800791a:	f3bf 8f4f 	dsb	sy
 800791e:	617b      	str	r3, [r7, #20]
}
 8007920:	bf00      	nop
 8007922:	bf00      	nop
 8007924:	e7fd      	b.n	8007922 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007928:	699a      	ldr	r2, [r3, #24]
 800792a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800792c:	18d1      	adds	r1, r2, r3
 800792e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007930:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007932:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007934:	f7ff ff04 	bl	8007740 <prvInsertTimerInActiveList>
					break;
 8007938:	e017      	b.n	800796a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800793a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800793c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007940:	f003 0302 	and.w	r3, r3, #2
 8007944:	2b00      	cmp	r3, #0
 8007946:	d103      	bne.n	8007950 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007948:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800794a:	f000 fc35 	bl	80081b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800794e:	e00c      	b.n	800796a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007952:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007956:	f023 0301 	bic.w	r3, r3, #1
 800795a:	b2da      	uxtb	r2, r3
 800795c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800795e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007962:	e002      	b.n	800796a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007964:	bf00      	nop
 8007966:	e000      	b.n	800796a <prvProcessReceivedCommands+0x1a6>
					break;
 8007968:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800796a:	4b08      	ldr	r3, [pc, #32]	@ (800798c <prvProcessReceivedCommands+0x1c8>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	1d39      	adds	r1, r7, #4
 8007970:	2200      	movs	r2, #0
 8007972:	4618      	mov	r0, r3
 8007974:	f7fd fee2 	bl	800573c <xQueueReceive>
 8007978:	4603      	mov	r3, r0
 800797a:	2b00      	cmp	r3, #0
 800797c:	f47f af26 	bne.w	80077cc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007980:	bf00      	nop
 8007982:	bf00      	nop
 8007984:	3730      	adds	r7, #48	@ 0x30
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
 800798a:	bf00      	nop
 800798c:	20000eb8 	.word	0x20000eb8

08007990 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b088      	sub	sp, #32
 8007994:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007996:	e049      	b.n	8007a2c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007998:	4b2e      	ldr	r3, [pc, #184]	@ (8007a54 <prvSwitchTimerLists+0xc4>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68db      	ldr	r3, [r3, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079a2:	4b2c      	ldr	r3, [pc, #176]	@ (8007a54 <prvSwitchTimerLists+0xc4>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	68db      	ldr	r3, [r3, #12]
 80079aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	3304      	adds	r3, #4
 80079b0:	4618      	mov	r0, r3
 80079b2:	f7fd f9fd 	bl	8004db0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	6a1b      	ldr	r3, [r3, #32]
 80079ba:	68f8      	ldr	r0, [r7, #12]
 80079bc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079c4:	f003 0304 	and.w	r3, r3, #4
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d02f      	beq.n	8007a2c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	699b      	ldr	r3, [r3, #24]
 80079d0:	693a      	ldr	r2, [r7, #16]
 80079d2:	4413      	add	r3, r2
 80079d4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80079d6:	68ba      	ldr	r2, [r7, #8]
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d90e      	bls.n	80079fc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	68ba      	ldr	r2, [r7, #8]
 80079e2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079ea:	4b1a      	ldr	r3, [pc, #104]	@ (8007a54 <prvSwitchTimerLists+0xc4>)
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	3304      	adds	r3, #4
 80079f2:	4619      	mov	r1, r3
 80079f4:	4610      	mov	r0, r2
 80079f6:	f7fd f9a2 	bl	8004d3e <vListInsert>
 80079fa:	e017      	b.n	8007a2c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80079fc:	2300      	movs	r3, #0
 80079fe:	9300      	str	r3, [sp, #0]
 8007a00:	2300      	movs	r3, #0
 8007a02:	693a      	ldr	r2, [r7, #16]
 8007a04:	2100      	movs	r1, #0
 8007a06:	68f8      	ldr	r0, [r7, #12]
 8007a08:	f7ff fd58 	bl	80074bc <xTimerGenericCommand>
 8007a0c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d10b      	bne.n	8007a2c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a18:	f383 8811 	msr	BASEPRI, r3
 8007a1c:	f3bf 8f6f 	isb	sy
 8007a20:	f3bf 8f4f 	dsb	sy
 8007a24:	603b      	str	r3, [r7, #0]
}
 8007a26:	bf00      	nop
 8007a28:	bf00      	nop
 8007a2a:	e7fd      	b.n	8007a28 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a2c:	4b09      	ldr	r3, [pc, #36]	@ (8007a54 <prvSwitchTimerLists+0xc4>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1b0      	bne.n	8007998 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007a36:	4b07      	ldr	r3, [pc, #28]	@ (8007a54 <prvSwitchTimerLists+0xc4>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007a3c:	4b06      	ldr	r3, [pc, #24]	@ (8007a58 <prvSwitchTimerLists+0xc8>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a04      	ldr	r2, [pc, #16]	@ (8007a54 <prvSwitchTimerLists+0xc4>)
 8007a42:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007a44:	4a04      	ldr	r2, [pc, #16]	@ (8007a58 <prvSwitchTimerLists+0xc8>)
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	6013      	str	r3, [r2, #0]
}
 8007a4a:	bf00      	nop
 8007a4c:	3718      	adds	r7, #24
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
 8007a52:	bf00      	nop
 8007a54:	20000eb0 	.word	0x20000eb0
 8007a58:	20000eb4 	.word	0x20000eb4

08007a5c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007a62:	f000 f9b9 	bl	8007dd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007a66:	4b15      	ldr	r3, [pc, #84]	@ (8007abc <prvCheckForValidListAndQueue+0x60>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d120      	bne.n	8007ab0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007a6e:	4814      	ldr	r0, [pc, #80]	@ (8007ac0 <prvCheckForValidListAndQueue+0x64>)
 8007a70:	f7fd f914 	bl	8004c9c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007a74:	4813      	ldr	r0, [pc, #76]	@ (8007ac4 <prvCheckForValidListAndQueue+0x68>)
 8007a76:	f7fd f911 	bl	8004c9c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007a7a:	4b13      	ldr	r3, [pc, #76]	@ (8007ac8 <prvCheckForValidListAndQueue+0x6c>)
 8007a7c:	4a10      	ldr	r2, [pc, #64]	@ (8007ac0 <prvCheckForValidListAndQueue+0x64>)
 8007a7e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007a80:	4b12      	ldr	r3, [pc, #72]	@ (8007acc <prvCheckForValidListAndQueue+0x70>)
 8007a82:	4a10      	ldr	r2, [pc, #64]	@ (8007ac4 <prvCheckForValidListAndQueue+0x68>)
 8007a84:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007a86:	2300      	movs	r3, #0
 8007a88:	9300      	str	r3, [sp, #0]
 8007a8a:	4b11      	ldr	r3, [pc, #68]	@ (8007ad0 <prvCheckForValidListAndQueue+0x74>)
 8007a8c:	4a11      	ldr	r2, [pc, #68]	@ (8007ad4 <prvCheckForValidListAndQueue+0x78>)
 8007a8e:	2110      	movs	r1, #16
 8007a90:	200a      	movs	r0, #10
 8007a92:	f7fd fa21 	bl	8004ed8 <xQueueGenericCreateStatic>
 8007a96:	4603      	mov	r3, r0
 8007a98:	4a08      	ldr	r2, [pc, #32]	@ (8007abc <prvCheckForValidListAndQueue+0x60>)
 8007a9a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007a9c:	4b07      	ldr	r3, [pc, #28]	@ (8007abc <prvCheckForValidListAndQueue+0x60>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d005      	beq.n	8007ab0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007aa4:	4b05      	ldr	r3, [pc, #20]	@ (8007abc <prvCheckForValidListAndQueue+0x60>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	490b      	ldr	r1, [pc, #44]	@ (8007ad8 <prvCheckForValidListAndQueue+0x7c>)
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f7fe fa06 	bl	8005ebc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ab0:	f000 f9c4 	bl	8007e3c <vPortExitCritical>
}
 8007ab4:	bf00      	nop
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	20000eb8 	.word	0x20000eb8
 8007ac0:	20000e88 	.word	0x20000e88
 8007ac4:	20000e9c 	.word	0x20000e9c
 8007ac8:	20000eb0 	.word	0x20000eb0
 8007acc:	20000eb4 	.word	0x20000eb4
 8007ad0:	20000f64 	.word	0x20000f64
 8007ad4:	20000ec4 	.word	0x20000ec4
 8007ad8:	080095d4 	.word	0x080095d4

08007adc <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b086      	sub	sp, #24
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d10b      	bne.n	8007b06 <xTimerIsTimerActive+0x2a>
	__asm volatile
 8007aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	60fb      	str	r3, [r7, #12]
}
 8007b00:	bf00      	nop
 8007b02:	bf00      	nop
 8007b04:	e7fd      	b.n	8007b02 <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8007b06:	f000 f967 	bl	8007dd8 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b10:	f003 0301 	and.w	r3, r3, #1
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d102      	bne.n	8007b1e <xTimerIsTimerActive+0x42>
		{
			xReturn = pdFALSE;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	617b      	str	r3, [r7, #20]
 8007b1c:	e001      	b.n	8007b22 <xTimerIsTimerActive+0x46>
		}
		else
		{
			xReturn = pdTRUE;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8007b22:	f000 f98b 	bl	8007e3c <vPortExitCritical>

	return xReturn;
 8007b26:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3718      	adds	r7, #24
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d10b      	bne.n	8007b5a <pvTimerGetTimerID+0x2a>
	__asm volatile
 8007b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b46:	f383 8811 	msr	BASEPRI, r3
 8007b4a:	f3bf 8f6f 	isb	sy
 8007b4e:	f3bf 8f4f 	dsb	sy
 8007b52:	60fb      	str	r3, [r7, #12]
}
 8007b54:	bf00      	nop
 8007b56:	bf00      	nop
 8007b58:	e7fd      	b.n	8007b56 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8007b5a:	f000 f93d 	bl	8007dd8 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	69db      	ldr	r3, [r3, #28]
 8007b62:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8007b64:	f000 f96a 	bl	8007e3c <vPortExitCritical>

	return pvReturn;
 8007b68:	693b      	ldr	r3, [r7, #16]
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3718      	adds	r7, #24
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}
	...

08007b74 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007b74:	b480      	push	{r7}
 8007b76:	b085      	sub	sp, #20
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	3b04      	subs	r3, #4
 8007b84:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007b8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	3b04      	subs	r3, #4
 8007b92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	f023 0201 	bic.w	r2, r3, #1
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	3b04      	subs	r3, #4
 8007ba2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007ba4:	4a0c      	ldr	r2, [pc, #48]	@ (8007bd8 <pxPortInitialiseStack+0x64>)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	3b14      	subs	r3, #20
 8007bae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	3b04      	subs	r3, #4
 8007bba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f06f 0202 	mvn.w	r2, #2
 8007bc2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	3b20      	subs	r3, #32
 8007bc8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007bca:	68fb      	ldr	r3, [r7, #12]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3714      	adds	r7, #20
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr
 8007bd8:	08007bdd 	.word	0x08007bdd

08007bdc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b085      	sub	sp, #20
 8007be0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007be2:	2300      	movs	r3, #0
 8007be4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007be6:	4b13      	ldr	r3, [pc, #76]	@ (8007c34 <prvTaskExitError+0x58>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bee:	d00b      	beq.n	8007c08 <prvTaskExitError+0x2c>
	__asm volatile
 8007bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf4:	f383 8811 	msr	BASEPRI, r3
 8007bf8:	f3bf 8f6f 	isb	sy
 8007bfc:	f3bf 8f4f 	dsb	sy
 8007c00:	60fb      	str	r3, [r7, #12]
}
 8007c02:	bf00      	nop
 8007c04:	bf00      	nop
 8007c06:	e7fd      	b.n	8007c04 <prvTaskExitError+0x28>
	__asm volatile
 8007c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c0c:	f383 8811 	msr	BASEPRI, r3
 8007c10:	f3bf 8f6f 	isb	sy
 8007c14:	f3bf 8f4f 	dsb	sy
 8007c18:	60bb      	str	r3, [r7, #8]
}
 8007c1a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007c1c:	bf00      	nop
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d0fc      	beq.n	8007c1e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c24:	bf00      	nop
 8007c26:	bf00      	nop
 8007c28:	3714      	adds	r7, #20
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
 8007c32:	bf00      	nop
 8007c34:	20000010 	.word	0x20000010
	...

08007c40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007c40:	4b07      	ldr	r3, [pc, #28]	@ (8007c60 <pxCurrentTCBConst2>)
 8007c42:	6819      	ldr	r1, [r3, #0]
 8007c44:	6808      	ldr	r0, [r1, #0]
 8007c46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c4a:	f380 8809 	msr	PSP, r0
 8007c4e:	f3bf 8f6f 	isb	sy
 8007c52:	f04f 0000 	mov.w	r0, #0
 8007c56:	f380 8811 	msr	BASEPRI, r0
 8007c5a:	4770      	bx	lr
 8007c5c:	f3af 8000 	nop.w

08007c60 <pxCurrentTCBConst2>:
 8007c60:	20000988 	.word	0x20000988
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007c64:	bf00      	nop
 8007c66:	bf00      	nop

08007c68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007c68:	4808      	ldr	r0, [pc, #32]	@ (8007c8c <prvPortStartFirstTask+0x24>)
 8007c6a:	6800      	ldr	r0, [r0, #0]
 8007c6c:	6800      	ldr	r0, [r0, #0]
 8007c6e:	f380 8808 	msr	MSP, r0
 8007c72:	f04f 0000 	mov.w	r0, #0
 8007c76:	f380 8814 	msr	CONTROL, r0
 8007c7a:	b662      	cpsie	i
 8007c7c:	b661      	cpsie	f
 8007c7e:	f3bf 8f4f 	dsb	sy
 8007c82:	f3bf 8f6f 	isb	sy
 8007c86:	df00      	svc	0
 8007c88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007c8a:	bf00      	nop
 8007c8c:	e000ed08 	.word	0xe000ed08

08007c90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b086      	sub	sp, #24
 8007c94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007c96:	4b47      	ldr	r3, [pc, #284]	@ (8007db4 <xPortStartScheduler+0x124>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a47      	ldr	r2, [pc, #284]	@ (8007db8 <xPortStartScheduler+0x128>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d10b      	bne.n	8007cb8 <xPortStartScheduler+0x28>
	__asm volatile
 8007ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ca4:	f383 8811 	msr	BASEPRI, r3
 8007ca8:	f3bf 8f6f 	isb	sy
 8007cac:	f3bf 8f4f 	dsb	sy
 8007cb0:	613b      	str	r3, [r7, #16]
}
 8007cb2:	bf00      	nop
 8007cb4:	bf00      	nop
 8007cb6:	e7fd      	b.n	8007cb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007cb8:	4b3e      	ldr	r3, [pc, #248]	@ (8007db4 <xPortStartScheduler+0x124>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a3f      	ldr	r2, [pc, #252]	@ (8007dbc <xPortStartScheduler+0x12c>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d10b      	bne.n	8007cda <xPortStartScheduler+0x4a>
	__asm volatile
 8007cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc6:	f383 8811 	msr	BASEPRI, r3
 8007cca:	f3bf 8f6f 	isb	sy
 8007cce:	f3bf 8f4f 	dsb	sy
 8007cd2:	60fb      	str	r3, [r7, #12]
}
 8007cd4:	bf00      	nop
 8007cd6:	bf00      	nop
 8007cd8:	e7fd      	b.n	8007cd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007cda:	4b39      	ldr	r3, [pc, #228]	@ (8007dc0 <xPortStartScheduler+0x130>)
 8007cdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	22ff      	movs	r2, #255	@ 0xff
 8007cea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007cf4:	78fb      	ldrb	r3, [r7, #3]
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007cfc:	b2da      	uxtb	r2, r3
 8007cfe:	4b31      	ldr	r3, [pc, #196]	@ (8007dc4 <xPortStartScheduler+0x134>)
 8007d00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d02:	4b31      	ldr	r3, [pc, #196]	@ (8007dc8 <xPortStartScheduler+0x138>)
 8007d04:	2207      	movs	r2, #7
 8007d06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d08:	e009      	b.n	8007d1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007d0a:	4b2f      	ldr	r3, [pc, #188]	@ (8007dc8 <xPortStartScheduler+0x138>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	3b01      	subs	r3, #1
 8007d10:	4a2d      	ldr	r2, [pc, #180]	@ (8007dc8 <xPortStartScheduler+0x138>)
 8007d12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d14:	78fb      	ldrb	r3, [r7, #3]
 8007d16:	b2db      	uxtb	r3, r3
 8007d18:	005b      	lsls	r3, r3, #1
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d1e:	78fb      	ldrb	r3, [r7, #3]
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d26:	2b80      	cmp	r3, #128	@ 0x80
 8007d28:	d0ef      	beq.n	8007d0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d2a:	4b27      	ldr	r3, [pc, #156]	@ (8007dc8 <xPortStartScheduler+0x138>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f1c3 0307 	rsb	r3, r3, #7
 8007d32:	2b04      	cmp	r3, #4
 8007d34:	d00b      	beq.n	8007d4e <xPortStartScheduler+0xbe>
	__asm volatile
 8007d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3a:	f383 8811 	msr	BASEPRI, r3
 8007d3e:	f3bf 8f6f 	isb	sy
 8007d42:	f3bf 8f4f 	dsb	sy
 8007d46:	60bb      	str	r3, [r7, #8]
}
 8007d48:	bf00      	nop
 8007d4a:	bf00      	nop
 8007d4c:	e7fd      	b.n	8007d4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8007dc8 <xPortStartScheduler+0x138>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	021b      	lsls	r3, r3, #8
 8007d54:	4a1c      	ldr	r2, [pc, #112]	@ (8007dc8 <xPortStartScheduler+0x138>)
 8007d56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007d58:	4b1b      	ldr	r3, [pc, #108]	@ (8007dc8 <xPortStartScheduler+0x138>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007d60:	4a19      	ldr	r2, [pc, #100]	@ (8007dc8 <xPortStartScheduler+0x138>)
 8007d62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	b2da      	uxtb	r2, r3
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d6c:	4b17      	ldr	r3, [pc, #92]	@ (8007dcc <xPortStartScheduler+0x13c>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a16      	ldr	r2, [pc, #88]	@ (8007dcc <xPortStartScheduler+0x13c>)
 8007d72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007d76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d78:	4b14      	ldr	r3, [pc, #80]	@ (8007dcc <xPortStartScheduler+0x13c>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a13      	ldr	r2, [pc, #76]	@ (8007dcc <xPortStartScheduler+0x13c>)
 8007d7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007d82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007d84:	f000 f8da 	bl	8007f3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007d88:	4b11      	ldr	r3, [pc, #68]	@ (8007dd0 <xPortStartScheduler+0x140>)
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007d8e:	f000 f8f9 	bl	8007f84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007d92:	4b10      	ldr	r3, [pc, #64]	@ (8007dd4 <xPortStartScheduler+0x144>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a0f      	ldr	r2, [pc, #60]	@ (8007dd4 <xPortStartScheduler+0x144>)
 8007d98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007d9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007d9e:	f7ff ff63 	bl	8007c68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007da2:	f7fe fced 	bl	8006780 <vTaskSwitchContext>
	prvTaskExitError();
 8007da6:	f7ff ff19 	bl	8007bdc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3718      	adds	r7, #24
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}
 8007db4:	e000ed00 	.word	0xe000ed00
 8007db8:	410fc271 	.word	0x410fc271
 8007dbc:	410fc270 	.word	0x410fc270
 8007dc0:	e000e400 	.word	0xe000e400
 8007dc4:	20000fb4 	.word	0x20000fb4
 8007dc8:	20000fb8 	.word	0x20000fb8
 8007dcc:	e000ed20 	.word	0xe000ed20
 8007dd0:	20000010 	.word	0x20000010
 8007dd4:	e000ef34 	.word	0xe000ef34

08007dd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b083      	sub	sp, #12
 8007ddc:	af00      	add	r7, sp, #0
	__asm volatile
 8007dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de2:	f383 8811 	msr	BASEPRI, r3
 8007de6:	f3bf 8f6f 	isb	sy
 8007dea:	f3bf 8f4f 	dsb	sy
 8007dee:	607b      	str	r3, [r7, #4]
}
 8007df0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007df2:	4b10      	ldr	r3, [pc, #64]	@ (8007e34 <vPortEnterCritical+0x5c>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	3301      	adds	r3, #1
 8007df8:	4a0e      	ldr	r2, [pc, #56]	@ (8007e34 <vPortEnterCritical+0x5c>)
 8007dfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8007e34 <vPortEnterCritical+0x5c>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d110      	bne.n	8007e26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007e04:	4b0c      	ldr	r3, [pc, #48]	@ (8007e38 <vPortEnterCritical+0x60>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d00b      	beq.n	8007e26 <vPortEnterCritical+0x4e>
	__asm volatile
 8007e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e12:	f383 8811 	msr	BASEPRI, r3
 8007e16:	f3bf 8f6f 	isb	sy
 8007e1a:	f3bf 8f4f 	dsb	sy
 8007e1e:	603b      	str	r3, [r7, #0]
}
 8007e20:	bf00      	nop
 8007e22:	bf00      	nop
 8007e24:	e7fd      	b.n	8007e22 <vPortEnterCritical+0x4a>
	}
}
 8007e26:	bf00      	nop
 8007e28:	370c      	adds	r7, #12
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr
 8007e32:	bf00      	nop
 8007e34:	20000010 	.word	0x20000010
 8007e38:	e000ed04 	.word	0xe000ed04

08007e3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b083      	sub	sp, #12
 8007e40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007e42:	4b12      	ldr	r3, [pc, #72]	@ (8007e8c <vPortExitCritical+0x50>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10b      	bne.n	8007e62 <vPortExitCritical+0x26>
	__asm volatile
 8007e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e4e:	f383 8811 	msr	BASEPRI, r3
 8007e52:	f3bf 8f6f 	isb	sy
 8007e56:	f3bf 8f4f 	dsb	sy
 8007e5a:	607b      	str	r3, [r7, #4]
}
 8007e5c:	bf00      	nop
 8007e5e:	bf00      	nop
 8007e60:	e7fd      	b.n	8007e5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007e62:	4b0a      	ldr	r3, [pc, #40]	@ (8007e8c <vPortExitCritical+0x50>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	3b01      	subs	r3, #1
 8007e68:	4a08      	ldr	r2, [pc, #32]	@ (8007e8c <vPortExitCritical+0x50>)
 8007e6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007e6c:	4b07      	ldr	r3, [pc, #28]	@ (8007e8c <vPortExitCritical+0x50>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d105      	bne.n	8007e80 <vPortExitCritical+0x44>
 8007e74:	2300      	movs	r3, #0
 8007e76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	f383 8811 	msr	BASEPRI, r3
}
 8007e7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007e80:	bf00      	nop
 8007e82:	370c      	adds	r7, #12
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr
 8007e8c:	20000010 	.word	0x20000010

08007e90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007e90:	f3ef 8009 	mrs	r0, PSP
 8007e94:	f3bf 8f6f 	isb	sy
 8007e98:	4b15      	ldr	r3, [pc, #84]	@ (8007ef0 <pxCurrentTCBConst>)
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	f01e 0f10 	tst.w	lr, #16
 8007ea0:	bf08      	it	eq
 8007ea2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007ea6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eaa:	6010      	str	r0, [r2, #0]
 8007eac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007eb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007eb4:	f380 8811 	msr	BASEPRI, r0
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	f3bf 8f6f 	isb	sy
 8007ec0:	f7fe fc5e 	bl	8006780 <vTaskSwitchContext>
 8007ec4:	f04f 0000 	mov.w	r0, #0
 8007ec8:	f380 8811 	msr	BASEPRI, r0
 8007ecc:	bc09      	pop	{r0, r3}
 8007ece:	6819      	ldr	r1, [r3, #0]
 8007ed0:	6808      	ldr	r0, [r1, #0]
 8007ed2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed6:	f01e 0f10 	tst.w	lr, #16
 8007eda:	bf08      	it	eq
 8007edc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007ee0:	f380 8809 	msr	PSP, r0
 8007ee4:	f3bf 8f6f 	isb	sy
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop
 8007eec:	f3af 8000 	nop.w

08007ef0 <pxCurrentTCBConst>:
 8007ef0:	20000988 	.word	0x20000988
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007ef4:	bf00      	nop
 8007ef6:	bf00      	nop

08007ef8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b082      	sub	sp, #8
 8007efc:	af00      	add	r7, sp, #0
	__asm volatile
 8007efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f02:	f383 8811 	msr	BASEPRI, r3
 8007f06:	f3bf 8f6f 	isb	sy
 8007f0a:	f3bf 8f4f 	dsb	sy
 8007f0e:	607b      	str	r3, [r7, #4]
}
 8007f10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007f12:	f7fe fb7b 	bl	800660c <xTaskIncrementTick>
 8007f16:	4603      	mov	r3, r0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d003      	beq.n	8007f24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007f1c:	4b06      	ldr	r3, [pc, #24]	@ (8007f38 <xPortSysTickHandler+0x40>)
 8007f1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f22:	601a      	str	r2, [r3, #0]
 8007f24:	2300      	movs	r3, #0
 8007f26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	f383 8811 	msr	BASEPRI, r3
}
 8007f2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007f30:	bf00      	nop
 8007f32:	3708      	adds	r7, #8
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}
 8007f38:	e000ed04 	.word	0xe000ed04

08007f3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007f40:	4b0b      	ldr	r3, [pc, #44]	@ (8007f70 <vPortSetupTimerInterrupt+0x34>)
 8007f42:	2200      	movs	r2, #0
 8007f44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007f46:	4b0b      	ldr	r3, [pc, #44]	@ (8007f74 <vPortSetupTimerInterrupt+0x38>)
 8007f48:	2200      	movs	r2, #0
 8007f4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007f78 <vPortSetupTimerInterrupt+0x3c>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a0a      	ldr	r2, [pc, #40]	@ (8007f7c <vPortSetupTimerInterrupt+0x40>)
 8007f52:	fba2 2303 	umull	r2, r3, r2, r3
 8007f56:	099b      	lsrs	r3, r3, #6
 8007f58:	4a09      	ldr	r2, [pc, #36]	@ (8007f80 <vPortSetupTimerInterrupt+0x44>)
 8007f5a:	3b01      	subs	r3, #1
 8007f5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007f5e:	4b04      	ldr	r3, [pc, #16]	@ (8007f70 <vPortSetupTimerInterrupt+0x34>)
 8007f60:	2207      	movs	r2, #7
 8007f62:	601a      	str	r2, [r3, #0]
}
 8007f64:	bf00      	nop
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr
 8007f6e:	bf00      	nop
 8007f70:	e000e010 	.word	0xe000e010
 8007f74:	e000e018 	.word	0xe000e018
 8007f78:	20000004 	.word	0x20000004
 8007f7c:	10624dd3 	.word	0x10624dd3
 8007f80:	e000e014 	.word	0xe000e014

08007f84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007f84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007f94 <vPortEnableVFP+0x10>
 8007f88:	6801      	ldr	r1, [r0, #0]
 8007f8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007f8e:	6001      	str	r1, [r0, #0]
 8007f90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007f92:	bf00      	nop
 8007f94:	e000ed88 	.word	0xe000ed88

08007f98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007f98:	b480      	push	{r7}
 8007f9a:	b085      	sub	sp, #20
 8007f9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007f9e:	f3ef 8305 	mrs	r3, IPSR
 8007fa2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2b0f      	cmp	r3, #15
 8007fa8:	d915      	bls.n	8007fd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007faa:	4a18      	ldr	r2, [pc, #96]	@ (800800c <vPortValidateInterruptPriority+0x74>)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	4413      	add	r3, r2
 8007fb0:	781b      	ldrb	r3, [r3, #0]
 8007fb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007fb4:	4b16      	ldr	r3, [pc, #88]	@ (8008010 <vPortValidateInterruptPriority+0x78>)
 8007fb6:	781b      	ldrb	r3, [r3, #0]
 8007fb8:	7afa      	ldrb	r2, [r7, #11]
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d20b      	bcs.n	8007fd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc2:	f383 8811 	msr	BASEPRI, r3
 8007fc6:	f3bf 8f6f 	isb	sy
 8007fca:	f3bf 8f4f 	dsb	sy
 8007fce:	607b      	str	r3, [r7, #4]
}
 8007fd0:	bf00      	nop
 8007fd2:	bf00      	nop
 8007fd4:	e7fd      	b.n	8007fd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007fd6:	4b0f      	ldr	r3, [pc, #60]	@ (8008014 <vPortValidateInterruptPriority+0x7c>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007fde:	4b0e      	ldr	r3, [pc, #56]	@ (8008018 <vPortValidateInterruptPriority+0x80>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d90b      	bls.n	8007ffe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fea:	f383 8811 	msr	BASEPRI, r3
 8007fee:	f3bf 8f6f 	isb	sy
 8007ff2:	f3bf 8f4f 	dsb	sy
 8007ff6:	603b      	str	r3, [r7, #0]
}
 8007ff8:	bf00      	nop
 8007ffa:	bf00      	nop
 8007ffc:	e7fd      	b.n	8007ffa <vPortValidateInterruptPriority+0x62>
	}
 8007ffe:	bf00      	nop
 8008000:	3714      	adds	r7, #20
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr
 800800a:	bf00      	nop
 800800c:	e000e3f0 	.word	0xe000e3f0
 8008010:	20000fb4 	.word	0x20000fb4
 8008014:	e000ed0c 	.word	0xe000ed0c
 8008018:	20000fb8 	.word	0x20000fb8

0800801c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b08a      	sub	sp, #40	@ 0x28
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008024:	2300      	movs	r3, #0
 8008026:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008028:	f7fe fa34 	bl	8006494 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800802c:	4b5c      	ldr	r3, [pc, #368]	@ (80081a0 <pvPortMalloc+0x184>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d101      	bne.n	8008038 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008034:	f000 f924 	bl	8008280 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008038:	4b5a      	ldr	r3, [pc, #360]	@ (80081a4 <pvPortMalloc+0x188>)
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	4013      	ands	r3, r2
 8008040:	2b00      	cmp	r3, #0
 8008042:	f040 8095 	bne.w	8008170 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d01e      	beq.n	800808a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800804c:	2208      	movs	r2, #8
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	4413      	add	r3, r2
 8008052:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f003 0307 	and.w	r3, r3, #7
 800805a:	2b00      	cmp	r3, #0
 800805c:	d015      	beq.n	800808a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f023 0307 	bic.w	r3, r3, #7
 8008064:	3308      	adds	r3, #8
 8008066:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f003 0307 	and.w	r3, r3, #7
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00b      	beq.n	800808a <pvPortMalloc+0x6e>
	__asm volatile
 8008072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008076:	f383 8811 	msr	BASEPRI, r3
 800807a:	f3bf 8f6f 	isb	sy
 800807e:	f3bf 8f4f 	dsb	sy
 8008082:	617b      	str	r3, [r7, #20]
}
 8008084:	bf00      	nop
 8008086:	bf00      	nop
 8008088:	e7fd      	b.n	8008086 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d06f      	beq.n	8008170 <pvPortMalloc+0x154>
 8008090:	4b45      	ldr	r3, [pc, #276]	@ (80081a8 <pvPortMalloc+0x18c>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	429a      	cmp	r2, r3
 8008098:	d86a      	bhi.n	8008170 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800809a:	4b44      	ldr	r3, [pc, #272]	@ (80081ac <pvPortMalloc+0x190>)
 800809c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800809e:	4b43      	ldr	r3, [pc, #268]	@ (80081ac <pvPortMalloc+0x190>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80080a4:	e004      	b.n	80080b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80080a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80080aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80080b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	687a      	ldr	r2, [r7, #4]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d903      	bls.n	80080c2 <pvPortMalloc+0xa6>
 80080ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d1f1      	bne.n	80080a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80080c2:	4b37      	ldr	r3, [pc, #220]	@ (80081a0 <pvPortMalloc+0x184>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d051      	beq.n	8008170 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80080cc:	6a3b      	ldr	r3, [r7, #32]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	2208      	movs	r2, #8
 80080d2:	4413      	add	r3, r2
 80080d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80080d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	6a3b      	ldr	r3, [r7, #32]
 80080dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80080de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e0:	685a      	ldr	r2, [r3, #4]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	1ad2      	subs	r2, r2, r3
 80080e6:	2308      	movs	r3, #8
 80080e8:	005b      	lsls	r3, r3, #1
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d920      	bls.n	8008130 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80080ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4413      	add	r3, r2
 80080f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80080f6:	69bb      	ldr	r3, [r7, #24]
 80080f8:	f003 0307 	and.w	r3, r3, #7
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00b      	beq.n	8008118 <pvPortMalloc+0xfc>
	__asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008104:	f383 8811 	msr	BASEPRI, r3
 8008108:	f3bf 8f6f 	isb	sy
 800810c:	f3bf 8f4f 	dsb	sy
 8008110:	613b      	str	r3, [r7, #16]
}
 8008112:	bf00      	nop
 8008114:	bf00      	nop
 8008116:	e7fd      	b.n	8008114 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800811a:	685a      	ldr	r2, [r3, #4]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	1ad2      	subs	r2, r2, r3
 8008120:	69bb      	ldr	r3, [r7, #24]
 8008122:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008126:	687a      	ldr	r2, [r7, #4]
 8008128:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800812a:	69b8      	ldr	r0, [r7, #24]
 800812c:	f000 f90a 	bl	8008344 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008130:	4b1d      	ldr	r3, [pc, #116]	@ (80081a8 <pvPortMalloc+0x18c>)
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	1ad3      	subs	r3, r2, r3
 800813a:	4a1b      	ldr	r2, [pc, #108]	@ (80081a8 <pvPortMalloc+0x18c>)
 800813c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800813e:	4b1a      	ldr	r3, [pc, #104]	@ (80081a8 <pvPortMalloc+0x18c>)
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	4b1b      	ldr	r3, [pc, #108]	@ (80081b0 <pvPortMalloc+0x194>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	429a      	cmp	r2, r3
 8008148:	d203      	bcs.n	8008152 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800814a:	4b17      	ldr	r3, [pc, #92]	@ (80081a8 <pvPortMalloc+0x18c>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4a18      	ldr	r2, [pc, #96]	@ (80081b0 <pvPortMalloc+0x194>)
 8008150:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008154:	685a      	ldr	r2, [r3, #4]
 8008156:	4b13      	ldr	r3, [pc, #76]	@ (80081a4 <pvPortMalloc+0x188>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	431a      	orrs	r2, r3
 800815c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008162:	2200      	movs	r2, #0
 8008164:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008166:	4b13      	ldr	r3, [pc, #76]	@ (80081b4 <pvPortMalloc+0x198>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	3301      	adds	r3, #1
 800816c:	4a11      	ldr	r2, [pc, #68]	@ (80081b4 <pvPortMalloc+0x198>)
 800816e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008170:	f7fe f99e 	bl	80064b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	f003 0307 	and.w	r3, r3, #7
 800817a:	2b00      	cmp	r3, #0
 800817c:	d00b      	beq.n	8008196 <pvPortMalloc+0x17a>
	__asm volatile
 800817e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008182:	f383 8811 	msr	BASEPRI, r3
 8008186:	f3bf 8f6f 	isb	sy
 800818a:	f3bf 8f4f 	dsb	sy
 800818e:	60fb      	str	r3, [r7, #12]
}
 8008190:	bf00      	nop
 8008192:	bf00      	nop
 8008194:	e7fd      	b.n	8008192 <pvPortMalloc+0x176>
	return pvReturn;
 8008196:	69fb      	ldr	r3, [r7, #28]
}
 8008198:	4618      	mov	r0, r3
 800819a:	3728      	adds	r7, #40	@ 0x28
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	20004a5c 	.word	0x20004a5c
 80081a4:	20004a70 	.word	0x20004a70
 80081a8:	20004a60 	.word	0x20004a60
 80081ac:	20004a54 	.word	0x20004a54
 80081b0:	20004a64 	.word	0x20004a64
 80081b4:	20004a68 	.word	0x20004a68

080081b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b086      	sub	sp, #24
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d04f      	beq.n	800826a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80081ca:	2308      	movs	r3, #8
 80081cc:	425b      	negs	r3, r3
 80081ce:	697a      	ldr	r2, [r7, #20]
 80081d0:	4413      	add	r3, r2
 80081d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	685a      	ldr	r2, [r3, #4]
 80081dc:	4b25      	ldr	r3, [pc, #148]	@ (8008274 <vPortFree+0xbc>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4013      	ands	r3, r2
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d10b      	bne.n	80081fe <vPortFree+0x46>
	__asm volatile
 80081e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ea:	f383 8811 	msr	BASEPRI, r3
 80081ee:	f3bf 8f6f 	isb	sy
 80081f2:	f3bf 8f4f 	dsb	sy
 80081f6:	60fb      	str	r3, [r7, #12]
}
 80081f8:	bf00      	nop
 80081fa:	bf00      	nop
 80081fc:	e7fd      	b.n	80081fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00b      	beq.n	800821e <vPortFree+0x66>
	__asm volatile
 8008206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800820a:	f383 8811 	msr	BASEPRI, r3
 800820e:	f3bf 8f6f 	isb	sy
 8008212:	f3bf 8f4f 	dsb	sy
 8008216:	60bb      	str	r3, [r7, #8]
}
 8008218:	bf00      	nop
 800821a:	bf00      	nop
 800821c:	e7fd      	b.n	800821a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	685a      	ldr	r2, [r3, #4]
 8008222:	4b14      	ldr	r3, [pc, #80]	@ (8008274 <vPortFree+0xbc>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4013      	ands	r3, r2
 8008228:	2b00      	cmp	r3, #0
 800822a:	d01e      	beq.n	800826a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d11a      	bne.n	800826a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	685a      	ldr	r2, [r3, #4]
 8008238:	4b0e      	ldr	r3, [pc, #56]	@ (8008274 <vPortFree+0xbc>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	43db      	mvns	r3, r3
 800823e:	401a      	ands	r2, r3
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008244:	f7fe f926 	bl	8006494 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	685a      	ldr	r2, [r3, #4]
 800824c:	4b0a      	ldr	r3, [pc, #40]	@ (8008278 <vPortFree+0xc0>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4413      	add	r3, r2
 8008252:	4a09      	ldr	r2, [pc, #36]	@ (8008278 <vPortFree+0xc0>)
 8008254:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008256:	6938      	ldr	r0, [r7, #16]
 8008258:	f000 f874 	bl	8008344 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800825c:	4b07      	ldr	r3, [pc, #28]	@ (800827c <vPortFree+0xc4>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	3301      	adds	r3, #1
 8008262:	4a06      	ldr	r2, [pc, #24]	@ (800827c <vPortFree+0xc4>)
 8008264:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008266:	f7fe f923 	bl	80064b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800826a:	bf00      	nop
 800826c:	3718      	adds	r7, #24
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	20004a70 	.word	0x20004a70
 8008278:	20004a60 	.word	0x20004a60
 800827c:	20004a6c 	.word	0x20004a6c

08008280 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008280:	b480      	push	{r7}
 8008282:	b085      	sub	sp, #20
 8008284:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008286:	f643 2398 	movw	r3, #15000	@ 0x3a98
 800828a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800828c:	4b27      	ldr	r3, [pc, #156]	@ (800832c <prvHeapInit+0xac>)
 800828e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f003 0307 	and.w	r3, r3, #7
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00c      	beq.n	80082b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	3307      	adds	r3, #7
 800829e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f023 0307 	bic.w	r3, r3, #7
 80082a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80082a8:	68ba      	ldr	r2, [r7, #8]
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	1ad3      	subs	r3, r2, r3
 80082ae:	4a1f      	ldr	r2, [pc, #124]	@ (800832c <prvHeapInit+0xac>)
 80082b0:	4413      	add	r3, r2
 80082b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80082b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008330 <prvHeapInit+0xb0>)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80082be:	4b1c      	ldr	r3, [pc, #112]	@ (8008330 <prvHeapInit+0xb0>)
 80082c0:	2200      	movs	r2, #0
 80082c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	68ba      	ldr	r2, [r7, #8]
 80082c8:	4413      	add	r3, r2
 80082ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80082cc:	2208      	movs	r2, #8
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	1a9b      	subs	r3, r3, r2
 80082d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	f023 0307 	bic.w	r3, r3, #7
 80082da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	4a15      	ldr	r2, [pc, #84]	@ (8008334 <prvHeapInit+0xb4>)
 80082e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80082e2:	4b14      	ldr	r3, [pc, #80]	@ (8008334 <prvHeapInit+0xb4>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2200      	movs	r2, #0
 80082e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80082ea:	4b12      	ldr	r3, [pc, #72]	@ (8008334 <prvHeapInit+0xb4>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	2200      	movs	r2, #0
 80082f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	1ad2      	subs	r2, r2, r3
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008300:	4b0c      	ldr	r3, [pc, #48]	@ (8008334 <prvHeapInit+0xb4>)
 8008302:	681a      	ldr	r2, [r3, #0]
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	4a0a      	ldr	r2, [pc, #40]	@ (8008338 <prvHeapInit+0xb8>)
 800830e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	4a09      	ldr	r2, [pc, #36]	@ (800833c <prvHeapInit+0xbc>)
 8008316:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008318:	4b09      	ldr	r3, [pc, #36]	@ (8008340 <prvHeapInit+0xc0>)
 800831a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800831e:	601a      	str	r2, [r3, #0]
}
 8008320:	bf00      	nop
 8008322:	3714      	adds	r7, #20
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr
 800832c:	20000fbc 	.word	0x20000fbc
 8008330:	20004a54 	.word	0x20004a54
 8008334:	20004a5c 	.word	0x20004a5c
 8008338:	20004a64 	.word	0x20004a64
 800833c:	20004a60 	.word	0x20004a60
 8008340:	20004a70 	.word	0x20004a70

08008344 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008344:	b480      	push	{r7}
 8008346:	b085      	sub	sp, #20
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800834c:	4b28      	ldr	r3, [pc, #160]	@ (80083f0 <prvInsertBlockIntoFreeList+0xac>)
 800834e:	60fb      	str	r3, [r7, #12]
 8008350:	e002      	b.n	8008358 <prvInsertBlockIntoFreeList+0x14>
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	60fb      	str	r3, [r7, #12]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	429a      	cmp	r2, r3
 8008360:	d8f7      	bhi.n	8008352 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	68ba      	ldr	r2, [r7, #8]
 800836c:	4413      	add	r3, r2
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	429a      	cmp	r2, r3
 8008372:	d108      	bne.n	8008386 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	685a      	ldr	r2, [r3, #4]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	441a      	add	r2, r3
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	68ba      	ldr	r2, [r7, #8]
 8008390:	441a      	add	r2, r3
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	429a      	cmp	r2, r3
 8008398:	d118      	bne.n	80083cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681a      	ldr	r2, [r3, #0]
 800839e:	4b15      	ldr	r3, [pc, #84]	@ (80083f4 <prvInsertBlockIntoFreeList+0xb0>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	429a      	cmp	r2, r3
 80083a4:	d00d      	beq.n	80083c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	685a      	ldr	r2, [r3, #4]
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	441a      	add	r2, r3
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	601a      	str	r2, [r3, #0]
 80083c0:	e008      	b.n	80083d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80083c2:	4b0c      	ldr	r3, [pc, #48]	@ (80083f4 <prvInsertBlockIntoFreeList+0xb0>)
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	601a      	str	r2, [r3, #0]
 80083ca:	e003      	b.n	80083d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80083d4:	68fa      	ldr	r2, [r7, #12]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d002      	beq.n	80083e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80083e2:	bf00      	nop
 80083e4:	3714      	adds	r7, #20
 80083e6:	46bd      	mov	sp, r7
 80083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	20004a54 	.word	0x20004a54
 80083f4:	20004a5c 	.word	0x20004a5c

080083f8 <rand>:
 80083f8:	4b16      	ldr	r3, [pc, #88]	@ (8008454 <rand+0x5c>)
 80083fa:	b510      	push	{r4, lr}
 80083fc:	681c      	ldr	r4, [r3, #0]
 80083fe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008400:	b9b3      	cbnz	r3, 8008430 <rand+0x38>
 8008402:	2018      	movs	r0, #24
 8008404:	f000 fa96 	bl	8008934 <malloc>
 8008408:	4602      	mov	r2, r0
 800840a:	6320      	str	r0, [r4, #48]	@ 0x30
 800840c:	b920      	cbnz	r0, 8008418 <rand+0x20>
 800840e:	4b12      	ldr	r3, [pc, #72]	@ (8008458 <rand+0x60>)
 8008410:	4812      	ldr	r0, [pc, #72]	@ (800845c <rand+0x64>)
 8008412:	2152      	movs	r1, #82	@ 0x52
 8008414:	f000 fa26 	bl	8008864 <__assert_func>
 8008418:	4911      	ldr	r1, [pc, #68]	@ (8008460 <rand+0x68>)
 800841a:	4b12      	ldr	r3, [pc, #72]	@ (8008464 <rand+0x6c>)
 800841c:	e9c0 1300 	strd	r1, r3, [r0]
 8008420:	4b11      	ldr	r3, [pc, #68]	@ (8008468 <rand+0x70>)
 8008422:	6083      	str	r3, [r0, #8]
 8008424:	230b      	movs	r3, #11
 8008426:	8183      	strh	r3, [r0, #12]
 8008428:	2100      	movs	r1, #0
 800842a:	2001      	movs	r0, #1
 800842c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008430:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008432:	480e      	ldr	r0, [pc, #56]	@ (800846c <rand+0x74>)
 8008434:	690b      	ldr	r3, [r1, #16]
 8008436:	694c      	ldr	r4, [r1, #20]
 8008438:	4a0d      	ldr	r2, [pc, #52]	@ (8008470 <rand+0x78>)
 800843a:	4358      	muls	r0, r3
 800843c:	fb02 0004 	mla	r0, r2, r4, r0
 8008440:	fba3 3202 	umull	r3, r2, r3, r2
 8008444:	3301      	adds	r3, #1
 8008446:	eb40 0002 	adc.w	r0, r0, r2
 800844a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800844e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008452:	bd10      	pop	{r4, pc}
 8008454:	20000020 	.word	0x20000020
 8008458:	080097b4 	.word	0x080097b4
 800845c:	080097cb 	.word	0x080097cb
 8008460:	abcd330e 	.word	0xabcd330e
 8008464:	e66d1234 	.word	0xe66d1234
 8008468:	0005deec 	.word	0x0005deec
 800846c:	5851f42d 	.word	0x5851f42d
 8008470:	4c957f2d 	.word	0x4c957f2d

08008474 <std>:
 8008474:	2300      	movs	r3, #0
 8008476:	b510      	push	{r4, lr}
 8008478:	4604      	mov	r4, r0
 800847a:	e9c0 3300 	strd	r3, r3, [r0]
 800847e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008482:	6083      	str	r3, [r0, #8]
 8008484:	8181      	strh	r1, [r0, #12]
 8008486:	6643      	str	r3, [r0, #100]	@ 0x64
 8008488:	81c2      	strh	r2, [r0, #14]
 800848a:	6183      	str	r3, [r0, #24]
 800848c:	4619      	mov	r1, r3
 800848e:	2208      	movs	r2, #8
 8008490:	305c      	adds	r0, #92	@ 0x5c
 8008492:	f000 f906 	bl	80086a2 <memset>
 8008496:	4b0d      	ldr	r3, [pc, #52]	@ (80084cc <std+0x58>)
 8008498:	6263      	str	r3, [r4, #36]	@ 0x24
 800849a:	4b0d      	ldr	r3, [pc, #52]	@ (80084d0 <std+0x5c>)
 800849c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800849e:	4b0d      	ldr	r3, [pc, #52]	@ (80084d4 <std+0x60>)
 80084a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80084a2:	4b0d      	ldr	r3, [pc, #52]	@ (80084d8 <std+0x64>)
 80084a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80084a6:	4b0d      	ldr	r3, [pc, #52]	@ (80084dc <std+0x68>)
 80084a8:	6224      	str	r4, [r4, #32]
 80084aa:	429c      	cmp	r4, r3
 80084ac:	d006      	beq.n	80084bc <std+0x48>
 80084ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80084b2:	4294      	cmp	r4, r2
 80084b4:	d002      	beq.n	80084bc <std+0x48>
 80084b6:	33d0      	adds	r3, #208	@ 0xd0
 80084b8:	429c      	cmp	r4, r3
 80084ba:	d105      	bne.n	80084c8 <std+0x54>
 80084bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80084c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084c4:	f000 b9bc 	b.w	8008840 <__retarget_lock_init_recursive>
 80084c8:	bd10      	pop	{r4, pc}
 80084ca:	bf00      	nop
 80084cc:	0800861d 	.word	0x0800861d
 80084d0:	0800863f 	.word	0x0800863f
 80084d4:	08008677 	.word	0x08008677
 80084d8:	0800869b 	.word	0x0800869b
 80084dc:	20004a74 	.word	0x20004a74

080084e0 <stdio_exit_handler>:
 80084e0:	4a02      	ldr	r2, [pc, #8]	@ (80084ec <stdio_exit_handler+0xc>)
 80084e2:	4903      	ldr	r1, [pc, #12]	@ (80084f0 <stdio_exit_handler+0x10>)
 80084e4:	4803      	ldr	r0, [pc, #12]	@ (80084f4 <stdio_exit_handler+0x14>)
 80084e6:	f000 b869 	b.w	80085bc <_fwalk_sglue>
 80084ea:	bf00      	nop
 80084ec:	20000014 	.word	0x20000014
 80084f0:	08009149 	.word	0x08009149
 80084f4:	20000024 	.word	0x20000024

080084f8 <cleanup_stdio>:
 80084f8:	6841      	ldr	r1, [r0, #4]
 80084fa:	4b0c      	ldr	r3, [pc, #48]	@ (800852c <cleanup_stdio+0x34>)
 80084fc:	4299      	cmp	r1, r3
 80084fe:	b510      	push	{r4, lr}
 8008500:	4604      	mov	r4, r0
 8008502:	d001      	beq.n	8008508 <cleanup_stdio+0x10>
 8008504:	f000 fe20 	bl	8009148 <_fflush_r>
 8008508:	68a1      	ldr	r1, [r4, #8]
 800850a:	4b09      	ldr	r3, [pc, #36]	@ (8008530 <cleanup_stdio+0x38>)
 800850c:	4299      	cmp	r1, r3
 800850e:	d002      	beq.n	8008516 <cleanup_stdio+0x1e>
 8008510:	4620      	mov	r0, r4
 8008512:	f000 fe19 	bl	8009148 <_fflush_r>
 8008516:	68e1      	ldr	r1, [r4, #12]
 8008518:	4b06      	ldr	r3, [pc, #24]	@ (8008534 <cleanup_stdio+0x3c>)
 800851a:	4299      	cmp	r1, r3
 800851c:	d004      	beq.n	8008528 <cleanup_stdio+0x30>
 800851e:	4620      	mov	r0, r4
 8008520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008524:	f000 be10 	b.w	8009148 <_fflush_r>
 8008528:	bd10      	pop	{r4, pc}
 800852a:	bf00      	nop
 800852c:	20004a74 	.word	0x20004a74
 8008530:	20004adc 	.word	0x20004adc
 8008534:	20004b44 	.word	0x20004b44

08008538 <global_stdio_init.part.0>:
 8008538:	b510      	push	{r4, lr}
 800853a:	4b0b      	ldr	r3, [pc, #44]	@ (8008568 <global_stdio_init.part.0+0x30>)
 800853c:	4c0b      	ldr	r4, [pc, #44]	@ (800856c <global_stdio_init.part.0+0x34>)
 800853e:	4a0c      	ldr	r2, [pc, #48]	@ (8008570 <global_stdio_init.part.0+0x38>)
 8008540:	601a      	str	r2, [r3, #0]
 8008542:	4620      	mov	r0, r4
 8008544:	2200      	movs	r2, #0
 8008546:	2104      	movs	r1, #4
 8008548:	f7ff ff94 	bl	8008474 <std>
 800854c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008550:	2201      	movs	r2, #1
 8008552:	2109      	movs	r1, #9
 8008554:	f7ff ff8e 	bl	8008474 <std>
 8008558:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800855c:	2202      	movs	r2, #2
 800855e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008562:	2112      	movs	r1, #18
 8008564:	f7ff bf86 	b.w	8008474 <std>
 8008568:	20004bac 	.word	0x20004bac
 800856c:	20004a74 	.word	0x20004a74
 8008570:	080084e1 	.word	0x080084e1

08008574 <__sfp_lock_acquire>:
 8008574:	4801      	ldr	r0, [pc, #4]	@ (800857c <__sfp_lock_acquire+0x8>)
 8008576:	f000 b964 	b.w	8008842 <__retarget_lock_acquire_recursive>
 800857a:	bf00      	nop
 800857c:	20004bb5 	.word	0x20004bb5

08008580 <__sfp_lock_release>:
 8008580:	4801      	ldr	r0, [pc, #4]	@ (8008588 <__sfp_lock_release+0x8>)
 8008582:	f000 b95f 	b.w	8008844 <__retarget_lock_release_recursive>
 8008586:	bf00      	nop
 8008588:	20004bb5 	.word	0x20004bb5

0800858c <__sinit>:
 800858c:	b510      	push	{r4, lr}
 800858e:	4604      	mov	r4, r0
 8008590:	f7ff fff0 	bl	8008574 <__sfp_lock_acquire>
 8008594:	6a23      	ldr	r3, [r4, #32]
 8008596:	b11b      	cbz	r3, 80085a0 <__sinit+0x14>
 8008598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800859c:	f7ff bff0 	b.w	8008580 <__sfp_lock_release>
 80085a0:	4b04      	ldr	r3, [pc, #16]	@ (80085b4 <__sinit+0x28>)
 80085a2:	6223      	str	r3, [r4, #32]
 80085a4:	4b04      	ldr	r3, [pc, #16]	@ (80085b8 <__sinit+0x2c>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1f5      	bne.n	8008598 <__sinit+0xc>
 80085ac:	f7ff ffc4 	bl	8008538 <global_stdio_init.part.0>
 80085b0:	e7f2      	b.n	8008598 <__sinit+0xc>
 80085b2:	bf00      	nop
 80085b4:	080084f9 	.word	0x080084f9
 80085b8:	20004bac 	.word	0x20004bac

080085bc <_fwalk_sglue>:
 80085bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085c0:	4607      	mov	r7, r0
 80085c2:	4688      	mov	r8, r1
 80085c4:	4614      	mov	r4, r2
 80085c6:	2600      	movs	r6, #0
 80085c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80085cc:	f1b9 0901 	subs.w	r9, r9, #1
 80085d0:	d505      	bpl.n	80085de <_fwalk_sglue+0x22>
 80085d2:	6824      	ldr	r4, [r4, #0]
 80085d4:	2c00      	cmp	r4, #0
 80085d6:	d1f7      	bne.n	80085c8 <_fwalk_sglue+0xc>
 80085d8:	4630      	mov	r0, r6
 80085da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085de:	89ab      	ldrh	r3, [r5, #12]
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d907      	bls.n	80085f4 <_fwalk_sglue+0x38>
 80085e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085e8:	3301      	adds	r3, #1
 80085ea:	d003      	beq.n	80085f4 <_fwalk_sglue+0x38>
 80085ec:	4629      	mov	r1, r5
 80085ee:	4638      	mov	r0, r7
 80085f0:	47c0      	blx	r8
 80085f2:	4306      	orrs	r6, r0
 80085f4:	3568      	adds	r5, #104	@ 0x68
 80085f6:	e7e9      	b.n	80085cc <_fwalk_sglue+0x10>

080085f8 <iprintf>:
 80085f8:	b40f      	push	{r0, r1, r2, r3}
 80085fa:	b507      	push	{r0, r1, r2, lr}
 80085fc:	4906      	ldr	r1, [pc, #24]	@ (8008618 <iprintf+0x20>)
 80085fe:	ab04      	add	r3, sp, #16
 8008600:	6808      	ldr	r0, [r1, #0]
 8008602:	f853 2b04 	ldr.w	r2, [r3], #4
 8008606:	6881      	ldr	r1, [r0, #8]
 8008608:	9301      	str	r3, [sp, #4]
 800860a:	f000 fa73 	bl	8008af4 <_vfiprintf_r>
 800860e:	b003      	add	sp, #12
 8008610:	f85d eb04 	ldr.w	lr, [sp], #4
 8008614:	b004      	add	sp, #16
 8008616:	4770      	bx	lr
 8008618:	20000020 	.word	0x20000020

0800861c <__sread>:
 800861c:	b510      	push	{r4, lr}
 800861e:	460c      	mov	r4, r1
 8008620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008624:	f000 f8be 	bl	80087a4 <_read_r>
 8008628:	2800      	cmp	r0, #0
 800862a:	bfab      	itete	ge
 800862c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800862e:	89a3      	ldrhlt	r3, [r4, #12]
 8008630:	181b      	addge	r3, r3, r0
 8008632:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008636:	bfac      	ite	ge
 8008638:	6563      	strge	r3, [r4, #84]	@ 0x54
 800863a:	81a3      	strhlt	r3, [r4, #12]
 800863c:	bd10      	pop	{r4, pc}

0800863e <__swrite>:
 800863e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008642:	461f      	mov	r7, r3
 8008644:	898b      	ldrh	r3, [r1, #12]
 8008646:	05db      	lsls	r3, r3, #23
 8008648:	4605      	mov	r5, r0
 800864a:	460c      	mov	r4, r1
 800864c:	4616      	mov	r6, r2
 800864e:	d505      	bpl.n	800865c <__swrite+0x1e>
 8008650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008654:	2302      	movs	r3, #2
 8008656:	2200      	movs	r2, #0
 8008658:	f000 f892 	bl	8008780 <_lseek_r>
 800865c:	89a3      	ldrh	r3, [r4, #12]
 800865e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008662:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008666:	81a3      	strh	r3, [r4, #12]
 8008668:	4632      	mov	r2, r6
 800866a:	463b      	mov	r3, r7
 800866c:	4628      	mov	r0, r5
 800866e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008672:	f000 b8a9 	b.w	80087c8 <_write_r>

08008676 <__sseek>:
 8008676:	b510      	push	{r4, lr}
 8008678:	460c      	mov	r4, r1
 800867a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800867e:	f000 f87f 	bl	8008780 <_lseek_r>
 8008682:	1c43      	adds	r3, r0, #1
 8008684:	89a3      	ldrh	r3, [r4, #12]
 8008686:	bf15      	itete	ne
 8008688:	6560      	strne	r0, [r4, #84]	@ 0x54
 800868a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800868e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008692:	81a3      	strheq	r3, [r4, #12]
 8008694:	bf18      	it	ne
 8008696:	81a3      	strhne	r3, [r4, #12]
 8008698:	bd10      	pop	{r4, pc}

0800869a <__sclose>:
 800869a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869e:	f000 b809 	b.w	80086b4 <_close_r>

080086a2 <memset>:
 80086a2:	4402      	add	r2, r0
 80086a4:	4603      	mov	r3, r0
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d100      	bne.n	80086ac <memset+0xa>
 80086aa:	4770      	bx	lr
 80086ac:	f803 1b01 	strb.w	r1, [r3], #1
 80086b0:	e7f9      	b.n	80086a6 <memset+0x4>
	...

080086b4 <_close_r>:
 80086b4:	b538      	push	{r3, r4, r5, lr}
 80086b6:	4d06      	ldr	r5, [pc, #24]	@ (80086d0 <_close_r+0x1c>)
 80086b8:	2300      	movs	r3, #0
 80086ba:	4604      	mov	r4, r0
 80086bc:	4608      	mov	r0, r1
 80086be:	602b      	str	r3, [r5, #0]
 80086c0:	f7f8 fec8 	bl	8001454 <_close>
 80086c4:	1c43      	adds	r3, r0, #1
 80086c6:	d102      	bne.n	80086ce <_close_r+0x1a>
 80086c8:	682b      	ldr	r3, [r5, #0]
 80086ca:	b103      	cbz	r3, 80086ce <_close_r+0x1a>
 80086cc:	6023      	str	r3, [r4, #0]
 80086ce:	bd38      	pop	{r3, r4, r5, pc}
 80086d0:	20004bb0 	.word	0x20004bb0

080086d4 <_reclaim_reent>:
 80086d4:	4b29      	ldr	r3, [pc, #164]	@ (800877c <_reclaim_reent+0xa8>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4283      	cmp	r3, r0
 80086da:	b570      	push	{r4, r5, r6, lr}
 80086dc:	4604      	mov	r4, r0
 80086de:	d04b      	beq.n	8008778 <_reclaim_reent+0xa4>
 80086e0:	69c3      	ldr	r3, [r0, #28]
 80086e2:	b1ab      	cbz	r3, 8008710 <_reclaim_reent+0x3c>
 80086e4:	68db      	ldr	r3, [r3, #12]
 80086e6:	b16b      	cbz	r3, 8008704 <_reclaim_reent+0x30>
 80086e8:	2500      	movs	r5, #0
 80086ea:	69e3      	ldr	r3, [r4, #28]
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	5959      	ldr	r1, [r3, r5]
 80086f0:	2900      	cmp	r1, #0
 80086f2:	d13b      	bne.n	800876c <_reclaim_reent+0x98>
 80086f4:	3504      	adds	r5, #4
 80086f6:	2d80      	cmp	r5, #128	@ 0x80
 80086f8:	d1f7      	bne.n	80086ea <_reclaim_reent+0x16>
 80086fa:	69e3      	ldr	r3, [r4, #28]
 80086fc:	4620      	mov	r0, r4
 80086fe:	68d9      	ldr	r1, [r3, #12]
 8008700:	f000 f8ce 	bl	80088a0 <_free_r>
 8008704:	69e3      	ldr	r3, [r4, #28]
 8008706:	6819      	ldr	r1, [r3, #0]
 8008708:	b111      	cbz	r1, 8008710 <_reclaim_reent+0x3c>
 800870a:	4620      	mov	r0, r4
 800870c:	f000 f8c8 	bl	80088a0 <_free_r>
 8008710:	6961      	ldr	r1, [r4, #20]
 8008712:	b111      	cbz	r1, 800871a <_reclaim_reent+0x46>
 8008714:	4620      	mov	r0, r4
 8008716:	f000 f8c3 	bl	80088a0 <_free_r>
 800871a:	69e1      	ldr	r1, [r4, #28]
 800871c:	b111      	cbz	r1, 8008724 <_reclaim_reent+0x50>
 800871e:	4620      	mov	r0, r4
 8008720:	f000 f8be 	bl	80088a0 <_free_r>
 8008724:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008726:	b111      	cbz	r1, 800872e <_reclaim_reent+0x5a>
 8008728:	4620      	mov	r0, r4
 800872a:	f000 f8b9 	bl	80088a0 <_free_r>
 800872e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008730:	b111      	cbz	r1, 8008738 <_reclaim_reent+0x64>
 8008732:	4620      	mov	r0, r4
 8008734:	f000 f8b4 	bl	80088a0 <_free_r>
 8008738:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800873a:	b111      	cbz	r1, 8008742 <_reclaim_reent+0x6e>
 800873c:	4620      	mov	r0, r4
 800873e:	f000 f8af 	bl	80088a0 <_free_r>
 8008742:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008744:	b111      	cbz	r1, 800874c <_reclaim_reent+0x78>
 8008746:	4620      	mov	r0, r4
 8008748:	f000 f8aa 	bl	80088a0 <_free_r>
 800874c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800874e:	b111      	cbz	r1, 8008756 <_reclaim_reent+0x82>
 8008750:	4620      	mov	r0, r4
 8008752:	f000 f8a5 	bl	80088a0 <_free_r>
 8008756:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008758:	b111      	cbz	r1, 8008760 <_reclaim_reent+0x8c>
 800875a:	4620      	mov	r0, r4
 800875c:	f000 f8a0 	bl	80088a0 <_free_r>
 8008760:	6a23      	ldr	r3, [r4, #32]
 8008762:	b14b      	cbz	r3, 8008778 <_reclaim_reent+0xa4>
 8008764:	4620      	mov	r0, r4
 8008766:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800876a:	4718      	bx	r3
 800876c:	680e      	ldr	r6, [r1, #0]
 800876e:	4620      	mov	r0, r4
 8008770:	f000 f896 	bl	80088a0 <_free_r>
 8008774:	4631      	mov	r1, r6
 8008776:	e7bb      	b.n	80086f0 <_reclaim_reent+0x1c>
 8008778:	bd70      	pop	{r4, r5, r6, pc}
 800877a:	bf00      	nop
 800877c:	20000020 	.word	0x20000020

08008780 <_lseek_r>:
 8008780:	b538      	push	{r3, r4, r5, lr}
 8008782:	4d07      	ldr	r5, [pc, #28]	@ (80087a0 <_lseek_r+0x20>)
 8008784:	4604      	mov	r4, r0
 8008786:	4608      	mov	r0, r1
 8008788:	4611      	mov	r1, r2
 800878a:	2200      	movs	r2, #0
 800878c:	602a      	str	r2, [r5, #0]
 800878e:	461a      	mov	r2, r3
 8008790:	f7f8 fe87 	bl	80014a2 <_lseek>
 8008794:	1c43      	adds	r3, r0, #1
 8008796:	d102      	bne.n	800879e <_lseek_r+0x1e>
 8008798:	682b      	ldr	r3, [r5, #0]
 800879a:	b103      	cbz	r3, 800879e <_lseek_r+0x1e>
 800879c:	6023      	str	r3, [r4, #0]
 800879e:	bd38      	pop	{r3, r4, r5, pc}
 80087a0:	20004bb0 	.word	0x20004bb0

080087a4 <_read_r>:
 80087a4:	b538      	push	{r3, r4, r5, lr}
 80087a6:	4d07      	ldr	r5, [pc, #28]	@ (80087c4 <_read_r+0x20>)
 80087a8:	4604      	mov	r4, r0
 80087aa:	4608      	mov	r0, r1
 80087ac:	4611      	mov	r1, r2
 80087ae:	2200      	movs	r2, #0
 80087b0:	602a      	str	r2, [r5, #0]
 80087b2:	461a      	mov	r2, r3
 80087b4:	f7f8 fe15 	bl	80013e2 <_read>
 80087b8:	1c43      	adds	r3, r0, #1
 80087ba:	d102      	bne.n	80087c2 <_read_r+0x1e>
 80087bc:	682b      	ldr	r3, [r5, #0]
 80087be:	b103      	cbz	r3, 80087c2 <_read_r+0x1e>
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	bd38      	pop	{r3, r4, r5, pc}
 80087c4:	20004bb0 	.word	0x20004bb0

080087c8 <_write_r>:
 80087c8:	b538      	push	{r3, r4, r5, lr}
 80087ca:	4d07      	ldr	r5, [pc, #28]	@ (80087e8 <_write_r+0x20>)
 80087cc:	4604      	mov	r4, r0
 80087ce:	4608      	mov	r0, r1
 80087d0:	4611      	mov	r1, r2
 80087d2:	2200      	movs	r2, #0
 80087d4:	602a      	str	r2, [r5, #0]
 80087d6:	461a      	mov	r2, r3
 80087d8:	f7f8 fe20 	bl	800141c <_write>
 80087dc:	1c43      	adds	r3, r0, #1
 80087de:	d102      	bne.n	80087e6 <_write_r+0x1e>
 80087e0:	682b      	ldr	r3, [r5, #0]
 80087e2:	b103      	cbz	r3, 80087e6 <_write_r+0x1e>
 80087e4:	6023      	str	r3, [r4, #0]
 80087e6:	bd38      	pop	{r3, r4, r5, pc}
 80087e8:	20004bb0 	.word	0x20004bb0

080087ec <__errno>:
 80087ec:	4b01      	ldr	r3, [pc, #4]	@ (80087f4 <__errno+0x8>)
 80087ee:	6818      	ldr	r0, [r3, #0]
 80087f0:	4770      	bx	lr
 80087f2:	bf00      	nop
 80087f4:	20000020 	.word	0x20000020

080087f8 <__libc_init_array>:
 80087f8:	b570      	push	{r4, r5, r6, lr}
 80087fa:	4d0d      	ldr	r5, [pc, #52]	@ (8008830 <__libc_init_array+0x38>)
 80087fc:	4c0d      	ldr	r4, [pc, #52]	@ (8008834 <__libc_init_array+0x3c>)
 80087fe:	1b64      	subs	r4, r4, r5
 8008800:	10a4      	asrs	r4, r4, #2
 8008802:	2600      	movs	r6, #0
 8008804:	42a6      	cmp	r6, r4
 8008806:	d109      	bne.n	800881c <__libc_init_array+0x24>
 8008808:	4d0b      	ldr	r5, [pc, #44]	@ (8008838 <__libc_init_array+0x40>)
 800880a:	4c0c      	ldr	r4, [pc, #48]	@ (800883c <__libc_init_array+0x44>)
 800880c:	f000 fe4a 	bl	80094a4 <_init>
 8008810:	1b64      	subs	r4, r4, r5
 8008812:	10a4      	asrs	r4, r4, #2
 8008814:	2600      	movs	r6, #0
 8008816:	42a6      	cmp	r6, r4
 8008818:	d105      	bne.n	8008826 <__libc_init_array+0x2e>
 800881a:	bd70      	pop	{r4, r5, r6, pc}
 800881c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008820:	4798      	blx	r3
 8008822:	3601      	adds	r6, #1
 8008824:	e7ee      	b.n	8008804 <__libc_init_array+0xc>
 8008826:	f855 3b04 	ldr.w	r3, [r5], #4
 800882a:	4798      	blx	r3
 800882c:	3601      	adds	r6, #1
 800882e:	e7f2      	b.n	8008816 <__libc_init_array+0x1e>
 8008830:	0800989c 	.word	0x0800989c
 8008834:	0800989c 	.word	0x0800989c
 8008838:	0800989c 	.word	0x0800989c
 800883c:	080098a0 	.word	0x080098a0

08008840 <__retarget_lock_init_recursive>:
 8008840:	4770      	bx	lr

08008842 <__retarget_lock_acquire_recursive>:
 8008842:	4770      	bx	lr

08008844 <__retarget_lock_release_recursive>:
 8008844:	4770      	bx	lr

08008846 <memcpy>:
 8008846:	440a      	add	r2, r1
 8008848:	4291      	cmp	r1, r2
 800884a:	f100 33ff 	add.w	r3, r0, #4294967295
 800884e:	d100      	bne.n	8008852 <memcpy+0xc>
 8008850:	4770      	bx	lr
 8008852:	b510      	push	{r4, lr}
 8008854:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008858:	f803 4f01 	strb.w	r4, [r3, #1]!
 800885c:	4291      	cmp	r1, r2
 800885e:	d1f9      	bne.n	8008854 <memcpy+0xe>
 8008860:	bd10      	pop	{r4, pc}
	...

08008864 <__assert_func>:
 8008864:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008866:	4614      	mov	r4, r2
 8008868:	461a      	mov	r2, r3
 800886a:	4b09      	ldr	r3, [pc, #36]	@ (8008890 <__assert_func+0x2c>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4605      	mov	r5, r0
 8008870:	68d8      	ldr	r0, [r3, #12]
 8008872:	b954      	cbnz	r4, 800888a <__assert_func+0x26>
 8008874:	4b07      	ldr	r3, [pc, #28]	@ (8008894 <__assert_func+0x30>)
 8008876:	461c      	mov	r4, r3
 8008878:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800887c:	9100      	str	r1, [sp, #0]
 800887e:	462b      	mov	r3, r5
 8008880:	4905      	ldr	r1, [pc, #20]	@ (8008898 <__assert_func+0x34>)
 8008882:	f000 fc89 	bl	8009198 <fiprintf>
 8008886:	f000 fd3d 	bl	8009304 <abort>
 800888a:	4b04      	ldr	r3, [pc, #16]	@ (800889c <__assert_func+0x38>)
 800888c:	e7f4      	b.n	8008878 <__assert_func+0x14>
 800888e:	bf00      	nop
 8008890:	20000020 	.word	0x20000020
 8008894:	0800985e 	.word	0x0800985e
 8008898:	08009830 	.word	0x08009830
 800889c:	08009823 	.word	0x08009823

080088a0 <_free_r>:
 80088a0:	b538      	push	{r3, r4, r5, lr}
 80088a2:	4605      	mov	r5, r0
 80088a4:	2900      	cmp	r1, #0
 80088a6:	d041      	beq.n	800892c <_free_r+0x8c>
 80088a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088ac:	1f0c      	subs	r4, r1, #4
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	bfb8      	it	lt
 80088b2:	18e4      	addlt	r4, r4, r3
 80088b4:	f000 f8e8 	bl	8008a88 <__malloc_lock>
 80088b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008930 <_free_r+0x90>)
 80088ba:	6813      	ldr	r3, [r2, #0]
 80088bc:	b933      	cbnz	r3, 80088cc <_free_r+0x2c>
 80088be:	6063      	str	r3, [r4, #4]
 80088c0:	6014      	str	r4, [r2, #0]
 80088c2:	4628      	mov	r0, r5
 80088c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088c8:	f000 b8e4 	b.w	8008a94 <__malloc_unlock>
 80088cc:	42a3      	cmp	r3, r4
 80088ce:	d908      	bls.n	80088e2 <_free_r+0x42>
 80088d0:	6820      	ldr	r0, [r4, #0]
 80088d2:	1821      	adds	r1, r4, r0
 80088d4:	428b      	cmp	r3, r1
 80088d6:	bf01      	itttt	eq
 80088d8:	6819      	ldreq	r1, [r3, #0]
 80088da:	685b      	ldreq	r3, [r3, #4]
 80088dc:	1809      	addeq	r1, r1, r0
 80088de:	6021      	streq	r1, [r4, #0]
 80088e0:	e7ed      	b.n	80088be <_free_r+0x1e>
 80088e2:	461a      	mov	r2, r3
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	b10b      	cbz	r3, 80088ec <_free_r+0x4c>
 80088e8:	42a3      	cmp	r3, r4
 80088ea:	d9fa      	bls.n	80088e2 <_free_r+0x42>
 80088ec:	6811      	ldr	r1, [r2, #0]
 80088ee:	1850      	adds	r0, r2, r1
 80088f0:	42a0      	cmp	r0, r4
 80088f2:	d10b      	bne.n	800890c <_free_r+0x6c>
 80088f4:	6820      	ldr	r0, [r4, #0]
 80088f6:	4401      	add	r1, r0
 80088f8:	1850      	adds	r0, r2, r1
 80088fa:	4283      	cmp	r3, r0
 80088fc:	6011      	str	r1, [r2, #0]
 80088fe:	d1e0      	bne.n	80088c2 <_free_r+0x22>
 8008900:	6818      	ldr	r0, [r3, #0]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	6053      	str	r3, [r2, #4]
 8008906:	4408      	add	r0, r1
 8008908:	6010      	str	r0, [r2, #0]
 800890a:	e7da      	b.n	80088c2 <_free_r+0x22>
 800890c:	d902      	bls.n	8008914 <_free_r+0x74>
 800890e:	230c      	movs	r3, #12
 8008910:	602b      	str	r3, [r5, #0]
 8008912:	e7d6      	b.n	80088c2 <_free_r+0x22>
 8008914:	6820      	ldr	r0, [r4, #0]
 8008916:	1821      	adds	r1, r4, r0
 8008918:	428b      	cmp	r3, r1
 800891a:	bf04      	itt	eq
 800891c:	6819      	ldreq	r1, [r3, #0]
 800891e:	685b      	ldreq	r3, [r3, #4]
 8008920:	6063      	str	r3, [r4, #4]
 8008922:	bf04      	itt	eq
 8008924:	1809      	addeq	r1, r1, r0
 8008926:	6021      	streq	r1, [r4, #0]
 8008928:	6054      	str	r4, [r2, #4]
 800892a:	e7ca      	b.n	80088c2 <_free_r+0x22>
 800892c:	bd38      	pop	{r3, r4, r5, pc}
 800892e:	bf00      	nop
 8008930:	20004bbc 	.word	0x20004bbc

08008934 <malloc>:
 8008934:	4b02      	ldr	r3, [pc, #8]	@ (8008940 <malloc+0xc>)
 8008936:	4601      	mov	r1, r0
 8008938:	6818      	ldr	r0, [r3, #0]
 800893a:	f000 b825 	b.w	8008988 <_malloc_r>
 800893e:	bf00      	nop
 8008940:	20000020 	.word	0x20000020

08008944 <sbrk_aligned>:
 8008944:	b570      	push	{r4, r5, r6, lr}
 8008946:	4e0f      	ldr	r6, [pc, #60]	@ (8008984 <sbrk_aligned+0x40>)
 8008948:	460c      	mov	r4, r1
 800894a:	6831      	ldr	r1, [r6, #0]
 800894c:	4605      	mov	r5, r0
 800894e:	b911      	cbnz	r1, 8008956 <sbrk_aligned+0x12>
 8008950:	f000 fcc8 	bl	80092e4 <_sbrk_r>
 8008954:	6030      	str	r0, [r6, #0]
 8008956:	4621      	mov	r1, r4
 8008958:	4628      	mov	r0, r5
 800895a:	f000 fcc3 	bl	80092e4 <_sbrk_r>
 800895e:	1c43      	adds	r3, r0, #1
 8008960:	d103      	bne.n	800896a <sbrk_aligned+0x26>
 8008962:	f04f 34ff 	mov.w	r4, #4294967295
 8008966:	4620      	mov	r0, r4
 8008968:	bd70      	pop	{r4, r5, r6, pc}
 800896a:	1cc4      	adds	r4, r0, #3
 800896c:	f024 0403 	bic.w	r4, r4, #3
 8008970:	42a0      	cmp	r0, r4
 8008972:	d0f8      	beq.n	8008966 <sbrk_aligned+0x22>
 8008974:	1a21      	subs	r1, r4, r0
 8008976:	4628      	mov	r0, r5
 8008978:	f000 fcb4 	bl	80092e4 <_sbrk_r>
 800897c:	3001      	adds	r0, #1
 800897e:	d1f2      	bne.n	8008966 <sbrk_aligned+0x22>
 8008980:	e7ef      	b.n	8008962 <sbrk_aligned+0x1e>
 8008982:	bf00      	nop
 8008984:	20004bb8 	.word	0x20004bb8

08008988 <_malloc_r>:
 8008988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800898c:	1ccd      	adds	r5, r1, #3
 800898e:	f025 0503 	bic.w	r5, r5, #3
 8008992:	3508      	adds	r5, #8
 8008994:	2d0c      	cmp	r5, #12
 8008996:	bf38      	it	cc
 8008998:	250c      	movcc	r5, #12
 800899a:	2d00      	cmp	r5, #0
 800899c:	4606      	mov	r6, r0
 800899e:	db01      	blt.n	80089a4 <_malloc_r+0x1c>
 80089a0:	42a9      	cmp	r1, r5
 80089a2:	d904      	bls.n	80089ae <_malloc_r+0x26>
 80089a4:	230c      	movs	r3, #12
 80089a6:	6033      	str	r3, [r6, #0]
 80089a8:	2000      	movs	r0, #0
 80089aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a84 <_malloc_r+0xfc>
 80089b2:	f000 f869 	bl	8008a88 <__malloc_lock>
 80089b6:	f8d8 3000 	ldr.w	r3, [r8]
 80089ba:	461c      	mov	r4, r3
 80089bc:	bb44      	cbnz	r4, 8008a10 <_malloc_r+0x88>
 80089be:	4629      	mov	r1, r5
 80089c0:	4630      	mov	r0, r6
 80089c2:	f7ff ffbf 	bl	8008944 <sbrk_aligned>
 80089c6:	1c43      	adds	r3, r0, #1
 80089c8:	4604      	mov	r4, r0
 80089ca:	d158      	bne.n	8008a7e <_malloc_r+0xf6>
 80089cc:	f8d8 4000 	ldr.w	r4, [r8]
 80089d0:	4627      	mov	r7, r4
 80089d2:	2f00      	cmp	r7, #0
 80089d4:	d143      	bne.n	8008a5e <_malloc_r+0xd6>
 80089d6:	2c00      	cmp	r4, #0
 80089d8:	d04b      	beq.n	8008a72 <_malloc_r+0xea>
 80089da:	6823      	ldr	r3, [r4, #0]
 80089dc:	4639      	mov	r1, r7
 80089de:	4630      	mov	r0, r6
 80089e0:	eb04 0903 	add.w	r9, r4, r3
 80089e4:	f000 fc7e 	bl	80092e4 <_sbrk_r>
 80089e8:	4581      	cmp	r9, r0
 80089ea:	d142      	bne.n	8008a72 <_malloc_r+0xea>
 80089ec:	6821      	ldr	r1, [r4, #0]
 80089ee:	1a6d      	subs	r5, r5, r1
 80089f0:	4629      	mov	r1, r5
 80089f2:	4630      	mov	r0, r6
 80089f4:	f7ff ffa6 	bl	8008944 <sbrk_aligned>
 80089f8:	3001      	adds	r0, #1
 80089fa:	d03a      	beq.n	8008a72 <_malloc_r+0xea>
 80089fc:	6823      	ldr	r3, [r4, #0]
 80089fe:	442b      	add	r3, r5
 8008a00:	6023      	str	r3, [r4, #0]
 8008a02:	f8d8 3000 	ldr.w	r3, [r8]
 8008a06:	685a      	ldr	r2, [r3, #4]
 8008a08:	bb62      	cbnz	r2, 8008a64 <_malloc_r+0xdc>
 8008a0a:	f8c8 7000 	str.w	r7, [r8]
 8008a0e:	e00f      	b.n	8008a30 <_malloc_r+0xa8>
 8008a10:	6822      	ldr	r2, [r4, #0]
 8008a12:	1b52      	subs	r2, r2, r5
 8008a14:	d420      	bmi.n	8008a58 <_malloc_r+0xd0>
 8008a16:	2a0b      	cmp	r2, #11
 8008a18:	d917      	bls.n	8008a4a <_malloc_r+0xc2>
 8008a1a:	1961      	adds	r1, r4, r5
 8008a1c:	42a3      	cmp	r3, r4
 8008a1e:	6025      	str	r5, [r4, #0]
 8008a20:	bf18      	it	ne
 8008a22:	6059      	strne	r1, [r3, #4]
 8008a24:	6863      	ldr	r3, [r4, #4]
 8008a26:	bf08      	it	eq
 8008a28:	f8c8 1000 	streq.w	r1, [r8]
 8008a2c:	5162      	str	r2, [r4, r5]
 8008a2e:	604b      	str	r3, [r1, #4]
 8008a30:	4630      	mov	r0, r6
 8008a32:	f000 f82f 	bl	8008a94 <__malloc_unlock>
 8008a36:	f104 000b 	add.w	r0, r4, #11
 8008a3a:	1d23      	adds	r3, r4, #4
 8008a3c:	f020 0007 	bic.w	r0, r0, #7
 8008a40:	1ac2      	subs	r2, r0, r3
 8008a42:	bf1c      	itt	ne
 8008a44:	1a1b      	subne	r3, r3, r0
 8008a46:	50a3      	strne	r3, [r4, r2]
 8008a48:	e7af      	b.n	80089aa <_malloc_r+0x22>
 8008a4a:	6862      	ldr	r2, [r4, #4]
 8008a4c:	42a3      	cmp	r3, r4
 8008a4e:	bf0c      	ite	eq
 8008a50:	f8c8 2000 	streq.w	r2, [r8]
 8008a54:	605a      	strne	r2, [r3, #4]
 8008a56:	e7eb      	b.n	8008a30 <_malloc_r+0xa8>
 8008a58:	4623      	mov	r3, r4
 8008a5a:	6864      	ldr	r4, [r4, #4]
 8008a5c:	e7ae      	b.n	80089bc <_malloc_r+0x34>
 8008a5e:	463c      	mov	r4, r7
 8008a60:	687f      	ldr	r7, [r7, #4]
 8008a62:	e7b6      	b.n	80089d2 <_malloc_r+0x4a>
 8008a64:	461a      	mov	r2, r3
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	42a3      	cmp	r3, r4
 8008a6a:	d1fb      	bne.n	8008a64 <_malloc_r+0xdc>
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	6053      	str	r3, [r2, #4]
 8008a70:	e7de      	b.n	8008a30 <_malloc_r+0xa8>
 8008a72:	230c      	movs	r3, #12
 8008a74:	6033      	str	r3, [r6, #0]
 8008a76:	4630      	mov	r0, r6
 8008a78:	f000 f80c 	bl	8008a94 <__malloc_unlock>
 8008a7c:	e794      	b.n	80089a8 <_malloc_r+0x20>
 8008a7e:	6005      	str	r5, [r0, #0]
 8008a80:	e7d6      	b.n	8008a30 <_malloc_r+0xa8>
 8008a82:	bf00      	nop
 8008a84:	20004bbc 	.word	0x20004bbc

08008a88 <__malloc_lock>:
 8008a88:	4801      	ldr	r0, [pc, #4]	@ (8008a90 <__malloc_lock+0x8>)
 8008a8a:	f7ff beda 	b.w	8008842 <__retarget_lock_acquire_recursive>
 8008a8e:	bf00      	nop
 8008a90:	20004bb4 	.word	0x20004bb4

08008a94 <__malloc_unlock>:
 8008a94:	4801      	ldr	r0, [pc, #4]	@ (8008a9c <__malloc_unlock+0x8>)
 8008a96:	f7ff bed5 	b.w	8008844 <__retarget_lock_release_recursive>
 8008a9a:	bf00      	nop
 8008a9c:	20004bb4 	.word	0x20004bb4

08008aa0 <__sfputc_r>:
 8008aa0:	6893      	ldr	r3, [r2, #8]
 8008aa2:	3b01      	subs	r3, #1
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	b410      	push	{r4}
 8008aa8:	6093      	str	r3, [r2, #8]
 8008aaa:	da08      	bge.n	8008abe <__sfputc_r+0x1e>
 8008aac:	6994      	ldr	r4, [r2, #24]
 8008aae:	42a3      	cmp	r3, r4
 8008ab0:	db01      	blt.n	8008ab6 <__sfputc_r+0x16>
 8008ab2:	290a      	cmp	r1, #10
 8008ab4:	d103      	bne.n	8008abe <__sfputc_r+0x1e>
 8008ab6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008aba:	f000 bb7f 	b.w	80091bc <__swbuf_r>
 8008abe:	6813      	ldr	r3, [r2, #0]
 8008ac0:	1c58      	adds	r0, r3, #1
 8008ac2:	6010      	str	r0, [r2, #0]
 8008ac4:	7019      	strb	r1, [r3, #0]
 8008ac6:	4608      	mov	r0, r1
 8008ac8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008acc:	4770      	bx	lr

08008ace <__sfputs_r>:
 8008ace:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ad0:	4606      	mov	r6, r0
 8008ad2:	460f      	mov	r7, r1
 8008ad4:	4614      	mov	r4, r2
 8008ad6:	18d5      	adds	r5, r2, r3
 8008ad8:	42ac      	cmp	r4, r5
 8008ada:	d101      	bne.n	8008ae0 <__sfputs_r+0x12>
 8008adc:	2000      	movs	r0, #0
 8008ade:	e007      	b.n	8008af0 <__sfputs_r+0x22>
 8008ae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ae4:	463a      	mov	r2, r7
 8008ae6:	4630      	mov	r0, r6
 8008ae8:	f7ff ffda 	bl	8008aa0 <__sfputc_r>
 8008aec:	1c43      	adds	r3, r0, #1
 8008aee:	d1f3      	bne.n	8008ad8 <__sfputs_r+0xa>
 8008af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008af4 <_vfiprintf_r>:
 8008af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008af8:	460d      	mov	r5, r1
 8008afa:	b09d      	sub	sp, #116	@ 0x74
 8008afc:	4614      	mov	r4, r2
 8008afe:	4698      	mov	r8, r3
 8008b00:	4606      	mov	r6, r0
 8008b02:	b118      	cbz	r0, 8008b0c <_vfiprintf_r+0x18>
 8008b04:	6a03      	ldr	r3, [r0, #32]
 8008b06:	b90b      	cbnz	r3, 8008b0c <_vfiprintf_r+0x18>
 8008b08:	f7ff fd40 	bl	800858c <__sinit>
 8008b0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b0e:	07d9      	lsls	r1, r3, #31
 8008b10:	d405      	bmi.n	8008b1e <_vfiprintf_r+0x2a>
 8008b12:	89ab      	ldrh	r3, [r5, #12]
 8008b14:	059a      	lsls	r2, r3, #22
 8008b16:	d402      	bmi.n	8008b1e <_vfiprintf_r+0x2a>
 8008b18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b1a:	f7ff fe92 	bl	8008842 <__retarget_lock_acquire_recursive>
 8008b1e:	89ab      	ldrh	r3, [r5, #12]
 8008b20:	071b      	lsls	r3, r3, #28
 8008b22:	d501      	bpl.n	8008b28 <_vfiprintf_r+0x34>
 8008b24:	692b      	ldr	r3, [r5, #16]
 8008b26:	b99b      	cbnz	r3, 8008b50 <_vfiprintf_r+0x5c>
 8008b28:	4629      	mov	r1, r5
 8008b2a:	4630      	mov	r0, r6
 8008b2c:	f000 fb84 	bl	8009238 <__swsetup_r>
 8008b30:	b170      	cbz	r0, 8008b50 <_vfiprintf_r+0x5c>
 8008b32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b34:	07dc      	lsls	r4, r3, #31
 8008b36:	d504      	bpl.n	8008b42 <_vfiprintf_r+0x4e>
 8008b38:	f04f 30ff 	mov.w	r0, #4294967295
 8008b3c:	b01d      	add	sp, #116	@ 0x74
 8008b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b42:	89ab      	ldrh	r3, [r5, #12]
 8008b44:	0598      	lsls	r0, r3, #22
 8008b46:	d4f7      	bmi.n	8008b38 <_vfiprintf_r+0x44>
 8008b48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b4a:	f7ff fe7b 	bl	8008844 <__retarget_lock_release_recursive>
 8008b4e:	e7f3      	b.n	8008b38 <_vfiprintf_r+0x44>
 8008b50:	2300      	movs	r3, #0
 8008b52:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b54:	2320      	movs	r3, #32
 8008b56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008b5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b5e:	2330      	movs	r3, #48	@ 0x30
 8008b60:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d10 <_vfiprintf_r+0x21c>
 8008b64:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008b68:	f04f 0901 	mov.w	r9, #1
 8008b6c:	4623      	mov	r3, r4
 8008b6e:	469a      	mov	sl, r3
 8008b70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b74:	b10a      	cbz	r2, 8008b7a <_vfiprintf_r+0x86>
 8008b76:	2a25      	cmp	r2, #37	@ 0x25
 8008b78:	d1f9      	bne.n	8008b6e <_vfiprintf_r+0x7a>
 8008b7a:	ebba 0b04 	subs.w	fp, sl, r4
 8008b7e:	d00b      	beq.n	8008b98 <_vfiprintf_r+0xa4>
 8008b80:	465b      	mov	r3, fp
 8008b82:	4622      	mov	r2, r4
 8008b84:	4629      	mov	r1, r5
 8008b86:	4630      	mov	r0, r6
 8008b88:	f7ff ffa1 	bl	8008ace <__sfputs_r>
 8008b8c:	3001      	adds	r0, #1
 8008b8e:	f000 80a7 	beq.w	8008ce0 <_vfiprintf_r+0x1ec>
 8008b92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b94:	445a      	add	r2, fp
 8008b96:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b98:	f89a 3000 	ldrb.w	r3, [sl]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	f000 809f 	beq.w	8008ce0 <_vfiprintf_r+0x1ec>
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ba8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bac:	f10a 0a01 	add.w	sl, sl, #1
 8008bb0:	9304      	str	r3, [sp, #16]
 8008bb2:	9307      	str	r3, [sp, #28]
 8008bb4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008bb8:	931a      	str	r3, [sp, #104]	@ 0x68
 8008bba:	4654      	mov	r4, sl
 8008bbc:	2205      	movs	r2, #5
 8008bbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bc2:	4853      	ldr	r0, [pc, #332]	@ (8008d10 <_vfiprintf_r+0x21c>)
 8008bc4:	f7f7 fb04 	bl	80001d0 <memchr>
 8008bc8:	9a04      	ldr	r2, [sp, #16]
 8008bca:	b9d8      	cbnz	r0, 8008c04 <_vfiprintf_r+0x110>
 8008bcc:	06d1      	lsls	r1, r2, #27
 8008bce:	bf44      	itt	mi
 8008bd0:	2320      	movmi	r3, #32
 8008bd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008bd6:	0713      	lsls	r3, r2, #28
 8008bd8:	bf44      	itt	mi
 8008bda:	232b      	movmi	r3, #43	@ 0x2b
 8008bdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008be0:	f89a 3000 	ldrb.w	r3, [sl]
 8008be4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008be6:	d015      	beq.n	8008c14 <_vfiprintf_r+0x120>
 8008be8:	9a07      	ldr	r2, [sp, #28]
 8008bea:	4654      	mov	r4, sl
 8008bec:	2000      	movs	r0, #0
 8008bee:	f04f 0c0a 	mov.w	ip, #10
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bf8:	3b30      	subs	r3, #48	@ 0x30
 8008bfa:	2b09      	cmp	r3, #9
 8008bfc:	d94b      	bls.n	8008c96 <_vfiprintf_r+0x1a2>
 8008bfe:	b1b0      	cbz	r0, 8008c2e <_vfiprintf_r+0x13a>
 8008c00:	9207      	str	r2, [sp, #28]
 8008c02:	e014      	b.n	8008c2e <_vfiprintf_r+0x13a>
 8008c04:	eba0 0308 	sub.w	r3, r0, r8
 8008c08:	fa09 f303 	lsl.w	r3, r9, r3
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	9304      	str	r3, [sp, #16]
 8008c10:	46a2      	mov	sl, r4
 8008c12:	e7d2      	b.n	8008bba <_vfiprintf_r+0xc6>
 8008c14:	9b03      	ldr	r3, [sp, #12]
 8008c16:	1d19      	adds	r1, r3, #4
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	9103      	str	r1, [sp, #12]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	bfbb      	ittet	lt
 8008c20:	425b      	neglt	r3, r3
 8008c22:	f042 0202 	orrlt.w	r2, r2, #2
 8008c26:	9307      	strge	r3, [sp, #28]
 8008c28:	9307      	strlt	r3, [sp, #28]
 8008c2a:	bfb8      	it	lt
 8008c2c:	9204      	strlt	r2, [sp, #16]
 8008c2e:	7823      	ldrb	r3, [r4, #0]
 8008c30:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c32:	d10a      	bne.n	8008c4a <_vfiprintf_r+0x156>
 8008c34:	7863      	ldrb	r3, [r4, #1]
 8008c36:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c38:	d132      	bne.n	8008ca0 <_vfiprintf_r+0x1ac>
 8008c3a:	9b03      	ldr	r3, [sp, #12]
 8008c3c:	1d1a      	adds	r2, r3, #4
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	9203      	str	r2, [sp, #12]
 8008c42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c46:	3402      	adds	r4, #2
 8008c48:	9305      	str	r3, [sp, #20]
 8008c4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008d20 <_vfiprintf_r+0x22c>
 8008c4e:	7821      	ldrb	r1, [r4, #0]
 8008c50:	2203      	movs	r2, #3
 8008c52:	4650      	mov	r0, sl
 8008c54:	f7f7 fabc 	bl	80001d0 <memchr>
 8008c58:	b138      	cbz	r0, 8008c6a <_vfiprintf_r+0x176>
 8008c5a:	9b04      	ldr	r3, [sp, #16]
 8008c5c:	eba0 000a 	sub.w	r0, r0, sl
 8008c60:	2240      	movs	r2, #64	@ 0x40
 8008c62:	4082      	lsls	r2, r0
 8008c64:	4313      	orrs	r3, r2
 8008c66:	3401      	adds	r4, #1
 8008c68:	9304      	str	r3, [sp, #16]
 8008c6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c6e:	4829      	ldr	r0, [pc, #164]	@ (8008d14 <_vfiprintf_r+0x220>)
 8008c70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c74:	2206      	movs	r2, #6
 8008c76:	f7f7 faab 	bl	80001d0 <memchr>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	d03f      	beq.n	8008cfe <_vfiprintf_r+0x20a>
 8008c7e:	4b26      	ldr	r3, [pc, #152]	@ (8008d18 <_vfiprintf_r+0x224>)
 8008c80:	bb1b      	cbnz	r3, 8008cca <_vfiprintf_r+0x1d6>
 8008c82:	9b03      	ldr	r3, [sp, #12]
 8008c84:	3307      	adds	r3, #7
 8008c86:	f023 0307 	bic.w	r3, r3, #7
 8008c8a:	3308      	adds	r3, #8
 8008c8c:	9303      	str	r3, [sp, #12]
 8008c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c90:	443b      	add	r3, r7
 8008c92:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c94:	e76a      	b.n	8008b6c <_vfiprintf_r+0x78>
 8008c96:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	2001      	movs	r0, #1
 8008c9e:	e7a8      	b.n	8008bf2 <_vfiprintf_r+0xfe>
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	3401      	adds	r4, #1
 8008ca4:	9305      	str	r3, [sp, #20]
 8008ca6:	4619      	mov	r1, r3
 8008ca8:	f04f 0c0a 	mov.w	ip, #10
 8008cac:	4620      	mov	r0, r4
 8008cae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cb2:	3a30      	subs	r2, #48	@ 0x30
 8008cb4:	2a09      	cmp	r2, #9
 8008cb6:	d903      	bls.n	8008cc0 <_vfiprintf_r+0x1cc>
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d0c6      	beq.n	8008c4a <_vfiprintf_r+0x156>
 8008cbc:	9105      	str	r1, [sp, #20]
 8008cbe:	e7c4      	b.n	8008c4a <_vfiprintf_r+0x156>
 8008cc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cc4:	4604      	mov	r4, r0
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	e7f0      	b.n	8008cac <_vfiprintf_r+0x1b8>
 8008cca:	ab03      	add	r3, sp, #12
 8008ccc:	9300      	str	r3, [sp, #0]
 8008cce:	462a      	mov	r2, r5
 8008cd0:	4b12      	ldr	r3, [pc, #72]	@ (8008d1c <_vfiprintf_r+0x228>)
 8008cd2:	a904      	add	r1, sp, #16
 8008cd4:	4630      	mov	r0, r6
 8008cd6:	f3af 8000 	nop.w
 8008cda:	4607      	mov	r7, r0
 8008cdc:	1c78      	adds	r0, r7, #1
 8008cde:	d1d6      	bne.n	8008c8e <_vfiprintf_r+0x19a>
 8008ce0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ce2:	07d9      	lsls	r1, r3, #31
 8008ce4:	d405      	bmi.n	8008cf2 <_vfiprintf_r+0x1fe>
 8008ce6:	89ab      	ldrh	r3, [r5, #12]
 8008ce8:	059a      	lsls	r2, r3, #22
 8008cea:	d402      	bmi.n	8008cf2 <_vfiprintf_r+0x1fe>
 8008cec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008cee:	f7ff fda9 	bl	8008844 <__retarget_lock_release_recursive>
 8008cf2:	89ab      	ldrh	r3, [r5, #12]
 8008cf4:	065b      	lsls	r3, r3, #25
 8008cf6:	f53f af1f 	bmi.w	8008b38 <_vfiprintf_r+0x44>
 8008cfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008cfc:	e71e      	b.n	8008b3c <_vfiprintf_r+0x48>
 8008cfe:	ab03      	add	r3, sp, #12
 8008d00:	9300      	str	r3, [sp, #0]
 8008d02:	462a      	mov	r2, r5
 8008d04:	4b05      	ldr	r3, [pc, #20]	@ (8008d1c <_vfiprintf_r+0x228>)
 8008d06:	a904      	add	r1, sp, #16
 8008d08:	4630      	mov	r0, r6
 8008d0a:	f000 f879 	bl	8008e00 <_printf_i>
 8008d0e:	e7e4      	b.n	8008cda <_vfiprintf_r+0x1e6>
 8008d10:	0800985f 	.word	0x0800985f
 8008d14:	08009869 	.word	0x08009869
 8008d18:	00000000 	.word	0x00000000
 8008d1c:	08008acf 	.word	0x08008acf
 8008d20:	08009865 	.word	0x08009865

08008d24 <_printf_common>:
 8008d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d28:	4616      	mov	r6, r2
 8008d2a:	4698      	mov	r8, r3
 8008d2c:	688a      	ldr	r2, [r1, #8]
 8008d2e:	690b      	ldr	r3, [r1, #16]
 8008d30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d34:	4293      	cmp	r3, r2
 8008d36:	bfb8      	it	lt
 8008d38:	4613      	movlt	r3, r2
 8008d3a:	6033      	str	r3, [r6, #0]
 8008d3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008d40:	4607      	mov	r7, r0
 8008d42:	460c      	mov	r4, r1
 8008d44:	b10a      	cbz	r2, 8008d4a <_printf_common+0x26>
 8008d46:	3301      	adds	r3, #1
 8008d48:	6033      	str	r3, [r6, #0]
 8008d4a:	6823      	ldr	r3, [r4, #0]
 8008d4c:	0699      	lsls	r1, r3, #26
 8008d4e:	bf42      	ittt	mi
 8008d50:	6833      	ldrmi	r3, [r6, #0]
 8008d52:	3302      	addmi	r3, #2
 8008d54:	6033      	strmi	r3, [r6, #0]
 8008d56:	6825      	ldr	r5, [r4, #0]
 8008d58:	f015 0506 	ands.w	r5, r5, #6
 8008d5c:	d106      	bne.n	8008d6c <_printf_common+0x48>
 8008d5e:	f104 0a19 	add.w	sl, r4, #25
 8008d62:	68e3      	ldr	r3, [r4, #12]
 8008d64:	6832      	ldr	r2, [r6, #0]
 8008d66:	1a9b      	subs	r3, r3, r2
 8008d68:	42ab      	cmp	r3, r5
 8008d6a:	dc26      	bgt.n	8008dba <_printf_common+0x96>
 8008d6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008d70:	6822      	ldr	r2, [r4, #0]
 8008d72:	3b00      	subs	r3, #0
 8008d74:	bf18      	it	ne
 8008d76:	2301      	movne	r3, #1
 8008d78:	0692      	lsls	r2, r2, #26
 8008d7a:	d42b      	bmi.n	8008dd4 <_printf_common+0xb0>
 8008d7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008d80:	4641      	mov	r1, r8
 8008d82:	4638      	mov	r0, r7
 8008d84:	47c8      	blx	r9
 8008d86:	3001      	adds	r0, #1
 8008d88:	d01e      	beq.n	8008dc8 <_printf_common+0xa4>
 8008d8a:	6823      	ldr	r3, [r4, #0]
 8008d8c:	6922      	ldr	r2, [r4, #16]
 8008d8e:	f003 0306 	and.w	r3, r3, #6
 8008d92:	2b04      	cmp	r3, #4
 8008d94:	bf02      	ittt	eq
 8008d96:	68e5      	ldreq	r5, [r4, #12]
 8008d98:	6833      	ldreq	r3, [r6, #0]
 8008d9a:	1aed      	subeq	r5, r5, r3
 8008d9c:	68a3      	ldr	r3, [r4, #8]
 8008d9e:	bf0c      	ite	eq
 8008da0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008da4:	2500      	movne	r5, #0
 8008da6:	4293      	cmp	r3, r2
 8008da8:	bfc4      	itt	gt
 8008daa:	1a9b      	subgt	r3, r3, r2
 8008dac:	18ed      	addgt	r5, r5, r3
 8008dae:	2600      	movs	r6, #0
 8008db0:	341a      	adds	r4, #26
 8008db2:	42b5      	cmp	r5, r6
 8008db4:	d11a      	bne.n	8008dec <_printf_common+0xc8>
 8008db6:	2000      	movs	r0, #0
 8008db8:	e008      	b.n	8008dcc <_printf_common+0xa8>
 8008dba:	2301      	movs	r3, #1
 8008dbc:	4652      	mov	r2, sl
 8008dbe:	4641      	mov	r1, r8
 8008dc0:	4638      	mov	r0, r7
 8008dc2:	47c8      	blx	r9
 8008dc4:	3001      	adds	r0, #1
 8008dc6:	d103      	bne.n	8008dd0 <_printf_common+0xac>
 8008dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dd0:	3501      	adds	r5, #1
 8008dd2:	e7c6      	b.n	8008d62 <_printf_common+0x3e>
 8008dd4:	18e1      	adds	r1, r4, r3
 8008dd6:	1c5a      	adds	r2, r3, #1
 8008dd8:	2030      	movs	r0, #48	@ 0x30
 8008dda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008dde:	4422      	add	r2, r4
 8008de0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008de4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008de8:	3302      	adds	r3, #2
 8008dea:	e7c7      	b.n	8008d7c <_printf_common+0x58>
 8008dec:	2301      	movs	r3, #1
 8008dee:	4622      	mov	r2, r4
 8008df0:	4641      	mov	r1, r8
 8008df2:	4638      	mov	r0, r7
 8008df4:	47c8      	blx	r9
 8008df6:	3001      	adds	r0, #1
 8008df8:	d0e6      	beq.n	8008dc8 <_printf_common+0xa4>
 8008dfa:	3601      	adds	r6, #1
 8008dfc:	e7d9      	b.n	8008db2 <_printf_common+0x8e>
	...

08008e00 <_printf_i>:
 8008e00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e04:	7e0f      	ldrb	r7, [r1, #24]
 8008e06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008e08:	2f78      	cmp	r7, #120	@ 0x78
 8008e0a:	4691      	mov	r9, r2
 8008e0c:	4680      	mov	r8, r0
 8008e0e:	460c      	mov	r4, r1
 8008e10:	469a      	mov	sl, r3
 8008e12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008e16:	d807      	bhi.n	8008e28 <_printf_i+0x28>
 8008e18:	2f62      	cmp	r7, #98	@ 0x62
 8008e1a:	d80a      	bhi.n	8008e32 <_printf_i+0x32>
 8008e1c:	2f00      	cmp	r7, #0
 8008e1e:	f000 80d2 	beq.w	8008fc6 <_printf_i+0x1c6>
 8008e22:	2f58      	cmp	r7, #88	@ 0x58
 8008e24:	f000 80b9 	beq.w	8008f9a <_printf_i+0x19a>
 8008e28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008e30:	e03a      	b.n	8008ea8 <_printf_i+0xa8>
 8008e32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008e36:	2b15      	cmp	r3, #21
 8008e38:	d8f6      	bhi.n	8008e28 <_printf_i+0x28>
 8008e3a:	a101      	add	r1, pc, #4	@ (adr r1, 8008e40 <_printf_i+0x40>)
 8008e3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e40:	08008e99 	.word	0x08008e99
 8008e44:	08008ead 	.word	0x08008ead
 8008e48:	08008e29 	.word	0x08008e29
 8008e4c:	08008e29 	.word	0x08008e29
 8008e50:	08008e29 	.word	0x08008e29
 8008e54:	08008e29 	.word	0x08008e29
 8008e58:	08008ead 	.word	0x08008ead
 8008e5c:	08008e29 	.word	0x08008e29
 8008e60:	08008e29 	.word	0x08008e29
 8008e64:	08008e29 	.word	0x08008e29
 8008e68:	08008e29 	.word	0x08008e29
 8008e6c:	08008fad 	.word	0x08008fad
 8008e70:	08008ed7 	.word	0x08008ed7
 8008e74:	08008f67 	.word	0x08008f67
 8008e78:	08008e29 	.word	0x08008e29
 8008e7c:	08008e29 	.word	0x08008e29
 8008e80:	08008fcf 	.word	0x08008fcf
 8008e84:	08008e29 	.word	0x08008e29
 8008e88:	08008ed7 	.word	0x08008ed7
 8008e8c:	08008e29 	.word	0x08008e29
 8008e90:	08008e29 	.word	0x08008e29
 8008e94:	08008f6f 	.word	0x08008f6f
 8008e98:	6833      	ldr	r3, [r6, #0]
 8008e9a:	1d1a      	adds	r2, r3, #4
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	6032      	str	r2, [r6, #0]
 8008ea0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ea4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e09d      	b.n	8008fe8 <_printf_i+0x1e8>
 8008eac:	6833      	ldr	r3, [r6, #0]
 8008eae:	6820      	ldr	r0, [r4, #0]
 8008eb0:	1d19      	adds	r1, r3, #4
 8008eb2:	6031      	str	r1, [r6, #0]
 8008eb4:	0606      	lsls	r6, r0, #24
 8008eb6:	d501      	bpl.n	8008ebc <_printf_i+0xbc>
 8008eb8:	681d      	ldr	r5, [r3, #0]
 8008eba:	e003      	b.n	8008ec4 <_printf_i+0xc4>
 8008ebc:	0645      	lsls	r5, r0, #25
 8008ebe:	d5fb      	bpl.n	8008eb8 <_printf_i+0xb8>
 8008ec0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008ec4:	2d00      	cmp	r5, #0
 8008ec6:	da03      	bge.n	8008ed0 <_printf_i+0xd0>
 8008ec8:	232d      	movs	r3, #45	@ 0x2d
 8008eca:	426d      	negs	r5, r5
 8008ecc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ed0:	4859      	ldr	r0, [pc, #356]	@ (8009038 <_printf_i+0x238>)
 8008ed2:	230a      	movs	r3, #10
 8008ed4:	e011      	b.n	8008efa <_printf_i+0xfa>
 8008ed6:	6821      	ldr	r1, [r4, #0]
 8008ed8:	6833      	ldr	r3, [r6, #0]
 8008eda:	0608      	lsls	r0, r1, #24
 8008edc:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ee0:	d402      	bmi.n	8008ee8 <_printf_i+0xe8>
 8008ee2:	0649      	lsls	r1, r1, #25
 8008ee4:	bf48      	it	mi
 8008ee6:	b2ad      	uxthmi	r5, r5
 8008ee8:	2f6f      	cmp	r7, #111	@ 0x6f
 8008eea:	4853      	ldr	r0, [pc, #332]	@ (8009038 <_printf_i+0x238>)
 8008eec:	6033      	str	r3, [r6, #0]
 8008eee:	bf14      	ite	ne
 8008ef0:	230a      	movne	r3, #10
 8008ef2:	2308      	moveq	r3, #8
 8008ef4:	2100      	movs	r1, #0
 8008ef6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008efa:	6866      	ldr	r6, [r4, #4]
 8008efc:	60a6      	str	r6, [r4, #8]
 8008efe:	2e00      	cmp	r6, #0
 8008f00:	bfa2      	ittt	ge
 8008f02:	6821      	ldrge	r1, [r4, #0]
 8008f04:	f021 0104 	bicge.w	r1, r1, #4
 8008f08:	6021      	strge	r1, [r4, #0]
 8008f0a:	b90d      	cbnz	r5, 8008f10 <_printf_i+0x110>
 8008f0c:	2e00      	cmp	r6, #0
 8008f0e:	d04b      	beq.n	8008fa8 <_printf_i+0x1a8>
 8008f10:	4616      	mov	r6, r2
 8008f12:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f16:	fb03 5711 	mls	r7, r3, r1, r5
 8008f1a:	5dc7      	ldrb	r7, [r0, r7]
 8008f1c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f20:	462f      	mov	r7, r5
 8008f22:	42bb      	cmp	r3, r7
 8008f24:	460d      	mov	r5, r1
 8008f26:	d9f4      	bls.n	8008f12 <_printf_i+0x112>
 8008f28:	2b08      	cmp	r3, #8
 8008f2a:	d10b      	bne.n	8008f44 <_printf_i+0x144>
 8008f2c:	6823      	ldr	r3, [r4, #0]
 8008f2e:	07df      	lsls	r7, r3, #31
 8008f30:	d508      	bpl.n	8008f44 <_printf_i+0x144>
 8008f32:	6923      	ldr	r3, [r4, #16]
 8008f34:	6861      	ldr	r1, [r4, #4]
 8008f36:	4299      	cmp	r1, r3
 8008f38:	bfde      	ittt	le
 8008f3a:	2330      	movle	r3, #48	@ 0x30
 8008f3c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f40:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f44:	1b92      	subs	r2, r2, r6
 8008f46:	6122      	str	r2, [r4, #16]
 8008f48:	f8cd a000 	str.w	sl, [sp]
 8008f4c:	464b      	mov	r3, r9
 8008f4e:	aa03      	add	r2, sp, #12
 8008f50:	4621      	mov	r1, r4
 8008f52:	4640      	mov	r0, r8
 8008f54:	f7ff fee6 	bl	8008d24 <_printf_common>
 8008f58:	3001      	adds	r0, #1
 8008f5a:	d14a      	bne.n	8008ff2 <_printf_i+0x1f2>
 8008f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f60:	b004      	add	sp, #16
 8008f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f66:	6823      	ldr	r3, [r4, #0]
 8008f68:	f043 0320 	orr.w	r3, r3, #32
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	4833      	ldr	r0, [pc, #204]	@ (800903c <_printf_i+0x23c>)
 8008f70:	2778      	movs	r7, #120	@ 0x78
 8008f72:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008f76:	6823      	ldr	r3, [r4, #0]
 8008f78:	6831      	ldr	r1, [r6, #0]
 8008f7a:	061f      	lsls	r7, r3, #24
 8008f7c:	f851 5b04 	ldr.w	r5, [r1], #4
 8008f80:	d402      	bmi.n	8008f88 <_printf_i+0x188>
 8008f82:	065f      	lsls	r7, r3, #25
 8008f84:	bf48      	it	mi
 8008f86:	b2ad      	uxthmi	r5, r5
 8008f88:	6031      	str	r1, [r6, #0]
 8008f8a:	07d9      	lsls	r1, r3, #31
 8008f8c:	bf44      	itt	mi
 8008f8e:	f043 0320 	orrmi.w	r3, r3, #32
 8008f92:	6023      	strmi	r3, [r4, #0]
 8008f94:	b11d      	cbz	r5, 8008f9e <_printf_i+0x19e>
 8008f96:	2310      	movs	r3, #16
 8008f98:	e7ac      	b.n	8008ef4 <_printf_i+0xf4>
 8008f9a:	4827      	ldr	r0, [pc, #156]	@ (8009038 <_printf_i+0x238>)
 8008f9c:	e7e9      	b.n	8008f72 <_printf_i+0x172>
 8008f9e:	6823      	ldr	r3, [r4, #0]
 8008fa0:	f023 0320 	bic.w	r3, r3, #32
 8008fa4:	6023      	str	r3, [r4, #0]
 8008fa6:	e7f6      	b.n	8008f96 <_printf_i+0x196>
 8008fa8:	4616      	mov	r6, r2
 8008faa:	e7bd      	b.n	8008f28 <_printf_i+0x128>
 8008fac:	6833      	ldr	r3, [r6, #0]
 8008fae:	6825      	ldr	r5, [r4, #0]
 8008fb0:	6961      	ldr	r1, [r4, #20]
 8008fb2:	1d18      	adds	r0, r3, #4
 8008fb4:	6030      	str	r0, [r6, #0]
 8008fb6:	062e      	lsls	r6, r5, #24
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	d501      	bpl.n	8008fc0 <_printf_i+0x1c0>
 8008fbc:	6019      	str	r1, [r3, #0]
 8008fbe:	e002      	b.n	8008fc6 <_printf_i+0x1c6>
 8008fc0:	0668      	lsls	r0, r5, #25
 8008fc2:	d5fb      	bpl.n	8008fbc <_printf_i+0x1bc>
 8008fc4:	8019      	strh	r1, [r3, #0]
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	6123      	str	r3, [r4, #16]
 8008fca:	4616      	mov	r6, r2
 8008fcc:	e7bc      	b.n	8008f48 <_printf_i+0x148>
 8008fce:	6833      	ldr	r3, [r6, #0]
 8008fd0:	1d1a      	adds	r2, r3, #4
 8008fd2:	6032      	str	r2, [r6, #0]
 8008fd4:	681e      	ldr	r6, [r3, #0]
 8008fd6:	6862      	ldr	r2, [r4, #4]
 8008fd8:	2100      	movs	r1, #0
 8008fda:	4630      	mov	r0, r6
 8008fdc:	f7f7 f8f8 	bl	80001d0 <memchr>
 8008fe0:	b108      	cbz	r0, 8008fe6 <_printf_i+0x1e6>
 8008fe2:	1b80      	subs	r0, r0, r6
 8008fe4:	6060      	str	r0, [r4, #4]
 8008fe6:	6863      	ldr	r3, [r4, #4]
 8008fe8:	6123      	str	r3, [r4, #16]
 8008fea:	2300      	movs	r3, #0
 8008fec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ff0:	e7aa      	b.n	8008f48 <_printf_i+0x148>
 8008ff2:	6923      	ldr	r3, [r4, #16]
 8008ff4:	4632      	mov	r2, r6
 8008ff6:	4649      	mov	r1, r9
 8008ff8:	4640      	mov	r0, r8
 8008ffa:	47d0      	blx	sl
 8008ffc:	3001      	adds	r0, #1
 8008ffe:	d0ad      	beq.n	8008f5c <_printf_i+0x15c>
 8009000:	6823      	ldr	r3, [r4, #0]
 8009002:	079b      	lsls	r3, r3, #30
 8009004:	d413      	bmi.n	800902e <_printf_i+0x22e>
 8009006:	68e0      	ldr	r0, [r4, #12]
 8009008:	9b03      	ldr	r3, [sp, #12]
 800900a:	4298      	cmp	r0, r3
 800900c:	bfb8      	it	lt
 800900e:	4618      	movlt	r0, r3
 8009010:	e7a6      	b.n	8008f60 <_printf_i+0x160>
 8009012:	2301      	movs	r3, #1
 8009014:	4632      	mov	r2, r6
 8009016:	4649      	mov	r1, r9
 8009018:	4640      	mov	r0, r8
 800901a:	47d0      	blx	sl
 800901c:	3001      	adds	r0, #1
 800901e:	d09d      	beq.n	8008f5c <_printf_i+0x15c>
 8009020:	3501      	adds	r5, #1
 8009022:	68e3      	ldr	r3, [r4, #12]
 8009024:	9903      	ldr	r1, [sp, #12]
 8009026:	1a5b      	subs	r3, r3, r1
 8009028:	42ab      	cmp	r3, r5
 800902a:	dcf2      	bgt.n	8009012 <_printf_i+0x212>
 800902c:	e7eb      	b.n	8009006 <_printf_i+0x206>
 800902e:	2500      	movs	r5, #0
 8009030:	f104 0619 	add.w	r6, r4, #25
 8009034:	e7f5      	b.n	8009022 <_printf_i+0x222>
 8009036:	bf00      	nop
 8009038:	08009870 	.word	0x08009870
 800903c:	08009881 	.word	0x08009881

08009040 <__sflush_r>:
 8009040:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009048:	0716      	lsls	r6, r2, #28
 800904a:	4605      	mov	r5, r0
 800904c:	460c      	mov	r4, r1
 800904e:	d454      	bmi.n	80090fa <__sflush_r+0xba>
 8009050:	684b      	ldr	r3, [r1, #4]
 8009052:	2b00      	cmp	r3, #0
 8009054:	dc02      	bgt.n	800905c <__sflush_r+0x1c>
 8009056:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009058:	2b00      	cmp	r3, #0
 800905a:	dd48      	ble.n	80090ee <__sflush_r+0xae>
 800905c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800905e:	2e00      	cmp	r6, #0
 8009060:	d045      	beq.n	80090ee <__sflush_r+0xae>
 8009062:	2300      	movs	r3, #0
 8009064:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009068:	682f      	ldr	r7, [r5, #0]
 800906a:	6a21      	ldr	r1, [r4, #32]
 800906c:	602b      	str	r3, [r5, #0]
 800906e:	d030      	beq.n	80090d2 <__sflush_r+0x92>
 8009070:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009072:	89a3      	ldrh	r3, [r4, #12]
 8009074:	0759      	lsls	r1, r3, #29
 8009076:	d505      	bpl.n	8009084 <__sflush_r+0x44>
 8009078:	6863      	ldr	r3, [r4, #4]
 800907a:	1ad2      	subs	r2, r2, r3
 800907c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800907e:	b10b      	cbz	r3, 8009084 <__sflush_r+0x44>
 8009080:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009082:	1ad2      	subs	r2, r2, r3
 8009084:	2300      	movs	r3, #0
 8009086:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009088:	6a21      	ldr	r1, [r4, #32]
 800908a:	4628      	mov	r0, r5
 800908c:	47b0      	blx	r6
 800908e:	1c43      	adds	r3, r0, #1
 8009090:	89a3      	ldrh	r3, [r4, #12]
 8009092:	d106      	bne.n	80090a2 <__sflush_r+0x62>
 8009094:	6829      	ldr	r1, [r5, #0]
 8009096:	291d      	cmp	r1, #29
 8009098:	d82b      	bhi.n	80090f2 <__sflush_r+0xb2>
 800909a:	4a2a      	ldr	r2, [pc, #168]	@ (8009144 <__sflush_r+0x104>)
 800909c:	410a      	asrs	r2, r1
 800909e:	07d6      	lsls	r6, r2, #31
 80090a0:	d427      	bmi.n	80090f2 <__sflush_r+0xb2>
 80090a2:	2200      	movs	r2, #0
 80090a4:	6062      	str	r2, [r4, #4]
 80090a6:	04d9      	lsls	r1, r3, #19
 80090a8:	6922      	ldr	r2, [r4, #16]
 80090aa:	6022      	str	r2, [r4, #0]
 80090ac:	d504      	bpl.n	80090b8 <__sflush_r+0x78>
 80090ae:	1c42      	adds	r2, r0, #1
 80090b0:	d101      	bne.n	80090b6 <__sflush_r+0x76>
 80090b2:	682b      	ldr	r3, [r5, #0]
 80090b4:	b903      	cbnz	r3, 80090b8 <__sflush_r+0x78>
 80090b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80090b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090ba:	602f      	str	r7, [r5, #0]
 80090bc:	b1b9      	cbz	r1, 80090ee <__sflush_r+0xae>
 80090be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80090c2:	4299      	cmp	r1, r3
 80090c4:	d002      	beq.n	80090cc <__sflush_r+0x8c>
 80090c6:	4628      	mov	r0, r5
 80090c8:	f7ff fbea 	bl	80088a0 <_free_r>
 80090cc:	2300      	movs	r3, #0
 80090ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80090d0:	e00d      	b.n	80090ee <__sflush_r+0xae>
 80090d2:	2301      	movs	r3, #1
 80090d4:	4628      	mov	r0, r5
 80090d6:	47b0      	blx	r6
 80090d8:	4602      	mov	r2, r0
 80090da:	1c50      	adds	r0, r2, #1
 80090dc:	d1c9      	bne.n	8009072 <__sflush_r+0x32>
 80090de:	682b      	ldr	r3, [r5, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d0c6      	beq.n	8009072 <__sflush_r+0x32>
 80090e4:	2b1d      	cmp	r3, #29
 80090e6:	d001      	beq.n	80090ec <__sflush_r+0xac>
 80090e8:	2b16      	cmp	r3, #22
 80090ea:	d11e      	bne.n	800912a <__sflush_r+0xea>
 80090ec:	602f      	str	r7, [r5, #0]
 80090ee:	2000      	movs	r0, #0
 80090f0:	e022      	b.n	8009138 <__sflush_r+0xf8>
 80090f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090f6:	b21b      	sxth	r3, r3
 80090f8:	e01b      	b.n	8009132 <__sflush_r+0xf2>
 80090fa:	690f      	ldr	r7, [r1, #16]
 80090fc:	2f00      	cmp	r7, #0
 80090fe:	d0f6      	beq.n	80090ee <__sflush_r+0xae>
 8009100:	0793      	lsls	r3, r2, #30
 8009102:	680e      	ldr	r6, [r1, #0]
 8009104:	bf08      	it	eq
 8009106:	694b      	ldreq	r3, [r1, #20]
 8009108:	600f      	str	r7, [r1, #0]
 800910a:	bf18      	it	ne
 800910c:	2300      	movne	r3, #0
 800910e:	eba6 0807 	sub.w	r8, r6, r7
 8009112:	608b      	str	r3, [r1, #8]
 8009114:	f1b8 0f00 	cmp.w	r8, #0
 8009118:	dde9      	ble.n	80090ee <__sflush_r+0xae>
 800911a:	6a21      	ldr	r1, [r4, #32]
 800911c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800911e:	4643      	mov	r3, r8
 8009120:	463a      	mov	r2, r7
 8009122:	4628      	mov	r0, r5
 8009124:	47b0      	blx	r6
 8009126:	2800      	cmp	r0, #0
 8009128:	dc08      	bgt.n	800913c <__sflush_r+0xfc>
 800912a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800912e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009132:	81a3      	strh	r3, [r4, #12]
 8009134:	f04f 30ff 	mov.w	r0, #4294967295
 8009138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800913c:	4407      	add	r7, r0
 800913e:	eba8 0800 	sub.w	r8, r8, r0
 8009142:	e7e7      	b.n	8009114 <__sflush_r+0xd4>
 8009144:	dfbffffe 	.word	0xdfbffffe

08009148 <_fflush_r>:
 8009148:	b538      	push	{r3, r4, r5, lr}
 800914a:	690b      	ldr	r3, [r1, #16]
 800914c:	4605      	mov	r5, r0
 800914e:	460c      	mov	r4, r1
 8009150:	b913      	cbnz	r3, 8009158 <_fflush_r+0x10>
 8009152:	2500      	movs	r5, #0
 8009154:	4628      	mov	r0, r5
 8009156:	bd38      	pop	{r3, r4, r5, pc}
 8009158:	b118      	cbz	r0, 8009162 <_fflush_r+0x1a>
 800915a:	6a03      	ldr	r3, [r0, #32]
 800915c:	b90b      	cbnz	r3, 8009162 <_fflush_r+0x1a>
 800915e:	f7ff fa15 	bl	800858c <__sinit>
 8009162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d0f3      	beq.n	8009152 <_fflush_r+0xa>
 800916a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800916c:	07d0      	lsls	r0, r2, #31
 800916e:	d404      	bmi.n	800917a <_fflush_r+0x32>
 8009170:	0599      	lsls	r1, r3, #22
 8009172:	d402      	bmi.n	800917a <_fflush_r+0x32>
 8009174:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009176:	f7ff fb64 	bl	8008842 <__retarget_lock_acquire_recursive>
 800917a:	4628      	mov	r0, r5
 800917c:	4621      	mov	r1, r4
 800917e:	f7ff ff5f 	bl	8009040 <__sflush_r>
 8009182:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009184:	07da      	lsls	r2, r3, #31
 8009186:	4605      	mov	r5, r0
 8009188:	d4e4      	bmi.n	8009154 <_fflush_r+0xc>
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	059b      	lsls	r3, r3, #22
 800918e:	d4e1      	bmi.n	8009154 <_fflush_r+0xc>
 8009190:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009192:	f7ff fb57 	bl	8008844 <__retarget_lock_release_recursive>
 8009196:	e7dd      	b.n	8009154 <_fflush_r+0xc>

08009198 <fiprintf>:
 8009198:	b40e      	push	{r1, r2, r3}
 800919a:	b503      	push	{r0, r1, lr}
 800919c:	4601      	mov	r1, r0
 800919e:	ab03      	add	r3, sp, #12
 80091a0:	4805      	ldr	r0, [pc, #20]	@ (80091b8 <fiprintf+0x20>)
 80091a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80091a6:	6800      	ldr	r0, [r0, #0]
 80091a8:	9301      	str	r3, [sp, #4]
 80091aa:	f7ff fca3 	bl	8008af4 <_vfiprintf_r>
 80091ae:	b002      	add	sp, #8
 80091b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80091b4:	b003      	add	sp, #12
 80091b6:	4770      	bx	lr
 80091b8:	20000020 	.word	0x20000020

080091bc <__swbuf_r>:
 80091bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091be:	460e      	mov	r6, r1
 80091c0:	4614      	mov	r4, r2
 80091c2:	4605      	mov	r5, r0
 80091c4:	b118      	cbz	r0, 80091ce <__swbuf_r+0x12>
 80091c6:	6a03      	ldr	r3, [r0, #32]
 80091c8:	b90b      	cbnz	r3, 80091ce <__swbuf_r+0x12>
 80091ca:	f7ff f9df 	bl	800858c <__sinit>
 80091ce:	69a3      	ldr	r3, [r4, #24]
 80091d0:	60a3      	str	r3, [r4, #8]
 80091d2:	89a3      	ldrh	r3, [r4, #12]
 80091d4:	071a      	lsls	r2, r3, #28
 80091d6:	d501      	bpl.n	80091dc <__swbuf_r+0x20>
 80091d8:	6923      	ldr	r3, [r4, #16]
 80091da:	b943      	cbnz	r3, 80091ee <__swbuf_r+0x32>
 80091dc:	4621      	mov	r1, r4
 80091de:	4628      	mov	r0, r5
 80091e0:	f000 f82a 	bl	8009238 <__swsetup_r>
 80091e4:	b118      	cbz	r0, 80091ee <__swbuf_r+0x32>
 80091e6:	f04f 37ff 	mov.w	r7, #4294967295
 80091ea:	4638      	mov	r0, r7
 80091ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091ee:	6823      	ldr	r3, [r4, #0]
 80091f0:	6922      	ldr	r2, [r4, #16]
 80091f2:	1a98      	subs	r0, r3, r2
 80091f4:	6963      	ldr	r3, [r4, #20]
 80091f6:	b2f6      	uxtb	r6, r6
 80091f8:	4283      	cmp	r3, r0
 80091fa:	4637      	mov	r7, r6
 80091fc:	dc05      	bgt.n	800920a <__swbuf_r+0x4e>
 80091fe:	4621      	mov	r1, r4
 8009200:	4628      	mov	r0, r5
 8009202:	f7ff ffa1 	bl	8009148 <_fflush_r>
 8009206:	2800      	cmp	r0, #0
 8009208:	d1ed      	bne.n	80091e6 <__swbuf_r+0x2a>
 800920a:	68a3      	ldr	r3, [r4, #8]
 800920c:	3b01      	subs	r3, #1
 800920e:	60a3      	str	r3, [r4, #8]
 8009210:	6823      	ldr	r3, [r4, #0]
 8009212:	1c5a      	adds	r2, r3, #1
 8009214:	6022      	str	r2, [r4, #0]
 8009216:	701e      	strb	r6, [r3, #0]
 8009218:	6962      	ldr	r2, [r4, #20]
 800921a:	1c43      	adds	r3, r0, #1
 800921c:	429a      	cmp	r2, r3
 800921e:	d004      	beq.n	800922a <__swbuf_r+0x6e>
 8009220:	89a3      	ldrh	r3, [r4, #12]
 8009222:	07db      	lsls	r3, r3, #31
 8009224:	d5e1      	bpl.n	80091ea <__swbuf_r+0x2e>
 8009226:	2e0a      	cmp	r6, #10
 8009228:	d1df      	bne.n	80091ea <__swbuf_r+0x2e>
 800922a:	4621      	mov	r1, r4
 800922c:	4628      	mov	r0, r5
 800922e:	f7ff ff8b 	bl	8009148 <_fflush_r>
 8009232:	2800      	cmp	r0, #0
 8009234:	d0d9      	beq.n	80091ea <__swbuf_r+0x2e>
 8009236:	e7d6      	b.n	80091e6 <__swbuf_r+0x2a>

08009238 <__swsetup_r>:
 8009238:	b538      	push	{r3, r4, r5, lr}
 800923a:	4b29      	ldr	r3, [pc, #164]	@ (80092e0 <__swsetup_r+0xa8>)
 800923c:	4605      	mov	r5, r0
 800923e:	6818      	ldr	r0, [r3, #0]
 8009240:	460c      	mov	r4, r1
 8009242:	b118      	cbz	r0, 800924c <__swsetup_r+0x14>
 8009244:	6a03      	ldr	r3, [r0, #32]
 8009246:	b90b      	cbnz	r3, 800924c <__swsetup_r+0x14>
 8009248:	f7ff f9a0 	bl	800858c <__sinit>
 800924c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009250:	0719      	lsls	r1, r3, #28
 8009252:	d422      	bmi.n	800929a <__swsetup_r+0x62>
 8009254:	06da      	lsls	r2, r3, #27
 8009256:	d407      	bmi.n	8009268 <__swsetup_r+0x30>
 8009258:	2209      	movs	r2, #9
 800925a:	602a      	str	r2, [r5, #0]
 800925c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009260:	81a3      	strh	r3, [r4, #12]
 8009262:	f04f 30ff 	mov.w	r0, #4294967295
 8009266:	e033      	b.n	80092d0 <__swsetup_r+0x98>
 8009268:	0758      	lsls	r0, r3, #29
 800926a:	d512      	bpl.n	8009292 <__swsetup_r+0x5a>
 800926c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800926e:	b141      	cbz	r1, 8009282 <__swsetup_r+0x4a>
 8009270:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009274:	4299      	cmp	r1, r3
 8009276:	d002      	beq.n	800927e <__swsetup_r+0x46>
 8009278:	4628      	mov	r0, r5
 800927a:	f7ff fb11 	bl	80088a0 <_free_r>
 800927e:	2300      	movs	r3, #0
 8009280:	6363      	str	r3, [r4, #52]	@ 0x34
 8009282:	89a3      	ldrh	r3, [r4, #12]
 8009284:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009288:	81a3      	strh	r3, [r4, #12]
 800928a:	2300      	movs	r3, #0
 800928c:	6063      	str	r3, [r4, #4]
 800928e:	6923      	ldr	r3, [r4, #16]
 8009290:	6023      	str	r3, [r4, #0]
 8009292:	89a3      	ldrh	r3, [r4, #12]
 8009294:	f043 0308 	orr.w	r3, r3, #8
 8009298:	81a3      	strh	r3, [r4, #12]
 800929a:	6923      	ldr	r3, [r4, #16]
 800929c:	b94b      	cbnz	r3, 80092b2 <__swsetup_r+0x7a>
 800929e:	89a3      	ldrh	r3, [r4, #12]
 80092a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80092a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092a8:	d003      	beq.n	80092b2 <__swsetup_r+0x7a>
 80092aa:	4621      	mov	r1, r4
 80092ac:	4628      	mov	r0, r5
 80092ae:	f000 f856 	bl	800935e <__smakebuf_r>
 80092b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092b6:	f013 0201 	ands.w	r2, r3, #1
 80092ba:	d00a      	beq.n	80092d2 <__swsetup_r+0x9a>
 80092bc:	2200      	movs	r2, #0
 80092be:	60a2      	str	r2, [r4, #8]
 80092c0:	6962      	ldr	r2, [r4, #20]
 80092c2:	4252      	negs	r2, r2
 80092c4:	61a2      	str	r2, [r4, #24]
 80092c6:	6922      	ldr	r2, [r4, #16]
 80092c8:	b942      	cbnz	r2, 80092dc <__swsetup_r+0xa4>
 80092ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80092ce:	d1c5      	bne.n	800925c <__swsetup_r+0x24>
 80092d0:	bd38      	pop	{r3, r4, r5, pc}
 80092d2:	0799      	lsls	r1, r3, #30
 80092d4:	bf58      	it	pl
 80092d6:	6962      	ldrpl	r2, [r4, #20]
 80092d8:	60a2      	str	r2, [r4, #8]
 80092da:	e7f4      	b.n	80092c6 <__swsetup_r+0x8e>
 80092dc:	2000      	movs	r0, #0
 80092de:	e7f7      	b.n	80092d0 <__swsetup_r+0x98>
 80092e0:	20000020 	.word	0x20000020

080092e4 <_sbrk_r>:
 80092e4:	b538      	push	{r3, r4, r5, lr}
 80092e6:	4d06      	ldr	r5, [pc, #24]	@ (8009300 <_sbrk_r+0x1c>)
 80092e8:	2300      	movs	r3, #0
 80092ea:	4604      	mov	r4, r0
 80092ec:	4608      	mov	r0, r1
 80092ee:	602b      	str	r3, [r5, #0]
 80092f0:	f7f8 f8e4 	bl	80014bc <_sbrk>
 80092f4:	1c43      	adds	r3, r0, #1
 80092f6:	d102      	bne.n	80092fe <_sbrk_r+0x1a>
 80092f8:	682b      	ldr	r3, [r5, #0]
 80092fa:	b103      	cbz	r3, 80092fe <_sbrk_r+0x1a>
 80092fc:	6023      	str	r3, [r4, #0]
 80092fe:	bd38      	pop	{r3, r4, r5, pc}
 8009300:	20004bb0 	.word	0x20004bb0

08009304 <abort>:
 8009304:	b508      	push	{r3, lr}
 8009306:	2006      	movs	r0, #6
 8009308:	f000 f88e 	bl	8009428 <raise>
 800930c:	2001      	movs	r0, #1
 800930e:	f7f8 f85d 	bl	80013cc <_exit>

08009312 <__swhatbuf_r>:
 8009312:	b570      	push	{r4, r5, r6, lr}
 8009314:	460c      	mov	r4, r1
 8009316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800931a:	2900      	cmp	r1, #0
 800931c:	b096      	sub	sp, #88	@ 0x58
 800931e:	4615      	mov	r5, r2
 8009320:	461e      	mov	r6, r3
 8009322:	da0d      	bge.n	8009340 <__swhatbuf_r+0x2e>
 8009324:	89a3      	ldrh	r3, [r4, #12]
 8009326:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800932a:	f04f 0100 	mov.w	r1, #0
 800932e:	bf14      	ite	ne
 8009330:	2340      	movne	r3, #64	@ 0x40
 8009332:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009336:	2000      	movs	r0, #0
 8009338:	6031      	str	r1, [r6, #0]
 800933a:	602b      	str	r3, [r5, #0]
 800933c:	b016      	add	sp, #88	@ 0x58
 800933e:	bd70      	pop	{r4, r5, r6, pc}
 8009340:	466a      	mov	r2, sp
 8009342:	f000 f879 	bl	8009438 <_fstat_r>
 8009346:	2800      	cmp	r0, #0
 8009348:	dbec      	blt.n	8009324 <__swhatbuf_r+0x12>
 800934a:	9901      	ldr	r1, [sp, #4]
 800934c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009350:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009354:	4259      	negs	r1, r3
 8009356:	4159      	adcs	r1, r3
 8009358:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800935c:	e7eb      	b.n	8009336 <__swhatbuf_r+0x24>

0800935e <__smakebuf_r>:
 800935e:	898b      	ldrh	r3, [r1, #12]
 8009360:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009362:	079d      	lsls	r5, r3, #30
 8009364:	4606      	mov	r6, r0
 8009366:	460c      	mov	r4, r1
 8009368:	d507      	bpl.n	800937a <__smakebuf_r+0x1c>
 800936a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800936e:	6023      	str	r3, [r4, #0]
 8009370:	6123      	str	r3, [r4, #16]
 8009372:	2301      	movs	r3, #1
 8009374:	6163      	str	r3, [r4, #20]
 8009376:	b003      	add	sp, #12
 8009378:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800937a:	ab01      	add	r3, sp, #4
 800937c:	466a      	mov	r2, sp
 800937e:	f7ff ffc8 	bl	8009312 <__swhatbuf_r>
 8009382:	9f00      	ldr	r7, [sp, #0]
 8009384:	4605      	mov	r5, r0
 8009386:	4639      	mov	r1, r7
 8009388:	4630      	mov	r0, r6
 800938a:	f7ff fafd 	bl	8008988 <_malloc_r>
 800938e:	b948      	cbnz	r0, 80093a4 <__smakebuf_r+0x46>
 8009390:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009394:	059a      	lsls	r2, r3, #22
 8009396:	d4ee      	bmi.n	8009376 <__smakebuf_r+0x18>
 8009398:	f023 0303 	bic.w	r3, r3, #3
 800939c:	f043 0302 	orr.w	r3, r3, #2
 80093a0:	81a3      	strh	r3, [r4, #12]
 80093a2:	e7e2      	b.n	800936a <__smakebuf_r+0xc>
 80093a4:	89a3      	ldrh	r3, [r4, #12]
 80093a6:	6020      	str	r0, [r4, #0]
 80093a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093ac:	81a3      	strh	r3, [r4, #12]
 80093ae:	9b01      	ldr	r3, [sp, #4]
 80093b0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80093b4:	b15b      	cbz	r3, 80093ce <__smakebuf_r+0x70>
 80093b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093ba:	4630      	mov	r0, r6
 80093bc:	f000 f84e 	bl	800945c <_isatty_r>
 80093c0:	b128      	cbz	r0, 80093ce <__smakebuf_r+0x70>
 80093c2:	89a3      	ldrh	r3, [r4, #12]
 80093c4:	f023 0303 	bic.w	r3, r3, #3
 80093c8:	f043 0301 	orr.w	r3, r3, #1
 80093cc:	81a3      	strh	r3, [r4, #12]
 80093ce:	89a3      	ldrh	r3, [r4, #12]
 80093d0:	431d      	orrs	r5, r3
 80093d2:	81a5      	strh	r5, [r4, #12]
 80093d4:	e7cf      	b.n	8009376 <__smakebuf_r+0x18>

080093d6 <_raise_r>:
 80093d6:	291f      	cmp	r1, #31
 80093d8:	b538      	push	{r3, r4, r5, lr}
 80093da:	4605      	mov	r5, r0
 80093dc:	460c      	mov	r4, r1
 80093de:	d904      	bls.n	80093ea <_raise_r+0x14>
 80093e0:	2316      	movs	r3, #22
 80093e2:	6003      	str	r3, [r0, #0]
 80093e4:	f04f 30ff 	mov.w	r0, #4294967295
 80093e8:	bd38      	pop	{r3, r4, r5, pc}
 80093ea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80093ec:	b112      	cbz	r2, 80093f4 <_raise_r+0x1e>
 80093ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80093f2:	b94b      	cbnz	r3, 8009408 <_raise_r+0x32>
 80093f4:	4628      	mov	r0, r5
 80093f6:	f000 f853 	bl	80094a0 <_getpid_r>
 80093fa:	4622      	mov	r2, r4
 80093fc:	4601      	mov	r1, r0
 80093fe:	4628      	mov	r0, r5
 8009400:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009404:	f000 b83a 	b.w	800947c <_kill_r>
 8009408:	2b01      	cmp	r3, #1
 800940a:	d00a      	beq.n	8009422 <_raise_r+0x4c>
 800940c:	1c59      	adds	r1, r3, #1
 800940e:	d103      	bne.n	8009418 <_raise_r+0x42>
 8009410:	2316      	movs	r3, #22
 8009412:	6003      	str	r3, [r0, #0]
 8009414:	2001      	movs	r0, #1
 8009416:	e7e7      	b.n	80093e8 <_raise_r+0x12>
 8009418:	2100      	movs	r1, #0
 800941a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800941e:	4620      	mov	r0, r4
 8009420:	4798      	blx	r3
 8009422:	2000      	movs	r0, #0
 8009424:	e7e0      	b.n	80093e8 <_raise_r+0x12>
	...

08009428 <raise>:
 8009428:	4b02      	ldr	r3, [pc, #8]	@ (8009434 <raise+0xc>)
 800942a:	4601      	mov	r1, r0
 800942c:	6818      	ldr	r0, [r3, #0]
 800942e:	f7ff bfd2 	b.w	80093d6 <_raise_r>
 8009432:	bf00      	nop
 8009434:	20000020 	.word	0x20000020

08009438 <_fstat_r>:
 8009438:	b538      	push	{r3, r4, r5, lr}
 800943a:	4d07      	ldr	r5, [pc, #28]	@ (8009458 <_fstat_r+0x20>)
 800943c:	2300      	movs	r3, #0
 800943e:	4604      	mov	r4, r0
 8009440:	4608      	mov	r0, r1
 8009442:	4611      	mov	r1, r2
 8009444:	602b      	str	r3, [r5, #0]
 8009446:	f7f8 f811 	bl	800146c <_fstat>
 800944a:	1c43      	adds	r3, r0, #1
 800944c:	d102      	bne.n	8009454 <_fstat_r+0x1c>
 800944e:	682b      	ldr	r3, [r5, #0]
 8009450:	b103      	cbz	r3, 8009454 <_fstat_r+0x1c>
 8009452:	6023      	str	r3, [r4, #0]
 8009454:	bd38      	pop	{r3, r4, r5, pc}
 8009456:	bf00      	nop
 8009458:	20004bb0 	.word	0x20004bb0

0800945c <_isatty_r>:
 800945c:	b538      	push	{r3, r4, r5, lr}
 800945e:	4d06      	ldr	r5, [pc, #24]	@ (8009478 <_isatty_r+0x1c>)
 8009460:	2300      	movs	r3, #0
 8009462:	4604      	mov	r4, r0
 8009464:	4608      	mov	r0, r1
 8009466:	602b      	str	r3, [r5, #0]
 8009468:	f7f8 f810 	bl	800148c <_isatty>
 800946c:	1c43      	adds	r3, r0, #1
 800946e:	d102      	bne.n	8009476 <_isatty_r+0x1a>
 8009470:	682b      	ldr	r3, [r5, #0]
 8009472:	b103      	cbz	r3, 8009476 <_isatty_r+0x1a>
 8009474:	6023      	str	r3, [r4, #0]
 8009476:	bd38      	pop	{r3, r4, r5, pc}
 8009478:	20004bb0 	.word	0x20004bb0

0800947c <_kill_r>:
 800947c:	b538      	push	{r3, r4, r5, lr}
 800947e:	4d07      	ldr	r5, [pc, #28]	@ (800949c <_kill_r+0x20>)
 8009480:	2300      	movs	r3, #0
 8009482:	4604      	mov	r4, r0
 8009484:	4608      	mov	r0, r1
 8009486:	4611      	mov	r1, r2
 8009488:	602b      	str	r3, [r5, #0]
 800948a:	f7f7 ff8f 	bl	80013ac <_kill>
 800948e:	1c43      	adds	r3, r0, #1
 8009490:	d102      	bne.n	8009498 <_kill_r+0x1c>
 8009492:	682b      	ldr	r3, [r5, #0]
 8009494:	b103      	cbz	r3, 8009498 <_kill_r+0x1c>
 8009496:	6023      	str	r3, [r4, #0]
 8009498:	bd38      	pop	{r3, r4, r5, pc}
 800949a:	bf00      	nop
 800949c:	20004bb0 	.word	0x20004bb0

080094a0 <_getpid_r>:
 80094a0:	f7f7 bf7c 	b.w	800139c <_getpid>

080094a4 <_init>:
 80094a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094a6:	bf00      	nop
 80094a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094aa:	bc08      	pop	{r3}
 80094ac:	469e      	mov	lr, r3
 80094ae:	4770      	bx	lr

080094b0 <_fini>:
 80094b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094b2:	bf00      	nop
 80094b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094b6:	bc08      	pop	{r3}
 80094b8:	469e      	mov	lr, r3
 80094ba:	4770      	bx	lr
