<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-2</Part>
        <TopModelName>bgn_inference</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.627</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>8371</Best-caseLatency>
            <Average-caseLatency>8371</Average-caseLatency>
            <Worst-caseLatency>8371</Worst-caseLatency>
            <Best-caseRealTimeLatency>83.710 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>83.710 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>83.710 us</Worst-caseRealTimeLatency>
            <Interval-min>8372</Interval-min>
            <Interval-max>8372</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:20</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>104</BRAM_18K>
            <DSP>8</DSP>
            <FF>3518</FF>
            <LUT>3459</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>bgn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>bgn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>bgn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>bgn_inference</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79</InstName>
                    <ModuleName>bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>79</ID>
                    <BindInstances>icmp_ln38_fu_281_p2 add_ln38_fu_287_p2 icmp_ln42_fu_299_p2 select_ln38_fu_305_p3 select_ln38_1_fu_1011_p3 add_ln38_1_fu_313_p2 select_ln38_2_fu_319_p3 mac_muladd_8ns_5ns_5ns_12_4_1_U7 mac_muladd_8ns_5ns_5ns_12_4_1_U7 xor_ln48_fu_375_p2 xnor_result_fu_381_p2 select_ln15_fu_403_p3 cnt_1_fu_411_p3 cnt_2_fu_427_p2 cnt_3_fu_433_p3 add_ln15_fu_453_p2 cnt_4_fu_459_p3 cnt_5_fu_683_p2 cnt_6_fu_688_p3 add_ln15_2_fu_694_p2 cnt_7_fu_700_p3 cnt_8_fu_707_p2 cnt_9_fu_713_p3 add_ln15_4_fu_724_p2 cnt_10_fu_730_p3 cnt_11_fu_737_p2 cnt_12_fu_743_p3 add_ln15_6_fu_748_p2 cnt_13_fu_754_p3 cnt_14_fu_761_p2 cnt_15_fu_767_p3 add_ln15_8_fu_774_p2 cnt_16_fu_780_p3 cnt_17_fu_787_p2 cnt_18_fu_792_p3 add_ln15_10_fu_798_p2 cnt_19_fu_804_p3 cnt_20_fu_811_p2 cnt_21_fu_817_p3 add_ln15_12_fu_828_p2 cnt_22_fu_834_p3 cnt_23_fu_839_p2 cnt_24_fu_845_p3 add_ln15_14_fu_852_p2 cnt_25_fu_858_p3 cnt_26_fu_865_p2 cnt_27_fu_871_p3 add_ln15_16_fu_878_p2 cnt_28_fu_883_p3 cnt_29_fu_889_p2 cnt_30_fu_895_p3 add_ln15_18_fu_902_p2 cnt_31_fu_908_p3 cnt_32_fu_915_p2 cnt_33_fu_921_p3 add_ln15_20_fu_926_p2 cnt_34_fu_932_p3 cnt_35_fu_939_p2 cnt_36_fu_945_p3 add_ln15_22_fu_952_p2 cnt_37_fu_958_p3 cnt_38_fu_965_p2 cnt_39_fu_970_p3 add_ln15_24_fu_976_p2 cnt_40_fu_982_p3 cnt_41_fu_989_p2 cnt_42_fu_995_p3 add_ln15_26_fu_1002_p2 cnt_43_fu_1018_p3 cnt_44_fu_1023_p2 cnt_45_fu_1029_p3 add_ln15_28_fu_1047_p2 cnt_46_fu_1053_p3 total_popcount_1_fu_1065_p2 add_ln42_fu_331_p2 icmp_ln42_1_fu_337_p2 sitofp_32ns_32_5_no_dsp_1_U4 fsub_32ns_32ns_32_5_full_dsp_1_U2 fsqrt_32ns_32ns_32_12_no_dsp_1_U6 fdiv_32ns_32ns_32_12_no_dsp_1_U3 icmp_ln54_fu_1097_p2 icmp_ln54_1_fu_1103_p2 or_ln54_fu_1109_p2 and_ln54_fu_1115_p2 select_ln54_fu_1121_p3 layer1_w_U bn_mean_U bn_var_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93</InstName>
                    <ModuleName>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>93</ID>
                    <BindInstances>icmp_ln61_fu_189_p2 add_ln61_fu_195_p2 icmp_ln64_fu_204_p2 select_ln59_fu_210_p3 add_ln61_1_fu_248_p2 select_ln61_fu_254_p3 select_ln61_1_fu_311_p3 select_ln61_2_fu_330_p3 first_iter_1_fu_218_p2 add_ln66_fu_272_p2 fmul_32ns_32ns_32_4_max_dsp_1_U19 add_ln64_fu_229_p2 icmp_ln69_fu_371_p2 icmp_ln69_1_fu_377_p2 or_ln69_fu_383_p2 icmp_ln69_2_fu_389_p2 icmp_ln69_3_fu_395_p2 or_ln69_1_fu_401_p2 and_ln69_fu_407_p2 and_ln69_1_fu_413_p2 class_idx_2_fu_422_p3 max_val_1_fu_430_p3 layer2_w_U layer2_b_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>hidden_out_U CTRL_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1</Name>
            <Loops>
                <LAYER1_VITIS_LOOP_42_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3237</Best-caseLatency>
                    <Average-caseLatency>3237</Average-caseLatency>
                    <Worst-caseLatency>3237</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3201</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LAYER1_VITIS_LOOP_42_1>
                        <Name>LAYER1_VITIS_LOOP_42_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3200</TripCount>
                        <Latency>3235</Latency>
                        <AbsoluteTimeLatency>32.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>37</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LAYER1_VITIS_LOOP_42_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LAYER1_VITIS_LOOP_42_1>
                            <Name>LAYER1_VITIS_LOOP_42_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:38</SourceLocation>
                        </LAYER1_VITIS_LOOP_42_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>72</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>25</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2382</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1843</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_281_p2" SOURCE="top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_287_p2" SOURCE="top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln42_fu_299_p2" SOURCE="top.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln38_fu_305_p3" SOURCE="top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln38_1_fu_1011_p3" SOURCE="top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln38_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_313_p2" SOURCE="top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln38_2_fu_319_p3" SOURCE="top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln38_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_5ns_12_4_1_U7" SOURCE="top.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_5ns_12_4_1_U7" SOURCE="top.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln48_fu_375_p2" SOURCE="top.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="xor" PRAGMA="" RTLNAME="xnor_result_fu_381_p2" SOURCE="top.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="xnor_result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln15_fu_403_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_1_fu_411_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_2_fu_427_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_3_fu_433_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_453_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_4_fu_459_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_5_fu_683_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_6_fu_688_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_694_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_7_fu_700_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_8_fu_707_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_9_fu_713_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_4_fu_724_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_10_fu_730_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_11_fu_737_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_12_fu_743_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_6_fu_748_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_13_fu_754_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_14_fu_761_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_15_fu_767_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_8_fu_774_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_16_fu_780_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_17_fu_787_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_18_fu_792_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_10_fu_798_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_19_fu_804_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_20_fu_811_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_21_fu_817_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_12_fu_828_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_22_fu_834_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_23_fu_839_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_24_fu_845_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_14_fu_852_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_25_fu_858_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_26_fu_865_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_27_fu_871_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_16_fu_878_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_28_fu_883_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_29_fu_889_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_30_fu_895_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_18_fu_902_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_31_fu_908_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_32_fu_915_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_33_fu_921_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_20_fu_926_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_34_fu_932_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_35_fu_939_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_36_fu_945_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_22_fu_952_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_37_fu_958_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_38_fu_965_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_39_fu_970_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_24_fu_976_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_40_fu_982_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_41_fu_989_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_42_fu_995_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_26_fu_1002_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_43_fu_1018_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_44_fu_1023_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_45_fu_1029_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_28_fu_1047_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_46_fu_1053_p3" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="total_popcount_1_fu_1065_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="total_popcount_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_331_p2" SOURCE="top.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln42_1_fu_337_p2" SOURCE="top.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_5_no_dsp_1_U4" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_12_no_dsp_1_U6" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\sqrtfloat.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U3" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln54_fu_1097_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_1_fu_1103_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln54_fu_1109_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln54_fu_1115_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER1_VITIS_LOOP_42_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln54_fu_1121_p3" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="64" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="layer1_w_U" SOURCE="" STORAGESIZE="32 32000 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="layer1_w" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="bn_mean_U" SOURCE="" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="bn_mean" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="bn_var_U" SOURCE="" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="bn_var" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2</Name>
            <Loops>
                <LAYER2_VITIS_LOOP_64_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.627</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5130</Best-caseLatency>
                    <Average-caseLatency>5130</Average-caseLatency>
                    <Worst-caseLatency>5130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>51.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>51.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>51.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5124</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LAYER2_VITIS_LOOP_64_2>
                        <Name>LAYER2_VITIS_LOOP_64_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>5128</Latency>
                        <AbsoluteTimeLatency>51.280 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LAYER2_VITIS_LOOP_64_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LAYER2_VITIS_LOOP_64_2>
                            <Name>LAYER2_VITIS_LOOP_64_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>top.cpp:61</SourceLocation>
                        </LAYER2_VITIS_LOOP_64_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>674</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>823</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_189_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_195_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_204_p2" SOURCE="top.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_210_p3" SOURCE="top.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_248_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_254_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_1_fu_311_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_2_fu_330_p3" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_218_p2" SOURCE="top.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_272_p2" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U19" SOURCE="top.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_229_p2" SOURCE="top.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_fu_371_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_1_fu_377_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_fu_383_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_2_fu_389_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_3_fu_395_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_1_fu_401_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_fu_407_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_1_fu_413_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="select" PRAGMA="" RTLNAME="class_idx_2_fu_422_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="class_idx_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LAYER2_VITIS_LOOP_64_2" OPTYPE="select" PRAGMA="" RTLNAME="max_val_1_fu_430_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="layer2_w_U" SOURCE="" STORAGESIZE="32 12800 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="layer2_w" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_b_U" SOURCE="" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="layer2_b" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bgn_inference</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.627</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8371</Best-caseLatency>
                    <Average-caseLatency>8371</Average-caseLatency>
                    <Worst-caseLatency>8371</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>83.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8372</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:20</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>104</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>37</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3518</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3459</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="hidden_out_U" SOURCE="top.cpp:34" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="hidden_out" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_img" index="0" direction="in" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_CTRL" name="input_img" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="prediction" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="prediction" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_CTRL" name="prediction_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="input_img" offset="128" range="128"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="prediction" access="R" description="Data signal of prediction" range="32">
                    <fields>
                        <field offset="0" width="32" name="prediction" access="R" description="Bit 31 to 0 of prediction"/>
                    </fields>
                </register>
                <register offset="0x14" name="prediction_ctrl" access="R" description="Control signal of prediction" range="32">
                    <fields>
                        <field offset="0" width="1" name="prediction_ap_vld" access="R" description="Control signal prediction_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="input_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 8, 128, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">prediction, 0x10, 32, R, Data signal of prediction, </column>
                    <column name="s_axi_CTRL">prediction_ctrl, 0x14, 32, R, Control signal of prediction, 0=prediction_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_img">in, ap_uint&lt;32&gt;*</column>
                    <column name="prediction">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="input_img">s_axi_CTRL, memory, name=input_img offset=128 range=128</column>
                    <column name="prediction">s_axi_CTRL, register, name=prediction offset=0x10 range=32</column>
                    <column name="prediction">s_axi_CTRL, register, name=prediction_ctrl offset=0x14 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="top.cpp:11" status="valid" parentFunction="my_popcount" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="top.cpp:14" status="valid" parentFunction="my_popcount" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="top.cpp:22" status="valid" parentFunction="bgn_inference" variable="input_img" isDirective="0" options="s_axilite port=input_img bundle=CTRL"/>
        <Pragma type="interface" location="top.cpp:23" status="valid" parentFunction="bgn_inference" variable="prediction" isDirective="0" options="s_axilite port=prediction bundle=CTRL"/>
        <Pragma type="interface" location="top.cpp:24" status="valid" parentFunction="bgn_inference" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="bind_storage" location="top.cpp:28" status="valid" parentFunction="bgn_inference" variable="layer1_w" isDirective="0" options="variable=layer1_w type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:29" status="valid" parentFunction="bgn_inference" variable="layer2_w" isDirective="0" options="variable=layer2_w type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:30" status="valid" parentFunction="bgn_inference" variable="bn_mean" isDirective="0" options="variable=bn_mean type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:31" status="valid" parentFunction="bgn_inference" variable="bn_var" isDirective="0" options="variable=bn_var type=rom_1p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:35" status="valid" parentFunction="bgn_inference" variable="hidden_out" isDirective="0" options="variable=hidden_out type=ram_1p impl=lutram"/>
        <Pragma type="pipeline" location="top.cpp:43" status="valid" parentFunction="bgn_inference" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="top.cpp:65" status="valid" parentFunction="bgn_inference" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

