# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 30
attribute \src "dut.sv:1.1-63.10"
attribute \cells_not_processed 1
module \scopes_test_01
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$4.$result$11
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$5.$result$9
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$5.x$7
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $0\func_01$func$dut.sv:60$5.y$8
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$19.$result$26
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$20.$result$24
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$20.x$22
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $0\func_02$func$dut.sv:61$20.y$23
  attribute \src "dut.sv:49.2-62.5"
  wire width 16 $0\x
  attribute \src "dut.sv:49.2-62.5"
  wire width 16 $0\y
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 $1\func_01$func$dut.sv:60$5.$result$10
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 $1\func_02$func$dut.sv:61$20.$result$25
  wire width 16 $auto$expression.cpp:1784:import_operation$12
  wire width 16 $auto$expression.cpp:1784:import_operation$2
  wire width 16 $auto$expression.cpp:1807:import_operation$27
  wire width 16 $auto$rtlil.cc:3008:Xor$16
  wire width 16 $auto$rtlil.cc:3008:Xor$18
  wire width 16 $func_01$func$dut.sv:60$0_result
  wire width 16 $func_01$func$dut.sv:60$5$blk_x_14
  wire width 16 $func_02$func$dut.sv:61$1_result
  wire width 16 $func_02$func$dut.sv:61$20$blk_func_02_29
  wire width 16 \func_01$func$dut.sv:60$4.$result
  attribute \nosync 1
  attribute \src "dut.sv:60.7-60.20"
  wire width 16 \func_01$func$dut.sv:60$5.$result
  wire width 16 \func_02$func$dut.sv:61$19.$result
  attribute \nosync 1
  attribute \src "dut.sv:61.7-61.20"
  wire width 16 \func_02$func$dut.sv:61$20.$result
  attribute \src "dut.sv:1.35-1.36"
  wire width 4 input 1 \k
  attribute \src "dut.sv:1.56-1.57"
  wire width 16 output 2 \x
  attribute \src "dut.sv:1.59-1.60"
  wire width 16 output 3 \y
  cell $add $add$dut.sv:5$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\func_01$func$dut.sv:60$5.x$7
    connect \B $0\func_01$func$dut.sv:60$5.y$8
    connect \Y $auto$expression.cpp:1784:import_operation$12
  end
  cell $add $add$dut.sv:57$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 16
    connect \A \y
    connect \B \k
    connect \Y $auto$expression.cpp:1784:import_operation$2
  end
  cell $sub $sub$dut.sv:18$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $0\func_02$func$dut.sv:61$20.x$22
    connect \B $0\func_02$func$dut.sv:61$20.y$23
    connect \Y $auto$expression.cpp:1807:import_operation$27
  end
  cell $xor $xor$dut.sv:11$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $1\func_01$func$dut.sv:60$5.$result$10
    connect \B $0\func_01$func$dut.sv:60$5.x$7
    connect \Y $auto$rtlil.cc:3008:Xor$18
  end
  cell $xor $xor$dut.sv:9$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $1\func_01$func$dut.sv:60$5.$result$10
    connect \B $func_01$func$dut.sv:60$5$blk_x_14
    connect \Y $auto$rtlil.cc:3008:Xor$16
  end
  attribute \src "dut.sv:49.2-62.5"
  process $proc$dut.sv:49$1
    assign $0\x \x
    assign $0\y \y
    assign $0\x 16'0000000000111100
    assign $0\y 16'1111111111110101
    assign $0\y \x
    assign $0\y $auto$expression.cpp:1784:import_operation$2
    assign $0\x \y
    assign $0\x $func_01$func$dut.sv:60$0_result
    assign $0\y $func_02$func$dut.sv:61$1_result
    sync always
      update \x $0\x
      update \y $0\y
  end
  attribute \src "dut.sv:60.7-60.20"
  process $proc$dut.sv:60$6
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_01$func$dut.sv:60$5.x$7 \y
    assign $0\func_01$func$dut.sv:60$5.y$8 \x
    assign $0\func_01$func$dut.sv:60$5.$result$9 $1\func_01$func$dut.sv:60$5.$result$10
    assign $0\func_01$func$dut.sv:60$4.$result$11 $1\func_01$func$dut.sv:60$5.$result$10
    assign $1\func_01$func$dut.sv:60$5.$result$10 $auto$expression.cpp:1784:import_operation$12
    assign $func_01$func$dut.sv:60$5$blk_x_14 $0\func_01$func$dut.sv:60$5.y$8
    assign $1\func_01$func$dut.sv:60$5.$result$10 $auto$rtlil.cc:3008:Xor$16
    assign $1\func_01$func$dut.sv:60$5.$result$10 $auto$rtlil.cc:3008:Xor$18
    sync always
      update \func_01$func$dut.sv:60$4.$result $0\func_01$func$dut.sv:60$4.$result$11
      update \func_01$func$dut.sv:60$5.$result 16'x
  end
  attribute \src "dut.sv:61.7-61.20"
  process $proc$dut.sv:61$21
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\func_02$func$dut.sv:61$20.x$22 \y
    assign $0\func_02$func$dut.sv:61$20.y$23 \x
    assign $0\func_02$func$dut.sv:61$20.$result$24 $1\func_02$func$dut.sv:61$20.$result$25
    assign $0\func_02$func$dut.sv:61$19.$result$26 $1\func_02$func$dut.sv:61$20.$result$25
    assign $1\func_02$func$dut.sv:61$20.$result$25 $auto$expression.cpp:1807:import_operation$27
    assign $1\func_02$func$dut.sv:61$20.$result$25 16'0000000000000000
    sync always
      update \func_02$func$dut.sv:61$19.$result $0\func_02$func$dut.sv:61$19.$result$26
      update \func_02$func$dut.sv:61$20.$result 16'x
  end
  connect $func_01$func$dut.sv:60$0_result \func_01$func$dut.sv:60$4.$result
  connect $func_02$func$dut.sv:61$1_result \func_02$func$dut.sv:61$19.$result
end
