{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699441688613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699441688623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 12:08:08 2023 " "Processing started: Wed Nov 08 12:08:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699441688623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699441688623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Zadatak -c Zadatak " "Command: quartus_map --read_settings_files=on --write_settings_files=off Zadatak -c Zadatak" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699441688623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699441689634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699441689634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zadatak.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zadatak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zadatak-Behavioral " "Found design unit 1: Zadatak-Behavioral" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699441703569 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zadatak " "Found entity 1: Zadatak" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699441703569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699441703569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zadatak_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zadatak_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zadatak_tb-Test_tb " "Found design unit 1: Zadatak_tb-Test_tb" {  } { { "Zadatak_tb.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699441703572 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zadatak_tb " "Found entity 1: Zadatak_tb" {  } { { "Zadatak_tb.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699441703572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699441703572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Zadatak " "Elaborating entity \"Zadatak\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699441703716 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "oRESULT Zadatak.vhd(11) " "VHDL Signal Declaration warning at Zadatak.vhd(11): used implicit default value for signal \"oRESULT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699441703767 "|Zadatak"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oRESULT\[0\] GND " "Pin \"oRESULT\[0\]\" is stuck at GND" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699441704546 "|Zadatak|oRESULT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRESULT\[1\] GND " "Pin \"oRESULT\[1\]\" is stuck at GND" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699441704546 "|Zadatak|oRESULT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRESULT\[2\] GND " "Pin \"oRESULT\[2\]\" is stuck at GND" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699441704546 "|Zadatak|oRESULT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRESULT\[3\] GND " "Pin \"oRESULT\[3\]\" is stuck at GND" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699441704546 "|Zadatak|oRESULT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oRESULT\[4\] GND " "Pin \"oRESULT\[4\]\" is stuck at GND" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699441704546 "|Zadatak|oRESULT[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699441704546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699441705252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699441705252 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK " "No output dependent on input pin \"iCLK\"" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699441706318 "|Zadatak|iCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRST " "No output dependent on input pin \"iRST\"" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699441706318 "|Zadatak|iRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEN " "No output dependent on input pin \"iEN\"" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699441706318 "|Zadatak|iEN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSEL\[0\] " "No output dependent on input pin \"iSEL\[0\]\"" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699441706318 "|Zadatak|iSEL[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSEL\[1\] " "No output dependent on input pin \"iSEL\[1\]\"" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699441706318 "|Zadatak|iSEL[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[0\] " "No output dependent on input pin \"iDATA\[0\]\"" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699441706318 "|Zadatak|iDATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[1\] " "No output dependent on input pin \"iDATA\[1\]\"" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699441706318 "|Zadatak|iDATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[2\] " "No output dependent on input pin \"iDATA\[2\]\"" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699441706318 "|Zadatak|iDATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[3\] " "No output dependent on input pin \"iDATA\[3\]\"" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699441706318 "|Zadatak|iDATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iDATA\[4\] " "No output dependent on input pin \"iDATA\[4\]\"" {  } { { "Zadatak.vhd" "" { Text "D:/NASTAVA/LPRS1/2023-24/labs/lab5/Lab5_postavke/zad2_slozeni/Zadatak.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699441706318 "|Zadatak|iDATA[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699441706318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699441706320 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699441706320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699441706320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699441706376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 12:08:26 2023 " "Processing ended: Wed Nov 08 12:08:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699441706376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699441706376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699441706376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699441706376 ""}
