// Seed: 1906557015
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_4 = 0;
  inout wire id_1;
  assign id_4 = id_1 * 1'b0 * id_1;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    inout  wor   id_3,
    output wor   id_4,
    output uwire id_5,
    input  uwire id_6,
    input  uwire id_7,
    output wand  id_8,
    output wire  id_9
);
  wire id_11;
  assign id_8 = id_2;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
