$date
	Fri Oct 25 08:54:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shif_reg_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$var reg 1 $ d $end
$var reg 1 % pr $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
x$
0#
0"
bx !
$end
#10
b0 !
1"
#20
0"
1$
1#
#30
b1 !
1"
#40
0"
#50
b11 !
1"
#60
0"
#70
b111 !
1"
#80
0"
#90
b1111 !
1"
#100
0"
#110
1"
#120
0"
