

================================================================
== Vitis HLS Report for 'A_IO_L2_in_0_x0'
================================================================
* Date:           Tue Jun 28 23:04:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    83452|    83452|  0.278 ms|  0.278 ms|  83452|  83452|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_0_x0_loop_1     |    13754|    13754|      1058|          -|          -|    13|        no|
        | + A_IO_L2_in_0_x0_loop_2    |     1056|     1056|        66|          -|          -|    16|        no|
        |  ++ A_IO_L2_in_0_x0_loop_3  |       64|       64|         2|          -|          -|    32|        no|
        |- A_IO_L2_in_0_x0_loop_4     |    69696|    69696|      2178|          -|          -|    32|        no|
        | + A_IO_L2_in_0_x0_loop_5    |     2176|     2176|        34|          -|          -|    64|        no|
        |  ++ A_IO_L2_in_0_x0_loop_6  |       32|       32|         2|          -|          -|    16|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 3 
5 --> 4 
6 --> 7 
7 --> 8 6 
8 --> 9 7 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_0_x016, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_1_x02, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_0_x01, void @empty_53, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:88]   --->   Operation 13 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln88 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:88]   --->   Operation 14 'specmemcore' 'specmemcore_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln95 = br void" [./dut.cpp:95]   --->   Operation 15 'br' 'br_ln95' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691, void, i4 0, void"   --->   Operation 16 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c3_V, i4 1"   --->   Operation 17 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i4 %c3_V, i4 13"   --->   Operation 18 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader" [./dut.cpp:95]   --->   Operation 20 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_948" [./dut.cpp:95]   --->   Operation 21 'specloopname' 'specloopname_ln95' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "%cmp_i_i72 = icmp_eq  i4 %c3_V, i4 0"   --->   Operation 22 'icmp' 'cmp_i_i72' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln98 = br void" [./dut.cpp:98]   --->   Operation 23 'br' 'br_ln98' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 24 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %add_ln691_833, void, i5 0, void %.split10"   --->   Operation 25 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln691_833 = add i5 %c4_V, i5 1"   --->   Operation 26 'add' 'add_ln691_833' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i5 %c4_V" [./dut.cpp:104]   --->   Operation 27 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_380_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln104, i5 0"   --->   Operation 28 'bitconcatenate' 'tmp_380_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.63ns)   --->   "%icmp_ln890_677 = icmp_eq  i5 %c4_V, i5 16"   --->   Operation 29 'icmp' 'icmp_ln890_677' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln890_677, void %.split8, void" [./dut.cpp:98]   --->   Operation 31 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_871" [./dut.cpp:98]   --->   Operation 32 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln890_677)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln100 = br void" [./dut.cpp:100]   --->   Operation 33 'br' 'br_ln100' <Predicate = (!icmp_ln890_677)> <Delay = 0.38>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (icmp_ln890_677)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%c5_V_30 = phi i6 0, void %.split8, i6 %add_ln691_836, void"   --->   Operation 35 'phi' 'c5_V_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln691_836 = add i6 %c5_V_30, i6 1"   --->   Operation 36 'add' 'add_ln691_836' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i6 %c5_V_30" [./dut.cpp:104]   --->   Operation 37 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln104 = add i9 %tmp_380_cast, i9 %zext_ln104" [./dut.cpp:104]   --->   Operation 38 'add' 'add_ln104' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i9 %add_ln104" [./dut.cpp:104]   --->   Operation 39 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln104_1" [./dut.cpp:104]   --->   Operation 40 'getelementptr' 'local_A_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.61ns)   --->   "%icmp_ln890_679 = icmp_eq  i6 %c5_V_30, i6 32"   --->   Operation 41 'icmp' 'icmp_ln890_679' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln890_679, void %.split6, void" [./dut.cpp:100]   --->   Operation 43 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln890_679)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [./dut.cpp:100]   --->   Operation 45 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_0_x01" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %cmp_i_i72, void, void" [./dut.cpp:103]   --->   Operation 47 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_1_x02, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (!cmp_i_i72)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln104 = store i256 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:104]   --->   Operation 50 'store' 'store_ln104' <Predicate = (cmp_i_i72)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln105 = br void" [./dut.cpp:105]   --->   Operation 51 'br' 'br_ln105' <Predicate = (cmp_i_i72)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %add_ln691_832, void, i6 0, void %.preheader.preheader"   --->   Operation 53 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln691_832 = add i6 %c5_V, i6 1"   --->   Operation 54 'add' 'add_ln691_832' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %c5_V"   --->   Operation 55 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.61ns)   --->   "%icmp_ln890_676 = icmp_eq  i6 %c5_V, i6 32"   --->   Operation 56 'icmp' 'icmp_ln890_676' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln890_676, void %.split4, void" [./dut.cpp:114]   --->   Operation 58 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [./dut.cpp:114]   --->   Operation 59 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln890_676)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln116 = br void" [./dut.cpp:116]   --->   Operation 60 'br' 'br_ln116' <Predicate = (!icmp_ln890_676)> <Delay = 0.38>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [./dut.cpp:126]   --->   Operation 61 'ret' 'ret_ln126' <Predicate = (icmp_ln890_676)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.70>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691_834, void, i7 0, void %.split4"   --->   Operation 62 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln691_834 = add i7 %c6_V, i7 1"   --->   Operation 63 'add' 'add_ln691_834' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.59ns)   --->   "%icmp_ln890_678 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 64 'icmp' 'icmp_ln890_678' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln890_678, void %.split2, void" [./dut.cpp:116]   --->   Operation 66 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_337" [./dut.cpp:116]   --->   Operation 67 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln890_678)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln118 = br void" [./dut.cpp:118]   --->   Operation 68 'br' 'br_ln118' <Predicate = (!icmp_ln890_678)> <Delay = 0.38>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 69 'br' 'br_ln0' <Predicate = (icmp_ln890_678)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.91>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_835, void %.split, i5 0, void %.split2"   --->   Operation 70 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln691_835 = add i5 %c7_V, i5 1"   --->   Operation 71 'add' 'add_ln691_835' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i5 %c7_V" [./dut.cpp:121]   --->   Operation 72 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln121, i5 0" [./dut.cpp:121]   --->   Operation 73 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.71ns)   --->   "%add_ln121 = add i9 %tmp_cast, i9 %zext_ln890" [./dut.cpp:121]   --->   Operation 74 'add' 'add_ln121' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %add_ln121" [./dut.cpp:121]   --->   Operation 75 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_26 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln121" [./dut.cpp:121]   --->   Operation 76 'getelementptr' 'local_A_pong_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.63ns)   --->   "%icmp_ln890_680 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 77 'icmp' 'icmp_ln890_680' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln890_680, void %.split, void" [./dut.cpp:118]   --->   Operation 79 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_26" [./dut.cpp:121]   --->   Operation 80 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_680)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln890_680)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 2.41>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [./dut.cpp:118]   --->   Operation 82 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_26" [./dut.cpp:121]   --->   Operation 83 'load' 'local_A_pong_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_9 : Operation 84 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x016, i256 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c3.V') with incoming values : ('add_ln691') [11]  (0.387 ns)

 <State 2>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c3.V') with incoming values : ('add_ln691') [11]  (0 ns)
	'add' operation ('add_ln691') [12]  (0.708 ns)

 <State 3>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_833') [21]  (0 ns)
	'add' operation ('add_ln691_833') [22]  (0.707 ns)

 <State 4>: 0.715ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_836') [32]  (0 ns)
	'add' operation ('add_ln104', ./dut.cpp:104) [35]  (0.715 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_0_x01' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [43]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_1_x02' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [46]  (1.22 ns)

 <State 6>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_832') [60]  (0 ns)
	'add' operation ('add_ln691_832') [61]  (0.706 ns)

 <State 7>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_834') [70]  (0 ns)
	'add' operation ('add_ln691_834') [71]  (0.706 ns)

 <State 8>: 1.92ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_835') [79]  (0 ns)
	'add' operation ('add_ln121', ./dut.cpp:121) [83]  (0.715 ns)
	'getelementptr' operation ('local_A_pong_V_addr_26', ./dut.cpp:121) [85]  (0 ns)
	'load' operation ('local_A_pong_V_load', ./dut.cpp:121) on array 'local_A_pong.V', ./dut.cpp:88 [91]  (1.2 ns)

 <State 9>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load', ./dut.cpp:121) on array 'local_A_pong.V', ./dut.cpp:88 [91]  (1.2 ns)
	fifo write on port 'fifo_A_PE_0_0_x016' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [92]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
