// Custom RISC-V Program
// Edit these instructions to run your own operations!
// Format: 32-bit hex instruction (see examples below)

// Example Program: Arithmetic Operations
00500093  // addi x1, x0, 5      -> x1 = 5
00A00113  // addi x2, x0, 10     -> x2 = 10
002081B3  // add x3, x1, x2      -> x3 = x1 + x2 = 15
40208233  // sub x4, x1, x2      -> x4 = x1 - x2 = -5
0020F2B3  // and x5, x1, x2      -> x5 = x1 & x2
0020E333  // or x6, x1, x2       -> x6 = x1 | x2
0020C3B3  // xor x7, x1, x2      -> x7 = x1 ^ x2
00209433  // sll x8, x1, x2      -> x8 = x1 << x2
0020D4B3  // srl x9, x1, x2      -> x9 = x1 >> x2
0020A533  // slt x10, x1, x2     -> x10 = (x1 < x2) ? 1 : 0
00112023  // sw x1, 0(x2)        -> store x1 to memory
00012583  // lw x11, 0(x2)       -> load from memory to x11
00208663  // beq x1, x2, +12     -> branch if x1 == x2
00100613  // addi x12, x0, 1     -> x12 = 1
00200693  // addi x13, x0, 2     -> x13 = 2
00300713  // addi x14, x0, 3     -> x14 = 3

// ========================================
// INSTRUCTION REFERENCE:
// ========================================
// R-Type (Register operations):
//   ADD:  add  rd, rs1, rs2
//   SUB:  sub  rd, rs1, rs2
//   AND:  and  rd, rs1, rs2
//   OR:   or   rd, rs1, rs2
//   XOR:  xor  rd, rs1, rs2
//   SLL:  sll  rd, rs1, rs2  (shift left)
//   SRL:  srl  rd, rs1, rs2  (shift right logical)
//   SLT:  slt  rd, rs1, rs2  (set less than)
//
// I-Type (Immediate operations):
//   ADDI: addi rd, rs1, imm
//   ANDI: andi rd, rs1, imm
//   ORI:  ori  rd, rs1, imm
//   XORI: xori rd, rs1, imm
//   LW:   lw   rd, imm(rs1)  (load word)
//
// S-Type (Store):
//   SW:   sw   rs2, imm(rs1) (store word)
//
// B-Type (Branch):
//   BEQ:  beq  rs1, rs2, imm (branch if equal)
//   BNE:  bne  rs1, rs2, imm (branch if not equal)
//
// Register Map: x0-x31 (x0 is always 0)
