{"Source Block": ["hdl/library/axi_dmac/dest_fifo_inf.v@97:107@HdlStmAssign", "  end\nend\n\nassign underflow_s = en_d1 & (~data_valid | ~enable);\nassign data_ready = en_d1 & (data_valid | ~enable);\nassign valid_s = en_d1 & data_valid & enable;\n\ndmac_data_mover # (\n  .ID_WIDTH(ID_WIDTH),\n  .DATA_WIDTH(DATA_WIDTH),\n  .BEATS_PER_BURST_WIDTH(BEATS_PER_BURST_WIDTH),\n"], "Clone Blocks": [["hdl/library/axi_dmac/dest_fifo_inf.v@95:105", "  end else begin\n    en_d1 <= en;\n  end\nend\n\nassign underflow_s = en_d1 & (~data_valid | ~enable);\nassign data_ready = en_d1 & (data_valid | ~enable);\nassign valid_s = en_d1 & data_valid & enable;\n\ndmac_data_mover # (\n  .ID_WIDTH(ID_WIDTH),\n"], ["hdl/library/axi_dmac/dest_fifo_inf.v@96:106", "    en_d1 <= en;\n  end\nend\n\nassign underflow_s = en_d1 & (~data_valid | ~enable);\nassign data_ready = en_d1 & (data_valid | ~enable);\nassign valid_s = en_d1 & data_valid & enable;\n\ndmac_data_mover # (\n  .ID_WIDTH(ID_WIDTH),\n  .DATA_WIDTH(DATA_WIDTH),\n"]], "Diff Content": {"Delete": [[102, "assign valid_s = en_d1 & data_valid & enable;\n"]], "Add": [[102, "assign valid = en_d1 & data_valid & enable;\n"]]}}