{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551678672164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 13:51:11 2019 " "Processing started: Mon Mar 04 13:51:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551678672164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551678672164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd1602 -c lcd1602 " "Command: quartus_sta lcd1602 -c lcd1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551678672164 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1551678672263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1551678672417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1551678672457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1551678672457 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd1602.sdc " "Synopsys Design Constraints File file not found: 'lcd1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1551678672683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1551678672683 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_sys clk_sys " "create_clock -period 1.000 -name clk_sys clk_sys" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672686 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_set:CLK_UART\|clk clk_set:CLK_UART\|clk " "create_clock -period 1.000 -name clk_set:CLK_UART\|clk clk_set:CLK_UART\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672686 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name esp8266_encode:encode\|sig esp8266_encode:encode\|sig " "create_clock -period 1.000 -name esp8266_encode:encode\|sig esp8266_encode:encode\|sig" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672686 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672686 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1551678672768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672769 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1551678672770 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1551678672776 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1551678672833 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1551678672833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.686 " "Worst-case setup slack is -8.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.686     -3393.947 esp8266_encode:encode\|sig  " "   -8.686     -3393.947 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.823      -154.333 clk_sys  " "   -3.823      -154.333 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.459       -77.863 clk_set:CLK_UART\|clk  " "   -3.459       -77.863 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551678672835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.393 " "Worst-case hold slack is -0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393        -0.787 clk_set:CLK_UART\|clk  " "   -0.393        -0.787 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 clk_sys  " "    0.179         0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 esp8266_encode:encode\|sig  " "    0.434         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551678672841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1551678672844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1551678672846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -102.629 clk_sys  " "   -3.000      -102.629 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -620.079 esp8266_encode:encode\|sig  " "   -1.487      -620.079 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -56.506 clk_set:CLK_UART\|clk  " "   -1.487       -56.506 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678672849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551678672849 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1551678672933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1551678672954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1551678673230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1551678673349 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1551678673349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.027 " "Worst-case setup slack is -8.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.027     -3125.722 esp8266_encode:encode\|sig  " "   -8.027     -3125.722 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.520      -134.600 clk_sys  " "   -3.520      -134.600 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.148       -67.940 clk_set:CLK_UART\|clk  " "   -3.148       -67.940 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551678673353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.265 " "Worst-case hold slack is -0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265        -0.397 clk_set:CLK_UART\|clk  " "   -0.265        -0.397 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289         0.000 clk_sys  " "    0.289         0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 esp8266_encode:encode\|sig  " "    0.384         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551678673360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1551678673365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1551678673369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -102.629 clk_sys  " "   -3.000      -102.629 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -620.079 esp8266_encode:encode\|sig  " "   -1.487      -620.079 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -56.506 clk_set:CLK_UART\|clk  " "   -1.487       -56.506 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551678673373 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1551678673471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673646 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1551678673649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1551678673649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.136 " "Worst-case setup slack is -3.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.136     -1195.728 esp8266_encode:encode\|sig  " "   -3.136     -1195.728 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.985       -29.854 clk_sys  " "   -0.985       -29.854 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860       -13.677 clk_set:CLK_UART\|clk  " "   -0.860       -13.677 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551678673655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.296 " "Worst-case hold slack is -0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -0.786 clk_set:CLK_UART\|clk  " "   -0.296        -0.786 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151        -0.151 clk_sys  " "   -0.151        -0.151 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 esp8266_encode:encode\|sig  " "    0.178         0.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551678673664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1551678673670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1551678673676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -74.476 clk_sys  " "   -3.000       -74.476 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -417.000 esp8266_encode:encode\|sig  " "   -1.000      -417.000 esp8266_encode:encode\|sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -38.000 clk_set:CLK_UART\|clk  " "   -1.000       -38.000 clk_set:CLK_UART\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1551678673683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1551678673683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1551678674086 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1551678674086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551678674177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 13:51:14 2019 " "Processing ended: Mon Mar 04 13:51:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551678674177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551678674177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551678674177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551678674177 ""}
