# CFG Version 1.0
# This contains the BOOTROM commands in MB1 for multiple reset paths.
reset.major = 1;
reset.minor = 0;

# Automatic power cycling: Set MAX77620
# Register ONOFFCNFG2, bit SFT_RST_WK = 1 (default is "0" after cold boot),
# Register ONOFFCNFG1, bit SFT_RST = 1
reset.aoblock[0].command-retries-count = 1;
reset.aoblock[0].delay-between-commands-us = 1;
reset.aoblock[0].wait-before-start-bus-clear-us = 1;

reset.aoblock[0].block[0].type = 1; # I2C Type
reset.aoblock[0].block[0].slave-add = 0x3c; # 7BIt:0x3c
reset.aoblock[0].block[0].reg-data-size = 8;
reset.aoblock[0].block[0].reg-add-size = 8;
reset.aoblock[0].block[0].commands[0].0x42 = 0xda;
reset.aoblock[0].block[0].commands[1].0x41 = 0xf8;

# Shutdown: Set MAX77620
# Register ONOFFCNFG2, bit SFT_RST_WK = 0
# Register ONOFFCNFG1, bit SFT_RST = 1
reset.aoblock[1].command-retries-count = 1;
reset.aoblock[1].delay-between-commands-us = 1;
reset.aoblock[1].wait-before-start-bus-clear-us = 1;

reset.aoblock[1].block[0].type = 1; # I2C Type
reset.aoblock[1].block[0].slave-add = 0x3c; # 7BIt:0x3c
reset.aoblock[1].block[0].reg-data-size = 8;
reset.aoblock[1].block[0].reg-add-size = 8;
reset.aoblock[1].block[0].commands[0].0x42 = 0x5a;
reset.aoblock[1].block[0].commands[1].0x41 = 0xf8;

# SC7 exit
# Clear PMC_IMPL_DPD_ENABLE_0[ON]=0 during SC7 exit
reset.aoblock[2].command-retries-count = 1;
reset.aoblock[2].delay-between-commands-us = 256;
reset.aoblock[2].wait-before-start-bus-clear-us = 1;

reset.aoblock[2].block[0].type = 0; # MMIO Type
reset.aoblock[2].block[0].commands[0].0x0c360010 = 0x0;

# Shutdown in sensor/ao-tag
# no commands for other case
reset.sensor-aotag.aocommand[0] = 1;
reset.sc7.aocommand[0] = 2;
