$date
   Sat Sep  4 12:48:54 2021
$end
$version
  2020.2
$end
$timescale
  1ps
$end
$scope module tb_mod_fifo1 $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # wr_en $end
$var reg 1 $ rd_en $end
$var reg 8 % buf_in [7:0] $end
$var reg 8 & tempdata [7:0] $end
$var wire 8 ' buf_out [7:0] $end
$var wire 1 ( fifo_counter $end
$var integer 32 ) counter $end
$var wire 1 * buf_empty $end
$var wire 1 + buf_full $end
$scope module ff $end
$var wire 1 , rst $end
$var wire 1 - clk $end
$var wire 1 . wr_en $end
$var wire 1 / rd_en $end
$var wire 8 0 buf_in [7:0] $end
$var reg 8 1 buf_out [7:0] $end
$var reg 1 2 buf_empty $end
$var reg 1 3 buf_full $end
$var reg 1 4 fifo_counter $end
$var reg 8 5 buf_mem [7:0] $end
$upscope $end
$scope task push $end
$var reg 8 6 data [7:0] $end
$upscope $end
$scope task pop $end
$var reg 8 7 data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
b0 %
b0 &
b0 '
0(
b0 )
1*
0+
1,
0-
0.
0/
b0 0
b0 1
12
03
04
bx 5
bx 6
bx 7
$end
#5000
1!
1-
#10000
0!
0-
#15000
1!
0"
1#
b11 %
1(
b1 )
0*
1+
0,
1-
1.
b11 0
02
13
14
b11 5
b11 6
#16000
0#
1$
0.
1/
#20000
0!
0-
#25000
1!
b11 '
0(
1*
0+
1-
b11 1
12
03
04
#26000
1#
0$
b10 %
b11 &
b1 )
1.
0/
b10 0
b10 6
b11 7
#30000
0!
0-
#35000
1!
1(
0*
1+
1-
02
13
14
b10 5
#36000
0#
1$
0.
1/
b101 6
#40000
0!
0-
#45000
1!
b10 '
0(
1*
0+
1-
b10 1
12
03
04
#46000
0$
b10 &
b0 )
b10 7
