{
  "name": "ostd::arch::timer::pit::enable_interrupt",
  "span": "ostd/src/arch/x86/timer/pit.rs:187:1: 187:67",
  "mir": "fn ostd::arch::timer::pit::enable_interrupt(_1: irq::top_half::IrqLine) -> arch::irq::chip::MappedIrqLine {\n    let mut _0: arch::irq::chip::MappedIrqLine;\n    let mut _2: core::result::Result<arch::irq::chip::MappedIrqLine, error::Error>;\n    let  _3: &arch::irq::chip::IrqChip;\n    let mut _4: core::option::Option<&arch::irq::chip::IrqChip>;\n    let mut _5: &spin::once::Once<arch::irq::chip::IrqChip>;\n    debug irq_line => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = {alloc261: &spin::once::Once<arch::irq::chip::IrqChip>};\n        _4 = spin::once::Once::<arch::irq::chip::IrqChip>::get(move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        _3 = core::option::Option::<&arch::irq::chip::IrqChip>::unwrap(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        _2 = arch::irq::chip::IrqChip::map_isa_pin_to(_3, _1, arch::timer::pit::TIMER_INTERRUPT) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = core::result::Result::<arch::irq::chip::MappedIrqLine, error::Error>::unwrap(move _2) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_2);\n        return;\n    }\n}\n"
}