Anshuman Chandra , Krishnendu Chakrabarty, Frequency-Directed Run-Length (FDR) Codes with Application to System-on-a-Chip Test Data Compression, Proceedings of the 19th IEEE VLSI Test Symposium, p.42, March 29-April 03, 2001
Bulent I. Dervisoglu , Gayvin E. Stong, Design for Testability: Using Scanpath Techniques for Path-Delay Test and Measurement, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.365-374, October 26-30, 1991
Debaleena Das , Nur A. Touba, REDUCING TEST DATA VOLUME USING EXTERNAL/LBIST HYBRID TEST PATTERNS, Proceedings of the 2000 IEEE International Test Conference, p.115, October 03-05, 2000
Richard D. Eldred, Test Routines Based on Symbolic Logical Statements, Journal of the ACM (JACM), v.6 n.1, p.33-37, Jan. 1959[doi>10.1145/320954.320957]
Frank F. Hsu , Kenneth M. Butler , Janak H. Patel, A case study on the implementation of the Illinois Scan Architecture, Proceedings of the IEEE International Test Conference 2001, p.538-547, October 30-November 01, 2001
Ilker Hamzaoglu , Janak H. Patel, Reducing Test Application Time for Full Scan Embedded Cores, Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, p.260, June 15-18, 1999
K. Heragu , J. H. Patel , V. D. Agrawal, Segment delay faults: a new fault model, Proceedings of the 14th IEEE VLSI Test Symposium (VTS '96), p.32, April 28-May 01, 1996
M. Hsiao, Maximizing Impossibilities for Untestable Fault Identification, Proceedings of the conference on Design, automation and test in Europe, p.949, March 04-08, 2002
Carl Barnhart , Vanessa Brunkhorst , Frank Distler , Owen Farnsworth , Brion Keller , Bernd Koenemann, OPMISR: The Foundation for Compressed ATPG Vectors, Proceedings of the 2001 IEEE International Test Conference, p.748, October 30-November 01, 2001
Koeneman, B. 1991. LFSR-coded test patterns for scan designs. In IEEE European Test Conference. 237--242.
Kuen-Jong Lee , Jih-Jeen Chen , Cheng-Hua Huang, Using a single input to support multiple scan chains, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.74-78, November 08-12, 1998, San Jose, California, United States[doi>10.1145/288548.288563]
Xiao Liu , Michael S. Hsiao , Sreejit Chakravarty , Paul J. Thadikaran, Efficient Transition Fault ATPG Algorithms Based on Stuck-At Test Vectors, Journal of Electronic Testing: Theory and Applications, v.19 n.4, p.437-445, August 2003[doi>10.1023/A:1024696110831]
Wei-Cheng Lai , Angela Krstic , Kwang-Ting (Tim) Cheng, On Testing the Path Delay Faults of a Microprocessor Using its Instruction Set, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.15, April 30-May 04, 2000
Wei-Cheng Lai , Angela Krstic , Kwang-Ting (Tim) Cheng, Test Program Synthesis for Path Delay Faults in Microprocessor Cores, Proceedings of the 2000 IEEE International Test Conference, p.1080, October 03-05, 2000
Jeff Rearick, Too much delay fault coverage is a bad thing, Proceedings of the IEEE International Test Conference 2001, p.624-633, October 30-November 01, 2001
Smith, G. L. 1985. Model for delay faults based upon paths. In Proceedings of the IEEE International Test Conference. 342--349.
Savir, J. and Patil, S. 1993. Scan-based transition test. IEEE Trans. on Comput.-Aid. Des. Integr. Circuit Syst. 12, 8 (Aug.).
Savir, J. and Patil, S. 1994. On broad-side delay test. In Proceedings of the VLSI Testing Symposium. 284--290.
Nandu Tendolkar , Rajesh Raina , Rick Woltenberg , Xijiang Lin , Bruce Swanson , Greg Aldrich, Novel Techniques for Achieving High At-Speed Transition Fault Test Coverage for Motorola's Microprocessors Based on PowerPC(tm) Instruction Set Architecture, Proceedings of the 20th IEEE VLSI Test Symposium, p.3, April 28-May 02, 2002
Waicukauski, J. A., Lindbloom, E., Rosen, B. K., and Iyengar, V. S. 1987. Transition fault simulation. IEEE Des. Test Comput., (April), 32--38.
