// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _FFT0_HH_
#define _FFT0_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FFT_faddfsub_32nsfYi.h"
#include "FFT_fsub_32ns_32ncud.h"
#include "FFT_fadd_32ns_32ndEe.h"
#include "FFT_fmul_32ns_32neOg.h"
#include "FFT0_W_M_real.h"
#include "FFT0_W_M_imag.h"

namespace ap_rtl {

struct FFT0 : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<6> > FFT_stage;
    sc_in< sc_lv<6> > pass_check;
    sc_in< sc_lv<4> > index_shift;
    sc_in< sc_lv<4> > pass_shift;
    sc_out< sc_lv<5> > data_IN_M_real_address0;
    sc_out< sc_logic > data_IN_M_real_ce0;
    sc_in< sc_lv<32> > data_IN_M_real_q0;
    sc_out< sc_lv<5> > data_IN_M_imag_address0;
    sc_out< sc_logic > data_IN_M_imag_ce0;
    sc_in< sc_lv<32> > data_IN_M_imag_q0;
    sc_out< sc_lv<5> > data_OUT_M_real_address0;
    sc_out< sc_logic > data_OUT_M_real_ce0;
    sc_out< sc_logic > data_OUT_M_real_we0;
    sc_out< sc_lv<32> > data_OUT_M_real_d0;
    sc_out< sc_lv<5> > data_OUT_M_imag_address0;
    sc_out< sc_logic > data_OUT_M_imag_ce0;
    sc_out< sc_logic > data_OUT_M_imag_we0;
    sc_out< sc_lv<32> > data_OUT_M_imag_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    FFT0(sc_module_name name);
    SC_HAS_PROCESS(FFT0);

    ~FFT0();

    sc_trace_file* mVcdFile;

    FFT0_W_M_real* W_M_real_U;
    FFT0_W_M_imag* W_M_imag_U;
    FFT_faddfsub_32nsfYi<1,5,32,32,32>* FFT_faddfsub_32nsfYi_U29;
    FFT_fsub_32ns_32ncud<1,5,32,32,32>* FFT_fsub_32ns_32ncud_U30;
    FFT_fadd_32ns_32ndEe<1,5,32,32,32>* FFT_fadd_32ns_32ndEe_U31;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U32;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U33;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > W_M_real_address0;
    sc_signal< sc_logic > W_M_real_ce0;
    sc_signal< sc_lv<32> > W_M_real_q0;
    sc_signal< sc_lv<4> > W_M_imag_address0;
    sc_signal< sc_logic > W_M_imag_ce0;
    sc_signal< sc_lv<32> > W_M_imag_q0;
    sc_signal< sc_lv<32> > butterfly_span_0_reg_190;
    sc_signal< sc_lv<32> > butterfly_pass_0_reg_202;
    sc_signal< sc_lv<5> > i_0_reg_214;
    sc_signal< sc_lv<32> > grp_fu_229_p2;
    sc_signal< sc_lv<32> > reg_245;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln77_reg_408;
    sc_signal< sc_lv<1> > icmp_ln77_reg_408_pp0_iter7_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state17_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter9;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln77_reg_408_pp0_iter8_reg;
    sc_signal< sc_lv<32> > pass_shift_cast_fu_251_p1;
    sc_signal< sc_lv<32> > pass_shift_cast_reg_383;
    sc_signal< sc_lv<32> > index_shift_cast_fu_255_p1;
    sc_signal< sc_lv<32> > index_shift_cast_reg_388;
    sc_signal< sc_lv<32> > FFT_stage_cast1_fu_259_p1;
    sc_signal< sc_lv<32> > FFT_stage_cast1_reg_393;
    sc_signal< sc_lv<32> > zext_ln85_fu_273_p1;
    sc_signal< sc_lv<32> > zext_ln85_reg_398;
    sc_signal< sc_lv<32> > zext_ln87_fu_287_p1;
    sc_signal< sc_lv<32> > zext_ln87_reg_403;
    sc_signal< sc_lv<1> > icmp_ln77_fu_291_p2;
    sc_signal< sc_lv<1> > icmp_ln77_reg_408_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln77_reg_408_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln77_reg_408_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln77_reg_408_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln77_reg_408_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln77_reg_408_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln77_reg_408_pp0_iter9_reg;
    sc_signal< sc_lv<5> > i_fu_297_p2;
    sc_signal< sc_lv<5> > i_reg_412;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > Ulimit_fu_308_p2;
    sc_signal< sc_lv<32> > Ulimit_reg_417;
    sc_signal< sc_lv<32> > Ulimit_reg_417_pp0_iter1_reg;
    sc_signal< sc_lv<32> > Ulimit_reg_417_pp0_iter2_reg;
    sc_signal< sc_lv<32> > Ulimit_reg_417_pp0_iter3_reg;
    sc_signal< sc_lv<32> > Ulimit_reg_417_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln85_fu_314_p2;
    sc_signal< sc_lv<1> > icmp_ln85_reg_423;
    sc_signal< sc_lv<1> > icmp_ln87_fu_319_p2;
    sc_signal< sc_lv<1> > icmp_ln87_reg_429;
    sc_signal< sc_lv<64> > sext_ln82_1_fu_339_p1;
    sc_signal< sc_lv<64> > sext_ln82_1_reg_444;
    sc_signal< sc_lv<64> > sext_ln82_1_reg_444_pp0_iter1_reg;
    sc_signal< sc_lv<64> > sext_ln82_1_reg_444_pp0_iter2_reg;
    sc_signal< sc_lv<64> > sext_ln82_1_reg_444_pp0_iter3_reg;
    sc_signal< sc_lv<64> > sext_ln82_1_reg_444_pp0_iter4_reg;
    sc_signal< sc_lv<64> > sext_ln82_1_reg_444_pp0_iter5_reg;
    sc_signal< sc_lv<64> > sext_ln82_1_reg_444_pp0_iter6_reg;
    sc_signal< sc_lv<64> > sext_ln82_1_reg_444_pp0_iter7_reg;
    sc_signal< sc_lv<64> > sext_ln82_1_reg_444_pp0_iter8_reg;
    sc_signal< sc_lv<32> > select_ln85_fu_364_p3;
    sc_signal< sc_lv<32> > select_ln85_reg_460;
    sc_signal< sc_lv<32> > butterfly_pass_2_fu_371_p3;
    sc_signal< sc_lv<32> > butterfly_pass_2_reg_465;
    sc_signal< sc_lv<32> > p_r_M_real_reg_470;
    sc_signal< sc_lv<32> > p_r_M_imag_reg_476;
    sc_signal< sc_lv<32> > p_t_real_reg_482;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > p_t_imag_reg_487;
    sc_signal< sc_lv<32> > grp_fu_237_p2;
    sc_signal< sc_lv<32> > tmp_i_i_reg_492;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > grp_fu_241_p2;
    sc_signal< sc_lv<32> > tmp_3_i_i_reg_497;
    sc_signal< sc_lv<32> > tmp_5_i_i_reg_502;
    sc_signal< sc_lv<32> > tmp_6_i_i_reg_507;
    sc_signal< sc_lv<64> > sext_ln83_fu_378_p1;
    sc_signal< sc_lv<64> > sext_ln83_reg_512;
    sc_signal< sc_lv<64> > sext_ln83_reg_512_pp0_iter6_reg;
    sc_signal< sc_lv<64> > sext_ln83_reg_512_pp0_iter7_reg;
    sc_signal< sc_lv<64> > sext_ln83_reg_512_pp0_iter8_reg;
    sc_signal< sc_lv<64> > sext_ln83_reg_512_pp0_iter9_reg;
    sc_signal< sc_lv<32> > grp_fu_225_p2;
    sc_signal< sc_lv<32> > Product_M_real_reg_528;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > p_r_M_real_2_reg_534;
    sc_signal< sc_lv<32> > p_r_M_imag_2_reg_540;
    sc_signal< sc_lv<32> > Product_M_imag_reg_546;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > grp_fu_233_p2;
    sc_signal< sc_lv<32> > complex_M_real_writ_2_reg_552;
    sc_signal< sc_lv<32> > complex_M_imag_writ_2_reg_557;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<32> > ap_phi_mux_butterfly_span_0_phi_fu_194_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_butterfly_pass_0_phi_fu_206_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_i_0_phi_fu_218_p4;
    sc_signal< sc_lv<64> > sext_ln82_fu_333_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_225_p0;
    sc_signal< sc_lv<32> > grp_fu_225_p1;
    sc_signal< sc_lv<32> > grp_fu_229_p0;
    sc_signal< sc_lv<32> > grp_fu_229_p1;
    sc_signal< sc_lv<32> > grp_fu_233_p0;
    sc_signal< sc_lv<32> > grp_fu_233_p1;
    sc_signal< sc_lv<32> > grp_fu_237_p0;
    sc_signal< sc_lv<32> > grp_fu_241_p0;
    sc_signal< sc_lv<5> > trunc_ln85_fu_263_p1;
    sc_signal< sc_lv<5> > add_ln85_fu_267_p2;
    sc_signal< sc_lv<5> > trunc_ln87_fu_277_p1;
    sc_signal< sc_lv<5> > add_ln87_fu_281_p2;
    sc_signal< sc_lv<32> > shl_ln80_fu_303_p2;
    sc_signal< sc_lv<32> > index_fu_324_p2;
    sc_signal< sc_lv<32> > Llimit_fu_329_p2;
    sc_signal< sc_lv<32> > butterfly_pass_fu_351_p2;
    sc_signal< sc_lv<32> > butterfly_span_fu_345_p2;
    sc_signal< sc_lv<32> > butterfly_pass_1_fu_357_p3;
    sc_signal< sc_lv<2> > grp_fu_225_opcode;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_443;
    sc_signal< bool > ap_condition_449;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state22;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_FFT_stage_cast1_fu_259_p1();
    void thread_Llimit_fu_329_p2();
    void thread_Ulimit_fu_308_p2();
    void thread_W_M_imag_address0();
    void thread_W_M_imag_ce0();
    void thread_W_M_real_address0();
    void thread_W_M_real_ce0();
    void thread_add_ln85_fu_267_p2();
    void thread_add_ln87_fu_281_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state22();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state10_pp0_stage0_iter4();
    void thread_ap_block_state11_pp0_stage1_iter4();
    void thread_ap_block_state12_pp0_stage0_iter5();
    void thread_ap_block_state13_pp0_stage1_iter5();
    void thread_ap_block_state14_pp0_stage0_iter6();
    void thread_ap_block_state15_pp0_stage1_iter6();
    void thread_ap_block_state16_pp0_stage0_iter7();
    void thread_ap_block_state17_pp0_stage1_iter7();
    void thread_ap_block_state18_pp0_stage0_iter8();
    void thread_ap_block_state19_pp0_stage1_iter8();
    void thread_ap_block_state20_pp0_stage0_iter9();
    void thread_ap_block_state21_pp0_stage1_iter9();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage1_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage1_iter3();
    void thread_ap_condition_443();
    void thread_ap_condition_449();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_butterfly_pass_0_phi_fu_206_p4();
    void thread_ap_phi_mux_butterfly_span_0_phi_fu_194_p4();
    void thread_ap_phi_mux_i_0_phi_fu_218_p4();
    void thread_ap_ready();
    void thread_butterfly_pass_1_fu_357_p3();
    void thread_butterfly_pass_2_fu_371_p3();
    void thread_butterfly_pass_fu_351_p2();
    void thread_butterfly_span_fu_345_p2();
    void thread_data_IN_M_imag_address0();
    void thread_data_IN_M_imag_ce0();
    void thread_data_IN_M_real_address0();
    void thread_data_IN_M_real_ce0();
    void thread_data_OUT_M_imag_address0();
    void thread_data_OUT_M_imag_ce0();
    void thread_data_OUT_M_imag_d0();
    void thread_data_OUT_M_imag_we0();
    void thread_data_OUT_M_real_address0();
    void thread_data_OUT_M_real_ce0();
    void thread_data_OUT_M_real_d0();
    void thread_data_OUT_M_real_we0();
    void thread_grp_fu_225_opcode();
    void thread_grp_fu_225_p0();
    void thread_grp_fu_225_p1();
    void thread_grp_fu_229_p0();
    void thread_grp_fu_229_p1();
    void thread_grp_fu_233_p0();
    void thread_grp_fu_233_p1();
    void thread_grp_fu_237_p0();
    void thread_grp_fu_241_p0();
    void thread_i_fu_297_p2();
    void thread_icmp_ln77_fu_291_p2();
    void thread_icmp_ln85_fu_314_p2();
    void thread_icmp_ln87_fu_319_p2();
    void thread_index_fu_324_p2();
    void thread_index_shift_cast_fu_255_p1();
    void thread_pass_shift_cast_fu_251_p1();
    void thread_select_ln85_fu_364_p3();
    void thread_sext_ln82_1_fu_339_p1();
    void thread_sext_ln82_fu_333_p1();
    void thread_sext_ln83_fu_378_p1();
    void thread_shl_ln80_fu_303_p2();
    void thread_trunc_ln85_fu_263_p1();
    void thread_trunc_ln87_fu_277_p1();
    void thread_zext_ln85_fu_273_p1();
    void thread_zext_ln87_fu_287_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
