
rxboard_ex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001848  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000000c  20000000  00001848  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000ac  2000000c  00001854  0002000c  2**2
                  ALLOC
  3 .stack        00002000  200000b8  00001900  0002000c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002128c  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002f1e  00000000  00000000  00041319  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000354d  00000000  00000000  00044237  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000430  00000000  00000000  00047784  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000004e0  00000000  00000000  00047bb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000055d6  00000000  00000000  00048094  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a881  00000000  00000000  0004d66a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008c6a6  00000000  00000000  00057eeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000a2c  00000000  00000000  000e4594  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 20 00 20 a5 13 00 00 a1 13 00 00 a1 13 00 00     . . ............
	...
      2c:	a1 13 00 00 00 00 00 00 00 00 00 00 a1 13 00 00     ................
      3c:	a1 13 00 00 a1 13 00 00 a1 13 00 00 a1 13 00 00     ................
      4c:	a1 13 00 00 a1 13 00 00 a1 13 00 00 a1 13 00 00     ................
      5c:	a1 13 00 00 a1 13 00 00 e9 0c 00 00 f9 0c 00 00     ................
      6c:	09 0d 00 00 19 0d 00 00 29 0d 00 00 39 0d 00 00     ........)...9...
      7c:	a1 13 00 00 a1 13 00 00 a1 13 00 00 a1 13 00 00     ................
      8c:	a1 13 00 00 a1 13 00 00 a1 13 00 00 a1 13 00 00     ................
      9c:	a1 13 00 00 a1 13 00 00 a1 13 00 00 a1 13 00 00     ................
      ac:	a1 13 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000000c 	.word	0x2000000c
      d4:	00000000 	.word	0x00000000
      d8:	00001848 	.word	0x00001848

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000010 	.word	0x20000010
     108:	00001848 	.word	0x00001848
     10c:	00001848 	.word	0x00001848
     110:	00000000 	.word	0x00000000

00000114 <uartfiber_parse_cmd>:
 *  should be 'A' (for AX5043), 'M' (for MTXDOT), or 'R' (for RC2500HP).
 *  Sends the RSSI of the respective module over fiber to the
 *  display controller.
 */
static void uartfiber_parse_cmd(uint8_t cmd_char)
{
     114:	b500      	push	{lr}
     116:	b083      	sub	sp, #12
    union{
        rssi_t f_val;
        uint8_t f_bytes[RSSI_SIZE]; 
    }float_bytes;
    
    switch(cmd_char)
     118:	284d      	cmp	r0, #77	; 0x4d
     11a:	d013      	beq.n	144 <uartfiber_parse_cmd+0x30>
     11c:	2852      	cmp	r0, #82	; 0x52
     11e:	d01f      	beq.n	160 <uartfiber_parse_cmd+0x4c>
     120:	2841      	cmp	r0, #65	; 0x41
     122:	d001      	beq.n	128 <uartfiber_parse_cmd+0x14>
        case 'R':
            float_bytes.f_val = uartfiber_rssi->rssi245;
            while(usart_write_buffer_job(&uartfiber_inst, float_bytes.f_bytes, RSSI_SIZE) != STATUS_BUSY);
            break;
    }
}
     124:	b003      	add	sp, #12
     126:	bd00      	pop	{pc}
            float_bytes.f_val = uartfiber_rssi->rssi169;
     128:	4b14      	ldr	r3, [pc, #80]	; (17c <uartfiber_parse_cmd+0x68>)
     12a:	681b      	ldr	r3, [r3, #0]
     12c:	881b      	ldrh	r3, [r3, #0]
     12e:	b21b      	sxth	r3, r3
     130:	aa01      	add	r2, sp, #4
     132:	8013      	strh	r3, [r2, #0]
            while(usart_write_buffer_job(&uartfiber_inst, float_bytes.f_bytes, RSSI_SIZE) != STATUS_BUSY);
     134:	2202      	movs	r2, #2
     136:	a901      	add	r1, sp, #4
     138:	4811      	ldr	r0, [pc, #68]	; (180 <uartfiber_parse_cmd+0x6c>)
     13a:	4b12      	ldr	r3, [pc, #72]	; (184 <uartfiber_parse_cmd+0x70>)
     13c:	4798      	blx	r3
     13e:	2805      	cmp	r0, #5
     140:	d1f8      	bne.n	134 <uartfiber_parse_cmd+0x20>
     142:	e7ef      	b.n	124 <uartfiber_parse_cmd+0x10>
            float_bytes.f_val = uartfiber_rssi->rssi915;
     144:	4b0d      	ldr	r3, [pc, #52]	; (17c <uartfiber_parse_cmd+0x68>)
     146:	681b      	ldr	r3, [r3, #0]
     148:	885b      	ldrh	r3, [r3, #2]
     14a:	b21b      	sxth	r3, r3
     14c:	aa01      	add	r2, sp, #4
     14e:	8013      	strh	r3, [r2, #0]
            while(usart_write_buffer_job(&uartfiber_inst, float_bytes.f_bytes, RSSI_SIZE) != STATUS_BUSY);
     150:	2202      	movs	r2, #2
     152:	a901      	add	r1, sp, #4
     154:	480a      	ldr	r0, [pc, #40]	; (180 <uartfiber_parse_cmd+0x6c>)
     156:	4b0b      	ldr	r3, [pc, #44]	; (184 <uartfiber_parse_cmd+0x70>)
     158:	4798      	blx	r3
     15a:	2805      	cmp	r0, #5
     15c:	d1f8      	bne.n	150 <uartfiber_parse_cmd+0x3c>
     15e:	e7e1      	b.n	124 <uartfiber_parse_cmd+0x10>
            float_bytes.f_val = uartfiber_rssi->rssi245;
     160:	4b06      	ldr	r3, [pc, #24]	; (17c <uartfiber_parse_cmd+0x68>)
     162:	681b      	ldr	r3, [r3, #0]
     164:	889b      	ldrh	r3, [r3, #4]
     166:	b21b      	sxth	r3, r3
     168:	aa01      	add	r2, sp, #4
     16a:	8013      	strh	r3, [r2, #0]
            while(usart_write_buffer_job(&uartfiber_inst, float_bytes.f_bytes, RSSI_SIZE) != STATUS_BUSY);
     16c:	2202      	movs	r2, #2
     16e:	a901      	add	r1, sp, #4
     170:	4803      	ldr	r0, [pc, #12]	; (180 <uartfiber_parse_cmd+0x6c>)
     172:	4b04      	ldr	r3, [pc, #16]	; (184 <uartfiber_parse_cmd+0x70>)
     174:	4798      	blx	r3
     176:	2805      	cmp	r0, #5
     178:	d1f8      	bne.n	16c <uartfiber_parse_cmd+0x58>
     17a:	e7d3      	b.n	124 <uartfiber_parse_cmd+0x10>
     17c:	2000005c 	.word	0x2000005c
     180:	20000028 	.word	0x20000028
     184:	00000aa1 	.word	0x00000aa1

00000188 <uartfiber_read_callback>:
{
     188:	b510      	push	{r4, lr}
    uartfiber_parse_cmd(uartfiber_rx_read);
     18a:	4c05      	ldr	r4, [pc, #20]	; (1a0 <uartfiber_read_callback+0x18>)
     18c:	7820      	ldrb	r0, [r4, #0]
     18e:	4b05      	ldr	r3, [pc, #20]	; (1a4 <uartfiber_read_callback+0x1c>)
     190:	4798      	blx	r3
    usart_read_buffer_job(&uartfiber_inst, &uartfiber_rx_read, 1);
     192:	2201      	movs	r2, #1
     194:	0021      	movs	r1, r4
     196:	4804      	ldr	r0, [pc, #16]	; (1a8 <uartfiber_read_callback+0x20>)
     198:	4b04      	ldr	r3, [pc, #16]	; (1ac <uartfiber_read_callback+0x24>)
     19a:	4798      	blx	r3
}
     19c:	bd10      	pop	{r4, pc}
     19e:	46c0      	nop			; (mov r8, r8)
     1a0:	20000060 	.word	0x20000060
     1a4:	00000115 	.word	0x00000115
     1a8:	20000028 	.word	0x20000028
     1ac:	00000ac1 	.word	0x00000ac1

000001b0 <configure_uartfiber_callbacks>:
{
     1b0:	b510      	push	{r4, lr}
    usart_register_callback(&uartfiber_inst, uartfiber_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
     1b2:	4c08      	ldr	r4, [pc, #32]	; (1d4 <configure_uartfiber_callbacks+0x24>)
     1b4:	2201      	movs	r2, #1
     1b6:	4908      	ldr	r1, [pc, #32]	; (1d8 <configure_uartfiber_callbacks+0x28>)
     1b8:	0020      	movs	r0, r4
     1ba:	4b08      	ldr	r3, [pc, #32]	; (1dc <configure_uartfiber_callbacks+0x2c>)
     1bc:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     1be:	2231      	movs	r2, #49	; 0x31
     1c0:	5ca3      	ldrb	r3, [r4, r2]
     1c2:	2102      	movs	r1, #2
     1c4:	430b      	orrs	r3, r1
     1c6:	54a3      	strb	r3, [r4, r2]
    usart_read_buffer_job(&uartfiber_inst, &uartfiber_rx_read, 1);
     1c8:	3a30      	subs	r2, #48	; 0x30
     1ca:	4905      	ldr	r1, [pc, #20]	; (1e0 <configure_uartfiber_callbacks+0x30>)
     1cc:	0020      	movs	r0, r4
     1ce:	4b05      	ldr	r3, [pc, #20]	; (1e4 <configure_uartfiber_callbacks+0x34>)
     1d0:	4798      	blx	r3
}
     1d2:	bd10      	pop	{r4, pc}
     1d4:	20000028 	.word	0x20000028
     1d8:	00000189 	.word	0x00000189
     1dc:	00000a89 	.word	0x00000a89
     1e0:	20000060 	.word	0x20000060
     1e4:	00000ac1 	.word	0x00000ac1

000001e8 <uartfiber_init>:
{
     1e8:	b510      	push	{r4, lr}
     1ea:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     1ec:	2380      	movs	r3, #128	; 0x80
     1ee:	05db      	lsls	r3, r3, #23
     1f0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     1f2:	2300      	movs	r3, #0
     1f4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     1f6:	22ff      	movs	r2, #255	; 0xff
     1f8:	4669      	mov	r1, sp
     1fa:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     1fc:	2200      	movs	r2, #0
     1fe:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     200:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     202:	2101      	movs	r1, #1
     204:	2024      	movs	r0, #36	; 0x24
     206:	466c      	mov	r4, sp
     208:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     20a:	3001      	adds	r0, #1
     20c:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     20e:	3125      	adds	r1, #37	; 0x25
     210:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     212:	3101      	adds	r1, #1
     214:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     216:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     218:	3105      	adds	r1, #5
     21a:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     21c:	3101      	adds	r1, #1
     21e:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     220:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     222:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     224:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     226:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     228:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     22a:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     22c:	2313      	movs	r3, #19
     22e:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     230:	7762      	strb	r2, [r4, #29]
    config_usart.baudrate = UART_FIBER_BAUD;
     232:	23e1      	movs	r3, #225	; 0xe1
     234:	019b      	lsls	r3, r3, #6
     236:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = UART_FIBER_PINMUX;
     238:	2380      	movs	r3, #128	; 0x80
     23a:	025b      	lsls	r3, r3, #9
     23c:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = PINMUX_UNUSED;
     23e:	2301      	movs	r3, #1
     240:	425b      	negs	r3, r3
     242:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = PINMUX_UNUSED;
     244:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = UTX_FIBER;
     246:	4a11      	ldr	r2, [pc, #68]	; (28c <uartfiber_init+0xa4>)
     248:	920e      	str	r2, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = PINMUX_UNUSED;
     24a:	930f      	str	r3, [sp, #60]	; 0x3c
    while (usart_init(&uartfiber_inst, UART_FIBER, &config_usart) != STATUS_OK);
     24c:	466a      	mov	r2, sp
     24e:	4910      	ldr	r1, [pc, #64]	; (290 <uartfiber_init+0xa8>)
     250:	4810      	ldr	r0, [pc, #64]	; (294 <uartfiber_init+0xac>)
     252:	4b11      	ldr	r3, [pc, #68]	; (298 <uartfiber_init+0xb0>)
     254:	4798      	blx	r3
     256:	2800      	cmp	r0, #0
     258:	d1f8      	bne.n	24c <uartfiber_init+0x64>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     25a:	4b0e      	ldr	r3, [pc, #56]	; (294 <uartfiber_init+0xac>)
     25c:	681c      	ldr	r4, [r3, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     25e:	0020      	movs	r0, r4
     260:	4b0e      	ldr	r3, [pc, #56]	; (29c <uartfiber_init+0xb4>)
     262:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     264:	231f      	movs	r3, #31
     266:	4018      	ands	r0, r3
     268:	3b1e      	subs	r3, #30
     26a:	4083      	lsls	r3, r0
     26c:	4a0c      	ldr	r2, [pc, #48]	; (2a0 <uartfiber_init+0xb8>)
     26e:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     270:	4b08      	ldr	r3, [pc, #32]	; (294 <uartfiber_init+0xac>)
     272:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
     274:	69db      	ldr	r3, [r3, #28]
	while (usart_is_syncing(module)) {
     276:	2b00      	cmp	r3, #0
     278:	d1fa      	bne.n	270 <uartfiber_init+0x88>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     27a:	6823      	ldr	r3, [r4, #0]
     27c:	2202      	movs	r2, #2
     27e:	4313      	orrs	r3, r2
     280:	6023      	str	r3, [r4, #0]
    configure_uartfiber_callbacks();
     282:	4b08      	ldr	r3, [pc, #32]	; (2a4 <uartfiber_init+0xbc>)
     284:	4798      	blx	r3
}
     286:	b010      	add	sp, #64	; 0x40
     288:	bd10      	pop	{r4, pc}
     28a:	46c0      	nop			; (mov r8, r8)
     28c:	00140002 	.word	0x00140002
     290:	42001c00 	.word	0x42001c00
     294:	20000028 	.word	0x20000028
     298:	000008b5 	.word	0x000008b5
     29c:	00000cc5 	.word	0x00000cc5
     2a0:	e000e100 	.word	0xe000e100
     2a4:	000001b1 	.word	0x000001b1

000002a8 <usart_fiber_write>:
/** 
 * Asynchronous buffer write to transmit single shield measurement
 * Simply calls "usart_write_buffer_job" with specific parameters
 */
void usart_fiber_write(struct measurement temp)
{
     2a8:	b510      	push	{r4, lr}
     2aa:	b084      	sub	sp, #16
     2ac:	9001      	str	r0, [sp, #4]
	struct fiber_packet pckt;
	pckt.data = temp;
     2ae:	ac02      	add	r4, sp, #8
     2b0:	2204      	movs	r2, #4
     2b2:	a901      	add	r1, sp, #4
     2b4:	2009      	movs	r0, #9
     2b6:	4468      	add	r0, sp
     2b8:	4b06      	ldr	r3, [pc, #24]	; (2d4 <usart_fiber_write+0x2c>)
     2ba:	4798      	blx	r3
	pckt.head = '$';
     2bc:	2324      	movs	r3, #36	; 0x24
     2be:	7023      	strb	r3, [r4, #0]
	pckt.tail = '\r';
     2c0:	3b17      	subs	r3, #23
     2c2:	7163      	strb	r3, [r4, #5]
	usart_write_buffer_job(&uartfiber_inst, (uint8_t*) &pckt, sizeof(pckt));
     2c4:	2206      	movs	r2, #6
     2c6:	0021      	movs	r1, r4
     2c8:	4803      	ldr	r0, [pc, #12]	; (2d8 <usart_fiber_write+0x30>)
     2ca:	4b04      	ldr	r3, [pc, #16]	; (2dc <usart_fiber_write+0x34>)
     2cc:	4798      	blx	r3
};
     2ce:	b004      	add	sp, #16
     2d0:	bd10      	pop	{r4, pc}
     2d2:	46c0      	nop			; (mov r8, r8)
     2d4:	000017a1 	.word	0x000017a1
     2d8:	20000028 	.word	0x20000028
     2dc:	00000aa1 	.word	0x00000aa1

000002e0 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     2e0:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     2e2:	2000      	movs	r0, #0
     2e4:	4b08      	ldr	r3, [pc, #32]	; (308 <delay_init+0x28>)
     2e6:	4798      	blx	r3
	cycles_per_ms /= 1000;
     2e8:	4c08      	ldr	r4, [pc, #32]	; (30c <delay_init+0x2c>)
     2ea:	21fa      	movs	r1, #250	; 0xfa
     2ec:	0089      	lsls	r1, r1, #2
     2ee:	47a0      	blx	r4
     2f0:	4b07      	ldr	r3, [pc, #28]	; (310 <delay_init+0x30>)
     2f2:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     2f4:	21fa      	movs	r1, #250	; 0xfa
     2f6:	0089      	lsls	r1, r1, #2
     2f8:	47a0      	blx	r4
     2fa:	4b06      	ldr	r3, [pc, #24]	; (314 <delay_init+0x34>)
     2fc:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     2fe:	2205      	movs	r2, #5
     300:	4b05      	ldr	r3, [pc, #20]	; (318 <delay_init+0x38>)
     302:	601a      	str	r2, [r3, #0]
}
     304:	bd10      	pop	{r4, pc}
     306:	46c0      	nop			; (mov r8, r8)
     308:	00001129 	.word	0x00001129
     30c:	000015ed 	.word	0x000015ed
     310:	20000000 	.word	0x20000000
     314:	20000004 	.word	0x20000004
     318:	e000e010 	.word	0xe000e010

0000031c <delay_cycles_ms>:
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
     31c:	e000      	b.n	320 <delay_cycles_ms+0x4>
{
     31e:	0010      	movs	r0, r2
	while (n--) {
     320:	1e42      	subs	r2, r0, #1
     322:	2800      	cmp	r0, #0
     324:	d00c      	beq.n	340 <delay_cycles_ms+0x24>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     326:	4b07      	ldr	r3, [pc, #28]	; (344 <delay_cycles_ms+0x28>)
     328:	681b      	ldr	r3, [r3, #0]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     32a:	2b00      	cmp	r3, #0
     32c:	d0f7      	beq.n	31e <delay_cycles_ms+0x2>
		SysTick->LOAD = n;
     32e:	4906      	ldr	r1, [pc, #24]	; (348 <delay_cycles_ms+0x2c>)
     330:	604b      	str	r3, [r1, #4]
		SysTick->VAL = 0;
     332:	2300      	movs	r3, #0
     334:	608b      	str	r3, [r1, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     336:	4b04      	ldr	r3, [pc, #16]	; (348 <delay_cycles_ms+0x2c>)
     338:	681b      	ldr	r3, [r3, #0]
     33a:	03db      	lsls	r3, r3, #15
     33c:	d5fb      	bpl.n	336 <delay_cycles_ms+0x1a>
     33e:	e7ee      	b.n	31e <delay_cycles_ms+0x2>
	}
}
     340:	4770      	bx	lr
     342:	46c0      	nop			; (mov r8, r8)
     344:	20000000 	.word	0x20000000
     348:	e000e010 	.word	0xe000e010

0000034c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     34c:	b500      	push	{lr}
     34e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     350:	ab01      	add	r3, sp, #4
     352:	2280      	movs	r2, #128	; 0x80
     354:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     356:	780a      	ldrb	r2, [r1, #0]
     358:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     35a:	784a      	ldrb	r2, [r1, #1]
     35c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     35e:	788a      	ldrb	r2, [r1, #2]
     360:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     362:	0019      	movs	r1, r3
     364:	4b01      	ldr	r3, [pc, #4]	; (36c <port_pin_set_config+0x20>)
     366:	4798      	blx	r3
}
     368:	b003      	add	sp, #12
     36a:	bd00      	pop	{pc}
     36c:	00001341 	.word	0x00001341

00000370 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     370:	b5f0      	push	{r4, r5, r6, r7, lr}
     372:	46de      	mov	lr, fp
     374:	4657      	mov	r7, sl
     376:	464e      	mov	r6, r9
     378:	4645      	mov	r5, r8
     37a:	b5e0      	push	{r5, r6, r7, lr}
     37c:	b085      	sub	sp, #20
     37e:	4689      	mov	r9, r1
     380:	0016      	movs	r6, r2
     382:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     384:	2200      	movs	r2, #0
     386:	2300      	movs	r3, #0
     388:	2100      	movs	r1, #0
     38a:	468b      	mov	fp, r1
     38c:	468a      	mov	sl, r1
	for (i = 63; i >= 0; i--) {
     38e:	253f      	movs	r5, #63	; 0x3f
     390:	9600      	str	r6, [sp, #0]
     392:	9701      	str	r7, [sp, #4]
     394:	9002      	str	r0, [sp, #8]
     396:	4649      	mov	r1, r9
     398:	9103      	str	r1, [sp, #12]
     39a:	e011      	b.n	3c0 <long_division+0x50>
		bit_shift = (uint64_t)1 << i;
     39c:	2120      	movs	r1, #32
     39e:	1b49      	subs	r1, r1, r5
     3a0:	2400      	movs	r4, #0
     3a2:	3401      	adds	r4, #1
     3a4:	40cc      	lsrs	r4, r1
     3a6:	e013      	b.n	3d0 <long_division+0x60>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     3a8:	9800      	ldr	r0, [sp, #0]
     3aa:	9901      	ldr	r1, [sp, #4]
     3ac:	1a12      	subs	r2, r2, r0
     3ae:	418b      	sbcs	r3, r1
			q |= bit_shift;
     3b0:	4659      	mov	r1, fp
     3b2:	4660      	mov	r0, ip
     3b4:	4301      	orrs	r1, r0
     3b6:	468b      	mov	fp, r1
     3b8:	4651      	mov	r1, sl
     3ba:	4321      	orrs	r1, r4
     3bc:	468a      	mov	sl, r1
	for (i = 63; i >= 0; i--) {
     3be:	3d01      	subs	r5, #1
     3c0:	2d00      	cmp	r5, #0
     3c2:	db23      	blt.n	40c <long_division+0x9c>
		bit_shift = (uint64_t)1 << i;
     3c4:	2120      	movs	r1, #32
     3c6:	4249      	negs	r1, r1
     3c8:	1869      	adds	r1, r5, r1
     3ca:	d4e7      	bmi.n	39c <long_division+0x2c>
     3cc:	2401      	movs	r4, #1
     3ce:	408c      	lsls	r4, r1
     3d0:	2101      	movs	r1, #1
     3d2:	40a9      	lsls	r1, r5
     3d4:	468c      	mov	ip, r1
		r = r << 1;
     3d6:	1892      	adds	r2, r2, r2
     3d8:	415b      	adcs	r3, r3
     3da:	0010      	movs	r0, r2
     3dc:	0019      	movs	r1, r3
		if (n & bit_shift) {
     3de:	9e02      	ldr	r6, [sp, #8]
     3e0:	4667      	mov	r7, ip
     3e2:	403e      	ands	r6, r7
     3e4:	46b1      	mov	r9, r6
     3e6:	9e03      	ldr	r6, [sp, #12]
     3e8:	4026      	ands	r6, r4
     3ea:	46b0      	mov	r8, r6
     3ec:	464e      	mov	r6, r9
     3ee:	4647      	mov	r7, r8
     3f0:	433e      	orrs	r6, r7
     3f2:	d003      	beq.n	3fc <long_division+0x8c>
			r |= 0x01;
     3f4:	2601      	movs	r6, #1
     3f6:	4306      	orrs	r6, r0
     3f8:	0032      	movs	r2, r6
     3fa:	000b      	movs	r3, r1
		if (r >= d) {
     3fc:	9800      	ldr	r0, [sp, #0]
     3fe:	9901      	ldr	r1, [sp, #4]
     400:	4299      	cmp	r1, r3
     402:	d8dc      	bhi.n	3be <long_division+0x4e>
     404:	d1d0      	bne.n	3a8 <long_division+0x38>
     406:	4290      	cmp	r0, r2
     408:	d8d9      	bhi.n	3be <long_division+0x4e>
     40a:	e7cd      	b.n	3a8 <long_division+0x38>
		}
	}

	return q;
}
     40c:	4658      	mov	r0, fp
     40e:	4651      	mov	r1, sl
     410:	b005      	add	sp, #20
     412:	bc3c      	pop	{r2, r3, r4, r5}
     414:	4690      	mov	r8, r2
     416:	4699      	mov	r9, r3
     418:	46a2      	mov	sl, r4
     41a:	46ab      	mov	fp, r5
     41c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000041e <_sercom_get_sync_baud_val>:
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     41e:	0849      	lsrs	r1, r1, #1
     420:	4281      	cmp	r1, r0
     422:	d201      	bcs.n	428 <_sercom_get_sync_baud_val+0xa>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     424:	2040      	movs	r0, #64	; 0x40
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     426:	4770      	bx	lr
     428:	2300      	movs	r3, #0
     42a:	e002      	b.n	432 <_sercom_get_sync_baud_val+0x14>
		clock_value = clock_value - baudrate;
     42c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     42e:	3301      	adds	r3, #1
     430:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     432:	4281      	cmp	r1, r0
     434:	d2fa      	bcs.n	42c <_sercom_get_sync_baud_val+0xe>
	baud_calculated = baud_calculated - 1;
     436:	3b01      	subs	r3, #1
     438:	b29b      	uxth	r3, r3
	if (baud_calculated > 0xFF) {
     43a:	2bff      	cmp	r3, #255	; 0xff
     43c:	d901      	bls.n	442 <_sercom_get_sync_baud_val+0x24>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     43e:	2040      	movs	r0, #64	; 0x40
     440:	e7f1      	b.n	426 <_sercom_get_sync_baud_val+0x8>
		*baudvalue = baud_calculated;
     442:	8013      	strh	r3, [r2, #0]
		return STATUS_OK;
     444:	2000      	movs	r0, #0
     446:	e7ee      	b.n	426 <_sercom_get_sync_baud_val+0x8>

00000448 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     448:	b570      	push	{r4, r5, r6, lr}
     44a:	b082      	sub	sp, #8
     44c:	000c      	movs	r4, r1
     44e:	0015      	movs	r5, r2
     450:	aa06      	add	r2, sp, #24
     452:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     454:	0002      	movs	r2, r0
     456:	434a      	muls	r2, r1
     458:	42a2      	cmp	r2, r4
     45a:	d902      	bls.n	462 <_sercom_get_async_baud_val+0x1a>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     45c:	2040      	movs	r0, #64	; 0x40
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     45e:	b002      	add	sp, #8
     460:	bd70      	pop	{r4, r5, r6, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     462:	2b00      	cmp	r3, #0
     464:	d114      	bne.n	490 <_sercom_get_async_baud_val+0x48>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     466:	0002      	movs	r2, r0
     468:	0008      	movs	r0, r1
     46a:	2100      	movs	r1, #0
     46c:	4e1b      	ldr	r6, [pc, #108]	; (4dc <_sercom_get_async_baud_val+0x94>)
     46e:	47b0      	blx	r6
     470:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     472:	0022      	movs	r2, r4
     474:	2300      	movs	r3, #0
     476:	2000      	movs	r0, #0
     478:	4c19      	ldr	r4, [pc, #100]	; (4e0 <_sercom_get_async_baud_val+0x98>)
     47a:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     47c:	2200      	movs	r2, #0
     47e:	2301      	movs	r3, #1
     480:	1a12      	subs	r2, r2, r0
     482:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     484:	0c10      	lsrs	r0, r2, #16
     486:	041b      	lsls	r3, r3, #16
     488:	4318      	orrs	r0, r3
	*baudval = baud_calculated;
     48a:	8028      	strh	r0, [r5, #0]
	return STATUS_OK;
     48c:	2000      	movs	r0, #0
     48e:	e7e6      	b.n	45e <_sercom_get_async_baud_val+0x16>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     490:	2b01      	cmp	r3, #1
     492:	d001      	beq.n	498 <_sercom_get_async_baud_val+0x50>
	uint64_t baud_calculated = 0;
     494:	2000      	movs	r0, #0
     496:	e7f8      	b.n	48a <_sercom_get_async_baud_val+0x42>
		temp1 = ((uint64_t)baudrate * sample_num);
     498:	000a      	movs	r2, r1
     49a:	2300      	movs	r3, #0
     49c:	2100      	movs	r1, #0
     49e:	4e0f      	ldr	r6, [pc, #60]	; (4dc <_sercom_get_async_baud_val+0x94>)
     4a0:	47b0      	blx	r6
     4a2:	0002      	movs	r2, r0
     4a4:	000b      	movs	r3, r1
     4a6:	9200      	str	r2, [sp, #0]
     4a8:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     4aa:	0020      	movs	r0, r4
     4ac:	2100      	movs	r1, #0
     4ae:	4e0c      	ldr	r6, [pc, #48]	; (4e0 <_sercom_get_async_baud_val+0x98>)
     4b0:	47b0      	blx	r6
     4b2:	0006      	movs	r6, r0
		if(baud_int > BAUD_INT_MAX) {
     4b4:	2380      	movs	r3, #128	; 0x80
     4b6:	019b      	lsls	r3, r3, #6
     4b8:	4298      	cmp	r0, r3
     4ba:	d901      	bls.n	4c0 <_sercom_get_async_baud_val+0x78>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     4bc:	2040      	movs	r0, #64	; 0x40
     4be:	e7ce      	b.n	45e <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     4c0:	0f61      	lsrs	r1, r4, #29
     4c2:	00e0      	lsls	r0, r4, #3
     4c4:	9a00      	ldr	r2, [sp, #0]
     4c6:	9b01      	ldr	r3, [sp, #4]
     4c8:	4c05      	ldr	r4, [pc, #20]	; (4e0 <_sercom_get_async_baud_val+0x98>)
     4ca:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     4cc:	b2c0      	uxtb	r0, r0
     4ce:	00f3      	lsls	r3, r6, #3
     4d0:	b2db      	uxtb	r3, r3
     4d2:	1ac0      	subs	r0, r0, r3
     4d4:	b2c0      	uxtb	r0, r0
		baud_calculated = baud_int | (baud_fp << 13);
     4d6:	0340      	lsls	r0, r0, #13
     4d8:	4330      	orrs	r0, r6
     4da:	e7d6      	b.n	48a <_sercom_get_async_baud_val+0x42>
     4dc:	00001705 	.word	0x00001705
     4e0:	00000371 	.word	0x00000371

000004e4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     4e4:	b510      	push	{r4, lr}
     4e6:	b082      	sub	sp, #8
     4e8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     4ea:	4b0e      	ldr	r3, [pc, #56]	; (524 <sercom_set_gclk_generator+0x40>)
     4ec:	781b      	ldrb	r3, [r3, #0]
     4ee:	2b00      	cmp	r3, #0
     4f0:	d007      	beq.n	502 <sercom_set_gclk_generator+0x1e>
     4f2:	2900      	cmp	r1, #0
     4f4:	d105      	bne.n	502 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     4f6:	4b0b      	ldr	r3, [pc, #44]	; (524 <sercom_set_gclk_generator+0x40>)
     4f8:	785b      	ldrb	r3, [r3, #1]
     4fa:	4283      	cmp	r3, r0
     4fc:	d010      	beq.n	520 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     4fe:	201d      	movs	r0, #29
     500:	e00c      	b.n	51c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     502:	a901      	add	r1, sp, #4
     504:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     506:	2013      	movs	r0, #19
     508:	4b07      	ldr	r3, [pc, #28]	; (528 <sercom_set_gclk_generator+0x44>)
     50a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     50c:	2013      	movs	r0, #19
     50e:	4b07      	ldr	r3, [pc, #28]	; (52c <sercom_set_gclk_generator+0x48>)
     510:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     512:	4b04      	ldr	r3, [pc, #16]	; (524 <sercom_set_gclk_generator+0x40>)
     514:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     516:	2201      	movs	r2, #1
     518:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     51a:	2000      	movs	r0, #0
}
     51c:	b002      	add	sp, #8
     51e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     520:	2000      	movs	r0, #0
     522:	e7fb      	b.n	51c <sercom_set_gclk_generator+0x38>
     524:	20000064 	.word	0x20000064
     528:	0000125d 	.word	0x0000125d
     52c:	000011d5 	.word	0x000011d5

00000530 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     530:	4b40      	ldr	r3, [pc, #256]	; (634 <_sercom_get_default_pad+0x104>)
     532:	4298      	cmp	r0, r3
     534:	d031      	beq.n	59a <_sercom_get_default_pad+0x6a>
     536:	d90a      	bls.n	54e <_sercom_get_default_pad+0x1e>
     538:	4b3f      	ldr	r3, [pc, #252]	; (638 <_sercom_get_default_pad+0x108>)
     53a:	4298      	cmp	r0, r3
     53c:	d04d      	beq.n	5da <_sercom_get_default_pad+0xaa>
     53e:	4b3f      	ldr	r3, [pc, #252]	; (63c <_sercom_get_default_pad+0x10c>)
     540:	4298      	cmp	r0, r3
     542:	d05a      	beq.n	5fa <_sercom_get_default_pad+0xca>
     544:	4b3e      	ldr	r3, [pc, #248]	; (640 <_sercom_get_default_pad+0x110>)
     546:	4298      	cmp	r0, r3
     548:	d037      	beq.n	5ba <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     54a:	2000      	movs	r0, #0
}
     54c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     54e:	4b3d      	ldr	r3, [pc, #244]	; (644 <_sercom_get_default_pad+0x114>)
     550:	4298      	cmp	r0, r3
     552:	d00c      	beq.n	56e <_sercom_get_default_pad+0x3e>
     554:	4b3c      	ldr	r3, [pc, #240]	; (648 <_sercom_get_default_pad+0x118>)
     556:	4298      	cmp	r0, r3
     558:	d1f7      	bne.n	54a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     55a:	2901      	cmp	r1, #1
     55c:	d05f      	beq.n	61e <_sercom_get_default_pad+0xee>
     55e:	2900      	cmp	r1, #0
     560:	d015      	beq.n	58e <_sercom_get_default_pad+0x5e>
     562:	2902      	cmp	r1, #2
     564:	d015      	beq.n	592 <_sercom_get_default_pad+0x62>
     566:	2903      	cmp	r1, #3
     568:	d015      	beq.n	596 <_sercom_get_default_pad+0x66>
	return 0;
     56a:	2000      	movs	r0, #0
     56c:	e7ee      	b.n	54c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     56e:	2901      	cmp	r1, #1
     570:	d053      	beq.n	61a <_sercom_get_default_pad+0xea>
     572:	2900      	cmp	r1, #0
     574:	d005      	beq.n	582 <_sercom_get_default_pad+0x52>
     576:	2902      	cmp	r1, #2
     578:	d005      	beq.n	586 <_sercom_get_default_pad+0x56>
     57a:	2903      	cmp	r1, #3
     57c:	d005      	beq.n	58a <_sercom_get_default_pad+0x5a>
	return 0;
     57e:	2000      	movs	r0, #0
     580:	e7e4      	b.n	54c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     582:	4832      	ldr	r0, [pc, #200]	; (64c <_sercom_get_default_pad+0x11c>)
     584:	e7e2      	b.n	54c <_sercom_get_default_pad+0x1c>
     586:	4832      	ldr	r0, [pc, #200]	; (650 <_sercom_get_default_pad+0x120>)
     588:	e7e0      	b.n	54c <_sercom_get_default_pad+0x1c>
     58a:	4832      	ldr	r0, [pc, #200]	; (654 <_sercom_get_default_pad+0x124>)
     58c:	e7de      	b.n	54c <_sercom_get_default_pad+0x1c>
     58e:	2003      	movs	r0, #3
     590:	e7dc      	b.n	54c <_sercom_get_default_pad+0x1c>
     592:	4831      	ldr	r0, [pc, #196]	; (658 <_sercom_get_default_pad+0x128>)
     594:	e7da      	b.n	54c <_sercom_get_default_pad+0x1c>
     596:	4831      	ldr	r0, [pc, #196]	; (65c <_sercom_get_default_pad+0x12c>)
     598:	e7d8      	b.n	54c <_sercom_get_default_pad+0x1c>
     59a:	2901      	cmp	r1, #1
     59c:	d041      	beq.n	622 <_sercom_get_default_pad+0xf2>
     59e:	2900      	cmp	r1, #0
     5a0:	d005      	beq.n	5ae <_sercom_get_default_pad+0x7e>
     5a2:	2902      	cmp	r1, #2
     5a4:	d005      	beq.n	5b2 <_sercom_get_default_pad+0x82>
     5a6:	2903      	cmp	r1, #3
     5a8:	d005      	beq.n	5b6 <_sercom_get_default_pad+0x86>
	return 0;
     5aa:	2000      	movs	r0, #0
     5ac:	e7ce      	b.n	54c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5ae:	482c      	ldr	r0, [pc, #176]	; (660 <_sercom_get_default_pad+0x130>)
     5b0:	e7cc      	b.n	54c <_sercom_get_default_pad+0x1c>
     5b2:	482c      	ldr	r0, [pc, #176]	; (664 <_sercom_get_default_pad+0x134>)
     5b4:	e7ca      	b.n	54c <_sercom_get_default_pad+0x1c>
     5b6:	482c      	ldr	r0, [pc, #176]	; (668 <_sercom_get_default_pad+0x138>)
     5b8:	e7c8      	b.n	54c <_sercom_get_default_pad+0x1c>
     5ba:	2901      	cmp	r1, #1
     5bc:	d033      	beq.n	626 <_sercom_get_default_pad+0xf6>
     5be:	2900      	cmp	r1, #0
     5c0:	d005      	beq.n	5ce <_sercom_get_default_pad+0x9e>
     5c2:	2902      	cmp	r1, #2
     5c4:	d005      	beq.n	5d2 <_sercom_get_default_pad+0xa2>
     5c6:	2903      	cmp	r1, #3
     5c8:	d005      	beq.n	5d6 <_sercom_get_default_pad+0xa6>
	return 0;
     5ca:	2000      	movs	r0, #0
     5cc:	e7be      	b.n	54c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5ce:	4827      	ldr	r0, [pc, #156]	; (66c <_sercom_get_default_pad+0x13c>)
     5d0:	e7bc      	b.n	54c <_sercom_get_default_pad+0x1c>
     5d2:	4827      	ldr	r0, [pc, #156]	; (670 <_sercom_get_default_pad+0x140>)
     5d4:	e7ba      	b.n	54c <_sercom_get_default_pad+0x1c>
     5d6:	4827      	ldr	r0, [pc, #156]	; (674 <_sercom_get_default_pad+0x144>)
     5d8:	e7b8      	b.n	54c <_sercom_get_default_pad+0x1c>
     5da:	2901      	cmp	r1, #1
     5dc:	d025      	beq.n	62a <_sercom_get_default_pad+0xfa>
     5de:	2900      	cmp	r1, #0
     5e0:	d005      	beq.n	5ee <_sercom_get_default_pad+0xbe>
     5e2:	2902      	cmp	r1, #2
     5e4:	d005      	beq.n	5f2 <_sercom_get_default_pad+0xc2>
     5e6:	2903      	cmp	r1, #3
     5e8:	d005      	beq.n	5f6 <_sercom_get_default_pad+0xc6>
	return 0;
     5ea:	2000      	movs	r0, #0
     5ec:	e7ae      	b.n	54c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     5ee:	4822      	ldr	r0, [pc, #136]	; (678 <_sercom_get_default_pad+0x148>)
     5f0:	e7ac      	b.n	54c <_sercom_get_default_pad+0x1c>
     5f2:	4822      	ldr	r0, [pc, #136]	; (67c <_sercom_get_default_pad+0x14c>)
     5f4:	e7aa      	b.n	54c <_sercom_get_default_pad+0x1c>
     5f6:	4822      	ldr	r0, [pc, #136]	; (680 <_sercom_get_default_pad+0x150>)
     5f8:	e7a8      	b.n	54c <_sercom_get_default_pad+0x1c>
     5fa:	2901      	cmp	r1, #1
     5fc:	d017      	beq.n	62e <_sercom_get_default_pad+0xfe>
     5fe:	2900      	cmp	r1, #0
     600:	d005      	beq.n	60e <_sercom_get_default_pad+0xde>
     602:	2902      	cmp	r1, #2
     604:	d005      	beq.n	612 <_sercom_get_default_pad+0xe2>
     606:	2903      	cmp	r1, #3
     608:	d005      	beq.n	616 <_sercom_get_default_pad+0xe6>
	return 0;
     60a:	2000      	movs	r0, #0
     60c:	e79e      	b.n	54c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     60e:	481d      	ldr	r0, [pc, #116]	; (684 <_sercom_get_default_pad+0x154>)
     610:	e79c      	b.n	54c <_sercom_get_default_pad+0x1c>
     612:	481d      	ldr	r0, [pc, #116]	; (688 <_sercom_get_default_pad+0x158>)
     614:	e79a      	b.n	54c <_sercom_get_default_pad+0x1c>
     616:	481d      	ldr	r0, [pc, #116]	; (68c <_sercom_get_default_pad+0x15c>)
     618:	e798      	b.n	54c <_sercom_get_default_pad+0x1c>
     61a:	481d      	ldr	r0, [pc, #116]	; (690 <_sercom_get_default_pad+0x160>)
     61c:	e796      	b.n	54c <_sercom_get_default_pad+0x1c>
     61e:	481d      	ldr	r0, [pc, #116]	; (694 <_sercom_get_default_pad+0x164>)
     620:	e794      	b.n	54c <_sercom_get_default_pad+0x1c>
     622:	481d      	ldr	r0, [pc, #116]	; (698 <_sercom_get_default_pad+0x168>)
     624:	e792      	b.n	54c <_sercom_get_default_pad+0x1c>
     626:	481d      	ldr	r0, [pc, #116]	; (69c <_sercom_get_default_pad+0x16c>)
     628:	e790      	b.n	54c <_sercom_get_default_pad+0x1c>
     62a:	481d      	ldr	r0, [pc, #116]	; (6a0 <_sercom_get_default_pad+0x170>)
     62c:	e78e      	b.n	54c <_sercom_get_default_pad+0x1c>
     62e:	481d      	ldr	r0, [pc, #116]	; (6a4 <_sercom_get_default_pad+0x174>)
     630:	e78c      	b.n	54c <_sercom_get_default_pad+0x1c>
     632:	46c0      	nop			; (mov r8, r8)
     634:	42001000 	.word	0x42001000
     638:	42001800 	.word	0x42001800
     63c:	42001c00 	.word	0x42001c00
     640:	42001400 	.word	0x42001400
     644:	42000800 	.word	0x42000800
     648:	42000c00 	.word	0x42000c00
     64c:	00040003 	.word	0x00040003
     650:	00060003 	.word	0x00060003
     654:	00070003 	.word	0x00070003
     658:	001e0003 	.word	0x001e0003
     65c:	001f0003 	.word	0x001f0003
     660:	00080003 	.word	0x00080003
     664:	000a0003 	.word	0x000a0003
     668:	000b0003 	.word	0x000b0003
     66c:	00100003 	.word	0x00100003
     670:	00120003 	.word	0x00120003
     674:	00130003 	.word	0x00130003
     678:	000c0003 	.word	0x000c0003
     67c:	000e0003 	.word	0x000e0003
     680:	000f0003 	.word	0x000f0003
     684:	00160003 	.word	0x00160003
     688:	00180003 	.word	0x00180003
     68c:	00190003 	.word	0x00190003
     690:	00050003 	.word	0x00050003
     694:	00010003 	.word	0x00010003
     698:	00090003 	.word	0x00090003
     69c:	00110003 	.word	0x00110003
     6a0:	000d0003 	.word	0x000d0003
     6a4:	00170003 	.word	0x00170003

000006a8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     6a8:	b530      	push	{r4, r5, lr}
     6aa:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     6ac:	4c0a      	ldr	r4, [pc, #40]	; (6d8 <_sercom_get_sercom_inst_index+0x30>)
     6ae:	466b      	mov	r3, sp
     6b0:	0022      	movs	r2, r4
     6b2:	ca32      	ldmia	r2!, {r1, r4, r5}
     6b4:	c332      	stmia	r3!, {r1, r4, r5}
     6b6:	ca32      	ldmia	r2!, {r1, r4, r5}
     6b8:	c332      	stmia	r3!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     6ba:	2300      	movs	r3, #0
     6bc:	2b05      	cmp	r3, #5
     6be:	d808      	bhi.n	6d2 <_sercom_get_sercom_inst_index+0x2a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     6c0:	009a      	lsls	r2, r3, #2
     6c2:	4669      	mov	r1, sp
     6c4:	5852      	ldr	r2, [r2, r1]
     6c6:	4282      	cmp	r2, r0
     6c8:	d001      	beq.n	6ce <_sercom_get_sercom_inst_index+0x26>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     6ca:	3301      	adds	r3, #1
     6cc:	e7f6      	b.n	6bc <_sercom_get_sercom_inst_index+0x14>
			return i;
     6ce:	b2d8      	uxtb	r0, r3
     6d0:	e000      	b.n	6d4 <_sercom_get_sercom_inst_index+0x2c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     6d2:	2000      	movs	r0, #0
}
     6d4:	b007      	add	sp, #28
     6d6:	bd30      	pop	{r4, r5, pc}
     6d8:	000017b4 	.word	0x000017b4

000006dc <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
     6dc:	b5f0      	push	{r4, r5, r6, r7, lr}
     6de:	46de      	mov	lr, fp
     6e0:	4657      	mov	r7, sl
     6e2:	464e      	mov	r6, r9
     6e4:	4645      	mov	r5, r8
     6e6:	b5e0      	push	{r5, r6, r7, lr}
     6e8:	b087      	sub	sp, #28
     6ea:	0004      	movs	r4, r0
     6ec:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     6ee:	6806      	ldr	r6, [r0, #0]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     6f0:	0030      	movs	r0, r6
     6f2:	4b6b      	ldr	r3, [pc, #428]	; (8a0 <_usart_set_config+0x1c4>)
     6f4:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     6f6:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
     6f8:	2200      	movs	r2, #0
     6fa:	230e      	movs	r3, #14
     6fc:	a902      	add	r1, sp, #8
     6fe:	468c      	mov	ip, r1
     700:	4463      	add	r3, ip
     702:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     704:	8a2a      	ldrh	r2, [r5, #16]
     706:	2380      	movs	r3, #128	; 0x80
     708:	01db      	lsls	r3, r3, #7
     70a:	429a      	cmp	r2, r3
     70c:	d03b      	beq.n	786 <_usart_set_config+0xaa>
     70e:	d90c      	bls.n	72a <_usart_set_config+0x4e>
     710:	23c0      	movs	r3, #192	; 0xc0
     712:	01db      	lsls	r3, r3, #7
     714:	429a      	cmp	r2, r3
     716:	d031      	beq.n	77c <_usart_set_config+0xa0>
     718:	2380      	movs	r3, #128	; 0x80
     71a:	021b      	lsls	r3, r3, #8
     71c:	429a      	cmp	r2, r3
     71e:	d10d      	bne.n	73c <_usart_set_config+0x60>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     720:	2303      	movs	r3, #3
     722:	469a      	mov	sl, r3
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     724:	2300      	movs	r3, #0
     726:	4699      	mov	r9, r3
			break;
     728:	e00c      	b.n	744 <_usart_set_config+0x68>
	switch (config->sample_rate) {
     72a:	2380      	movs	r3, #128	; 0x80
     72c:	019b      	lsls	r3, r3, #6
     72e:	429a      	cmp	r2, r3
     730:	d104      	bne.n	73c <_usart_set_config+0x60>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     732:	2310      	movs	r3, #16
     734:	469a      	mov	sl, r3
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     736:	3b0f      	subs	r3, #15
     738:	4699      	mov	r9, r3
			break;
     73a:	e003      	b.n	744 <_usart_set_config+0x68>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     73c:	2310      	movs	r3, #16
     73e:	469a      	mov	sl, r3
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     740:	2300      	movs	r3, #0
     742:	4699      	mov	r9, r3
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     744:	682b      	ldr	r3, [r5, #0]
     746:	68e9      	ldr	r1, [r5, #12]
     748:	430b      	orrs	r3, r1
		(uint32_t)config->mux_setting |
     74a:	6969      	ldr	r1, [r5, #20]
     74c:	430b      	orrs	r3, r1
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     74e:	4313      	orrs	r3, r2
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     750:	7e2a      	ldrb	r2, [r5, #24]
     752:	0212      	lsls	r2, r2, #8
		config->sample_rate |
     754:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     756:	2226      	movs	r2, #38	; 0x26
     758:	5caf      	ldrb	r7, [r5, r2]
     75a:	077f      	lsls	r7, r7, #29
	ctrla = (uint32_t)config->data_order |
     75c:	431f      	orrs	r7, r3
     75e:	9703      	str	r7, [sp, #12]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
     760:	686b      	ldr	r3, [r5, #4]
     762:	4698      	mov	r8, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
     764:	2b00      	cmp	r3, #0
     766:	d021      	beq.n	7ac <_usart_set_config+0xd0>
     768:	2380      	movs	r3, #128	; 0x80
     76a:	055b      	lsls	r3, r3, #21
     76c:	4598      	cmp	r8, r3
     76e:	d13e      	bne.n	7ee <_usart_set_config+0x112>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     770:	2327      	movs	r3, #39	; 0x27
     772:	5ceb      	ldrb	r3, [r5, r3]
     774:	2b00      	cmp	r3, #0
     776:	d00b      	beq.n	790 <_usart_set_config+0xb4>
	enum status_code status_code = STATUS_OK;
     778:	2000      	movs	r0, #0
     77a:	e039      	b.n	7f0 <_usart_set_config+0x114>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     77c:	2308      	movs	r3, #8
     77e:	469a      	mov	sl, r3
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     780:	3b07      	subs	r3, #7
     782:	4699      	mov	r9, r3
			break;
     784:	e7de      	b.n	744 <_usart_set_config+0x68>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     786:	2308      	movs	r3, #8
     788:	469a      	mov	sl, r3
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     78a:	2300      	movs	r3, #0
     78c:	4699      	mov	r9, r3
     78e:	e7d9      	b.n	744 <_usart_set_config+0x68>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     790:	6a2b      	ldr	r3, [r5, #32]
     792:	4699      	mov	r9, r3
     794:	b2c0      	uxtb	r0, r0
     796:	4b43      	ldr	r3, [pc, #268]	; (8a4 <_usart_set_config+0x1c8>)
     798:	4798      	blx	r3
     79a:	0001      	movs	r1, r0
     79c:	220e      	movs	r2, #14
     79e:	ab02      	add	r3, sp, #8
     7a0:	469c      	mov	ip, r3
     7a2:	4462      	add	r2, ip
     7a4:	4648      	mov	r0, r9
     7a6:	4b40      	ldr	r3, [pc, #256]	; (8a8 <_usart_set_config+0x1cc>)
     7a8:	4798      	blx	r3
     7aa:	e021      	b.n	7f0 <_usart_set_config+0x114>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     7ac:	2327      	movs	r3, #39	; 0x27
     7ae:	5ceb      	ldrb	r3, [r5, r3]
     7b0:	2b00      	cmp	r3, #0
     7b2:	d00b      	beq.n	7cc <_usart_set_config+0xf0>
				status_code =
     7b4:	4653      	mov	r3, sl
     7b6:	9300      	str	r3, [sp, #0]
     7b8:	464b      	mov	r3, r9
     7ba:	220e      	movs	r2, #14
     7bc:	a902      	add	r1, sp, #8
     7be:	468c      	mov	ip, r1
     7c0:	4462      	add	r2, ip
     7c2:	6aa9      	ldr	r1, [r5, #40]	; 0x28
     7c4:	6a28      	ldr	r0, [r5, #32]
     7c6:	4f39      	ldr	r7, [pc, #228]	; (8ac <_usart_set_config+0x1d0>)
     7c8:	47b8      	blx	r7
     7ca:	e011      	b.n	7f0 <_usart_set_config+0x114>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     7cc:	6a2b      	ldr	r3, [r5, #32]
     7ce:	469b      	mov	fp, r3
     7d0:	b2c0      	uxtb	r0, r0
     7d2:	4b34      	ldr	r3, [pc, #208]	; (8a4 <_usart_set_config+0x1c8>)
     7d4:	4798      	blx	r3
     7d6:	0001      	movs	r1, r0
				status_code =
     7d8:	4653      	mov	r3, sl
     7da:	9300      	str	r3, [sp, #0]
     7dc:	464b      	mov	r3, r9
     7de:	220e      	movs	r2, #14
     7e0:	a802      	add	r0, sp, #8
     7e2:	4684      	mov	ip, r0
     7e4:	4462      	add	r2, ip
     7e6:	4658      	mov	r0, fp
     7e8:	4f30      	ldr	r7, [pc, #192]	; (8ac <_usart_set_config+0x1d0>)
     7ea:	47b8      	blx	r7
     7ec:	e000      	b.n	7f0 <_usart_set_config+0x114>
	enum status_code status_code = STATUS_OK;
     7ee:	2000      	movs	r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     7f0:	2800      	cmp	r0, #0
     7f2:	d146      	bne.n	882 <_usart_set_config+0x1a6>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     7f4:	7e6b      	ldrb	r3, [r5, #25]
     7f6:	2b00      	cmp	r3, #0
     7f8:	d001      	beq.n	7fe <_usart_set_config+0x122>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     7fa:	7eab      	ldrb	r3, [r5, #26]
     7fc:	73b3      	strb	r3, [r6, #14]
	SercomUsart *const usart_hw = &(module->hw->USART);
     7fe:	6823      	ldr	r3, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     800:	69db      	ldr	r3, [r3, #28]
	while (usart_is_syncing(module)) {
     802:	2b00      	cmp	r3, #0
     804:	d1fb      	bne.n	7fe <_usart_set_config+0x122>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     806:	330e      	adds	r3, #14
     808:	aa02      	add	r2, sp, #8
     80a:	4694      	mov	ip, r2
     80c:	4463      	add	r3, ip
     80e:	881b      	ldrh	r3, [r3, #0]
     810:	81b3      	strh	r3, [r6, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
     812:	4643      	mov	r3, r8
     814:	9f03      	ldr	r7, [sp, #12]
     816:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     818:	2327      	movs	r3, #39	; 0x27
     81a:	5ceb      	ldrb	r3, [r5, r3]
     81c:	2b00      	cmp	r3, #0
     81e:	d101      	bne.n	824 <_usart_set_config+0x148>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     820:	3304      	adds	r3, #4
     822:	431f      	orrs	r7, r3
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     824:	7e6a      	ldrb	r2, [r5, #25]
     826:	0292      	lsls	r2, r2, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     828:	7f2b      	ldrb	r3, [r5, #28]
     82a:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     82c:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     82e:	7f6b      	ldrb	r3, [r5, #29]
     830:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     832:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     834:	2324      	movs	r3, #36	; 0x24
     836:	5ceb      	ldrb	r3, [r5, r3]
     838:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     83a:	431a      	orrs	r2, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     83c:	2325      	movs	r3, #37	; 0x25
     83e:	5ceb      	ldrb	r3, [r5, r3]
     840:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     842:	431a      	orrs	r2, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
     844:	7aab      	ldrb	r3, [r5, #10]
     846:	431a      	orrs	r2, r3
	ctrlb |= (uint32_t)config->character_size;
     848:	7aeb      	ldrb	r3, [r5, #11]
     84a:	431a      	orrs	r2, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     84c:	892b      	ldrh	r3, [r5, #8]
     84e:	2bff      	cmp	r3, #255	; 0xff
     850:	d01e      	beq.n	890 <_usart_set_config+0x1b4>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     852:	2180      	movs	r1, #128	; 0x80
     854:	0449      	lsls	r1, r1, #17
     856:	430f      	orrs	r7, r1
		ctrlb |= config->parity;
     858:	431a      	orrs	r2, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     85a:	232c      	movs	r3, #44	; 0x2c
     85c:	5ceb      	ldrb	r3, [r5, r3]
     85e:	2b00      	cmp	r3, #0
     860:	d103      	bne.n	86a <_usart_set_config+0x18e>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     862:	4b13      	ldr	r3, [pc, #76]	; (8b0 <_usart_set_config+0x1d4>)
     864:	789b      	ldrb	r3, [r3, #2]
     866:	079b      	lsls	r3, r3, #30
     868:	d501      	bpl.n	86e <_usart_set_config+0x192>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     86a:	2380      	movs	r3, #128	; 0x80
     86c:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
     86e:	6823      	ldr	r3, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     870:	69db      	ldr	r3, [r3, #28]
	while (usart_is_syncing(module)) {
     872:	2b00      	cmp	r3, #0
     874:	d1fb      	bne.n	86e <_usart_set_config+0x192>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     876:	6072      	str	r2, [r6, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     878:	6823      	ldr	r3, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     87a:	69db      	ldr	r3, [r3, #28]
	while (usart_is_syncing(module)) {
     87c:	2b00      	cmp	r3, #0
     87e:	d1fb      	bne.n	878 <_usart_set_config+0x19c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     880:	6037      	str	r7, [r6, #0]
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
}
     882:	b007      	add	sp, #28
     884:	bc3c      	pop	{r2, r3, r4, r5}
     886:	4690      	mov	r8, r2
     888:	4699      	mov	r9, r3
     88a:	46a2      	mov	sl, r4
     88c:	46ab      	mov	fp, r5
     88e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(config->lin_slave_enable) {
     890:	7eeb      	ldrb	r3, [r5, #27]
     892:	2b00      	cmp	r3, #0
     894:	d0e1      	beq.n	85a <_usart_set_config+0x17e>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     896:	2380      	movs	r3, #128	; 0x80
     898:	04db      	lsls	r3, r3, #19
     89a:	431f      	orrs	r7, r3
     89c:	e7dd      	b.n	85a <_usart_set_config+0x17e>
     89e:	46c0      	nop			; (mov r8, r8)
     8a0:	000006a9 	.word	0x000006a9
     8a4:	00001279 	.word	0x00001279
     8a8:	0000041f 	.word	0x0000041f
     8ac:	00000449 	.word	0x00000449
     8b0:	41002000 	.word	0x41002000

000008b4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     8b4:	b5f0      	push	{r4, r5, r6, r7, lr}
     8b6:	b089      	sub	sp, #36	; 0x24
     8b8:	0006      	movs	r6, r0
     8ba:	000c      	movs	r4, r1
     8bc:	0017      	movs	r7, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     8be:	6031      	str	r1, [r6, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     8c0:	0008      	movs	r0, r1
     8c2:	4b42      	ldr	r3, [pc, #264]	; (9cc <usart_init+0x118>)
     8c4:	4798      	blx	r3
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     8c6:	1c82      	adds	r2, r0, #2
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     8c8:	3014      	adds	r0, #20
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     8ca:	6823      	ldr	r3, [r4, #0]
     8cc:	07db      	lsls	r3, r3, #31
     8ce:	d503      	bpl.n	8d8 <usart_init+0x24>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     8d0:	2505      	movs	r5, #5
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     8d2:	0028      	movs	r0, r5
     8d4:	b009      	add	sp, #36	; 0x24
     8d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     8d8:	6823      	ldr	r3, [r4, #0]
     8da:	079b      	lsls	r3, r3, #30
     8dc:	d501      	bpl.n	8e2 <usart_init+0x2e>
		return STATUS_ERR_DENIED;
     8de:	251c      	movs	r5, #28
     8e0:	e7f7      	b.n	8d2 <usart_init+0x1e>
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     8e2:	2301      	movs	r3, #1
     8e4:	4093      	lsls	r3, r2
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     8e6:	4a3a      	ldr	r2, [pc, #232]	; (9d0 <usart_init+0x11c>)
     8e8:	6a11      	ldr	r1, [r2, #32]
     8ea:	430b      	orrs	r3, r1
     8ec:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     8ee:	252d      	movs	r5, #45	; 0x2d
     8f0:	5d7b      	ldrb	r3, [r7, r5]
     8f2:	a907      	add	r1, sp, #28
     8f4:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     8f6:	b2c3      	uxtb	r3, r0
     8f8:	9301      	str	r3, [sp, #4]
     8fa:	0018      	movs	r0, r3
     8fc:	4b35      	ldr	r3, [pc, #212]	; (9d4 <usart_init+0x120>)
     8fe:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     900:	9801      	ldr	r0, [sp, #4]
     902:	4b35      	ldr	r3, [pc, #212]	; (9d8 <usart_init+0x124>)
     904:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     906:	5d78      	ldrb	r0, [r7, r5]
     908:	2100      	movs	r1, #0
     90a:	4b34      	ldr	r3, [pc, #208]	; (9dc <usart_init+0x128>)
     90c:	4798      	blx	r3
	module->character_size = config->character_size;
     90e:	7afb      	ldrb	r3, [r7, #11]
     910:	7173      	strb	r3, [r6, #5]
	module->receiver_enabled = config->receiver_enable;
     912:	2324      	movs	r3, #36	; 0x24
     914:	5cfb      	ldrb	r3, [r7, r3]
     916:	71b3      	strb	r3, [r6, #6]
	module->transmitter_enabled = config->transmitter_enable;
     918:	2325      	movs	r3, #37	; 0x25
     91a:	5cfb      	ldrb	r3, [r7, r3]
     91c:	71f3      	strb	r3, [r6, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     91e:	7efb      	ldrb	r3, [r7, #27]
     920:	7233      	strb	r3, [r6, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     922:	7f3b      	ldrb	r3, [r7, #28]
     924:	7273      	strb	r3, [r6, #9]
	status_code = _usart_set_config(module, config);
     926:	0039      	movs	r1, r7
     928:	0030      	movs	r0, r6
     92a:	4b2d      	ldr	r3, [pc, #180]	; (9e0 <usart_init+0x12c>)
     92c:	4798      	blx	r3
     92e:	1e05      	subs	r5, r0, #0
	if(status_code != STATUS_OK) {
     930:	d1cf      	bne.n	8d2 <usart_init+0x1e>
     932:	ab06      	add	r3, sp, #24
     934:	2280      	movs	r2, #128	; 0x80
     936:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     938:	2200      	movs	r2, #0
     93a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     93c:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     93e:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     942:	9302      	str	r3, [sp, #8]
     944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     946:	9303      	str	r3, [sp, #12]
     948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     94a:	9304      	str	r3, [sp, #16]
			config->pinmux_pad2, config->pinmux_pad3
     94c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     94e:	9301      	str	r3, [sp, #4]
	uint32_t pad_pinmuxes[] = {
     950:	9305      	str	r3, [sp, #20]
	for (uint8_t pad = 0; pad < 4; pad++) {
     952:	2700      	movs	r7, #0
     954:	e006      	b.n	964 <usart_init+0xb0>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     956:	0039      	movs	r1, r7
     958:	0020      	movs	r0, r4
     95a:	4b22      	ldr	r3, [pc, #136]	; (9e4 <usart_init+0x130>)
     95c:	4798      	blx	r3
     95e:	e008      	b.n	972 <usart_init+0xbe>
	for (uint8_t pad = 0; pad < 4; pad++) {
     960:	3701      	adds	r7, #1
     962:	b2ff      	uxtb	r7, r7
     964:	2f03      	cmp	r7, #3
     966:	d80d      	bhi.n	984 <usart_init+0xd0>
		uint32_t current_pinmux = pad_pinmuxes[pad];
     968:	00bb      	lsls	r3, r7, #2
     96a:	aa02      	add	r2, sp, #8
     96c:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
     96e:	2800      	cmp	r0, #0
     970:	d0f1      	beq.n	956 <usart_init+0xa2>
		if (current_pinmux != PINMUX_UNUSED) {
     972:	1c43      	adds	r3, r0, #1
     974:	d0f4      	beq.n	960 <usart_init+0xac>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     976:	a906      	add	r1, sp, #24
     978:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     97a:	0c00      	lsrs	r0, r0, #16
     97c:	b2c0      	uxtb	r0, r0
     97e:	4b1a      	ldr	r3, [pc, #104]	; (9e8 <usart_init+0x134>)
     980:	4798      	blx	r3
     982:	e7ed      	b.n	960 <usart_init+0xac>
     984:	2200      	movs	r2, #0
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
     986:	2a05      	cmp	r2, #5
     988:	d806      	bhi.n	998 <usart_init+0xe4>
		module->callback[i]            = NULL;
     98a:	1c93      	adds	r3, r2, #2
     98c:	009b      	lsls	r3, r3, #2
     98e:	18f3      	adds	r3, r6, r3
     990:	2100      	movs	r1, #0
     992:	6059      	str	r1, [r3, #4]
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
     994:	3201      	adds	r2, #1
     996:	e7f6      	b.n	986 <usart_init+0xd2>
	module->tx_buffer_ptr              = NULL;
     998:	2200      	movs	r2, #0
     99a:	62b2      	str	r2, [r6, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     99c:	6272      	str	r2, [r6, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     99e:	2300      	movs	r3, #0
     9a0:	85f2      	strh	r2, [r6, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     9a2:	85b2      	strh	r2, [r6, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     9a4:	3230      	adds	r2, #48	; 0x30
     9a6:	54b3      	strb	r3, [r6, r2]
	module->callback_enable_mask       = 0x00;
     9a8:	3201      	adds	r2, #1
     9aa:	54b3      	strb	r3, [r6, r2]
	module->rx_status                  = STATUS_OK;
     9ac:	3201      	adds	r2, #1
     9ae:	54b3      	strb	r3, [r6, r2]
	module->tx_status                  = STATUS_OK;
     9b0:	3201      	adds	r2, #1
     9b2:	54b3      	strb	r3, [r6, r2]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     9b4:	6830      	ldr	r0, [r6, #0]
     9b6:	4b05      	ldr	r3, [pc, #20]	; (9cc <usart_init+0x118>)
     9b8:	4798      	blx	r3
     9ba:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     9bc:	490b      	ldr	r1, [pc, #44]	; (9ec <usart_init+0x138>)
     9be:	4b0c      	ldr	r3, [pc, #48]	; (9f0 <usart_init+0x13c>)
     9c0:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     9c2:	00a4      	lsls	r4, r4, #2
     9c4:	4b0b      	ldr	r3, [pc, #44]	; (9f4 <usart_init+0x140>)
     9c6:	50e6      	str	r6, [r4, r3]
	return status_code;
     9c8:	e783      	b.n	8d2 <usart_init+0x1e>
     9ca:	46c0      	nop			; (mov r8, r8)
     9cc:	000006a9 	.word	0x000006a9
     9d0:	40000400 	.word	0x40000400
     9d4:	0000125d 	.word	0x0000125d
     9d8:	000011d5 	.word	0x000011d5
     9dc:	000004e5 	.word	0x000004e5
     9e0:	000006dd 	.word	0x000006dd
     9e4:	00000531 	.word	0x00000531
     9e8:	00001341 	.word	0x00001341
     9ec:	00000ae1 	.word	0x00000ae1
     9f0:	00000c85 	.word	0x00000c85
     9f4:	200000a0 	.word	0x200000a0

000009f8 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     9fa:	0006      	movs	r6, r0
     9fc:	000c      	movs	r4, r1
     9fe:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     a00:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
     a02:	4b0a      	ldr	r3, [pc, #40]	; (a2c <_usart_write_buffer+0x34>)
     a04:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
     a06:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
     a08:	b29b      	uxth	r3, r3
     a0a:	2b00      	cmp	r3, #0
     a0c:	d003      	beq.n	a16 <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
     a0e:	4b08      	ldr	r3, [pc, #32]	; (a30 <_usart_write_buffer+0x38>)
     a10:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     a12:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
     a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
     a16:	85f5      	strh	r5, [r6, #46]	; 0x2e
     a18:	4b05      	ldr	r3, [pc, #20]	; (a30 <_usart_write_buffer+0x38>)
     a1a:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
     a1c:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
     a1e:	2205      	movs	r2, #5
     a20:	2333      	movs	r3, #51	; 0x33
     a22:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
     a24:	3b32      	subs	r3, #50	; 0x32
     a26:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
     a28:	2000      	movs	r0, #0
     a2a:	e7f3      	b.n	a14 <_usart_write_buffer+0x1c>
     a2c:	00000d4d 	.word	0x00000d4d
     a30:	00000d8d 	.word	0x00000d8d

00000a34 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     a36:	0004      	movs	r4, r0
     a38:	000d      	movs	r5, r1
     a3a:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     a3c:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
     a3e:	4b10      	ldr	r3, [pc, #64]	; (a80 <_usart_read_buffer+0x4c>)
     a40:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     a42:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
     a44:	b29b      	uxth	r3, r3
     a46:	2b00      	cmp	r3, #0
     a48:	d003      	beq.n	a52 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
     a4a:	4b0e      	ldr	r3, [pc, #56]	; (a84 <_usart_read_buffer+0x50>)
     a4c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     a4e:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
     a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
     a52:	85a6      	strh	r6, [r4, #44]	; 0x2c
     a54:	4b0b      	ldr	r3, [pc, #44]	; (a84 <_usart_read_buffer+0x50>)
     a56:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
     a58:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
     a5a:	2205      	movs	r2, #5
     a5c:	2332      	movs	r3, #50	; 0x32
     a5e:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     a60:	3b2e      	subs	r3, #46	; 0x2e
     a62:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
     a64:	7a23      	ldrb	r3, [r4, #8]
     a66:	2b00      	cmp	r3, #0
     a68:	d001      	beq.n	a6e <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
     a6a:	2320      	movs	r3, #32
     a6c:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
     a6e:	7a63      	ldrb	r3, [r4, #9]
     a70:	2b00      	cmp	r3, #0
     a72:	d003      	beq.n	a7c <_usart_read_buffer+0x48>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
     a74:	2308      	movs	r3, #8
     a76:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
     a78:	2000      	movs	r0, #0
     a7a:	e7e9      	b.n	a50 <_usart_read_buffer+0x1c>
     a7c:	2000      	movs	r0, #0
     a7e:	e7e7      	b.n	a50 <_usart_read_buffer+0x1c>
     a80:	00000d4d 	.word	0x00000d4d
     a84:	00000d8d 	.word	0x00000d8d

00000a88 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     a88:	1c93      	adds	r3, r2, #2
     a8a:	009b      	lsls	r3, r3, #2
     a8c:	18c3      	adds	r3, r0, r3
     a8e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     a90:	2301      	movs	r3, #1
     a92:	4093      	lsls	r3, r2
     a94:	001a      	movs	r2, r3
     a96:	2130      	movs	r1, #48	; 0x30
     a98:	5c43      	ldrb	r3, [r0, r1]
     a9a:	4313      	orrs	r3, r2
     a9c:	5443      	strb	r3, [r0, r1]
}
     a9e:	4770      	bx	lr

00000aa0 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     aa0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
     aa2:	2a00      	cmp	r2, #0
     aa4:	d101      	bne.n	aaa <usart_write_buffer_job+0xa>
		return STATUS_ERR_INVALID_ARG;
     aa6:	2017      	movs	r0, #23
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
     aa8:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
     aaa:	79c3      	ldrb	r3, [r0, #7]
     aac:	2b00      	cmp	r3, #0
     aae:	d101      	bne.n	ab4 <usart_write_buffer_job+0x14>
		return STATUS_ERR_DENIED;
     ab0:	201c      	movs	r0, #28
     ab2:	e7f9      	b.n	aa8 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
     ab4:	4b01      	ldr	r3, [pc, #4]	; (abc <usart_write_buffer_job+0x1c>)
     ab6:	4798      	blx	r3
     ab8:	e7f6      	b.n	aa8 <usart_write_buffer_job+0x8>
     aba:	46c0      	nop			; (mov r8, r8)
     abc:	000009f9 	.word	0x000009f9

00000ac0 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     ac0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
     ac2:	2a00      	cmp	r2, #0
     ac4:	d101      	bne.n	aca <usart_read_buffer_job+0xa>
		return STATUS_ERR_INVALID_ARG;
     ac6:	2017      	movs	r0, #23
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
     ac8:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
     aca:	7983      	ldrb	r3, [r0, #6]
     acc:	2b00      	cmp	r3, #0
     ace:	d101      	bne.n	ad4 <usart_read_buffer_job+0x14>
		return STATUS_ERR_DENIED;
     ad0:	201c      	movs	r0, #28
     ad2:	e7f9      	b.n	ac8 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
     ad4:	4b01      	ldr	r3, [pc, #4]	; (adc <usart_read_buffer_job+0x1c>)
     ad6:	4798      	blx	r3
     ad8:	e7f6      	b.n	ac8 <usart_read_buffer_job+0x8>
     ada:	46c0      	nop			; (mov r8, r8)
     adc:	00000a35 	.word	0x00000a35

00000ae0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
     ae2:	46c6      	mov	lr, r8
     ae4:	b500      	push	{lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     ae6:	0080      	lsls	r0, r0, #2
     ae8:	4b64      	ldr	r3, [pc, #400]	; (c7c <_usart_interrupt_handler+0x19c>)
     aea:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     aec:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     aee:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
     af0:	2b00      	cmp	r3, #0
     af2:	d1fc      	bne.n	aee <_usart_interrupt_handler+0xe>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     af4:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     af6:	7da6      	ldrb	r6, [r4, #22]
     af8:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     afa:	2330      	movs	r3, #48	; 0x30
     afc:	5ceb      	ldrb	r3, [r5, r3]
			module->callback_enable_mask;
     afe:	2231      	movs	r2, #49	; 0x31
     b00:	5caf      	ldrb	r7, [r5, r2]
	callback_status = module->callback_reg_mask &
     b02:	401f      	ands	r7, r3

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     b04:	07f3      	lsls	r3, r6, #31
     b06:	d525      	bpl.n	b54 <_usart_interrupt_handler+0x74>
		if (module->remaining_tx_buffer_length) {
     b08:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     b0a:	b29b      	uxth	r3, r3
     b0c:	2b00      	cmp	r3, #0
     b0e:	d01f      	beq.n	b50 <_usart_interrupt_handler+0x70>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     b10:	6aa9      	ldr	r1, [r5, #40]	; 0x28
     b12:	780a      	ldrb	r2, [r1, #0]
     b14:	b2d2      	uxtb	r2, r2
     b16:	b293      	uxth	r3, r2
     b18:	4698      	mov	r8, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     b1a:	1c48      	adds	r0, r1, #1
     b1c:	62a8      	str	r0, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     b1e:	796b      	ldrb	r3, [r5, #5]
     b20:	2b01      	cmp	r3, #1
     b22:	d00e      	beq.n	b42 <_usart_interrupt_handler+0x62>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     b24:	4643      	mov	r3, r8
     b26:	05db      	lsls	r3, r3, #23
     b28:	0ddb      	lsrs	r3, r3, #23
     b2a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     b2c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     b2e:	3b01      	subs	r3, #1
     b30:	b29b      	uxth	r3, r3
     b32:	85eb      	strh	r3, [r5, #46]	; 0x2e
     b34:	2b00      	cmp	r3, #0
     b36:	d10d      	bne.n	b54 <_usart_interrupt_handler+0x74>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     b38:	3301      	adds	r3, #1
     b3a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     b3c:	3301      	adds	r3, #1
     b3e:	75a3      	strb	r3, [r4, #22]
     b40:	e008      	b.n	b54 <_usart_interrupt_handler+0x74>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     b42:	784b      	ldrb	r3, [r1, #1]
     b44:	021b      	lsls	r3, r3, #8
     b46:	4313      	orrs	r3, r2
     b48:	4698      	mov	r8, r3
				(module->tx_buffer_ptr)++;
     b4a:	1c88      	adds	r0, r1, #2
     b4c:	62a8      	str	r0, [r5, #40]	; 0x28
     b4e:	e7e9      	b.n	b24 <_usart_interrupt_handler+0x44>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     b50:	2301      	movs	r3, #1
     b52:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     b54:	07b3      	lsls	r3, r6, #30
     b56:	d506      	bpl.n	b66 <_usart_interrupt_handler+0x86>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     b58:	2302      	movs	r3, #2
     b5a:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     b5c:	2200      	movs	r2, #0
     b5e:	3331      	adds	r3, #49	; 0x31
     b60:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     b62:	07fb      	lsls	r3, r7, #31
     b64:	d41c      	bmi.n	ba0 <_usart_interrupt_handler+0xc0>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     b66:	0773      	lsls	r3, r6, #29
     b68:	d564      	bpl.n	c34 <_usart_interrupt_handler+0x154>

		if (module->remaining_rx_buffer_length) {
     b6a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     b6c:	b29b      	uxth	r3, r3
     b6e:	2b00      	cmp	r3, #0
     b70:	d05e      	beq.n	c30 <_usart_interrupt_handler+0x150>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     b72:	8b62      	ldrh	r2, [r4, #26]
     b74:	b2d2      	uxtb	r2, r2
     b76:	233f      	movs	r3, #63	; 0x3f
     b78:	4013      	ands	r3, r2
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     b7a:	0711      	lsls	r1, r2, #28
     b7c:	d501      	bpl.n	b82 <_usart_interrupt_handler+0xa2>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     b7e:	2337      	movs	r3, #55	; 0x37
     b80:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     b82:	2b00      	cmp	r3, #0
     b84:	d031      	beq.n	bea <_usart_interrupt_handler+0x10a>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     b86:	079a      	lsls	r2, r3, #30
     b88:	d50e      	bpl.n	ba8 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     b8a:	221a      	movs	r2, #26
     b8c:	2332      	movs	r3, #50	; 0x32
     b8e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     b90:	3b30      	subs	r3, #48	; 0x30
     b92:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     b94:	077b      	lsls	r3, r7, #29
     b96:	d54d      	bpl.n	c34 <_usart_interrupt_handler+0x154>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     b98:	0028      	movs	r0, r5
     b9a:	696b      	ldr	r3, [r5, #20]
     b9c:	4798      	blx	r3
     b9e:	e049      	b.n	c34 <_usart_interrupt_handler+0x154>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     ba0:	0028      	movs	r0, r5
     ba2:	68eb      	ldr	r3, [r5, #12]
     ba4:	4798      	blx	r3
     ba6:	e7de      	b.n	b66 <_usart_interrupt_handler+0x86>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     ba8:	075a      	lsls	r2, r3, #29
     baa:	d505      	bpl.n	bb8 <_usart_interrupt_handler+0xd8>
					module->rx_status = STATUS_ERR_OVERFLOW;
     bac:	221e      	movs	r2, #30
     bae:	2332      	movs	r3, #50	; 0x32
     bb0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     bb2:	3b2e      	subs	r3, #46	; 0x2e
     bb4:	8363      	strh	r3, [r4, #26]
     bb6:	e7ed      	b.n	b94 <_usart_interrupt_handler+0xb4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     bb8:	07da      	lsls	r2, r3, #31
     bba:	d505      	bpl.n	bc8 <_usart_interrupt_handler+0xe8>
					module->rx_status = STATUS_ERR_BAD_DATA;
     bbc:	2213      	movs	r2, #19
     bbe:	2332      	movs	r3, #50	; 0x32
     bc0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     bc2:	3b31      	subs	r3, #49	; 0x31
     bc4:	8363      	strh	r3, [r4, #26]
     bc6:	e7e5      	b.n	b94 <_usart_interrupt_handler+0xb4>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     bc8:	06da      	lsls	r2, r3, #27
     bca:	d505      	bpl.n	bd8 <_usart_interrupt_handler+0xf8>
					module->rx_status = STATUS_ERR_PROTOCOL;
     bcc:	2242      	movs	r2, #66	; 0x42
     bce:	2332      	movs	r3, #50	; 0x32
     bd0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     bd2:	3b22      	subs	r3, #34	; 0x22
     bd4:	8363      	strh	r3, [r4, #26]
     bd6:	e7dd      	b.n	b94 <_usart_interrupt_handler+0xb4>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     bd8:	2220      	movs	r2, #32
     bda:	421a      	tst	r2, r3
     bdc:	d0da      	beq.n	b94 <_usart_interrupt_handler+0xb4>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     bde:	3221      	adds	r2, #33	; 0x21
     be0:	2332      	movs	r3, #50	; 0x32
     be2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     be4:	3b12      	subs	r3, #18
     be6:	8363      	strh	r3, [r4, #26]
     be8:	e7d4      	b.n	b94 <_usart_interrupt_handler+0xb4>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     bea:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     bec:	05db      	lsls	r3, r3, #23
     bee:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     bf0:	b2da      	uxtb	r2, r3
     bf2:	6a69      	ldr	r1, [r5, #36]	; 0x24
     bf4:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     bf6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     bf8:	1c51      	adds	r1, r2, #1
     bfa:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     bfc:	7969      	ldrb	r1, [r5, #5]
     bfe:	2901      	cmp	r1, #1
     c00:	d010      	beq.n	c24 <_usart_interrupt_handler+0x144>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     c02:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     c04:	3b01      	subs	r3, #1
     c06:	b29b      	uxth	r3, r3
     c08:	85ab      	strh	r3, [r5, #44]	; 0x2c
     c0a:	2b00      	cmp	r3, #0
     c0c:	d112      	bne.n	c34 <_usart_interrupt_handler+0x154>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     c0e:	3304      	adds	r3, #4
     c10:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     c12:	2200      	movs	r2, #0
     c14:	332e      	adds	r3, #46	; 0x2e
     c16:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     c18:	07bb      	lsls	r3, r7, #30
     c1a:	d50b      	bpl.n	c34 <_usart_interrupt_handler+0x154>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     c1c:	0028      	movs	r0, r5
     c1e:	692b      	ldr	r3, [r5, #16]
     c20:	4798      	blx	r3
     c22:	e007      	b.n	c34 <_usart_interrupt_handler+0x154>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     c24:	0a1b      	lsrs	r3, r3, #8
     c26:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     c28:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     c2a:	3301      	adds	r3, #1
     c2c:	626b      	str	r3, [r5, #36]	; 0x24
     c2e:	e7e8      	b.n	c02 <_usart_interrupt_handler+0x122>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     c30:	2304      	movs	r3, #4
     c32:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     c34:	06f3      	lsls	r3, r6, #27
     c36:	d504      	bpl.n	c42 <_usart_interrupt_handler+0x162>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     c38:	2310      	movs	r3, #16
     c3a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     c3c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     c3e:	06fb      	lsls	r3, r7, #27
     c40:	d410      	bmi.n	c64 <_usart_interrupt_handler+0x184>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     c42:	06b3      	lsls	r3, r6, #26
     c44:	d504      	bpl.n	c50 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     c46:	2320      	movs	r3, #32
     c48:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     c4a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     c4c:	073b      	lsls	r3, r7, #28
     c4e:	d40d      	bmi.n	c6c <_usart_interrupt_handler+0x18c>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     c50:	0733      	lsls	r3, r6, #28
     c52:	d504      	bpl.n	c5e <_usart_interrupt_handler+0x17e>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     c54:	2308      	movs	r3, #8
     c56:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     c58:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     c5a:	06bb      	lsls	r3, r7, #26
     c5c:	d40a      	bmi.n	c74 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     c5e:	bc04      	pop	{r2}
     c60:	4690      	mov	r8, r2
     c62:	bdf0      	pop	{r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     c64:	0028      	movs	r0, r5
     c66:	69eb      	ldr	r3, [r5, #28]
     c68:	4798      	blx	r3
     c6a:	e7ea      	b.n	c42 <_usart_interrupt_handler+0x162>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     c6c:	0028      	movs	r0, r5
     c6e:	69ab      	ldr	r3, [r5, #24]
     c70:	4798      	blx	r3
     c72:	e7ed      	b.n	c50 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     c74:	6a2b      	ldr	r3, [r5, #32]
     c76:	0028      	movs	r0, r5
     c78:	4798      	blx	r3
}
     c7a:	e7f0      	b.n	c5e <_usart_interrupt_handler+0x17e>
     c7c:	200000a0 	.word	0x200000a0

00000c80 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     c80:	4770      	bx	lr
	...

00000c84 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     c84:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     c86:	4b0b      	ldr	r3, [pc, #44]	; (cb4 <_sercom_set_handler+0x30>)
     c88:	781b      	ldrb	r3, [r3, #0]
     c8a:	2b00      	cmp	r3, #0
     c8c:	d008      	beq.n	ca0 <_sercom_set_handler+0x1c>
     c8e:	e00c      	b.n	caa <_sercom_set_handler+0x26>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     c90:	009a      	lsls	r2, r3, #2
     c92:	4d09      	ldr	r5, [pc, #36]	; (cb8 <_sercom_set_handler+0x34>)
     c94:	4c09      	ldr	r4, [pc, #36]	; (cbc <_sercom_set_handler+0x38>)
     c96:	5115      	str	r5, [r2, r4]
			_sercom_instances[i] = NULL;
     c98:	2500      	movs	r5, #0
     c9a:	4c09      	ldr	r4, [pc, #36]	; (cc0 <_sercom_set_handler+0x3c>)
     c9c:	5115      	str	r5, [r2, r4]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     c9e:	3301      	adds	r3, #1
     ca0:	2b05      	cmp	r3, #5
     ca2:	d9f5      	bls.n	c90 <_sercom_set_handler+0xc>
		}

		_handler_table_initialized = true;
     ca4:	2201      	movs	r2, #1
     ca6:	4b03      	ldr	r3, [pc, #12]	; (cb4 <_sercom_set_handler+0x30>)
     ca8:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     caa:	0080      	lsls	r0, r0, #2
     cac:	4b03      	ldr	r3, [pc, #12]	; (cbc <_sercom_set_handler+0x38>)
     cae:	50c1      	str	r1, [r0, r3]
}
     cb0:	bd30      	pop	{r4, r5, pc}
     cb2:	46c0      	nop			; (mov r8, r8)
     cb4:	20000066 	.word	0x20000066
     cb8:	00000c81 	.word	0x00000c81
     cbc:	20000068 	.word	0x20000068
     cc0:	200000a0 	.word	0x200000a0

00000cc4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     cc4:	b500      	push	{lr}
     cc6:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     cc8:	4b05      	ldr	r3, [pc, #20]	; (ce0 <_sercom_get_interrupt_vector+0x1c>)
     cca:	681a      	ldr	r2, [r3, #0]
     ccc:	9200      	str	r2, [sp, #0]
     cce:	889b      	ldrh	r3, [r3, #4]
     cd0:	466a      	mov	r2, sp
     cd2:	8093      	strh	r3, [r2, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     cd4:	4b03      	ldr	r3, [pc, #12]	; (ce4 <_sercom_get_interrupt_vector+0x20>)
     cd6:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     cd8:	466b      	mov	r3, sp
     cda:	5618      	ldrsb	r0, [r3, r0]
}
     cdc:	b003      	add	sp, #12
     cde:	bd00      	pop	{pc}
     ce0:	000017cc 	.word	0x000017cc
     ce4:	000006a9 	.word	0x000006a9

00000ce8 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     ce8:	b510      	push	{r4, lr}
     cea:	4b02      	ldr	r3, [pc, #8]	; (cf4 <SERCOM0_Handler+0xc>)
     cec:	681b      	ldr	r3, [r3, #0]
     cee:	2000      	movs	r0, #0
     cf0:	4798      	blx	r3
     cf2:	bd10      	pop	{r4, pc}
     cf4:	20000068 	.word	0x20000068

00000cf8 <SERCOM1_Handler>:
     cf8:	b510      	push	{r4, lr}
     cfa:	4b02      	ldr	r3, [pc, #8]	; (d04 <SERCOM1_Handler+0xc>)
     cfc:	685b      	ldr	r3, [r3, #4]
     cfe:	2001      	movs	r0, #1
     d00:	4798      	blx	r3
     d02:	bd10      	pop	{r4, pc}
     d04:	20000068 	.word	0x20000068

00000d08 <SERCOM2_Handler>:
     d08:	b510      	push	{r4, lr}
     d0a:	4b02      	ldr	r3, [pc, #8]	; (d14 <SERCOM2_Handler+0xc>)
     d0c:	689b      	ldr	r3, [r3, #8]
     d0e:	2002      	movs	r0, #2
     d10:	4798      	blx	r3
     d12:	bd10      	pop	{r4, pc}
     d14:	20000068 	.word	0x20000068

00000d18 <SERCOM3_Handler>:
     d18:	b510      	push	{r4, lr}
     d1a:	4b02      	ldr	r3, [pc, #8]	; (d24 <SERCOM3_Handler+0xc>)
     d1c:	68db      	ldr	r3, [r3, #12]
     d1e:	2003      	movs	r0, #3
     d20:	4798      	blx	r3
     d22:	bd10      	pop	{r4, pc}
     d24:	20000068 	.word	0x20000068

00000d28 <SERCOM4_Handler>:
     d28:	b510      	push	{r4, lr}
     d2a:	4b02      	ldr	r3, [pc, #8]	; (d34 <SERCOM4_Handler+0xc>)
     d2c:	691b      	ldr	r3, [r3, #16]
     d2e:	2004      	movs	r0, #4
     d30:	4798      	blx	r3
     d32:	bd10      	pop	{r4, pc}
     d34:	20000068 	.word	0x20000068

00000d38 <SERCOM5_Handler>:
     d38:	b510      	push	{r4, lr}
     d3a:	4b02      	ldr	r3, [pc, #8]	; (d44 <SERCOM5_Handler+0xc>)
     d3c:	695b      	ldr	r3, [r3, #20]
     d3e:	2005      	movs	r0, #5
     d40:	4798      	blx	r3
     d42:	bd10      	pop	{r4, pc}
     d44:	20000068 	.word	0x20000068

00000d48 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
     d48:	4770      	bx	lr
	...

00000d4c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     d4c:	4b0c      	ldr	r3, [pc, #48]	; (d80 <cpu_irq_enter_critical+0x34>)
     d4e:	681b      	ldr	r3, [r3, #0]
     d50:	2b00      	cmp	r3, #0
     d52:	d106      	bne.n	d62 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     d54:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     d58:	2b00      	cmp	r3, #0
     d5a:	d007      	beq.n	d6c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     d5c:	2200      	movs	r2, #0
     d5e:	4b09      	ldr	r3, [pc, #36]	; (d84 <cpu_irq_enter_critical+0x38>)
     d60:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     d62:	4a07      	ldr	r2, [pc, #28]	; (d80 <cpu_irq_enter_critical+0x34>)
     d64:	6813      	ldr	r3, [r2, #0]
     d66:	3301      	adds	r3, #1
     d68:	6013      	str	r3, [r2, #0]
}
     d6a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     d6c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     d6e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     d72:	2200      	movs	r2, #0
     d74:	4b04      	ldr	r3, [pc, #16]	; (d88 <cpu_irq_enter_critical+0x3c>)
     d76:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     d78:	3201      	adds	r2, #1
     d7a:	4b02      	ldr	r3, [pc, #8]	; (d84 <cpu_irq_enter_critical+0x38>)
     d7c:	701a      	strb	r2, [r3, #0]
     d7e:	e7f0      	b.n	d62 <cpu_irq_enter_critical+0x16>
     d80:	20000080 	.word	0x20000080
     d84:	20000084 	.word	0x20000084
     d88:	20000008 	.word	0x20000008

00000d8c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     d8c:	4b08      	ldr	r3, [pc, #32]	; (db0 <cpu_irq_leave_critical+0x24>)
     d8e:	681a      	ldr	r2, [r3, #0]
     d90:	3a01      	subs	r2, #1
     d92:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     d94:	681b      	ldr	r3, [r3, #0]
     d96:	2b00      	cmp	r3, #0
     d98:	d109      	bne.n	dae <cpu_irq_leave_critical+0x22>
     d9a:	4b06      	ldr	r3, [pc, #24]	; (db4 <cpu_irq_leave_critical+0x28>)
     d9c:	781b      	ldrb	r3, [r3, #0]
     d9e:	2b00      	cmp	r3, #0
     da0:	d005      	beq.n	dae <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     da2:	2201      	movs	r2, #1
     da4:	4b04      	ldr	r3, [pc, #16]	; (db8 <cpu_irq_leave_critical+0x2c>)
     da6:	701a      	strb	r2, [r3, #0]
     da8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     dac:	b662      	cpsie	i
	}
}
     dae:	4770      	bx	lr
     db0:	20000080 	.word	0x20000080
     db4:	20000084 	.word	0x20000084
     db8:	20000008 	.word	0x20000008

00000dbc <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
     dbc:	b510      	push	{r4, lr}
     dbe:	b082      	sub	sp, #8
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
     dc0:	2201      	movs	r2, #1
     dc2:	ab01      	add	r3, sp, #4
     dc4:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     dc6:	2400      	movs	r4, #0
     dc8:	e004      	b.n	dd4 <_switch_peripheral_gclk+0x18>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     dca:	b2e0      	uxtb	r0, r4
     dcc:	a901      	add	r1, sp, #4
     dce:	4b03      	ldr	r3, [pc, #12]	; (ddc <_switch_peripheral_gclk+0x20>)
     dd0:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     dd2:	3401      	adds	r4, #1
     dd4:	2c24      	cmp	r4, #36	; 0x24
     dd6:	d9f8      	bls.n	dca <_switch_peripheral_gclk+0xe>
	}
}
     dd8:	b002      	add	sp, #8
     dda:	bd10      	pop	{r4, pc}
     ddc:	0000125d 	.word	0x0000125d

00000de0 <system_clock_source_get_hz>:
{
     de0:	b510      	push	{r4, lr}
	switch (clock_source) {
     de2:	2808      	cmp	r0, #8
     de4:	d832      	bhi.n	e4c <system_clock_source_get_hz+0x6c>
     de6:	0080      	lsls	r0, r0, #2
     de8:	4b1b      	ldr	r3, [pc, #108]	; (e58 <system_clock_source_get_hz+0x78>)
     dea:	581b      	ldr	r3, [r3, r0]
     dec:	469f      	mov	pc, r3
		return 32768UL;
     dee:	2080      	movs	r0, #128	; 0x80
     df0:	0200      	lsls	r0, r0, #8
}
     df2:	bd10      	pop	{r4, pc}
		return _system_clock_inst.xosc.frequency;
     df4:	4b19      	ldr	r3, [pc, #100]	; (e5c <system_clock_source_get_hz+0x7c>)
     df6:	6918      	ldr	r0, [r3, #16]
     df8:	e7fb      	b.n	df2 <system_clock_source_get_hz+0x12>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     dfa:	4b19      	ldr	r3, [pc, #100]	; (e60 <system_clock_source_get_hz+0x80>)
     dfc:	6a1b      	ldr	r3, [r3, #32]
     dfe:	059b      	lsls	r3, r3, #22
     e00:	0f9b      	lsrs	r3, r3, #30
     e02:	4818      	ldr	r0, [pc, #96]	; (e64 <system_clock_source_get_hz+0x84>)
     e04:	40d8      	lsrs	r0, r3
     e06:	e7f4      	b.n	df2 <system_clock_source_get_hz+0x12>
		return _system_clock_inst.xosc32k.frequency;
     e08:	4b14      	ldr	r3, [pc, #80]	; (e5c <system_clock_source_get_hz+0x7c>)
     e0a:	6958      	ldr	r0, [r3, #20]
     e0c:	e7f1      	b.n	df2 <system_clock_source_get_hz+0x12>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     e0e:	4b13      	ldr	r3, [pc, #76]	; (e5c <system_clock_source_get_hz+0x7c>)
     e10:	681b      	ldr	r3, [r3, #0]
     e12:	079b      	lsls	r3, r3, #30
     e14:	d51c      	bpl.n	e50 <system_clock_source_get_hz+0x70>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     e16:	4b12      	ldr	r3, [pc, #72]	; (e60 <system_clock_source_get_hz+0x80>)
     e18:	68db      	ldr	r3, [r3, #12]
     e1a:	06db      	lsls	r3, r3, #27
     e1c:	d5fb      	bpl.n	e16 <system_clock_source_get_hz+0x36>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
     e1e:	4b0f      	ldr	r3, [pc, #60]	; (e5c <system_clock_source_get_hz+0x7c>)
     e20:	681b      	ldr	r3, [r3, #0]
     e22:	075b      	lsls	r3, r3, #29
     e24:	d401      	bmi.n	e2a <system_clock_source_get_hz+0x4a>
		return 48000000UL;
     e26:	4810      	ldr	r0, [pc, #64]	; (e68 <system_clock_source_get_hz+0x88>)
     e28:	e7e3      	b.n	df2 <system_clock_source_get_hz+0x12>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     e2a:	2000      	movs	r0, #0
     e2c:	4b0f      	ldr	r3, [pc, #60]	; (e6c <system_clock_source_get_hz+0x8c>)
     e2e:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     e30:	4b0a      	ldr	r3, [pc, #40]	; (e5c <system_clock_source_get_hz+0x7c>)
     e32:	689b      	ldr	r3, [r3, #8]
     e34:	041b      	lsls	r3, r3, #16
     e36:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     e38:	4358      	muls	r0, r3
     e3a:	e7da      	b.n	df2 <system_clock_source_get_hz+0x12>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     e3c:	2350      	movs	r3, #80	; 0x50
     e3e:	4a08      	ldr	r2, [pc, #32]	; (e60 <system_clock_source_get_hz+0x80>)
     e40:	5cd3      	ldrb	r3, [r2, r3]
     e42:	075b      	lsls	r3, r3, #29
     e44:	d506      	bpl.n	e54 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
     e46:	4b05      	ldr	r3, [pc, #20]	; (e5c <system_clock_source_get_hz+0x7c>)
     e48:	68d8      	ldr	r0, [r3, #12]
     e4a:	e7d2      	b.n	df2 <system_clock_source_get_hz+0x12>
		return 0;
     e4c:	2000      	movs	r0, #0
     e4e:	e7d0      	b.n	df2 <system_clock_source_get_hz+0x12>
			return 0;
     e50:	2000      	movs	r0, #0
     e52:	e7ce      	b.n	df2 <system_clock_source_get_hz+0x12>
			return 0;
     e54:	2000      	movs	r0, #0
     e56:	e7cc      	b.n	df2 <system_clock_source_get_hz+0x12>
     e58:	000017d4 	.word	0x000017d4
     e5c:	20000088 	.word	0x20000088
     e60:	40000800 	.word	0x40000800
     e64:	007a1200 	.word	0x007a1200
     e68:	02dc6c00 	.word	0x02dc6c00
     e6c:	00001279 	.word	0x00001279

00000e70 <system_clock_source_osc8m_set_config>:
{
     e70:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     e72:	4d0c      	ldr	r5, [pc, #48]	; (ea4 <system_clock_source_osc8m_set_config+0x34>)
     e74:	6a2e      	ldr	r6, [r5, #32]
	temp.bit.PRESC    = config->prescaler;
     e76:	7802      	ldrb	r2, [r0, #0]
     e78:	2103      	movs	r1, #3
     e7a:	400a      	ands	r2, r1
     e7c:	0212      	lsls	r2, r2, #8
     e7e:	490a      	ldr	r1, [pc, #40]	; (ea8 <system_clock_source_osc8m_set_config+0x38>)
     e80:	4031      	ands	r1, r6
     e82:	4311      	orrs	r1, r2
	temp.bit.ONDEMAND = config->on_demand;
     e84:	7882      	ldrb	r2, [r0, #2]
     e86:	2401      	movs	r4, #1
     e88:	4022      	ands	r2, r4
     e8a:	01d2      	lsls	r2, r2, #7
     e8c:	2380      	movs	r3, #128	; 0x80
     e8e:	4399      	bics	r1, r3
     e90:	430a      	orrs	r2, r1
	temp.bit.RUNSTDBY = config->run_in_standby;
     e92:	7843      	ldrb	r3, [r0, #1]
     e94:	4023      	ands	r3, r4
     e96:	019b      	lsls	r3, r3, #6
     e98:	2140      	movs	r1, #64	; 0x40
     e9a:	438a      	bics	r2, r1
     e9c:	4313      	orrs	r3, r2
	SYSCTRL->OSC8M = temp;
     e9e:	622b      	str	r3, [r5, #32]
}
     ea0:	bd70      	pop	{r4, r5, r6, pc}
     ea2:	46c0      	nop			; (mov r8, r8)
     ea4:	40000800 	.word	0x40000800
     ea8:	fffffcff 	.word	0xfffffcff

00000eac <system_clock_source_enable>:
	switch (clock_source) {
     eac:	2808      	cmp	r0, #8
     eae:	d84a      	bhi.n	f46 <system_clock_source_enable+0x9a>
     eb0:	0080      	lsls	r0, r0, #2
     eb2:	4b26      	ldr	r3, [pc, #152]	; (f4c <system_clock_source_enable+0xa0>)
     eb4:	581b      	ldr	r3, [r3, r0]
     eb6:	469f      	mov	pc, r3
		return STATUS_OK;
     eb8:	2000      	movs	r0, #0
}
     eba:	4770      	bx	lr
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     ebc:	4a24      	ldr	r2, [pc, #144]	; (f50 <system_clock_source_enable+0xa4>)
     ebe:	6a13      	ldr	r3, [r2, #32]
     ec0:	2102      	movs	r1, #2
     ec2:	430b      	orrs	r3, r1
     ec4:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     ec6:	2000      	movs	r0, #0
     ec8:	e7f7      	b.n	eba <system_clock_source_enable+0xe>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     eca:	4a21      	ldr	r2, [pc, #132]	; (f50 <system_clock_source_enable+0xa4>)
     ecc:	6993      	ldr	r3, [r2, #24]
     ece:	2102      	movs	r1, #2
     ed0:	430b      	orrs	r3, r1
     ed2:	6193      	str	r3, [r2, #24]
	return STATUS_OK;
     ed4:	2000      	movs	r0, #0
		break;
     ed6:	e7f0      	b.n	eba <system_clock_source_enable+0xe>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     ed8:	4a1d      	ldr	r2, [pc, #116]	; (f50 <system_clock_source_enable+0xa4>)
     eda:	8a13      	ldrh	r3, [r2, #16]
     edc:	2102      	movs	r1, #2
     ede:	430b      	orrs	r3, r1
     ee0:	b29b      	uxth	r3, r3
     ee2:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     ee4:	2000      	movs	r0, #0
		break;
     ee6:	e7e8      	b.n	eba <system_clock_source_enable+0xe>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     ee8:	4a19      	ldr	r2, [pc, #100]	; (f50 <system_clock_source_enable+0xa4>)
     eea:	8a93      	ldrh	r3, [r2, #20]
     eec:	2102      	movs	r1, #2
     eee:	430b      	orrs	r3, r1
     ef0:	b29b      	uxth	r3, r3
     ef2:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     ef4:	2000      	movs	r0, #0
		break;
     ef6:	e7e0      	b.n	eba <system_clock_source_enable+0xe>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     ef8:	4916      	ldr	r1, [pc, #88]	; (f54 <system_clock_source_enable+0xa8>)
     efa:	680b      	ldr	r3, [r1, #0]
     efc:	2202      	movs	r2, #2
     efe:	4313      	orrs	r3, r2
     f00:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     f02:	4b13      	ldr	r3, [pc, #76]	; (f50 <system_clock_source_enable+0xa4>)
     f04:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     f06:	4b12      	ldr	r3, [pc, #72]	; (f50 <system_clock_source_enable+0xa4>)
     f08:	68db      	ldr	r3, [r3, #12]
     f0a:	06db      	lsls	r3, r3, #27
     f0c:	d5fb      	bpl.n	f06 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     f0e:	4a11      	ldr	r2, [pc, #68]	; (f54 <system_clock_source_enable+0xa8>)
     f10:	6891      	ldr	r1, [r2, #8]
     f12:	4b0f      	ldr	r3, [pc, #60]	; (f50 <system_clock_source_enable+0xa4>)
     f14:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     f16:	6852      	ldr	r2, [r2, #4]
     f18:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     f1a:	2200      	movs	r2, #0
     f1c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     f1e:	4b0c      	ldr	r3, [pc, #48]	; (f50 <system_clock_source_enable+0xa4>)
     f20:	68db      	ldr	r3, [r3, #12]
     f22:	06db      	lsls	r3, r3, #27
     f24:	d5fb      	bpl.n	f1e <system_clock_source_enable+0x72>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     f26:	4b0b      	ldr	r3, [pc, #44]	; (f54 <system_clock_source_enable+0xa8>)
     f28:	681b      	ldr	r3, [r3, #0]
     f2a:	b29b      	uxth	r3, r3
     f2c:	4a08      	ldr	r2, [pc, #32]	; (f50 <system_clock_source_enable+0xa4>)
     f2e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     f30:	2000      	movs	r0, #0
     f32:	e7c2      	b.n	eba <system_clock_source_enable+0xe>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     f34:	4906      	ldr	r1, [pc, #24]	; (f50 <system_clock_source_enable+0xa4>)
     f36:	2244      	movs	r2, #68	; 0x44
     f38:	5c8b      	ldrb	r3, [r1, r2]
     f3a:	2002      	movs	r0, #2
     f3c:	4303      	orrs	r3, r0
     f3e:	b2db      	uxtb	r3, r3
     f40:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     f42:	2000      	movs	r0, #0
		break;
     f44:	e7b9      	b.n	eba <system_clock_source_enable+0xe>
		return STATUS_ERR_INVALID_ARG;
     f46:	2017      	movs	r0, #23
     f48:	e7b7      	b.n	eba <system_clock_source_enable+0xe>
     f4a:	46c0      	nop			; (mov r8, r8)
     f4c:	000017f8 	.word	0x000017f8
     f50:	40000800 	.word	0x40000800
     f54:	20000088 	.word	0x20000088

00000f58 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     f58:	b530      	push	{r4, r5, lr}
     f5a:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     f5c:	22c2      	movs	r2, #194	; 0xc2
     f5e:	00d2      	lsls	r2, r2, #3
     f60:	4b15      	ldr	r3, [pc, #84]	; (fb8 <system_clock_init+0x60>)
     f62:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     f64:	4b15      	ldr	r3, [pc, #84]	; (fbc <system_clock_init+0x64>)
     f66:	6859      	ldr	r1, [r3, #4]
     f68:	221e      	movs	r2, #30
     f6a:	4391      	bics	r1, r2
     f6c:	6059      	str	r1, [r3, #4]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
     f6e:	4b14      	ldr	r3, [pc, #80]	; (fc0 <system_clock_init+0x68>)
     f70:	4798      	blx	r3
	config->run_in_standby  = false;
     f72:	a803      	add	r0, sp, #12
     f74:	2400      	movs	r4, #0
     f76:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     f78:	2501      	movs	r5, #1
     f7a:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     f7c:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     f7e:	4b11      	ldr	r3, [pc, #68]	; (fc4 <system_clock_init+0x6c>)
     f80:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     f82:	2006      	movs	r0, #6
     f84:	4b10      	ldr	r3, [pc, #64]	; (fc8 <system_clock_init+0x70>)
     f86:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     f88:	4b10      	ldr	r3, [pc, #64]	; (fcc <system_clock_init+0x74>)
     f8a:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
     f8c:	4b10      	ldr	r3, [pc, #64]	; (fd0 <system_clock_init+0x78>)
     f8e:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     f90:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     f92:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     f94:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     f96:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     f98:	466b      	mov	r3, sp
     f9a:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
     f9c:	2306      	movs	r3, #6
     f9e:	466a      	mov	r2, sp
     fa0:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
     fa2:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     fa4:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     fa6:	4669      	mov	r1, sp
     fa8:	2000      	movs	r0, #0
     faa:	4b0a      	ldr	r3, [pc, #40]	; (fd4 <system_clock_init+0x7c>)
     fac:	4798      	blx	r3
     fae:	2000      	movs	r0, #0
     fb0:	4b09      	ldr	r3, [pc, #36]	; (fd8 <system_clock_init+0x80>)
     fb2:	4798      	blx	r3
#endif
}
     fb4:	b005      	add	sp, #20
     fb6:	bd30      	pop	{r4, r5, pc}
     fb8:	40000800 	.word	0x40000800
     fbc:	41004000 	.word	0x41004000
     fc0:	00000dbd 	.word	0x00000dbd
     fc4:	00000e71 	.word	0x00000e71
     fc8:	00000ead 	.word	0x00000ead
     fcc:	00000fdd 	.word	0x00000fdd
     fd0:	40000400 	.word	0x40000400
     fd4:	00001001 	.word	0x00001001
     fd8:	000010d1 	.word	0x000010d1

00000fdc <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     fdc:	4a06      	ldr	r2, [pc, #24]	; (ff8 <system_gclk_init+0x1c>)
     fde:	6993      	ldr	r3, [r2, #24]
     fe0:	2108      	movs	r1, #8
     fe2:	430b      	orrs	r3, r1
     fe4:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     fe6:	2201      	movs	r2, #1
     fe8:	4b04      	ldr	r3, [pc, #16]	; (ffc <system_gclk_init+0x20>)
     fea:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     fec:	4b03      	ldr	r3, [pc, #12]	; (ffc <system_gclk_init+0x20>)
     fee:	781b      	ldrb	r3, [r3, #0]
     ff0:	07db      	lsls	r3, r3, #31
     ff2:	d4fb      	bmi.n	fec <system_gclk_init+0x10>
		/* Wait for reset to complete */
	}
}
     ff4:	4770      	bx	lr
     ff6:	46c0      	nop			; (mov r8, r8)
     ff8:	40000400 	.word	0x40000400
     ffc:	40000c00 	.word	0x40000c00

00001000 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1002:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1004:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1006:	780c      	ldrb	r4, [r1, #0]
    1008:	0224      	lsls	r4, r4, #8
    100a:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    100c:	784b      	ldrb	r3, [r1, #1]
    100e:	2b00      	cmp	r3, #0
    1010:	d002      	beq.n	1018 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1012:	2380      	movs	r3, #128	; 0x80
    1014:	02db      	lsls	r3, r3, #11
    1016:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1018:	7a4b      	ldrb	r3, [r1, #9]
    101a:	2b00      	cmp	r3, #0
    101c:	d002      	beq.n	1024 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    101e:	2380      	movs	r3, #128	; 0x80
    1020:	031b      	lsls	r3, r3, #12
    1022:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1024:	6848      	ldr	r0, [r1, #4]
    1026:	2801      	cmp	r0, #1
    1028:	d912      	bls.n	1050 <system_gclk_gen_set_config+0x50>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    102a:	1e43      	subs	r3, r0, #1
    102c:	4203      	tst	r3, r0
    102e:	d03d      	beq.n	10ac <system_gclk_gen_set_config+0xac>
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1030:	0205      	lsls	r5, r0, #8
			new_gendiv_config  |=
    1032:	4335      	orrs	r5, r6

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1034:	2380      	movs	r3, #128	; 0x80
    1036:	029b      	lsls	r3, r3, #10
    1038:	431c      	orrs	r4, r3
    103a:	e009      	b.n	1050 <system_gclk_gen_set_config+0x50>
				div2_count++;
    103c:	3201      	adds	r2, #1
						mask <<= 1) {
    103e:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1040:	4283      	cmp	r3, r0
    1042:	d3fb      	bcc.n	103c <system_gclk_gen_set_config+0x3c>
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1044:	0212      	lsls	r2, r2, #8
    1046:	4332      	orrs	r2, r6
    1048:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    104a:	2380      	movs	r3, #128	; 0x80
    104c:	035b      	lsls	r3, r3, #13
    104e:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1050:	7a0b      	ldrb	r3, [r1, #8]
    1052:	2b00      	cmp	r3, #0
    1054:	d002      	beq.n	105c <system_gclk_gen_set_config+0x5c>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1056:	2380      	movs	r3, #128	; 0x80
    1058:	039b      	lsls	r3, r3, #14
    105a:	431c      	orrs	r4, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    105c:	4b18      	ldr	r3, [pc, #96]	; (10c0 <system_gclk_gen_set_config+0xc0>)
    105e:	785b      	ldrb	r3, [r3, #1]
    1060:	b25b      	sxtb	r3, r3
    1062:	2b00      	cmp	r3, #0
    1064:	db25      	blt.n	10b2 <system_gclk_gen_set_config+0xb2>
	return false;
    1066:	2700      	movs	r7, #0
	}

	while (system_gclk_is_syncing()) {
    1068:	2f00      	cmp	r7, #0
    106a:	d1f7      	bne.n	105c <system_gclk_gen_set_config+0x5c>
	cpu_irq_enter_critical();
    106c:	4b15      	ldr	r3, [pc, #84]	; (10c4 <system_gclk_gen_set_config+0xc4>)
    106e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1070:	4b15      	ldr	r3, [pc, #84]	; (10c8 <system_gclk_gen_set_config+0xc8>)
    1072:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1074:	4b12      	ldr	r3, [pc, #72]	; (10c0 <system_gclk_gen_set_config+0xc0>)
    1076:	785b      	ldrb	r3, [r3, #1]
    1078:	b25b      	sxtb	r3, r3
    107a:	2b00      	cmp	r3, #0
    107c:	db1b      	blt.n	10b6 <system_gclk_gen_set_config+0xb6>
	return false;
    107e:	003a      	movs	r2, r7

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1080:	2a00      	cmp	r2, #0
    1082:	d1f7      	bne.n	1074 <system_gclk_gen_set_config+0x74>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1084:	4b0e      	ldr	r3, [pc, #56]	; (10c0 <system_gclk_gen_set_config+0xc0>)
    1086:	609d      	str	r5, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1088:	4b0d      	ldr	r3, [pc, #52]	; (10c0 <system_gclk_gen_set_config+0xc0>)
    108a:	785b      	ldrb	r3, [r3, #1]
    108c:	b25b      	sxtb	r3, r3
    108e:	2b00      	cmp	r3, #0
    1090:	db13      	blt.n	10ba <system_gclk_gen_set_config+0xba>
	return false;
    1092:	0013      	movs	r3, r2

	while (system_gclk_is_syncing()) {
    1094:	2b00      	cmp	r3, #0
    1096:	d1f7      	bne.n	1088 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1098:	4a09      	ldr	r2, [pc, #36]	; (10c0 <system_gclk_gen_set_config+0xc0>)
    109a:	6853      	ldr	r3, [r2, #4]
    109c:	2180      	movs	r1, #128	; 0x80
    109e:	0249      	lsls	r1, r1, #9
    10a0:	400b      	ands	r3, r1
    10a2:	431c      	orrs	r4, r3
    10a4:	6054      	str	r4, [r2, #4]
	cpu_irq_leave_critical();
    10a6:	4b09      	ldr	r3, [pc, #36]	; (10cc <system_gclk_gen_set_config+0xcc>)
    10a8:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    10aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    10ac:	2302      	movs	r3, #2
    10ae:	2200      	movs	r2, #0
    10b0:	e7c6      	b.n	1040 <system_gclk_gen_set_config+0x40>
		return true;
    10b2:	2701      	movs	r7, #1
    10b4:	e7d8      	b.n	1068 <system_gclk_gen_set_config+0x68>
    10b6:	2201      	movs	r2, #1
    10b8:	e7e2      	b.n	1080 <system_gclk_gen_set_config+0x80>
    10ba:	2301      	movs	r3, #1
    10bc:	e7ea      	b.n	1094 <system_gclk_gen_set_config+0x94>
    10be:	46c0      	nop			; (mov r8, r8)
    10c0:	40000c00 	.word	0x40000c00
    10c4:	00000d4d 	.word	0x00000d4d
    10c8:	40000c08 	.word	0x40000c08
    10cc:	00000d8d 	.word	0x00000d8d

000010d0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    10d0:	b570      	push	{r4, r5, r6, lr}
    10d2:	0005      	movs	r5, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10d4:	4b10      	ldr	r3, [pc, #64]	; (1118 <system_gclk_gen_enable+0x48>)
    10d6:	785b      	ldrb	r3, [r3, #1]
    10d8:	b25b      	sxtb	r3, r3
    10da:	2b00      	cmp	r3, #0
    10dc:	db17      	blt.n	110e <system_gclk_gen_enable+0x3e>
	return false;
    10de:	2400      	movs	r4, #0
	while (system_gclk_is_syncing()) {
    10e0:	2c00      	cmp	r4, #0
    10e2:	d1f7      	bne.n	10d4 <system_gclk_gen_enable+0x4>
	cpu_irq_enter_critical();
    10e4:	4b0d      	ldr	r3, [pc, #52]	; (111c <system_gclk_gen_enable+0x4c>)
    10e6:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    10e8:	4b0d      	ldr	r3, [pc, #52]	; (1120 <system_gclk_gen_enable+0x50>)
    10ea:	701d      	strb	r5, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10ec:	4b0a      	ldr	r3, [pc, #40]	; (1118 <system_gclk_gen_enable+0x48>)
    10ee:	785b      	ldrb	r3, [r3, #1]
    10f0:	b25b      	sxtb	r3, r3
    10f2:	2b00      	cmp	r3, #0
    10f4:	db0d      	blt.n	1112 <system_gclk_gen_enable+0x42>
	return false;
    10f6:	0023      	movs	r3, r4
	while (system_gclk_is_syncing()) {
    10f8:	2b00      	cmp	r3, #0
    10fa:	d1f7      	bne.n	10ec <system_gclk_gen_enable+0x1c>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    10fc:	4a06      	ldr	r2, [pc, #24]	; (1118 <system_gclk_gen_enable+0x48>)
    10fe:	6851      	ldr	r1, [r2, #4]
    1100:	2380      	movs	r3, #128	; 0x80
    1102:	025b      	lsls	r3, r3, #9
    1104:	430b      	orrs	r3, r1
    1106:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1108:	4b06      	ldr	r3, [pc, #24]	; (1124 <system_gclk_gen_enable+0x54>)
    110a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    110c:	bd70      	pop	{r4, r5, r6, pc}
		return true;
    110e:	2401      	movs	r4, #1
    1110:	e7e6      	b.n	10e0 <system_gclk_gen_enable+0x10>
    1112:	2301      	movs	r3, #1
    1114:	e7f0      	b.n	10f8 <system_gclk_gen_enable+0x28>
    1116:	46c0      	nop			; (mov r8, r8)
    1118:	40000c00 	.word	0x40000c00
    111c:	00000d4d 	.word	0x00000d4d
    1120:	40000c04 	.word	0x40000c04
    1124:	00000d8d 	.word	0x00000d8d

00001128 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    112a:	0007      	movs	r7, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    112c:	4b22      	ldr	r3, [pc, #136]	; (11b8 <system_gclk_gen_get_hz+0x90>)
    112e:	785b      	ldrb	r3, [r3, #1]
    1130:	b25b      	sxtb	r3, r3
    1132:	2b00      	cmp	r3, #0
    1134:	db34      	blt.n	11a0 <system_gclk_gen_get_hz+0x78>
	return false;
    1136:	2500      	movs	r5, #0
	while (system_gclk_is_syncing()) {
    1138:	2d00      	cmp	r5, #0
    113a:	d1f7      	bne.n	112c <system_gclk_gen_get_hz+0x4>
	cpu_irq_enter_critical();
    113c:	4b1f      	ldr	r3, [pc, #124]	; (11bc <system_gclk_gen_get_hz+0x94>)
    113e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1140:	4b1f      	ldr	r3, [pc, #124]	; (11c0 <system_gclk_gen_get_hz+0x98>)
    1142:	701f      	strb	r7, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1144:	4b1c      	ldr	r3, [pc, #112]	; (11b8 <system_gclk_gen_get_hz+0x90>)
    1146:	785b      	ldrb	r3, [r3, #1]
    1148:	b25b      	sxtb	r3, r3
    114a:	2b00      	cmp	r3, #0
    114c:	db2a      	blt.n	11a4 <system_gclk_gen_get_hz+0x7c>
	return false;
    114e:	002c      	movs	r4, r5
	while (system_gclk_is_syncing()) {
    1150:	2c00      	cmp	r4, #0
    1152:	d1f7      	bne.n	1144 <system_gclk_gen_get_hz+0x1c>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1154:	4e18      	ldr	r6, [pc, #96]	; (11b8 <system_gclk_gen_get_hz+0x90>)
    1156:	6870      	ldr	r0, [r6, #4]
    1158:	04c0      	lsls	r0, r0, #19
    115a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    115c:	4b19      	ldr	r3, [pc, #100]	; (11c4 <system_gclk_gen_get_hz+0x9c>)
    115e:	4798      	blx	r3
    1160:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1162:	4b17      	ldr	r3, [pc, #92]	; (11c0 <system_gclk_gen_get_hz+0x98>)
    1164:	701f      	strb	r7, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1166:	6876      	ldr	r6, [r6, #4]
    1168:	02f6      	lsls	r6, r6, #11
    116a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    116c:	4b16      	ldr	r3, [pc, #88]	; (11c8 <system_gclk_gen_get_hz+0xa0>)
    116e:	701f      	strb	r7, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1170:	4b11      	ldr	r3, [pc, #68]	; (11b8 <system_gclk_gen_get_hz+0x90>)
    1172:	785b      	ldrb	r3, [r3, #1]
    1174:	b25b      	sxtb	r3, r3
    1176:	2b00      	cmp	r3, #0
    1178:	db16      	blt.n	11a8 <system_gclk_gen_get_hz+0x80>
	return false;
    117a:	0023      	movs	r3, r4
	while (system_gclk_is_syncing()) {
    117c:	2b00      	cmp	r3, #0
    117e:	d1f7      	bne.n	1170 <system_gclk_gen_get_hz+0x48>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1180:	4b0d      	ldr	r3, [pc, #52]	; (11b8 <system_gclk_gen_get_hz+0x90>)
    1182:	689c      	ldr	r4, [r3, #8]
    1184:	0224      	lsls	r4, r4, #8
    1186:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1188:	4b10      	ldr	r3, [pc, #64]	; (11cc <system_gclk_gen_get_hz+0xa4>)
    118a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    118c:	2e00      	cmp	r6, #0
    118e:	d10d      	bne.n	11ac <system_gclk_gen_get_hz+0x84>
    1190:	2c01      	cmp	r4, #1
    1192:	d90b      	bls.n	11ac <system_gclk_gen_get_hz+0x84>
		gen_input_hz /= divider;
    1194:	0021      	movs	r1, r4
    1196:	0028      	movs	r0, r5
    1198:	4b0d      	ldr	r3, [pc, #52]	; (11d0 <system_gclk_gen_get_hz+0xa8>)
    119a:	4798      	blx	r3
    119c:	0005      	movs	r5, r0
    119e:	e009      	b.n	11b4 <system_gclk_gen_get_hz+0x8c>
		return true;
    11a0:	2501      	movs	r5, #1
    11a2:	e7c9      	b.n	1138 <system_gclk_gen_get_hz+0x10>
    11a4:	2401      	movs	r4, #1
    11a6:	e7d3      	b.n	1150 <system_gclk_gen_get_hz+0x28>
    11a8:	2301      	movs	r3, #1
    11aa:	e7e7      	b.n	117c <system_gclk_gen_get_hz+0x54>
	} else if (divsel) {
    11ac:	2e00      	cmp	r6, #0
    11ae:	d001      	beq.n	11b4 <system_gclk_gen_get_hz+0x8c>
		gen_input_hz >>= (divider+1);
    11b0:	3401      	adds	r4, #1
    11b2:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    11b4:	0028      	movs	r0, r5
    11b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    11b8:	40000c00 	.word	0x40000c00
    11bc:	00000d4d 	.word	0x00000d4d
    11c0:	40000c04 	.word	0x40000c04
    11c4:	00000de1 	.word	0x00000de1
    11c8:	40000c08 	.word	0x40000c08
    11cc:	00000d8d 	.word	0x00000d8d
    11d0:	000015ed 	.word	0x000015ed

000011d4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    11d4:	b510      	push	{r4, lr}
    11d6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    11d8:	4b06      	ldr	r3, [pc, #24]	; (11f4 <system_gclk_chan_enable+0x20>)
    11da:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    11dc:	4b06      	ldr	r3, [pc, #24]	; (11f8 <system_gclk_chan_enable+0x24>)
    11de:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    11e0:	4a06      	ldr	r2, [pc, #24]	; (11fc <system_gclk_chan_enable+0x28>)
    11e2:	8853      	ldrh	r3, [r2, #2]
    11e4:	2180      	movs	r1, #128	; 0x80
    11e6:	01c9      	lsls	r1, r1, #7
    11e8:	430b      	orrs	r3, r1
    11ea:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    11ec:	4b04      	ldr	r3, [pc, #16]	; (1200 <system_gclk_chan_enable+0x2c>)
    11ee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    11f0:	bd10      	pop	{r4, pc}
    11f2:	46c0      	nop			; (mov r8, r8)
    11f4:	00000d4d 	.word	0x00000d4d
    11f8:	40000c02 	.word	0x40000c02
    11fc:	40000c00 	.word	0x40000c00
    1200:	00000d8d 	.word	0x00000d8d

00001204 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1204:	b510      	push	{r4, lr}
    1206:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1208:	4b0e      	ldr	r3, [pc, #56]	; (1244 <system_gclk_chan_disable+0x40>)
    120a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    120c:	4b0e      	ldr	r3, [pc, #56]	; (1248 <system_gclk_chan_disable+0x44>)
    120e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1210:	490e      	ldr	r1, [pc, #56]	; (124c <system_gclk_chan_disable+0x48>)
    1212:	884b      	ldrh	r3, [r1, #2]
    1214:	051b      	lsls	r3, r3, #20
    1216:	0f1a      	lsrs	r2, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1218:	884b      	ldrh	r3, [r1, #2]
    121a:	480d      	ldr	r0, [pc, #52]	; (1250 <system_gclk_chan_disable+0x4c>)
    121c:	4003      	ands	r3, r0
    121e:	804b      	strh	r3, [r1, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1220:	884b      	ldrh	r3, [r1, #2]
    1222:	480c      	ldr	r0, [pc, #48]	; (1254 <system_gclk_chan_disable+0x50>)
    1224:	4003      	ands	r3, r0
    1226:	804b      	strh	r3, [r1, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1228:	4b08      	ldr	r3, [pc, #32]	; (124c <system_gclk_chan_disable+0x48>)
    122a:	885b      	ldrh	r3, [r3, #2]
    122c:	045b      	lsls	r3, r3, #17
    122e:	d4fb      	bmi.n	1228 <system_gclk_chan_disable+0x24>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1230:	4806      	ldr	r0, [pc, #24]	; (124c <system_gclk_chan_disable+0x48>)
    1232:	8841      	ldrh	r1, [r0, #2]
    1234:	0213      	lsls	r3, r2, #8
    1236:	4a06      	ldr	r2, [pc, #24]	; (1250 <system_gclk_chan_disable+0x4c>)
    1238:	400a      	ands	r2, r1
    123a:	4313      	orrs	r3, r2
    123c:	8043      	strh	r3, [r0, #2]
	cpu_irq_leave_critical();
    123e:	4b06      	ldr	r3, [pc, #24]	; (1258 <system_gclk_chan_disable+0x54>)
    1240:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1242:	bd10      	pop	{r4, pc}
    1244:	00000d4d 	.word	0x00000d4d
    1248:	40000c02 	.word	0x40000c02
    124c:	40000c00 	.word	0x40000c00
    1250:	fffff0ff 	.word	0xfffff0ff
    1254:	ffffbfff 	.word	0xffffbfff
    1258:	00000d8d 	.word	0x00000d8d

0000125c <system_gclk_chan_set_config>:
{
    125c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    125e:	780c      	ldrb	r4, [r1, #0]
    1260:	0224      	lsls	r4, r4, #8
    1262:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1264:	4b02      	ldr	r3, [pc, #8]	; (1270 <system_gclk_chan_set_config+0x14>)
    1266:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1268:	b2a4      	uxth	r4, r4
    126a:	4b02      	ldr	r3, [pc, #8]	; (1274 <system_gclk_chan_set_config+0x18>)
    126c:	805c      	strh	r4, [r3, #2]
}
    126e:	bd10      	pop	{r4, pc}
    1270:	00001205 	.word	0x00001205
    1274:	40000c00 	.word	0x40000c00

00001278 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1278:	b510      	push	{r4, lr}
    127a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    127c:	4b06      	ldr	r3, [pc, #24]	; (1298 <system_gclk_chan_get_hz+0x20>)
    127e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1280:	4b06      	ldr	r3, [pc, #24]	; (129c <system_gclk_chan_get_hz+0x24>)
    1282:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1284:	4b06      	ldr	r3, [pc, #24]	; (12a0 <system_gclk_chan_get_hz+0x28>)
    1286:	885c      	ldrh	r4, [r3, #2]
    1288:	0524      	lsls	r4, r4, #20
    128a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    128c:	4b05      	ldr	r3, [pc, #20]	; (12a4 <system_gclk_chan_get_hz+0x2c>)
    128e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1290:	0020      	movs	r0, r4
    1292:	4b05      	ldr	r3, [pc, #20]	; (12a8 <system_gclk_chan_get_hz+0x30>)
    1294:	4798      	blx	r3
}
    1296:	bd10      	pop	{r4, pc}
    1298:	00000d4d 	.word	0x00000d4d
    129c:	40000c02 	.word	0x40000c02
    12a0:	40000c00 	.word	0x40000c00
    12a4:	00000d8d 	.word	0x00000d8d
    12a8:	00001129 	.word	0x00001129

000012ac <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    12ac:	b570      	push	{r4, r5, r6, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    12ae:	78d3      	ldrb	r3, [r2, #3]
    12b0:	2b00      	cmp	r3, #0
    12b2:	d120      	bne.n	12f6 <_system_pinmux_config+0x4a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    12b4:	7815      	ldrb	r5, [r2, #0]
    12b6:	2d80      	cmp	r5, #128	; 0x80
    12b8:	d01b      	beq.n	12f2 <_system_pinmux_config+0x46>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    12ba:	062d      	lsls	r5, r5, #24
    12bc:	2380      	movs	r3, #128	; 0x80
    12be:	025b      	lsls	r3, r3, #9
    12c0:	431d      	orrs	r5, r3
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    12c2:	7853      	ldrb	r3, [r2, #1]
    12c4:	2b00      	cmp	r3, #0
    12c6:	d001      	beq.n	12cc <_system_pinmux_config+0x20>
    12c8:	2b02      	cmp	r3, #2
    12ca:	d10a      	bne.n	12e2 <_system_pinmux_config+0x36>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    12cc:	2380      	movs	r3, #128	; 0x80
    12ce:	029b      	lsls	r3, r3, #10
    12d0:	432b      	orrs	r3, r5

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    12d2:	7894      	ldrb	r4, [r2, #2]
    12d4:	2c00      	cmp	r4, #0
    12d6:	d002      	beq.n	12de <_system_pinmux_config+0x32>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    12d8:	23c0      	movs	r3, #192	; 0xc0
    12da:	02db      	lsls	r3, r3, #11
    12dc:	432b      	orrs	r3, r5
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    12de:	6041      	str	r1, [r0, #4]
    12e0:	001d      	movs	r5, r3
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    12e2:	7853      	ldrb	r3, [r2, #1]
    12e4:	3b01      	subs	r3, #1
    12e6:	b2db      	uxtb	r3, r3
    12e8:	2b01      	cmp	r3, #1
    12ea:	d806      	bhi.n	12fa <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    12ec:	4b13      	ldr	r3, [pc, #76]	; (133c <_system_pinmux_config+0x90>)
    12ee:	401d      	ands	r5, r3
    12f0:	e003      	b.n	12fa <_system_pinmux_config+0x4e>
	uint32_t pin_cfg = 0;
    12f2:	2500      	movs	r5, #0
    12f4:	e7e5      	b.n	12c2 <_system_pinmux_config+0x16>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    12f6:	6041      	str	r1, [r0, #4]
	uint32_t pin_cfg = 0;
    12f8:	2500      	movs	r5, #0
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    12fa:	040c      	lsls	r4, r1, #16
    12fc:	0c24      	lsrs	r4, r4, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);
    12fe:	0c0b      	lsrs	r3, r1, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1300:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1302:	26a0      	movs	r6, #160	; 0xa0
    1304:	05f6      	lsls	r6, r6, #23
    1306:	4334      	orrs	r4, r6
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1308:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    130a:	432b      	orrs	r3, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    130c:	24d0      	movs	r4, #208	; 0xd0
    130e:	0624      	lsls	r4, r4, #24
    1310:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1312:	6283      	str	r3, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1314:	78d3      	ldrb	r3, [r2, #3]
    1316:	2b00      	cmp	r3, #0
    1318:	d10a      	bne.n	1330 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    131a:	036b      	lsls	r3, r5, #13
    131c:	d503      	bpl.n	1326 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    131e:	7893      	ldrb	r3, [r2, #2]
    1320:	2b01      	cmp	r3, #1
    1322:	d006      	beq.n	1332 <_system_pinmux_config+0x86>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1324:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1326:	7853      	ldrb	r3, [r2, #1]
    1328:	3b01      	subs	r3, #1
    132a:	b2db      	uxtb	r3, r3
    132c:	2b01      	cmp	r3, #1
    132e:	d902      	bls.n	1336 <_system_pinmux_config+0x8a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1330:	bd70      	pop	{r4, r5, r6, pc}
				port->OUTSET.reg = pin_mask;
    1332:	6181      	str	r1, [r0, #24]
    1334:	e7f7      	b.n	1326 <_system_pinmux_config+0x7a>
			port->DIRSET.reg = pin_mask;
    1336:	6081      	str	r1, [r0, #8]
}
    1338:	e7fa      	b.n	1330 <_system_pinmux_config+0x84>
    133a:	46c0      	nop			; (mov r8, r8)
    133c:	fffbffff 	.word	0xfffbffff

00001340 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1340:	b510      	push	{r4, lr}
    1342:	000a      	movs	r2, r1
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
	uint8_t port_index  = (gpio_pin / 128);
    1344:	09c1      	lsrs	r1, r0, #7
	uint8_t group_index = (gpio_pin / 32);
    1346:	0943      	lsrs	r3, r0, #5

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1348:	2900      	cmp	r1, #0
    134a:	d10b      	bne.n	1364 <system_pinmux_pin_set_config+0x24>
		return &(ports[port_index]->Group[group_index]);
    134c:	01db      	lsls	r3, r3, #7
    134e:	4906      	ldr	r1, [pc, #24]	; (1368 <system_pinmux_pin_set_config+0x28>)
    1350:	468c      	mov	ip, r1
    1352:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1354:	241f      	movs	r4, #31
    1356:	4020      	ands	r0, r4
    1358:	2101      	movs	r1, #1
    135a:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    135c:	0018      	movs	r0, r3
    135e:	4b03      	ldr	r3, [pc, #12]	; (136c <system_pinmux_pin_set_config+0x2c>)
    1360:	4798      	blx	r3
}
    1362:	bd10      	pop	{r4, pc}
	} else {
		Assert(false);
		return NULL;
    1364:	2300      	movs	r3, #0
    1366:	e7f5      	b.n	1354 <system_pinmux_pin_set_config+0x14>
    1368:	41004400 	.word	0x41004400
    136c:	000012ad 	.word	0x000012ad

00001370 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1370:	4770      	bx	lr
	...

00001374 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1374:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1376:	4b05      	ldr	r3, [pc, #20]	; (138c <system_init+0x18>)
    1378:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    137a:	4b05      	ldr	r3, [pc, #20]	; (1390 <system_init+0x1c>)
    137c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    137e:	4b05      	ldr	r3, [pc, #20]	; (1394 <system_init+0x20>)
    1380:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1382:	4b05      	ldr	r3, [pc, #20]	; (1398 <system_init+0x24>)
    1384:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1386:	4b05      	ldr	r3, [pc, #20]	; (139c <system_init+0x28>)
    1388:	4798      	blx	r3
}
    138a:	bd10      	pop	{r4, pc}
    138c:	00000f59 	.word	0x00000f59
    1390:	00000d49 	.word	0x00000d49
    1394:	00001371 	.word	0x00001371
    1398:	00001371 	.word	0x00001371
    139c:	00001371 	.word	0x00001371

000013a0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    13a0:	e7fe      	b.n	13a0 <Dummy_Handler>
	...

000013a4 <Reset_Handler>:
{
    13a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    13a6:	4a23      	ldr	r2, [pc, #140]	; (1434 <Reset_Handler+0x90>)
    13a8:	4b23      	ldr	r3, [pc, #140]	; (1438 <Reset_Handler+0x94>)
    13aa:	429a      	cmp	r2, r3
    13ac:	d009      	beq.n	13c2 <Reset_Handler+0x1e>
    13ae:	4b22      	ldr	r3, [pc, #136]	; (1438 <Reset_Handler+0x94>)
    13b0:	4a20      	ldr	r2, [pc, #128]	; (1434 <Reset_Handler+0x90>)
    13b2:	e003      	b.n	13bc <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
    13b4:	6811      	ldr	r1, [r2, #0]
    13b6:	6019      	str	r1, [r3, #0]
    13b8:	3304      	adds	r3, #4
    13ba:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    13bc:	491f      	ldr	r1, [pc, #124]	; (143c <Reset_Handler+0x98>)
    13be:	428b      	cmp	r3, r1
    13c0:	d3f8      	bcc.n	13b4 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
    13c2:	4b1f      	ldr	r3, [pc, #124]	; (1440 <Reset_Handler+0x9c>)
    13c4:	e002      	b.n	13cc <Reset_Handler+0x28>
                *pDest++ = 0;
    13c6:	2200      	movs	r2, #0
    13c8:	601a      	str	r2, [r3, #0]
    13ca:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
    13cc:	4a1d      	ldr	r2, [pc, #116]	; (1444 <Reset_Handler+0xa0>)
    13ce:	4293      	cmp	r3, r2
    13d0:	d3f9      	bcc.n	13c6 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    13d2:	4a1d      	ldr	r2, [pc, #116]	; (1448 <Reset_Handler+0xa4>)
    13d4:	21ff      	movs	r1, #255	; 0xff
    13d6:	4b1d      	ldr	r3, [pc, #116]	; (144c <Reset_Handler+0xa8>)
    13d8:	438b      	bics	r3, r1
    13da:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    13dc:	39fd      	subs	r1, #253	; 0xfd
    13de:	2390      	movs	r3, #144	; 0x90
    13e0:	005b      	lsls	r3, r3, #1
    13e2:	4a1b      	ldr	r2, [pc, #108]	; (1450 <Reset_Handler+0xac>)
    13e4:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    13e6:	4a1b      	ldr	r2, [pc, #108]	; (1454 <Reset_Handler+0xb0>)
    13e8:	78d3      	ldrb	r3, [r2, #3]
    13ea:	2503      	movs	r5, #3
    13ec:	43ab      	bics	r3, r5
    13ee:	2402      	movs	r4, #2
    13f0:	4323      	orrs	r3, r4
    13f2:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    13f4:	78d3      	ldrb	r3, [r2, #3]
    13f6:	270c      	movs	r7, #12
    13f8:	43bb      	bics	r3, r7
    13fa:	2608      	movs	r6, #8
    13fc:	4333      	orrs	r3, r6
    13fe:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1400:	4b15      	ldr	r3, [pc, #84]	; (1458 <Reset_Handler+0xb4>)
    1402:	7b98      	ldrb	r0, [r3, #14]
    1404:	2230      	movs	r2, #48	; 0x30
    1406:	4390      	bics	r0, r2
    1408:	2220      	movs	r2, #32
    140a:	4310      	orrs	r0, r2
    140c:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    140e:	7b99      	ldrb	r1, [r3, #14]
    1410:	43b9      	bics	r1, r7
    1412:	4331      	orrs	r1, r6
    1414:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1416:	7b9a      	ldrb	r2, [r3, #14]
    1418:	43aa      	bics	r2, r5
    141a:	4322      	orrs	r2, r4
    141c:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    141e:	4a0f      	ldr	r2, [pc, #60]	; (145c <Reset_Handler+0xb8>)
    1420:	6851      	ldr	r1, [r2, #4]
    1422:	2380      	movs	r3, #128	; 0x80
    1424:	430b      	orrs	r3, r1
    1426:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1428:	4b0d      	ldr	r3, [pc, #52]	; (1460 <Reset_Handler+0xbc>)
    142a:	4798      	blx	r3
        main();
    142c:	4b0d      	ldr	r3, [pc, #52]	; (1464 <Reset_Handler+0xc0>)
    142e:	4798      	blx	r3
    1430:	e7fe      	b.n	1430 <Reset_Handler+0x8c>
    1432:	46c0      	nop			; (mov r8, r8)
    1434:	00001848 	.word	0x00001848
    1438:	20000000 	.word	0x20000000
    143c:	2000000c 	.word	0x2000000c
    1440:	2000000c 	.word	0x2000000c
    1444:	200000b8 	.word	0x200000b8
    1448:	e000ed00 	.word	0xe000ed00
    144c:	00000000 	.word	0x00000000
    1450:	41007000 	.word	0x41007000
    1454:	41005000 	.word	0x41005000
    1458:	41004800 	.word	0x41004800
    145c:	41004000 	.word	0x41004000
    1460:	00001759 	.word	0x00001759
    1464:	000015b1 	.word	0x000015b1

00001468 <conf_port_pin>:
 * Parameters       : void
 * Return Values(s) : void
 * Description      : Configures the GPIO pins.
 */
void conf_port_pin(void)
{
    1468:	b5f0      	push	{r4, r5, r6, r7, lr}
    146a:	46ce      	mov	lr, r9
    146c:	4647      	mov	r7, r8
    146e:	b580      	push	{r7, lr}
    1470:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1472:	ac01      	add	r4, sp, #4
    1474:	2300      	movs	r3, #0
    1476:	4698      	mov	r8, r3
    1478:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    147a:	2601      	movs	r6, #1
    147c:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    147e:	70a3      	strb	r3, [r4, #2]
	
	/**************config pin for 245*************/
	// cts
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
    config_port_pin.input_pull = PORT_PIN_PULL_UP;
	port_pin_set_config(CTS245, &config_port_pin);
    1480:	0021      	movs	r1, r4
    1482:	2007      	movs	r0, #7
    1484:	4d20      	ldr	r5, [pc, #128]	; (1508 <conf_port_pin+0xa0>)
    1486:	47a8      	blx	r5
    
	// rts
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    1488:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(RTS245, &config_port_pin);
    148a:	0021      	movs	r1, r4
    148c:	2006      	movs	r0, #6
    148e:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1490:	4f1e      	ldr	r7, [pc, #120]	; (150c <conf_port_pin+0xa4>)
    1492:	2340      	movs	r3, #64	; 0x40
    1494:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(RTS245, true);
    
    // paen
	port_pin_set_config(PAEN245, &config_port_pin);
    1496:	0021      	movs	r1, r4
    1498:	2001      	movs	r0, #1
    149a:	47a8      	blx	r5
    149c:	2302      	movs	r3, #2
    149e:	4699      	mov	r9, r3
    14a0:	61bb      	str	r3, [r7, #24]
    port_pin_set_output_level(PAEN245, true);
    
	// config
	port_pin_set_config(CONFIG245, &config_port_pin);
    14a2:	0021      	movs	r1, r4
    14a4:	2002      	movs	r0, #2
    14a6:	47a8      	blx	r5
    14a8:	2304      	movs	r3, #4
    14aa:	61bb      	str	r3, [r7, #24]
    port_pin_set_output_level(CONFIG245, true);
    
	// reset
	port_pin_set_config(RESET245, &config_port_pin);
    14ac:	0021      	movs	r1, r4
    14ae:	2003      	movs	r0, #3
    14b0:	47a8      	blx	r5
    14b2:	2308      	movs	r3, #8
    14b4:	61bb      	str	r3, [r7, #24]
    port_pin_set_output_level(RESET245, true);
	
    
	/**************config pin for 915*************/
	// cts
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
    14b6:	4643      	mov	r3, r8
    14b8:	7023      	strb	r3, [r4, #0]
    config_port_pin.input_pull = PORT_PIN_PULL_UP;
    14ba:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(CTS915, &config_port_pin);
    14bc:	0021      	movs	r1, r4
    14be:	200f      	movs	r0, #15
    14c0:	47a8      	blx	r5
    
	// rts
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    14c2:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(RTS915, &config_port_pin);
    14c4:	0021      	movs	r1, r4
    14c6:	200e      	movs	r0, #14
    14c8:	47a8      	blx	r5
    14ca:	2380      	movs	r3, #128	; 0x80
    14cc:	01db      	lsls	r3, r3, #7
    14ce:	61bb      	str	r3, [r7, #24]
    port_pin_set_output_level(RTS915, true);
    
	// wake
	// Wake up from low power modes on rising edge
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    14d0:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
    14d2:	464b      	mov	r3, r9
    14d4:	7063      	strb	r3, [r4, #1]
	port_pin_set_config(WAKE915, &config_port_pin);
    14d6:	0021      	movs	r1, r4
    14d8:	202f      	movs	r0, #47	; 0x2f
    14da:	47a8      	blx	r5
    14dc:	2280      	movs	r2, #128	; 0x80
    14de:	0212      	lsls	r2, r2, #8
    14e0:	4b0b      	ldr	r3, [pc, #44]	; (1510 <conf_port_pin+0xa8>)
    14e2:	619a      	str	r2, [r3, #24]
    //port_pin_set_output_level(PIN_PA08, true);
	
    
	/**************config pin for 40*************/
	// ss (cs)
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    14e4:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
    14e6:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(SS40, &config_port_pin);
    14e8:	0021      	movs	r1, r4
    14ea:	2018      	movs	r0, #24
    14ec:	47a8      	blx	r5
    14ee:	2380      	movs	r3, #128	; 0x80
    14f0:	045b      	lsls	r3, r3, #17
    14f2:	61bb      	str	r3, [r7, #24]
    port_pin_set_output_level(SS40, true);
    
	// irq
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
    14f4:	4643      	mov	r3, r8
    14f6:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(IRQ40, &config_port_pin);
    14f8:	0021      	movs	r1, r4
    14fa:	201b      	movs	r0, #27
    14fc:	47a8      	blx	r5
} // end conf_port_pin(void)
    14fe:	b003      	add	sp, #12
    1500:	bc0c      	pop	{r2, r3}
    1502:	4690      	mov	r8, r2
    1504:	4699      	mov	r9, r3
    1506:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1508:	0000034d 	.word	0x0000034d
    150c:	41004400 	.word	0x41004400
    1510:	41004480 	.word	0x41004480

00001514 <clk_osc8m_init>:
 * Return Values(s) : void
 * Description      : Configures the system clock to use the internal
 *  8 MHz oscillator.
 */
void clk_osc8m_init(void)
{
    1514:	b500      	push	{lr}
    1516:	b083      	sub	sp, #12

	/*config the 8 MHz oscillator
	divide by 1 = 8 MHz clock
	run on demand
	don't run in standby*/
	osc8_config.prescaler = SYSTEM_OSC8M_DIV_1;
    1518:	a801      	add	r0, sp, #4
    151a:	2300      	movs	r3, #0
    151c:	7003      	strb	r3, [r0, #0]
	osc8_config.on_demand = true;
    151e:	2201      	movs	r2, #1
    1520:	7082      	strb	r2, [r0, #2]
	osc8_config.run_in_standby = false;
    1522:	7043      	strb	r3, [r0, #1]
	
	//set the 8MHz internal oscillator config
	system_clock_source_osc8m_set_config(&osc8_config);
    1524:	4b01      	ldr	r3, [pc, #4]	; (152c <clk_osc8m_init+0x18>)
    1526:	4798      	blx	r3
}
    1528:	b003      	add	sp, #12
    152a:	bd00      	pop	{pc}
    152c:	00000e71 	.word	0x00000e71

00001530 <clk_gclk0_init>:
 * Return Values(s) : void
 * Description      : Initializes Generic Clock0, which is used to supply
 *  internal MCU peripherals with a regulated clock.
 */
void clk_gclk0_init(void)
{
    1530:	b500      	push	{lr}
    1532:	b085      	sub	sp, #20
	struct system_gclk_gen_config gclk0_config;
    
    // init MCLK
	system_gclk_init();
    1534:	4b0a      	ldr	r3, [pc, #40]	; (1560 <clk_gclk0_init+0x30>)
    1536:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    1538:	2300      	movs	r3, #0
    153a:	4a0a      	ldr	r2, [pc, #40]	; (1564 <clk_gclk0_init+0x34>)
    153c:	7213      	strb	r3, [r2, #8]
	
	// set CPU clock division factor to 1 = 8 MHz CPU
	system_cpu_clock_set_divider(SYSTEM_MAIN_CLOCK_DIV_1);
	
	// use the 8 MHz source
	gclk0_config.source_clock = SYSTEM_CLOCK_SOURCE_OSC8M;
    153e:	a901      	add	r1, sp, #4
    1540:	2206      	movs	r2, #6
    1542:	700a      	strb	r2, [r1, #0]
    // don't output it to a pin (requires additional config)
	gclk0_config.output_enable = false;
    1544:	724b      	strb	r3, [r1, #9]
    // we're not outputting it to a pin, so don't need to set it high when disabled
	gclk0_config.high_when_disabled = false;
    1546:	704b      	strb	r3, [r1, #1]
    // division factor of 1, we're already at 8 MHz
	gclk0_config.division_factor = 1;
    1548:	3a05      	subs	r2, #5
    154a:	604a      	str	r2, [r1, #4]
    // don't run in standby
	gclk0_config.run_in_standby = false;
    154c:	720b      	strb	r3, [r1, #8]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk0_config);
    154e:	2000      	movs	r0, #0
    1550:	4b05      	ldr	r3, [pc, #20]	; (1568 <clk_gclk0_init+0x38>)
    1552:	4798      	blx	r3
	
	//enable GCLK0
	system_gclk_gen_enable(GCLK_GENERATOR_0);
    1554:	2000      	movs	r0, #0
    1556:	4b05      	ldr	r3, [pc, #20]	; (156c <clk_gclk0_init+0x3c>)
    1558:	4798      	blx	r3
    155a:	b005      	add	sp, #20
    155c:	bd00      	pop	{pc}
    155e:	46c0      	nop			; (mov r8, r8)
    1560:	00000fdd 	.word	0x00000fdd
    1564:	40000400 	.word	0x40000400
    1568:	00001001 	.word	0x00001001
    156c:	000010d1 	.word	0x000010d1

00001570 <sys_clk_init>:
{
    1570:	b510      	push	{r4, lr}
	clk_osc8m_init();
    1572:	4b03      	ldr	r3, [pc, #12]	; (1580 <sys_clk_init+0x10>)
    1574:	4798      	blx	r3
	clk_gclk0_init();
    1576:	4b03      	ldr	r3, [pc, #12]	; (1584 <sys_clk_init+0x14>)
    1578:	4798      	blx	r3
    delay_init();
    157a:	4b03      	ldr	r3, [pc, #12]	; (1588 <sys_clk_init+0x18>)
    157c:	4798      	blx	r3
}
    157e:	bd10      	pop	{r4, pc}
    1580:	00001515 	.word	0x00001515
    1584:	00001531 	.word	0x00001531
    1588:	000002e1 	.word	0x000002e1

0000158c <simSysInit>:
{
    158c:	b510      	push	{r4, lr}
	system_init();
    158e:	4b04      	ldr	r3, [pc, #16]	; (15a0 <simSysInit+0x14>)
    1590:	4798      	blx	r3
	sys_clk_init();
    1592:	4b04      	ldr	r3, [pc, #16]	; (15a4 <simSysInit+0x18>)
    1594:	4798      	blx	r3
	conf_port_pin();
    1596:	4b04      	ldr	r3, [pc, #16]	; (15a8 <simSysInit+0x1c>)
    1598:	4798      	blx	r3
    uartfiber_init();
    159a:	4b04      	ldr	r3, [pc, #16]	; (15ac <simSysInit+0x20>)
    159c:	4798      	blx	r3
}
    159e:	bd10      	pop	{r4, pc}
    15a0:	00001375 	.word	0x00001375
    15a4:	00001571 	.word	0x00001571
    15a8:	00001469 	.word	0x00001469
    15ac:	000001e9 	.word	0x000001e9

000015b0 <main>:
{
    15b0:	b500      	push	{lr}
    15b2:	b085      	sub	sp, #20
    rssi_vals acquired_rssi = {10, 20, 30};
    15b4:	4b09      	ldr	r3, [pc, #36]	; (15dc <main+0x2c>)
    15b6:	681a      	ldr	r2, [r3, #0]
    15b8:	9202      	str	r2, [sp, #8]
    15ba:	8899      	ldrh	r1, [r3, #4]
    15bc:	aa02      	add	r2, sp, #8
    15be:	8091      	strh	r1, [r2, #4]
	struct measurement test_data = {10, 20, 30, 40};
    15c0:	689b      	ldr	r3, [r3, #8]
    15c2:	9301      	str	r3, [sp, #4]
    simSysInit();
    15c4:	4b06      	ldr	r3, [pc, #24]	; (15e0 <main+0x30>)
    15c6:	4798      	blx	r3
    delay_ms(100);
    15c8:	2064      	movs	r0, #100	; 0x64
    15ca:	4b06      	ldr	r3, [pc, #24]	; (15e4 <main+0x34>)
    15cc:	4798      	blx	r3
		usart_fiber_write(test_data);
    15ce:	9801      	ldr	r0, [sp, #4]
    15d0:	4b05      	ldr	r3, [pc, #20]	; (15e8 <main+0x38>)
    15d2:	4798      	blx	r3
        delay_ms(100);
    15d4:	2064      	movs	r0, #100	; 0x64
    15d6:	4b03      	ldr	r3, [pc, #12]	; (15e4 <main+0x34>)
    15d8:	4798      	blx	r3
    15da:	e7f8      	b.n	15ce <main+0x1e>
    15dc:	0000181c 	.word	0x0000181c
    15e0:	0000158d 	.word	0x0000158d
    15e4:	0000031d 	.word	0x0000031d
    15e8:	000002a9 	.word	0x000002a9

000015ec <__udivsi3>:
    15ec:	2200      	movs	r2, #0
    15ee:	0843      	lsrs	r3, r0, #1
    15f0:	428b      	cmp	r3, r1
    15f2:	d374      	bcc.n	16de <__udivsi3+0xf2>
    15f4:	0903      	lsrs	r3, r0, #4
    15f6:	428b      	cmp	r3, r1
    15f8:	d35f      	bcc.n	16ba <__udivsi3+0xce>
    15fa:	0a03      	lsrs	r3, r0, #8
    15fc:	428b      	cmp	r3, r1
    15fe:	d344      	bcc.n	168a <__udivsi3+0x9e>
    1600:	0b03      	lsrs	r3, r0, #12
    1602:	428b      	cmp	r3, r1
    1604:	d328      	bcc.n	1658 <__udivsi3+0x6c>
    1606:	0c03      	lsrs	r3, r0, #16
    1608:	428b      	cmp	r3, r1
    160a:	d30d      	bcc.n	1628 <__udivsi3+0x3c>
    160c:	22ff      	movs	r2, #255	; 0xff
    160e:	0209      	lsls	r1, r1, #8
    1610:	ba12      	rev	r2, r2
    1612:	0c03      	lsrs	r3, r0, #16
    1614:	428b      	cmp	r3, r1
    1616:	d302      	bcc.n	161e <__udivsi3+0x32>
    1618:	1212      	asrs	r2, r2, #8
    161a:	0209      	lsls	r1, r1, #8
    161c:	d065      	beq.n	16ea <__udivsi3+0xfe>
    161e:	0b03      	lsrs	r3, r0, #12
    1620:	428b      	cmp	r3, r1
    1622:	d319      	bcc.n	1658 <__udivsi3+0x6c>
    1624:	e000      	b.n	1628 <__udivsi3+0x3c>
    1626:	0a09      	lsrs	r1, r1, #8
    1628:	0bc3      	lsrs	r3, r0, #15
    162a:	428b      	cmp	r3, r1
    162c:	d301      	bcc.n	1632 <__udivsi3+0x46>
    162e:	03cb      	lsls	r3, r1, #15
    1630:	1ac0      	subs	r0, r0, r3
    1632:	4152      	adcs	r2, r2
    1634:	0b83      	lsrs	r3, r0, #14
    1636:	428b      	cmp	r3, r1
    1638:	d301      	bcc.n	163e <__udivsi3+0x52>
    163a:	038b      	lsls	r3, r1, #14
    163c:	1ac0      	subs	r0, r0, r3
    163e:	4152      	adcs	r2, r2
    1640:	0b43      	lsrs	r3, r0, #13
    1642:	428b      	cmp	r3, r1
    1644:	d301      	bcc.n	164a <__udivsi3+0x5e>
    1646:	034b      	lsls	r3, r1, #13
    1648:	1ac0      	subs	r0, r0, r3
    164a:	4152      	adcs	r2, r2
    164c:	0b03      	lsrs	r3, r0, #12
    164e:	428b      	cmp	r3, r1
    1650:	d301      	bcc.n	1656 <__udivsi3+0x6a>
    1652:	030b      	lsls	r3, r1, #12
    1654:	1ac0      	subs	r0, r0, r3
    1656:	4152      	adcs	r2, r2
    1658:	0ac3      	lsrs	r3, r0, #11
    165a:	428b      	cmp	r3, r1
    165c:	d301      	bcc.n	1662 <__udivsi3+0x76>
    165e:	02cb      	lsls	r3, r1, #11
    1660:	1ac0      	subs	r0, r0, r3
    1662:	4152      	adcs	r2, r2
    1664:	0a83      	lsrs	r3, r0, #10
    1666:	428b      	cmp	r3, r1
    1668:	d301      	bcc.n	166e <__udivsi3+0x82>
    166a:	028b      	lsls	r3, r1, #10
    166c:	1ac0      	subs	r0, r0, r3
    166e:	4152      	adcs	r2, r2
    1670:	0a43      	lsrs	r3, r0, #9
    1672:	428b      	cmp	r3, r1
    1674:	d301      	bcc.n	167a <__udivsi3+0x8e>
    1676:	024b      	lsls	r3, r1, #9
    1678:	1ac0      	subs	r0, r0, r3
    167a:	4152      	adcs	r2, r2
    167c:	0a03      	lsrs	r3, r0, #8
    167e:	428b      	cmp	r3, r1
    1680:	d301      	bcc.n	1686 <__udivsi3+0x9a>
    1682:	020b      	lsls	r3, r1, #8
    1684:	1ac0      	subs	r0, r0, r3
    1686:	4152      	adcs	r2, r2
    1688:	d2cd      	bcs.n	1626 <__udivsi3+0x3a>
    168a:	09c3      	lsrs	r3, r0, #7
    168c:	428b      	cmp	r3, r1
    168e:	d301      	bcc.n	1694 <__udivsi3+0xa8>
    1690:	01cb      	lsls	r3, r1, #7
    1692:	1ac0      	subs	r0, r0, r3
    1694:	4152      	adcs	r2, r2
    1696:	0983      	lsrs	r3, r0, #6
    1698:	428b      	cmp	r3, r1
    169a:	d301      	bcc.n	16a0 <__udivsi3+0xb4>
    169c:	018b      	lsls	r3, r1, #6
    169e:	1ac0      	subs	r0, r0, r3
    16a0:	4152      	adcs	r2, r2
    16a2:	0943      	lsrs	r3, r0, #5
    16a4:	428b      	cmp	r3, r1
    16a6:	d301      	bcc.n	16ac <__udivsi3+0xc0>
    16a8:	014b      	lsls	r3, r1, #5
    16aa:	1ac0      	subs	r0, r0, r3
    16ac:	4152      	adcs	r2, r2
    16ae:	0903      	lsrs	r3, r0, #4
    16b0:	428b      	cmp	r3, r1
    16b2:	d301      	bcc.n	16b8 <__udivsi3+0xcc>
    16b4:	010b      	lsls	r3, r1, #4
    16b6:	1ac0      	subs	r0, r0, r3
    16b8:	4152      	adcs	r2, r2
    16ba:	08c3      	lsrs	r3, r0, #3
    16bc:	428b      	cmp	r3, r1
    16be:	d301      	bcc.n	16c4 <__udivsi3+0xd8>
    16c0:	00cb      	lsls	r3, r1, #3
    16c2:	1ac0      	subs	r0, r0, r3
    16c4:	4152      	adcs	r2, r2
    16c6:	0883      	lsrs	r3, r0, #2
    16c8:	428b      	cmp	r3, r1
    16ca:	d301      	bcc.n	16d0 <__udivsi3+0xe4>
    16cc:	008b      	lsls	r3, r1, #2
    16ce:	1ac0      	subs	r0, r0, r3
    16d0:	4152      	adcs	r2, r2
    16d2:	0843      	lsrs	r3, r0, #1
    16d4:	428b      	cmp	r3, r1
    16d6:	d301      	bcc.n	16dc <__udivsi3+0xf0>
    16d8:	004b      	lsls	r3, r1, #1
    16da:	1ac0      	subs	r0, r0, r3
    16dc:	4152      	adcs	r2, r2
    16de:	1a41      	subs	r1, r0, r1
    16e0:	d200      	bcs.n	16e4 <__udivsi3+0xf8>
    16e2:	4601      	mov	r1, r0
    16e4:	4152      	adcs	r2, r2
    16e6:	4610      	mov	r0, r2
    16e8:	4770      	bx	lr
    16ea:	e7ff      	b.n	16ec <__udivsi3+0x100>
    16ec:	b501      	push	{r0, lr}
    16ee:	2000      	movs	r0, #0
    16f0:	f000 f806 	bl	1700 <__aeabi_idiv0>
    16f4:	bd02      	pop	{r1, pc}
    16f6:	46c0      	nop			; (mov r8, r8)

000016f8 <__aeabi_uidivmod>:
    16f8:	2900      	cmp	r1, #0
    16fa:	d0f7      	beq.n	16ec <__udivsi3+0x100>
    16fc:	e776      	b.n	15ec <__udivsi3>
    16fe:	4770      	bx	lr

00001700 <__aeabi_idiv0>:
    1700:	4770      	bx	lr
    1702:	46c0      	nop			; (mov r8, r8)

00001704 <__aeabi_lmul>:
    1704:	b5f0      	push	{r4, r5, r6, r7, lr}
    1706:	46ce      	mov	lr, r9
    1708:	4647      	mov	r7, r8
    170a:	0415      	lsls	r5, r2, #16
    170c:	0c2d      	lsrs	r5, r5, #16
    170e:	002e      	movs	r6, r5
    1710:	b580      	push	{r7, lr}
    1712:	0407      	lsls	r7, r0, #16
    1714:	0c14      	lsrs	r4, r2, #16
    1716:	0c3f      	lsrs	r7, r7, #16
    1718:	4699      	mov	r9, r3
    171a:	0c03      	lsrs	r3, r0, #16
    171c:	437e      	muls	r6, r7
    171e:	435d      	muls	r5, r3
    1720:	4367      	muls	r7, r4
    1722:	4363      	muls	r3, r4
    1724:	197f      	adds	r7, r7, r5
    1726:	0c34      	lsrs	r4, r6, #16
    1728:	19e4      	adds	r4, r4, r7
    172a:	469c      	mov	ip, r3
    172c:	42a5      	cmp	r5, r4
    172e:	d903      	bls.n	1738 <__aeabi_lmul+0x34>
    1730:	2380      	movs	r3, #128	; 0x80
    1732:	025b      	lsls	r3, r3, #9
    1734:	4698      	mov	r8, r3
    1736:	44c4      	add	ip, r8
    1738:	464b      	mov	r3, r9
    173a:	4351      	muls	r1, r2
    173c:	4343      	muls	r3, r0
    173e:	0436      	lsls	r6, r6, #16
    1740:	0c36      	lsrs	r6, r6, #16
    1742:	0c25      	lsrs	r5, r4, #16
    1744:	0424      	lsls	r4, r4, #16
    1746:	4465      	add	r5, ip
    1748:	19a4      	adds	r4, r4, r6
    174a:	1859      	adds	r1, r3, r1
    174c:	1949      	adds	r1, r1, r5
    174e:	0020      	movs	r0, r4
    1750:	bc0c      	pop	{r2, r3}
    1752:	4690      	mov	r8, r2
    1754:	4699      	mov	r9, r3
    1756:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001758 <__libc_init_array>:
    1758:	b570      	push	{r4, r5, r6, lr}
    175a:	2600      	movs	r6, #0
    175c:	4d0c      	ldr	r5, [pc, #48]	; (1790 <__libc_init_array+0x38>)
    175e:	4c0d      	ldr	r4, [pc, #52]	; (1794 <__libc_init_array+0x3c>)
    1760:	1b64      	subs	r4, r4, r5
    1762:	10a4      	asrs	r4, r4, #2
    1764:	42a6      	cmp	r6, r4
    1766:	d109      	bne.n	177c <__libc_init_array+0x24>
    1768:	2600      	movs	r6, #0
    176a:	f000 f85d 	bl	1828 <_init>
    176e:	4d0a      	ldr	r5, [pc, #40]	; (1798 <__libc_init_array+0x40>)
    1770:	4c0a      	ldr	r4, [pc, #40]	; (179c <__libc_init_array+0x44>)
    1772:	1b64      	subs	r4, r4, r5
    1774:	10a4      	asrs	r4, r4, #2
    1776:	42a6      	cmp	r6, r4
    1778:	d105      	bne.n	1786 <__libc_init_array+0x2e>
    177a:	bd70      	pop	{r4, r5, r6, pc}
    177c:	00b3      	lsls	r3, r6, #2
    177e:	58eb      	ldr	r3, [r5, r3]
    1780:	4798      	blx	r3
    1782:	3601      	adds	r6, #1
    1784:	e7ee      	b.n	1764 <__libc_init_array+0xc>
    1786:	00b3      	lsls	r3, r6, #2
    1788:	58eb      	ldr	r3, [r5, r3]
    178a:	4798      	blx	r3
    178c:	3601      	adds	r6, #1
    178e:	e7f2      	b.n	1776 <__libc_init_array+0x1e>
    1790:	00001834 	.word	0x00001834
    1794:	00001834 	.word	0x00001834
    1798:	00001834 	.word	0x00001834
    179c:	00001838 	.word	0x00001838

000017a0 <memcpy>:
    17a0:	2300      	movs	r3, #0
    17a2:	b510      	push	{r4, lr}
    17a4:	429a      	cmp	r2, r3
    17a6:	d100      	bne.n	17aa <memcpy+0xa>
    17a8:	bd10      	pop	{r4, pc}
    17aa:	5ccc      	ldrb	r4, [r1, r3]
    17ac:	54c4      	strb	r4, [r0, r3]
    17ae:	3301      	adds	r3, #1
    17b0:	e7f8      	b.n	17a4 <memcpy+0x4>
    17b2:	0000      	movs	r0, r0
    17b4:	42000800 	.word	0x42000800
    17b8:	42000c00 	.word	0x42000c00
    17bc:	42001000 	.word	0x42001000
    17c0:	42001400 	.word	0x42001400
    17c4:	42001800 	.word	0x42001800
    17c8:	42001c00 	.word	0x42001c00
    17cc:	0c0b0a09 	.word	0x0c0b0a09
    17d0:	00000e0d 	.word	0x00000e0d
    17d4:	00000df4 	.word	0x00000df4
    17d8:	00000e4c 	.word	0x00000e4c
    17dc:	00000e4c 	.word	0x00000e4c
    17e0:	00000dee 	.word	0x00000dee
    17e4:	00000dee 	.word	0x00000dee
    17e8:	00000e08 	.word	0x00000e08
    17ec:	00000dfa 	.word	0x00000dfa
    17f0:	00000e0e 	.word	0x00000e0e
    17f4:	00000e3c 	.word	0x00000e3c
    17f8:	00000ed8 	.word	0x00000ed8
    17fc:	00000f46 	.word	0x00000f46
    1800:	00000f46 	.word	0x00000f46
    1804:	00000eb8 	.word	0x00000eb8
    1808:	00000eca 	.word	0x00000eca
    180c:	00000ee8 	.word	0x00000ee8
    1810:	00000ebc 	.word	0x00000ebc
    1814:	00000ef8 	.word	0x00000ef8
    1818:	00000f34 	.word	0x00000f34
    181c:	0014000a 	.word	0x0014000a
    1820:	0000001e 	.word	0x0000001e
    1824:	281e140a 	.word	0x281e140a

00001828 <_init>:
    1828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    182a:	46c0      	nop			; (mov r8, r8)
    182c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    182e:	bc08      	pop	{r3}
    1830:	469e      	mov	lr, r3
    1832:	4770      	bx	lr

00001834 <__init_array_start>:
    1834:	000000dd 	.word	0x000000dd

00001838 <_fini>:
    1838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    183a:	46c0      	nop			; (mov r8, r8)
    183c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    183e:	bc08      	pop	{r3}
    1840:	469e      	mov	lr, r3
    1842:	4770      	bx	lr

00001844 <__fini_array_start>:
    1844:	000000b5 	.word	0x000000b5
