// Seed: 819904835
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  tri  id_5;
  always @(posedge 1) id_3 = id_5 | 1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(id_1) $display;
  assign id_3[1'b0] = 1 == id_2 - 1;
  wire  id_7;
  uwire id_8;
  module_0(
      id_8, id_7, id_5
  );
  assign id_4[1 : 1] = 1;
  wire id_9;
  assign id_8 = 1;
endmodule
