GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      84 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:32,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1410:1410:1410:4000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda4-matrixmul/sm86_a6000/input-512/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1410000000.000000:1410000000.000000:1410000000.000000:4000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070921985816:0.00000000070921985816:0.00000000070921985816:0.00000000025000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f67dd500000,1048576
launching memcpy command : MemcpyHtoD,0x00007f67dd600000,1048576
Processing kernel /benchrun/accelsim-sass/cuda4-matrixmul/sm86_a6000/input-512/results/traces/kernel-1.traceg
-kernel name = _Z8mult_gpuPfS_S_ii
-kernel id = 1
-grid dim = (16,16,1)
-block dim = (32,32,1)
-shmem = 8192
-nregs = 30
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f680b000000
-local mem base_addr = 0x00007f6809000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda4-matrixmul/sm86_a6000/input-512/results/traces/kernel-1.traceg
launching kernel name: _Z8mult_gpuPfS_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,2,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,2,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,2,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,3,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,3,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,3,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,3,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,3,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,3,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,3,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,3,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,4,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,4,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,4,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,4,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,4,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,4,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,4,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,4,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,5,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,5,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,5,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,6,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,6,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,6,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,6,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,6,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,6,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,6,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,6,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,7,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,7,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,7,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,7,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,7,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,7,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,7,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,7,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,7,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,8,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,8,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,8,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,8,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,8,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,8,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,8,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,8,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,8,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,8,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,8,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,8,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,8,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,8,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,8,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,9,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,9,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,9,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,9,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,9,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,9,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,9,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,9,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,9,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,9,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,9,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,9,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,9,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,9,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,9,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,10,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,10,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,10,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,10,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,10,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,10,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,10,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,10,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,10,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,10,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,10,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,10,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,10,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,10,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,10,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,11,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,11,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,11,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,11,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,11,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,11,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,11,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,11,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,11,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,11,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,11,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,11,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,11,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,11,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,12,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,12,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,12,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,12,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,12,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,12,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,12,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,12,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,12,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,12,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,12,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,12,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,12,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,12,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,12,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,13,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,13,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,13,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,13,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,13,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,13,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,13,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,13,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,13,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,13,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,13,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,13,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,13,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,13,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,13,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,14,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,14,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,14,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,14,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,14,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,14,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,14,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,14,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,14,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,14,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,14,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,14,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,14,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,14,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,15,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,15,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,15,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 4,15,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 5,15,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 6,15,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 7,15,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 8,15,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 9,15,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 10,15,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 11,15,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 12,15,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 13,15,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 14,15,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 15,15,0
Destroy streams for kernel 1: size 0
kernel_name = _Z8mult_gpuPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 203845
gpu_sim_insn = 397410304
gpu_ipc =    1949.5710
gpu_tot_sim_cycle = 203845
gpu_tot_sim_insn = 397410304
gpu_tot_ipc =    1949.5710
gpu_tot_issued_cta = 256
gpu_occupancy = 66.0966% 
gpu_tot_occupancy = 66.0966% 
max_total_param_size = 0
gpu_stall_dramfull = 820670
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.3047
partiton_level_parallism_total  =       5.3047
partiton_level_parallism_util =       6.3590
partiton_level_parallism_util_total  =       6.3590
L2_BW  =     239.3497 GB/Sec
L2_BW_total  =     239.3497 GB/Sec
gpu_total_sim_rate=367632

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17018
	L1D_cache_core[1]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22613
	L1D_cache_core[2]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16977
	L1D_cache_core[3]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16948
	L1D_cache_core[4]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16978
	L1D_cache_core[5]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16927
	L1D_cache_core[6]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16941
	L1D_cache_core[7]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16997
	L1D_cache_core[8]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16904
	L1D_cache_core[9]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16946
	L1D_cache_core[10]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16934
	L1D_cache_core[11]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16940
	L1D_cache_core[12]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16888
	L1D_cache_core[13]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16914
	L1D_cache_core[14]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16970
	L1D_cache_core[15]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16910
	L1D_cache_core[16]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16937
	L1D_cache_core[17]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16911
	L1D_cache_core[18]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16916
	L1D_cache_core[19]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16976
	L1D_cache_core[20]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22660
	L1D_cache_core[21]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16916
	L1D_cache_core[22]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16870
	L1D_cache_core[23]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16932
	L1D_cache_core[24]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16955
	L1D_cache_core[25]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16920
	L1D_cache_core[26]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16965
	L1D_cache_core[27]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16884
	L1D_cache_core[28]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16905
	L1D_cache_core[29]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16952
	L1D_cache_core[30]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16959
	L1D_cache_core[31]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16938
	L1D_cache_core[32]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16951
	L1D_cache_core[33]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16943
	L1D_cache_core[34]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16951
	L1D_cache_core[35]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22470
	L1D_cache_core[36]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16988
	L1D_cache_core[37]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16924
	L1D_cache_core[38]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16871
	L1D_cache_core[39]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16926
	L1D_cache_core[40]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16917
	L1D_cache_core[41]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16944
	L1D_cache_core[42]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16934
	L1D_cache_core[43]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16922
	L1D_cache_core[44]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16966
	L1D_cache_core[45]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17044
	L1D_cache_core[46]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16954
	L1D_cache_core[47]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16951
	L1D_cache_core[48]: Access = 16896, Miss = 16896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22593
	L1D_cache_core[49]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16921
	L1D_cache_core[50]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16961
	L1D_cache_core[51]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16887
	L1D_cache_core[52]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16899
	L1D_cache_core[53]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16949
	L1D_cache_core[54]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17017
	L1D_cache_core[55]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16976
	L1D_cache_core[56]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16980
	L1D_cache_core[57]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16908
	L1D_cache_core[58]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16904
	L1D_cache_core[59]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16963
	L1D_cache_core[60]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16979
	L1D_cache_core[61]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17019
	L1D_cache_core[62]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16969
	L1D_cache_core[63]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16950
	L1D_cache_core[64]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16989
	L1D_cache_core[65]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16957
	L1D_cache_core[66]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16971
	L1D_cache_core[67]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16930
	L1D_cache_core[68]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16901
	L1D_cache_core[69]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16931
	L1D_cache_core[70]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16902
	L1D_cache_core[71]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16897
	L1D_cache_core[72]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16967
	L1D_cache_core[73]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16998
	L1D_cache_core[74]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16990
	L1D_cache_core[75]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16992
	L1D_cache_core[76]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16951
	L1D_cache_core[77]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16900
	L1D_cache_core[78]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16978
	L1D_cache_core[79]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16976
	L1D_cache_core[80]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16970
	L1D_cache_core[81]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16994
	L1D_cache_core[82]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17036
	L1D_cache_core[83]: Access = 12672, Miss = 12672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16931
	L1D_total_cache_accesses = 1081344
	L1D_total_cache_misses = 1081344
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1446093
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.074
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1405205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1405205
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40888
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 4554, 
gpgpu_n_tot_thrd_icount = 397934592
gpgpu_n_tot_w_icount = 12435456
gpgpu_n_stall_shd_mem = 456254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1048576
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 176160768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 456254
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14754446	W0_Idle:3927621	W0_Scoreboard:25800485	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12419072
single_issue_nums: WS0:3108864	WS1:3108864	WS2:3108864	WS3:3108864	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8388608 {8:1048576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41943040 {40:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 7945 
max_icnt2mem_latency = 7649 
maxmrqlatency = 103 
max_icnt2sh_latency = 257 
averagemflatency = 815 
avg_icnt2mem_latency = 469 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 5 
mrq_lat_table:58857 	1685 	907 	1684 	2115 	257 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42878 	351357 	413990 	235728 	30341 	7050 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	95565 	194998 	259548 	195231 	213224 	101023 	15675 	6080 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	810801 	140838 	59976 	37246 	22929 	7932 	1617 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	67 	220 	62 	8 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        96        96        96        96        96        96        96        96        96        96        96        96        85        68        96        89 
dram[1]:        96        96        96        96        96        96        96        96        96        96        96        96        96        68        96        96 
dram[2]:        96        96        96        96        96        96        96        96        96        96        96        96        96        72        96        96 
dram[3]:        96        96        96        96        96        96        96        96        96        96        96        96        89        60        96        88 
dram[4]:        48        48        48        48        48        48        48        48        48        48        48        48        48        32        48        44 
dram[5]:        48        48        48        48        48        48        48        48        48        48        48        48        48        36        48        44 
dram[6]:        48        48        48        48        48        48        48        48        48        48        48        48        48        35        48        48 
dram[7]:        48        48        48        48        48        48        48        48        48        48        48        48        48        32        48        45 
dram[8]:        48        48        48        48        48        48        48        48        48        48        48        48        48        40        48        44 
dram[9]:        48        48        48        48        48        48        48        48        48        48        48        48        48        36        48        44 
dram[10]:        48        48        48        48        48        48        48        48        48        48        48        48        48        37        48        44 
dram[11]:        48        48        48        48        48        48        48        48        48        48        48        48        44        40        48        44 
maximum service time to same row:
dram[0]:     54598     54097     54516     54149     54598     53834     54544     53970     53596     53654     59184     59237     14686     11270     62766     61527 
dram[1]:     54631     54005     54592     54052     54599     53983     54421     53769     53657     53794     53755     53533     15125     11843     62636     62170 
dram[2]:     54545     54243     54543     54044     54601     54477     54682     54180     53979     54209     53899     54013     14954     11573     62674     62206 
dram[3]:     54530     54165     55130     54712     54579     54162     54910     54057     53859     53827     54032     53595     14775     11471     62291     62315 
dram[4]:     54576     54406     54880     54862     54617     54665     54592     54522     53215     54088     65431     65742     15005     11592     62695     62377 
dram[5]:     54525     54164     54293     53849     54002     54184     54641     54511     53209     54286     71262     71424     15817     12139     62632     61866 
dram[6]:     54575     54405     54848     54627     54916     54945     54530     54533     53560     54283     52895     53337     18688     18484     62660     61887 
dram[7]:     54577     54358     54671     54809     54672     54703     54645     54554     53338     54347     59251     59776     15339     11366     63067     61461 
dram[8]:     54607     54410     54267     54091     54681     54681     54664     54523     53497     54318     53553     54280     15482     11586     63058     61581 
dram[9]:     54580     54422     54924     54908     54966     54985     54561     54519     53539     54314     52895     53494     15002     11538     62697     61913 
dram[10]:     54554     54377     54283     54065     54739     54734     54683     54568     53226     54170     59206     59373     15653     12164     63073     61872 
dram[11]:     54542     54337     54600     54352     54648     54741     54846     54539     53254     54342     52788     53318     15028     11518     62698     61877 
average row accesses per activate:
dram[0]: 28.799999 30.315790 32.000000 22.153847 24.545454 19.285715 32.000000 43.636364 53.333332 28.235294 12.307693 20.000000 12.000000 14.545455 60.000000 19.200001 
dram[1]: 32.000000 32.000000 41.142857 19.200001 30.000000 20.769230 32.000000 32.000000 68.571426 28.235294 17.142857 16.000000 24.000000 17.777779 60.000000 40.000000 
dram[2]: 24.000000 30.315790 36.000000 18.000000 30.000000 30.000000 32.000000 43.636364 68.571426 22.857143 16.000000 26.666666 22.857143 22.857143 60.000000 40.000000 
dram[3]: 22.153847 25.043478 36.000000 20.571428 33.750000 18.000000 32.000000 43.636364 68.571426 20.869566 10.909091 15.000000 15.000000 16.551723 60.000000 30.000000 
dram[4]: 20.571428 26.181818 24.000000 13.090909 22.666666 17.000000 16.000000 21.818182 34.285713 18.461538 12.000000 24.000000 20.000000 14.117647 30.000000 13.333333 
dram[5]: 20.571428 19.200001 28.799999 18.000000 22.666666 19.428572 21.818182 26.666666 34.285713 21.818182 10.000000 12.000000 20.000000 11.428572 30.000000 14.117647 
dram[6]: 28.799999 22.153847 36.000000 18.000000 22.666666 22.666666 26.666666 26.666666 34.285713 14.117647  8.571428 10.000000  9.600000 12.631579 30.000000 20.000000 
dram[7]: 16.000000 28.799999 18.000000 13.090909 19.428572 12.363636 34.285713 16.000000 34.285713 18.461538 12.000000 24.000000 14.117647 12.631579 30.000000 15.000000 
dram[8]: 24.000000 28.799999 16.000000 14.400000 23.000000 15.333333 26.666666 21.818182 34.285713 21.818182 12.000000 12.000000 18.461538 14.117647 30.000000 14.117647 
dram[9]: 20.571428 22.153847 24.000000 20.571428 23.000000 12.545455 16.000000 34.285713 34.285713 16.000000 10.909091  9.230769 17.142857 11.428572 30.000000 14.117647 
dram[10]: 24.000000 28.799999 20.571428 14.400000 23.000000 17.250000 18.461538 34.285713 34.285713 18.461538 10.434783 20.000000 20.000000 11.428572 30.000000 14.117647 
dram[11]: 18.000000 28.799999 28.799999 14.400000 19.714285 23.000000 18.461538 26.666666 34.285713 12.631579 12.000000 15.000000 13.333333 16.000000 30.000000 13.333333 
average row locality = 65536/3110 = 21.072668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       576       576       576       576       540       540       480       480       480       480       480       480       480       480       480       480 
dram[1]:       576       576       576       576       540       540       480       480       480       480       480       480       480       480       480       480 
dram[2]:       576       576       576       576       540       540       480       480       480       480       480       480       480       480       480       480 
dram[3]:       576       576       576       576       540       540       480       480       480       480       480       480       480       480       480       480 
dram[4]:       288       288       288       288       272       272       240       240       240       240       240       240       240       240       240       240 
dram[5]:       288       288       288       288       272       272       240       240       240       240       240       240       240       240       240       240 
dram[6]:       288       288       288       288       272       272       240       240       240       240       240       240       240       240       240       240 
dram[7]:       288       288       288       288       272       272       240       240       240       240       240       240       240       240       240       240 
dram[8]:       288       288       288       288       276       276       240       240       240       240       240       240       240       240       240       240 
dram[9]:       288       288       288       288       276       276       240       240       240       240       240       240       240       240       240       240 
dram[10]:       288       288       288       288       276       276       240       240       240       240       240       240       240       240       240       240 
dram[11]:       288       288       288       288       276       276       240       240       240       240       240       240       240       240       240       240 
total dram reads = 65536
bank skew: 576/240 = 2.40
chip skew: 8184/4096 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17849     16608     18541     17031     18964     17629     19777     18956     16788     16258     21903     19581     23615     20610     17428     16561
dram[1]:      16647     15145     16604     15756     16981     16287     18415     17305     14949     13862     17456     17035     19383     18464     16051     15245
dram[2]:      14380     13616     14837     14019     15190     14218     16115     15224     14851     13984     16972     16828     18335     17585     14165     13741
dram[3]:      16253     15550     17700     15998     18402     16658     19531     18379     16458     15441     21405     18669     23123     20201     16731     16118
dram[4]:       9331      9052      9462      9253      9364      8969      9679      9161      8924      8793     11569     11011     11422     11389      9415      9519
dram[5]:       8681      8980      9634      9897     10123      9179     10248      9398      8148      8637     11864     11330     12022     11432      9288      8948
dram[6]:       9061      8761      9650      8973     10014      8537     10520      9574      8862      8926     12580     11200     12881     11217      9448      9183
dram[7]:       9876      9034     10121      8742      9635      9032     10632      9611      8952      8687     11919     11412     12220     11651      9951     10123
dram[8]:       9318      8601      9123      8818      9428      8481      9937      9565      8867      8527     11067     10596     12724     11997      9551      9255
dram[9]:       9050      8913      9849      8672      9253      8971      9763      9395      9030      9172     11689     10752     13001     12473      9399      9272
dram[10]:       9758      8952     10636      9322      9849      8962     10076      9575      8797      9137     11931     10906     13343     12615      9291      9320
dram[11]:       9601      8866      9526      8963      8970      8346      9596      8959      9149      8421     11133     10760     12462     12287      9507      9475
maximum mf latency per bank:
dram[0]:       5312      3570      5680      3548      5203      4131      5131      4380      5205      3391      5591      5708      5694      5885      4118      3432
dram[1]:       5490      2705      4026      2760      4051      3644      3925      3842      3741      2636      5278      5347      5508      5626      3412      3072
dram[2]:       5347      2286      5236      2445      4340      3013      4691      2988      4242      2381      5326      5321      5543      5625      3548      2354
dram[3]:       6136      2727      7855      2641      7421      3422      7027      3781      6363      2586      7865      7937      7883      7945      6386      2804
dram[4]:       4588      2504      3446      2281      3713      3016      3519      2988      3371      2098      5282      5507      5342      5515      1795      1885
dram[5]:       3406      2524      3536      2463      3584      3013      3513      3026      2421      2150      5363      5583      5555      5623      3355      2363
dram[6]:       5486      2523      3534      2440      3869      2857      4679      2856      3369      2152      5502      5512      5567      5614      2702      2371
dram[7]:       5335      2313      3725      2312      3036      3013      4679      3026      4622      1720      5276      5320      5379      5615      2372      2413
dram[8]:       5319      2326      3534      2328      4611      2441      5546      2833      3552      2098      5327      5623      5531      5615      1802      2062
dram[9]:       3395      2315      5373      2453      4796      2575      3676      3026      3673      1764      5277      5319      5515      5622      1839      2584
dram[10]:       3169      2462      5373      2505      3577      2685      3512      3015      3496      2133      5263      5321      5522      5623      2432      2376
dram[11]:       3396      2232      3396      2544      3549      3013      3511      3017      4619      1720      5379      5580      5343      5555      4644      2374
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=569412 n_act=354 n_pre=338 n_ref_event=0 n_req=8184 n_rd=8184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05661
n_activity=105842 dram_eff=0.3093
bk0: 576a 575884i bk1: 576a 575875i bk2: 576a 576300i bk3: 576a 576019i bk4: 540a 576166i bk5: 540a 575913i bk6: 480a 576457i bk7: 480a 576695i bk8: 480a 576725i bk9: 480a 576412i bk10: 480a 575220i bk11: 480a 575931i bk12: 480a 575092i bk13: 480a 575187i bk14: 480a 577131i bk15: 480a 576006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956745
Row_Buffer_Locality_read = 0.956745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434084
Bank_Level_Parallism_Col = 1.374503
Bank_Level_Parallism_Ready = 1.115831
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208081 

BW Util details:
bwutil = 0.056609 
total_CMD = 578281 
util_bw = 32736 
Wasted_Col = 8142 
Wasted_Row = 5125 
Idle = 532278 

BW Util Bottlenecks: 
RCDc_limit = 5999 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3181 
rwq = 0 
CCDLc_limit_alone = 3181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 569412 
Read = 8184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 354 
n_pre = 338 
n_ref = 0 
n_req = 8184 
total_req = 8184 

Dual Bus Interface Util: 
issued_total_row = 692 
issued_total_col = 8184 
Row_Bus_Util =  0.001197 
CoL_Bus_Util = 0.014152 
Either_Row_CoL_Bus_Util = 0.015337 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.000789 
queue_avg = 0.054399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0543992
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=569520 n_act=303 n_pre=287 n_ref_event=0 n_req=8184 n_rd=8184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05661
n_activity=103146 dram_eff=0.3174
bk0: 576a 575972i bk1: 576a 576248i bk2: 576a 576660i bk3: 576a 575758i bk4: 540a 576069i bk5: 540a 575898i bk6: 480a 576452i bk7: 480a 576679i bk8: 480a 576803i bk9: 480a 576497i bk10: 480a 575943i bk11: 480a 575793i bk12: 480a 576332i bk13: 480a 575594i bk14: 480a 577181i bk15: 480a 577039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962977
Row_Buffer_Locality_read = 0.962977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.410861
Bank_Level_Parallism_Col = 1.322861
Bank_Level_Parallism_Ready = 1.082937
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.193820 

BW Util details:
bwutil = 0.056609 
total_CMD = 578281 
util_bw = 32736 
Wasted_Col = 7238 
Wasted_Row = 3911 
Idle = 534396 

BW Util Bottlenecks: 
RCDc_limit = 4860 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3260 
rwq = 0 
CCDLc_limit_alone = 3260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 569520 
Read = 8184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 303 
n_pre = 287 
n_ref = 0 
n_req = 8184 
total_req = 8184 

Dual Bus Interface Util: 
issued_total_row = 590 
issued_total_col = 8184 
Row_Bus_Util =  0.001020 
CoL_Bus_Util = 0.014152 
Either_Row_CoL_Bus_Util = 0.015150 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001484 
queue_avg = 0.054743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0547433
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=569540 n_act=291 n_pre=275 n_ref_event=0 n_req=8184 n_rd=8184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05661
n_activity=104277 dram_eff=0.3139
bk0: 576a 575633i bk1: 576a 576039i bk2: 576a 576589i bk3: 576a 575565i bk4: 540a 576041i bk5: 540a 576147i bk6: 480a 576529i bk7: 480a 576775i bk8: 480a 577041i bk9: 480a 576264i bk10: 480a 575849i bk11: 480a 576335i bk12: 480a 576367i bk13: 480a 576267i bk14: 480a 577242i bk15: 480a 576993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964443
Row_Buffer_Locality_read = 0.964443
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382412
Bank_Level_Parallism_Col = 1.328573
Bank_Level_Parallism_Ready = 1.084888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.179021 

BW Util details:
bwutil = 0.056609 
total_CMD = 578281 
util_bw = 32736 
Wasted_Col = 7269 
Wasted_Row = 4023 
Idle = 534253 

BW Util Bottlenecks: 
RCDc_limit = 4840 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3218 
rwq = 0 
CCDLc_limit_alone = 3218 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 569540 
Read = 8184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 291 
n_pre = 275 
n_ref = 0 
n_req = 8184 
total_req = 8184 

Dual Bus Interface Util: 
issued_total_row = 566 
issued_total_col = 8184 
Row_Bus_Util =  0.000979 
CoL_Bus_Util = 0.014152 
Either_Row_CoL_Bus_Util = 0.015115 
Issued_on_Two_Bus_Simul_Util = 0.000016 
issued_two_Eff = 0.001030 
queue_avg = 0.058174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0581741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=569413 n_act=356 n_pre=340 n_ref_event=0 n_req=8184 n_rd=8184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05661
n_activity=104592 dram_eff=0.313
bk0: 576a 575735i bk1: 576a 575648i bk2: 576a 576397i bk3: 576a 575969i bk4: 540a 576458i bk5: 540a 575490i bk6: 480a 576441i bk7: 480a 576497i bk8: 480a 577004i bk9: 480a 576162i bk10: 480a 574755i bk11: 480a 575533i bk12: 480a 575599i bk13: 480a 575605i bk14: 480a 577082i bk15: 480a 576483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956500
Row_Buffer_Locality_read = 0.956500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.453903
Bank_Level_Parallism_Col = 1.355062
Bank_Level_Parallism_Ready = 1.100841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208542 

BW Util details:
bwutil = 0.056609 
total_CMD = 578281 
util_bw = 32736 
Wasted_Col = 8049 
Wasted_Row = 4803 
Idle = 532693 

BW Util Bottlenecks: 
RCDc_limit = 5916 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3246 
rwq = 0 
CCDLc_limit_alone = 3246 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 569413 
Read = 8184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 356 
n_pre = 340 
n_ref = 0 
n_req = 8184 
total_req = 8184 

Dual Bus Interface Util: 
issued_total_row = 696 
issued_total_col = 8184 
Row_Bus_Util =  0.001204 
CoL_Bus_Util = 0.014152 
Either_Row_CoL_Bus_Util = 0.015335 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001353 
queue_avg = 0.055324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0553243
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=573766 n_act=218 n_pre=202 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02833
n_activity=65358 dram_eff=0.2507
bk0: 288a 577193i bk1: 288a 577449i bk2: 288a 577372i bk3: 288a 576824i bk4: 272a 577367i bk5: 272a 577221i bk6: 240a 577004i bk7: 240a 577477i bk8: 240a 577634i bk9: 240a 577356i bk10: 240a 576980i bk11: 240a 577485i bk12: 240a 577429i bk13: 240a 577069i bk14: 240a 577646i bk15: 240a 577005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946777
Row_Buffer_Locality_read = 0.946777
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.192696
Bank_Level_Parallism_Col = 1.124891
Bank_Level_Parallism_Ready = 1.022444
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081935 

BW Util details:
bwutil = 0.028332 
total_CMD = 578281 
util_bw = 16384 
Wasted_Col = 5651 
Wasted_Row = 3523 
Idle = 552723 

BW Util Bottlenecks: 
RCDc_limit = 4384 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1750 
rwq = 0 
CCDLc_limit_alone = 1750 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 573766 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 218 
n_pre = 202 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 420 
issued_total_col = 4096 
Row_Bus_Util =  0.000726 
CoL_Bus_Util = 0.007083 
Either_Row_CoL_Bus_Util = 0.007808 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000221 
queue_avg = 0.025226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0252265
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=573759 n_act=221 n_pre=205 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02833
n_activity=65275 dram_eff=0.251
bk0: 288a 577167i bk1: 288a 577111i bk2: 288a 577427i bk3: 288a 577090i bk4: 272a 577280i bk5: 272a 577377i bk6: 240a 577336i bk7: 240a 577479i bk8: 240a 577591i bk9: 240a 577443i bk10: 240a 576732i bk11: 240a 576850i bk12: 240a 577402i bk13: 240a 576981i bk14: 240a 577649i bk15: 240a 577032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946045
Row_Buffer_Locality_read = 0.946045
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188039
Bank_Level_Parallism_Col = 1.141497
Bank_Level_Parallism_Ready = 1.027330
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106005 

BW Util details:
bwutil = 0.028332 
total_CMD = 578281 
util_bw = 16384 
Wasted_Col = 5636 
Wasted_Row = 3901 
Idle = 552360 

BW Util Bottlenecks: 
RCDc_limit = 4371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1727 
rwq = 0 
CCDLc_limit_alone = 1727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 573759 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 221 
n_pre = 205 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 426 
issued_total_col = 4096 
Row_Bus_Util =  0.000737 
CoL_Bus_Util = 0.007083 
Either_Row_CoL_Bus_Util = 0.007820 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0235941
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=573745 n_act=229 n_pre=213 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02833
n_activity=64311 dram_eff=0.2548
bk0: 288a 577341i bk1: 288a 577187i bk2: 288a 577559i bk3: 288a 577134i bk4: 272a 577275i bk5: 272a 577309i bk6: 240a 577439i bk7: 240a 577528i bk8: 240a 577670i bk9: 240a 577042i bk10: 240a 576460i bk11: 240a 576643i bk12: 240a 576634i bk13: 240a 577038i bk14: 240a 577598i bk15: 240a 577443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944092
Row_Buffer_Locality_read = 0.944092
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.213300
Bank_Level_Parallism_Col = 1.141283
Bank_Level_Parallism_Ready = 1.030495
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096809 

BW Util details:
bwutil = 0.028332 
total_CMD = 578281 
util_bw = 16384 
Wasted_Col = 5871 
Wasted_Row = 3748 
Idle = 552278 

BW Util Bottlenecks: 
RCDc_limit = 4590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1706 
rwq = 0 
CCDLc_limit_alone = 1706 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 573745 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 229 
n_pre = 213 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 442 
issued_total_col = 4096 
Row_Bus_Util =  0.000764 
CoL_Bus_Util = 0.007083 
Either_Row_CoL_Bus_Util = 0.007844 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000441 
queue_avg = 0.024045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0240454
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=573736 n_act=234 n_pre=218 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02833
n_activity=65600 dram_eff=0.2498
bk0: 288a 576940i bk1: 288a 577455i bk2: 288a 577169i bk3: 288a 576800i bk4: 272a 577200i bk5: 272a 576654i bk6: 240a 577650i bk7: 240a 577217i bk8: 240a 577634i bk9: 240a 577345i bk10: 240a 576925i bk11: 240a 577447i bk12: 240a 577175i bk13: 240a 577037i bk14: 240a 577641i bk15: 240a 577121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942871
Row_Buffer_Locality_read = 0.942871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.227396
Bank_Level_Parallism_Col = 1.136093
Bank_Level_Parallism_Ready = 1.024140
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093226 

BW Util details:
bwutil = 0.028332 
total_CMD = 578281 
util_bw = 16384 
Wasted_Col = 5744 
Wasted_Row = 3583 
Idle = 552570 

BW Util Bottlenecks: 
RCDc_limit = 4493 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1847 
rwq = 0 
CCDLc_limit_alone = 1847 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 573736 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 234 
n_pre = 218 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 452 
issued_total_col = 4096 
Row_Bus_Util =  0.000782 
CoL_Bus_Util = 0.007083 
Either_Row_CoL_Bus_Util = 0.007860 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000660 
queue_avg = 0.023570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0235699
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=573749 n_act=223 n_pre=207 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02839
n_activity=65756 dram_eff=0.2497
bk0: 288a 577240i bk1: 288a 577339i bk2: 288a 576992i bk3: 288a 576882i bk4: 276a 577403i bk5: 276a 577039i bk6: 240a 577484i bk7: 240a 577459i bk8: 240a 577647i bk9: 240a 577503i bk10: 240a 576934i bk11: 240a 576941i bk12: 240a 577365i bk13: 240a 577137i bk14: 240a 577683i bk15: 240a 577082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945663
Row_Buffer_Locality_read = 0.945663
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176450
Bank_Level_Parallism_Col = 1.112641
Bank_Level_Parallism_Ready = 1.022633
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094848 

BW Util details:
bwutil = 0.028388 
total_CMD = 578281 
util_bw = 16416 
Wasted_Col = 5822 
Wasted_Row = 3741 
Idle = 552302 

BW Util Bottlenecks: 
RCDc_limit = 4482 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1723 
rwq = 0 
CCDLc_limit_alone = 1723 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 573749 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 223 
n_pre = 207 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 430 
issued_total_col = 4104 
Row_Bus_Util =  0.000744 
CoL_Bus_Util = 0.007097 
Either_Row_CoL_Bus_Util = 0.007837 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000441 
queue_avg = 0.022607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0226067
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=573719 n_act=239 n_pre=223 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02839
n_activity=66387 dram_eff=0.2473
bk0: 288a 577182i bk1: 288a 577177i bk2: 288a 577184i bk3: 288a 577228i bk4: 276a 577249i bk5: 276a 576645i bk6: 240a 577175i bk7: 240a 577664i bk8: 240a 577656i bk9: 240a 577208i bk10: 240a 576849i bk11: 240a 576632i bk12: 240a 577198i bk13: 240a 576905i bk14: 240a 577593i bk15: 240a 577082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941764
Row_Buffer_Locality_read = 0.941764
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239995
Bank_Level_Parallism_Col = 1.173132
Bank_Level_Parallism_Ready = 1.035766
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131552 

BW Util details:
bwutil = 0.028388 
total_CMD = 578281 
util_bw = 16416 
Wasted_Col = 5841 
Wasted_Row = 3972 
Idle = 552052 

BW Util Bottlenecks: 
RCDc_limit = 4703 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1681 
rwq = 0 
CCDLc_limit_alone = 1681 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 573719 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 239 
n_pre = 223 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 462 
issued_total_col = 4104 
Row_Bus_Util =  0.000799 
CoL_Bus_Util = 0.007097 
Either_Row_CoL_Bus_Util = 0.007889 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000877 
queue_avg = 0.026472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0264716
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=573761 n_act=217 n_pre=201 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02839
n_activity=66670 dram_eff=0.2462
bk0: 288a 577261i bk1: 288a 577258i bk2: 288a 577295i bk3: 288a 576958i bk4: 276a 577336i bk5: 276a 577147i bk6: 240a 577241i bk7: 240a 577671i bk8: 240a 577663i bk9: 240a 577266i bk10: 240a 576863i bk11: 240a 577368i bk12: 240a 577391i bk13: 240a 576899i bk14: 240a 577697i bk15: 240a 577109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947125
Row_Buffer_Locality_read = 0.947125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.203919
Bank_Level_Parallism_Col = 1.123962
Bank_Level_Parallism_Ready = 1.026284
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095087 

BW Util details:
bwutil = 0.028388 
total_CMD = 578281 
util_bw = 16416 
Wasted_Col = 5630 
Wasted_Row = 3381 
Idle = 552854 

BW Util Bottlenecks: 
RCDc_limit = 4306 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1754 
rwq = 0 
CCDLc_limit_alone = 1754 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 573761 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 4104 
Row_Bus_Util =  0.000723 
CoL_Bus_Util = 0.007097 
Either_Row_CoL_Bus_Util = 0.007816 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000442 
queue_avg = 0.022780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0227796
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=578281 n_nop=573745 n_act=225 n_pre=209 n_ref_event=0 n_req=4104 n_rd=4104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02839
n_activity=65671 dram_eff=0.25
bk0: 288a 576976i bk1: 288a 577366i bk2: 288a 577433i bk3: 288a 576938i bk4: 276a 577251i bk5: 276a 577452i bk6: 240a 577203i bk7: 240a 577560i bk8: 240a 577653i bk9: 240a 576983i bk10: 240a 576933i bk11: 240a 577177i bk12: 240a 577084i bk13: 240a 577316i bk14: 240a 577656i bk15: 240a 577062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945175
Row_Buffer_Locality_read = 0.945175
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.199953
Bank_Level_Parallism_Col = 1.129496
Bank_Level_Parallism_Ready = 1.022130
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096608 

BW Util details:
bwutil = 0.028388 
total_CMD = 578281 
util_bw = 16416 
Wasted_Col = 5650 
Wasted_Row = 3769 
Idle = 552446 

BW Util Bottlenecks: 
RCDc_limit = 4391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1667 
rwq = 0 
CCDLc_limit_alone = 1667 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 578281 
n_nop = 573745 
Read = 4104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 225 
n_pre = 209 
n_ref = 0 
n_req = 4104 
total_req = 4104 

Dual Bus Interface Util: 
issued_total_row = 434 
issued_total_col = 4104 
Row_Bus_Util =  0.000751 
CoL_Bus_Util = 0.007097 
Either_Row_CoL_Bus_Util = 0.007844 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.000441 
queue_avg = 0.019945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0199453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67524, Miss = 6144, Miss_rate = 0.091, Pending_hits = 7605, Reservation_fails = 72132
L2_cache_bank[1]: Access = 67524, Miss = 6144, Miss_rate = 0.091, Pending_hits = 7757, Reservation_fails = 71641
L2_cache_bank[2]: Access = 67524, Miss = 6144, Miss_rate = 0.091, Pending_hits = 7610, Reservation_fails = 65591
L2_cache_bank[3]: Access = 67524, Miss = 6144, Miss_rate = 0.091, Pending_hits = 7496, Reservation_fails = 67754
L2_cache_bank[4]: Access = 67524, Miss = 6144, Miss_rate = 0.091, Pending_hits = 7583, Reservation_fails = 64222
L2_cache_bank[5]: Access = 67524, Miss = 6144, Miss_rate = 0.091, Pending_hits = 7564, Reservation_fails = 64536
L2_cache_bank[6]: Access = 67524, Miss = 6144, Miss_rate = 0.091, Pending_hits = 7580, Reservation_fails = 69700
L2_cache_bank[7]: Access = 67524, Miss = 6144, Miss_rate = 0.091, Pending_hits = 7459, Reservation_fails = 75007
L2_cache_bank[8]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3973, Reservation_fails = 38581
L2_cache_bank[9]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3939, Reservation_fails = 32152
L2_cache_bank[10]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3928, Reservation_fails = 35848
L2_cache_bank[11]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3816, Reservation_fails = 37253
L2_cache_bank[12]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3840, Reservation_fails = 37102
L2_cache_bank[13]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3906, Reservation_fails = 36136
L2_cache_bank[14]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3912, Reservation_fails = 36597
L2_cache_bank[15]: Access = 33792, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3840, Reservation_fails = 39848
L2_cache_bank[16]: Access = 33852, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3880, Reservation_fails = 36863
L2_cache_bank[17]: Access = 33852, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3821, Reservation_fails = 32802
L2_cache_bank[18]: Access = 33852, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3864, Reservation_fails = 39403
L2_cache_bank[19]: Access = 33852, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3895, Reservation_fails = 34227
L2_cache_bank[20]: Access = 33852, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3928, Reservation_fails = 40045
L2_cache_bank[21]: Access = 33852, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3840, Reservation_fails = 38260
L2_cache_bank[22]: Access = 33852, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3918, Reservation_fails = 35103
L2_cache_bank[23]: Access = 33852, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3905, Reservation_fails = 38169
L2_total_cache_accesses = 1081344
L2_total_cache_misses = 98304
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 122859
L2_total_cache_reservation_fails = 1138972
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 860181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 122859
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1138972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 122859
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1138972
L2_cache_data_port_util = 0.176
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=1081344
icnt_total_pkts_simt_to_mem=1081344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1081344
Req_Network_cycles = 203845
Req_Network_injected_packets_per_cycle =       5.3047 
Req_Network_conflicts_per_cycle =       7.5092
Req_Network_conflicts_per_cycle_util =       9.4401
Req_Bank_Level_Parallism =       6.6687
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.5787
Req_Network_out_buffer_full_per_cycle =       0.1719
Req_Network_out_buffer_avg_util =      45.3980

Reply_Network_injected_packets_num = 1081344
Reply_Network_cycles = 203845
Reply_Network_injected_packets_per_cycle =        5.3047
Reply_Network_conflicts_per_cycle =        1.7929
Reply_Network_conflicts_per_cycle_util =       2.1290
Reply_Bank_Level_Parallism =       6.2992
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.7567
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0632
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 1 sec (1081 sec)
gpgpu_simulation_rate = 367632 (inst/sec)
gpgpu_simulation_rate = 188 (cycle/sec)
gpgpu_silicon_slowdown = 7500000x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
