/*
Developer   - Sriram Venkata Krishna
Date        - 26-02-2026
Platform    - HDL Bits
*/

//146. 6C - FSM One-Hot next State Logic

module top_module 
    (
        input [6:1] y,
        input w,
        output Y2,
        output Y4
    );
    
    assign Y2 = (y[1] & (~w));
    assign Y4 = ((y[2] | y[3] | y[5] | y[6]) & w);

endmodule
