;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	SUB 900, 10
	SUB 1, @0
	SUB @121, 103
	DJN -1, @-20
	SUB @127, 100
	SUB @300, 90
	SPL 0, <402
	JMN -1, @-20
	SUB @121, 103
	SUB -81, 300
	SUB #0, -40
	DJN -1, @-20
	MOV @0, 4
	SUB @121, 103
	ADD -211, 60
	SUB #0, -0
	SUB #0, 0
	SLT @0, 4
	SUB 0, 210
	SUB 12, @10
	SUB @27, 40
	SUB 811, 0
	SUB @0, @2
	SUB 0, 210
	SUB @121, 103
	SUB @121, 103
	ADD 30, 9
	SLT @0, 4
	JMP @7, @20
	SLT 30, 9
	SUB @121, 106
	JMP 12, <10
	JMZ 0, 21
	SUB @121, 106
	JMP @72, #200
	JMP @72, #200
	SUB @127, 106
	SUB @27, 40
	SUB #0, -0
	JMP @72, #200
	SUB 0, 210
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	CMP -207, <-120
