cocci_test_suite() {
	const struct gsl_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 90 */;
	struct optc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 466 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 466 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 44 */;
	struct timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 44 */;
	struct timing_generator_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 407 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 278 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 274 */;
	struct dc_crtc_timing *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 233 */;
	int *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 232 */;
	const struct dc_crtc_timing *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 213 */;
	enum optc_dsc_mode cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 189 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 173 */;
	const struct vupdate_keepout_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_optc.c 138 */;
}
