/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int8_qwen2_5_1/uart__universal_asynchronous_receiver_transmitter_.v:14: error: Unknown module type: uart_module
2 error(s) during elaboration.
*** These modules were missing:
        uart_module referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_gemma2_9b/uart__universal_asynchronous_receiver_transmitter_.v:12: error: Unknown module type: uart_module
2 error(s) during elaboration.
*** These modules were missing:
        uart_module referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/uart__universal_asynchronous_receiver_transmitter_.v:25: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/uart__universal_asynchronous_receiver_transmitter_.v:25: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/uart__universal_asynchronous_receiver_transmitter_.v:30: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/uart__universal_asynchronous_receiver_transmitter_.v:30: error: Malformed statement

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_llama3_8b/uart__universal_asynchronous_receiver_transmitter_.v:12: error: Unknown module type: uart_module
2 error(s) during elaboration.
*** These modules were missing:
        uart_module referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_qwen2_5_14b/uart__universal_asynchronous_receiver_transmitter_.v:19: error: Unknown module type: uart_module
2 error(s) during elaboration.
*** These modules were missing:
        uart_module referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/uart__universal_asynchronous_receiver_transmitter_.v:32: error: Unbased SystemVerilog literal cannot have a size.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/uart__universal_asynchronous_receiver_transmitter_.v:32: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/uart__universal_asynchronous_receiver_transmitter_.v:32: error: Malformed statement

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_gemma2_9b/uart__universal_asynchronous_receiver_transmitter_.v:15: error: Unknown module type: uart_module
2 error(s) during elaboration.
*** These modules were missing:
        uart_module referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_qwen2_5_14b/uart__universal_asynchronous_receiver_transmitter_.v:18: error: Unknown module type: uart_module
2 error(s) during elaboration.
*** These modules were missing:
        uart_module referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/uart__universal_asynchronous_receiver_transmitter_.v:16: error: Unknown module type: uart_module
2 error(s) during elaboration.
*** These modules were missing:
        uart_module referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_gemma2_9b/uart__universal_asynchronous_receiver_transmitter_.v:15: error: Unknown module type: uart_module
2 error(s) during elaboration.
*** These modules were missing:
        uart_module referenced 1 times.
***

