version 3
C:/Xilinx92i/DSDProject/adder.vhd
adder
VHDL
VHDL
C:/Xilinx92i/DSDProject/test1.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
cin
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
a
cin
b
cin
cout
cin
s
cin
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
cout_DIFF
s_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
cin
a
b
cout
s
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
