{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449399139849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449399139849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 17:52:19 2015 " "Processing started: Sun Dec 06 17:52:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449399139849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449399139849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449399139849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449399140771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/up_down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "../Combined/up_down_counter.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/up_down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../Combined/top_level.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../Combined/shift_register.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/quantizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/quantizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 quantizer " "Found entity 1: quantizer" {  } { { "../Combined/quantizer.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/quantizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/lut_toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/lut_toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_toplevel " "Found entity 1: LUT_toplevel" {  } { { "../Combined/LUT_toplevel.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/LUT_toplevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../Combined/LUT.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/hardware.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/hardware.v" { { "Info" "ISGN_ENTITY_NAME" "1 hardware " "Found entity 1: hardware" {  } { { "../Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../Combined/encoder.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/clockdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/clockdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDIV " "Found entity 1: clockDIV" {  } { { "../Combined/clockDIV.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/clockDIV.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/cda_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/cda_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 cda_top_level " "Found entity 1: cda_top_level" {  } { { "../Combined/cda_top_level.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccd " "Found entity 1: ccd" {  } { { "../Combined/ccd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/ccd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/bcdto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/bcdto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "../Combined/bcdto7seg.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcdto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../Combined/bcd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399140834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hardware " "Elaborating entity \"hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449399140865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDIV clockDIV:newClock " "Elaborating entity \"clockDIV\" for hierarchy \"clockDIV:newClock\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "newClock" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399140881 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clockDIV.v(58) " "Verilog HDL Case Statement information at clockDIV.v(58): all case item expressions in this case statement are onehot" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/clockDIV.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/clockDIV.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449399140881 "|hardware|clockDIV:newClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quantizer quantizer:x1q " "Elaborating entity \"quantizer\" for hierarchy \"quantizer:x1q\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "x1q" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399140881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:processor " "Elaborating entity \"top_level\" for hierarchy \"top_level:processor\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "processor" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399140881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cda_top_level top_level:processor\|cda_top_level:cda12 " "Elaborating entity \"cda_top_level\" for hierarchy \"top_level:processor\|cda_top_level:cda12\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/top_level.v" "cda12" { Text "../../GitHub/ieeeedc-timHAF/Combined/top_level.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399140881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register top_level:processor\|cda_top_level:cda12\|shift_register:x2_shifted " "Elaborating entity \"shift_register\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|shift_register:x2_shifted\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" "x2_shifted" { Text "../../GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399140881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder top_level:processor\|cda_top_level:cda12\|encoder:encdr " "Elaborating entity \"encoder\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|encoder:encdr\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" "encdr" { Text "../../GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399140881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block " "Elaborating entity \"ccd\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" "ccd_block\[0\].ccd_block" { Text "../../GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399140896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down_counter top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block\|up_down_counter:updowncounter " "Elaborating entity \"up_down_counter\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block\|up_down_counter:updowncounter\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/ccd.v" "updowncounter" { Text "../../GitHub/ieeeedc-timHAF/Combined/ccd.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399140896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_toplevel top_level:processor\|LUT_toplevel:LUT " "Elaborating entity \"LUT_toplevel\" for hierarchy \"top_level:processor\|LUT_toplevel:LUT\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/top_level.v" "LUT" { Text "../../GitHub/ieeeedc-timHAF/Combined/top_level.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399141614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT top_level:processor\|LUT_toplevel:LUT\|LUT:LUT_x1 " "Elaborating entity \"LUT\" for hierarchy \"top_level:processor\|LUT_toplevel:LUT\|LUT:LUT_x1\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/LUT_toplevel.v" "LUT_x1" { Text "../../GitHub/ieeeedc-timHAF/Combined/LUT_toplevel.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399141614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:converter " "Elaborating entity \"bcd\" for hierarchy \"bcd:converter\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "converter" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399141629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdto7seg bcdto7seg:seg0conv " "Elaborating entity \"bcdto7seg\" for hierarchy \"bcdto7seg:seg0conv\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "seg0conv" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399141629 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Mod0\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "Mod0" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399155872 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Mod1\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "Mod1" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399155872 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Div0\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "Div0" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399155872 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Div1\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "Div1" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399155872 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449399155872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Mod0\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399155906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399155906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399155906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399155906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399155906 ""}  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449399155906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/lpm_divide_55m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399155962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399155962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399155970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399155970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399155982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399155982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399156038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399156038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399156094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399156094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Mod1\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399156102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Mod1 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156102 ""}  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449399156102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/lpm_divide_85m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399156155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399156155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399156163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399156163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399156176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399156176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Div0\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399156189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156189 ""}  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449399156189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399156243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399156243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399156250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399156250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399156261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399156261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Div1\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399156272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Div1 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449399156272 ""}  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449399156272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Project Files for Combined/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449399156325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449399156325 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449399164634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449399165996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399165996 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[6\] " "No output dependent on input pin \"x1\[6\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[5\] " "No output dependent on input pin \"x1\[5\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[4\] " "No output dependent on input pin \"x1\[4\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[3\] " "No output dependent on input pin \"x1\[3\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[2\] " "No output dependent on input pin \"x1\[2\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[1\] " "No output dependent on input pin \"x1\[1\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[0\] " "No output dependent on input pin \"x1\[0\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[6\] " "No output dependent on input pin \"y1\[6\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[5\] " "No output dependent on input pin \"y1\[5\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[4\] " "No output dependent on input pin \"y1\[4\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[3\] " "No output dependent on input pin \"y1\[3\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[2\] " "No output dependent on input pin \"y1\[2\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[1\] " "No output dependent on input pin \"y1\[1\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[0\] " "No output dependent on input pin \"y1\[0\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[6\] " "No output dependent on input pin \"y2\[6\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[5\] " "No output dependent on input pin \"y2\[5\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[4\] " "No output dependent on input pin \"y2\[4\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[3\] " "No output dependent on input pin \"y2\[3\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[2\] " "No output dependent on input pin \"y2\[2\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[1\] " "No output dependent on input pin \"y2\[1\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[0\] " "No output dependent on input pin \"y2\[0\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|y2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[6\] " "No output dependent on input pin \"x2\[6\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[5\] " "No output dependent on input pin \"x2\[5\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[4\] " "No output dependent on input pin \"x2\[4\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[3\] " "No output dependent on input pin \"x2\[3\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[2\] " "No output dependent on input pin \"x2\[2\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[1\] " "No output dependent on input pin \"x2\[1\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[0\] " "No output dependent on input pin \"x2\[0\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449399166978 "|hardware|x2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449399166978 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9320 " "Implemented 9320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449399166980 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449399166980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9264 " "Implemented 9264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449399166980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449399166980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449399167068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:52:47 2015 " "Processing ended: Sun Dec 06 17:52:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449399167068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449399167068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449399167068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449399167068 ""}
