# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:28 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins_valid[0] ins_valid[1] \
 ins_valid[2] ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs \
 outs_valid index[0] index[1] index_valid

.latch        n44 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n49 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n54 control.tehb.dataReg[0]  0
.latch        n59 control.tehb.dataReg[1]  0
.latch        n64 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n38
01 1
.names control.tehb.control.fullReg new_n38 ins_ready[1]
01 1
.names ins_valid[0] new_n38 new_n40
00 1
.names ins_valid[2] new_n40 new_n41
11 1
.names control.tehb.control.fullReg new_n41 ins_ready[2]
01 1
.names ins_valid[3] new_n40 new_n43
11 1
.names new_n41 new_n43 new_n44_1
01 1
.names control.tehb.control.fullReg new_n44_1 ins_ready[3]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n46
11 1
.names new_n38 new_n44_1 new_n47
00 1
.names control.tehb.control.fullReg new_n47 new_n48
00 1
.names new_n46 new_n48 index[0]
00 0
.names ins[0] index[0] new_n50
10 1
.names ins[1] index[0] new_n51
11 1
.names new_n50 new_n51 new_n52
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n53
11 1
.names new_n41 new_n44_1 new_n54_1
00 1
.names control.tehb.control.fullReg new_n54_1 new_n55
00 1
.names new_n53 new_n55 index[1]
00 0
.names new_n52 index[1] new_n57
00 1
.names ins[2] index[0] new_n58
10 1
.names ins[3] index[0] new_n59_1
11 1
.names new_n58 new_n59_1 new_n60
00 1
.names index[1] new_n60 new_n61
10 1
.names new_n57 new_n61 outs
00 0
.names new_n40 new_n54_1 new_n63
11 1
.names control.tehb.control.fullReg new_n63 new_n64_1
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n64_1 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n64_1 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n67
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n68
01 1
.names new_n67 new_n68 new_n69
00 1
.names rst new_n69 new_n70
00 1
.names new_n64_1 new_n70 n64
01 1
.names new_n67 n64 n44
01 0
.names new_n68 n64 n49
01 0
.names control.tehb.control.fullReg new_n69 new_n74
00 1
.names new_n63 new_n74 new_n75
01 1
.names control.tehb.dataReg[0] new_n75 new_n76
10 1
.names new_n47 new_n75 new_n77
01 1
.names new_n76 new_n77 new_n78
00 1
.names rst new_n78 n54
00 1
.names control.tehb.dataReg[1] new_n75 new_n80
10 1
.names new_n54_1 new_n75 new_n81
01 1
.names new_n80 new_n81 new_n82
00 1
.names rst new_n82 n59
00 1
.end
