###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin4.ecn.purdue.edu)
#  Generated on:      Thu Oct 23 16:37:44 2014
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.919
- Setup                         4.764
+ Phase Shift                 100.000
= Required Time                96.155
- Arrival Time                  4.761
= Slack Time                   91.393
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.493 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.636 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   91.966 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   93.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   94.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.388 | 0.198 |   3.496 |   94.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.265 | 0.234 |   3.730 |   95.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.112 |   3.842 |   95.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.108 | 0.778 |   4.620 |   96.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A ^ -> Y v     | MUX2X1   | 0.400 | 0.141 |   4.761 |   96.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.400 | 0.000 |   4.761 |   96.155 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.293 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.151 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -90.821 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -90.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.340 | 0.012 |   0.919 |  -90.474 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.919
- Setup                         4.732
+ Phase Shift                 100.000
= Required Time                96.187
- Arrival Time                  4.759
= Slack Time                   91.428
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.528 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.671 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.001 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   93.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   93.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   94.727 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.388 | 0.198 |   3.496 |   94.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.265 | 0.234 |   3.730 |   95.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.112 |   3.842 |   95.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.108 | 0.778 |   4.620 |   96.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A ^ -> Y v     | MUX2X1   | 0.398 | 0.138 |   4.758 |   96.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.398 | 0.000 |   4.759 |   96.187 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.328 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.186 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -90.855 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -90.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.340 | 0.012 |   0.919 |  -90.509 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
- Setup                         4.830
+ Phase Shift                 100.000
= Required Time                96.090
- Arrival Time                  4.515
= Slack Time                   91.575
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.675 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.818 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.148 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.468 | 0.786 |   1.682 |   93.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.468 | 0.453 |   2.134 |   93.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.229 | 0.306 |   2.441 |   94.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.712 | 0.628 |   3.069 |   94.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.323 | 0.202 |   3.271 |   94.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.268 | 0.208 |   3.479 |   95.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.170 | 0.108 |   3.586 |   95.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.119 | 0.784 |   4.370 |   95.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A ^ -> Y v     | MUX2X1   | 0.403 | 0.144 |   4.515 |   96.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.403 | 0.000 |   4.515 |   96.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.475 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.333 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.003 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -90.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.341 | 0.013 |   0.920 |  -90.655 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.925
- Setup                         4.563
+ Phase Shift                 100.000
= Required Time                96.362
- Arrival Time                  4.755
= Slack Time                   91.607
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.707 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.849 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.179 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   93.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   94.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.388 | 0.198 |   3.496 |   95.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.265 | 0.234 |   3.730 |   95.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.112 |   3.842 |   95.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.108 | 0.778 |   4.620 |   96.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128               | A ^ -> Y v     | MUX2X1   | 0.397 | 0.134 |   4.755 |   96.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.397 | 0.000 |   4.755 |   96.362 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.507 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.364 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.034 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -90.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.349 | 0.032 |   0.925 |  -90.682 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.919
- Setup                         4.659
+ Phase Shift                 100.000
= Required Time                96.260
- Arrival Time                  4.641
= Slack Time                   91.619
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.719 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.862 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.192 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   94.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.322 | 0.148 |   3.446 |   95.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.208 | 0.182 |   3.628 |   95.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.174 | 0.103 |   3.731 |   95.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.041 | 0.735 |   4.466 |   96.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B ^ -> Y v     | MUX2X1   | 0.401 | 0.174 |   4.640 |   96.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.401 | 0.001 |   4.641 |   96.260 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.519 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.377 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.047 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -90.727 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.026 |   0.919 |  -90.701 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         4.456
+ Phase Shift                 100.000
= Required Time                96.450
- Arrival Time                  4.755
= Slack Time                   91.696
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.796 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.938 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.268 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   93.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   94.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.388 | 0.198 |   3.496 |   95.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.265 | 0.234 |   3.730 |   95.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.112 |   3.842 |   95.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.108 | 0.778 |   4.620 |   96.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | A ^ -> Y v     | MUX2X1   | 0.397 | 0.134 |   4.754 |   96.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.397 | 0.000 |   4.755 |   96.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.596 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.453 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.123 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -90.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.356 | 0.021 |   0.907 |  -90.789 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
- Setup                         4.711
+ Phase Shift                 100.000
= Required Time                96.208
- Arrival Time                  4.506
= Slack Time                   91.703
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.945 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.275 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.468 | 0.786 |   1.682 |   93.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.468 | 0.453 |   2.134 |   93.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.229 | 0.306 |   2.441 |   94.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.712 | 0.628 |   3.069 |   94.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.323 | 0.202 |   3.271 |   94.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.268 | 0.208 |   3.479 |   95.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.170 | 0.108 |   3.586 |   95.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.119 | 0.784 |   4.370 |   96.073 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | A ^ -> Y v     | MUX2X1   | 0.397 | 0.135 |   4.506 |   96.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.397 | 0.000 |   4.506 |   96.208 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.460 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.130 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -90.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.340 | 0.013 |   0.920 |  -90.783 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.923
- Setup                         4.568
+ Phase Shift                 100.000
= Required Time                96.355
- Arrival Time                  4.628
= Slack Time                   91.727
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.827 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.969 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.300 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.322 | 0.148 |   3.446 |   95.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.208 | 0.182 |   3.628 |   95.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.174 | 0.103 |   3.731 |   95.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.041 | 0.735 |   4.466 |   96.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | A ^ -> Y v     | MUX2X1   | 0.397 | 0.161 |   4.627 |   96.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.397 | 0.001 |   4.628 |   96.355 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.627 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.485 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.154 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -90.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.349 | 0.031 |   0.923 |  -90.804 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.931
- Setup                         4.434
+ Phase Shift                 100.000
= Required Time                96.497
- Arrival Time                  4.767
= Slack Time                   91.730
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.830 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.972 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.303 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   93.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.388 | 0.198 |   3.496 |   95.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.265 | 0.234 |   3.730 |   95.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.112 |   3.842 |   95.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.108 | 0.778 |   4.620 |   96.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A ^ -> Y v     | MUX2X1   | 0.404 | 0.146 |   4.767 |   96.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.404 | 0.000 |   4.767 |   96.497 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.630 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.487 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.157 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -90.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.365 | 0.045 |   0.931 |  -90.799 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.931
- Setup                         4.652
+ Phase Shift                 100.000
= Required Time                96.279
- Arrival Time                  4.537
= Slack Time                   91.742
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.842 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.984 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.315 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.468 | 0.786 |   1.682 |   93.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.468 | 0.453 |   2.134 |   93.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.229 | 0.306 |   2.441 |   94.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.712 | 0.628 |   3.069 |   94.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.323 | 0.202 |   3.271 |   95.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.268 | 0.208 |   3.479 |   95.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.170 | 0.108 |   3.587 |   95.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.119 | 0.784 |   4.371 |   96.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | MUX2X1   | 0.421 | 0.166 |   4.536 |   96.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.421 | 0.001 |   4.537 |   96.279 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.642 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.500 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.169 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -90.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.043 |   0.931 |  -90.811 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
- Setup                         4.403
+ Phase Shift                 100.000
= Required Time                96.499
- Arrival Time                  4.744
= Slack Time                   91.755
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.855 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   91.997 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.328 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   93.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.388 | 0.198 |   3.496 |   95.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.265 | 0.234 |   3.730 |   95.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.112 |   3.842 |   95.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.108 | 0.778 |   4.620 |   96.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A ^ -> Y v     | MUX2X1   | 0.391 | 0.124 |   4.744 |   96.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.391 | 0.000 |   4.744 |   96.499 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.655 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.512 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.182 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -90.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.352 | 0.017 |   0.902 |  -90.853 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
- Setup                         4.534
+ Phase Shift                 100.000
= Required Time                96.385
- Arrival Time                  4.625
= Slack Time                   91.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.861 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.003 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.333 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.322 | 0.148 |   3.446 |   95.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.208 | 0.182 |   3.628 |   95.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.174 | 0.103 |   3.731 |   95.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.041 | 0.735 |   4.466 |   96.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A ^ -> Y v     | MUX2X1   | 0.395 | 0.158 |   4.624 |   96.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.395 | 0.001 |   4.625 |   96.385 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.661 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.518 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.188 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -90.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.349 | 0.027 |   0.920 |  -90.841 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
- Setup                         4.403
+ Phase Shift                 100.000
= Required Time                96.515
- Arrival Time                  4.722
= Slack Time                   91.793
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.893 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.036 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.366 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.400 | 0.238 |   3.536 |   95.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.239 | 0.208 |   3.744 |   95.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.104 |   3.848 |   95.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 1.044 | 0.735 |   4.583 |   96.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | MUX2X1   | 0.381 | 0.139 |   4.721 |   96.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D v            | DFFPOSX1 | 0.381 | 0.000 |   4.722 |   96.515 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.693 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.551 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.220 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -90.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.340 | 0.011 |   0.918 |  -90.875 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.917
- Setup                         4.442
+ Phase Shift                 100.000
= Required Time                96.475
- Arrival Time                  4.623
= Slack Time                   91.852
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.952 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.094 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.424 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.322 | 0.148 |   3.446 |   95.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.208 | 0.182 |   3.628 |   95.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.174 | 0.103 |   3.731 |   95.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.041 | 0.735 |   4.466 |   96.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23                | B ^ -> Y v     | MUX2X1   | 0.390 | 0.157 |   4.623 |   96.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.390 | 0.001 |   4.623 |   96.475 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.752 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.609 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.279 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -90.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.024 |   0.917 |  -90.935 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
- Setup                         4.308
+ Phase Shift                 100.000
= Required Time                96.605
- Arrival Time                  4.749
= Slack Time                   91.857
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.957 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.099 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.430 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.388 | 0.198 |   3.496 |   95.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.265 | 0.234 |   3.730 |   95.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.112 |   3.842 |   95.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.108 | 0.778 |   4.620 |   96.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U130               | A ^ -> Y v     | MUX2X1   | 0.393 | 0.128 |   4.748 |   96.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.393 | 0.000 |   4.749 |   96.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.757 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.614 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.284 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -90.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.360 | 0.027 |   0.913 |  -90.944 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         4.392
+ Phase Shift                 100.000
= Required Time                96.514
- Arrival Time                  4.645
= Slack Time                   91.870
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.970 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.112 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.442 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   93.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.402 | 0.227 |   3.526 |   95.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.212 | 0.179 |   3.705 |   95.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.167 | 0.103 |   3.807 |   95.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.962 | 0.687 |   4.495 |   96.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | MUX2X1   | 0.368 | 0.149 |   4.644 |   96.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.368 | 0.001 |   4.645 |   96.514 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.770 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.627 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.297 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |  -90.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.323 | 0.009 |   0.906 |  -90.964 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
- Setup                         4.314
+ Phase Shift                 100.000
= Required Time                96.605
- Arrival Time                  4.715
= Slack Time                   91.889
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.989 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.132 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.462 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.400 | 0.238 |   3.536 |   95.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.239 | 0.208 |   3.744 |   95.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.104 |   3.848 |   95.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 1.044 | 0.735 |   4.583 |   96.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A ^ -> Y v     | MUX2X1   | 0.377 | 0.132 |   4.715 |   96.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.377 | 0.000 |   4.715 |   96.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.789 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.647 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.317 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -90.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.340 | 0.011 |   0.918 |  -90.971 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
- Setup                         4.271
+ Phase Shift                 100.000
= Required Time                96.648
- Arrival Time                  4.712
= Slack Time                   91.936
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.036 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.178 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.509 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.400 | 0.238 |   3.536 |   95.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.239 | 0.208 |   3.744 |   95.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.104 |   3.848 |   95.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 1.044 | 0.735 |   4.583 |   96.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | A ^ -> Y v     | MUX2X1   | 0.375 | 0.129 |   4.712 |   96.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.375 | 0.000 |   4.712 |   96.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.836 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.694 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.363 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.340 | 0.013 |   0.920 |  -91.016 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.931
- Setup                         4.210
+ Phase Shift                 100.000
= Required Time                96.720
- Arrival Time                  4.755
= Slack Time                   91.966
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.066 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.208 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.538 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   93.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A ^ -> Y v     | OAI22X1  | 0.388 | 0.198 |   3.496 |   95.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126               | B v -> Y ^     | NOR2X1   | 0.265 | 0.234 |   3.730 |   95.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127               | C ^ -> Y v     | NAND3X1  | 0.173 | 0.112 |   3.842 |   95.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36                | A v -> Y ^     | MUX2X1   | 1.108 | 0.778 |   4.620 |   96.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20                | B ^ -> Y v     | MUX2X1   | 0.392 | 0.134 |   4.755 |   96.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.392 | 0.000 |   4.755 |   96.720 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.866 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.723 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.393 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.330 | 0.313 |   0.885 |  -91.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.365 | 0.045 |   0.931 |  -91.035 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         4.256
+ Phase Shift                 100.000
= Required Time                96.650
- Arrival Time                  4.674
= Slack Time                   91.976
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.076 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.219 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.549 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.398 | 0.232 |   3.530 |   95.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.225 | 0.194 |   3.724 |   95.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.088 |   3.812 |   95.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 1.007 | 0.700 |   4.512 |   96.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | A ^ -> Y v     | MUX2X1   | 0.387 | 0.161 |   4.674 |   96.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.387 | 0.001 |   4.674 |   96.650 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.876 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.734 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.404 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -91.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.356 | 0.018 |   0.907 |  -91.070 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.924
- Setup                         4.309
+ Phase Shift                 100.000
= Required Time                96.615
- Arrival Time                  4.609
= Slack Time                   92.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.106 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.248 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.579 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   93.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.322 | 0.148 |   3.446 |   95.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.208 | 0.182 |   3.628 |   95.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.174 | 0.103 |   3.731 |   95.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.041 | 0.735 |   4.466 |   96.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U290               | A ^ -> Y v     | MUX2X1   | 0.384 | 0.142 |   4.608 |   96.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.384 | 0.000 |   4.609 |   96.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.906 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.764 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.433 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -91.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.349 | 0.031 |   0.924 |  -91.082 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.929
- Setup                         4.392
+ Phase Shift                 100.000
= Required Time                96.538
- Arrival Time                  4.519
= Slack Time                   92.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.118 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.261 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.591 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.468 | 0.786 |   1.682 |   93.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.468 | 0.453 |   2.134 |   94.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.229 | 0.306 |   2.441 |   94.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.712 | 0.628 |   3.069 |   95.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.323 | 0.202 |   3.271 |   95.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.268 | 0.208 |   3.479 |   95.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.170 | 0.108 |   3.587 |   95.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.119 | 0.784 |   4.371 |   96.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | A ^ -> Y v     | MUX2X1   | 0.408 | 0.148 |   4.519 |   96.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.408 | 0.000 |   4.519 |   96.538 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.918 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.776 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.445 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -91.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.371 | 0.042 |   0.929 |  -91.089 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         4.230
+ Phase Shift                 100.000
= Required Time                96.678
- Arrival Time                  4.635
= Slack Time                   92.043
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.143 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.285 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.616 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.402 | 0.227 |   3.526 |   95.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.212 | 0.179 |   3.705 |   95.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.167 | 0.103 |   3.807 |   95.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.962 | 0.687 |   4.495 |   96.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101               | A ^ -> Y v     | MUX2X1   | 0.362 | 0.140 |   4.634 |   96.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.362 | 0.000 |   4.635 |   96.678 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.943 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.801 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.470 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |  -91.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.324 | 0.010 |   0.908 |  -91.135 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
- Setup                         4.262
+ Phase Shift                 100.000
= Required Time                96.649
- Arrival Time                  4.600
= Slack Time                   92.049
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.149 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.291 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.621 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.322 | 0.148 |   3.446 |   95.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.208 | 0.182 |   3.628 |   95.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.174 | 0.103 |   3.731 |   95.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.041 | 0.735 |   4.466 |   96.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | A ^ -> Y v     | MUX2X1   | 0.379 | 0.134 |   4.600 |   96.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.379 | 0.000 |   4.600 |   96.649 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.949 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.806 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.476 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -91.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.346 | 0.018 |   0.910 |  -91.138 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.922
- Setup                         4.133
+ Phase Shift                 100.000
= Required Time                96.788
- Arrival Time                  4.729
= Slack Time                   92.059
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.159 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.302 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.632 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.772 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.400 | 0.238 |   3.536 |   95.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.239 | 0.208 |   3.744 |   95.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.104 |   3.848 |   95.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 1.044 | 0.735 |   4.583 |   96.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | A ^ -> Y v     | MUX2X1   | 0.387 | 0.146 |   4.729 |   96.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.387 | 0.001 |   4.729 |   96.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.959 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.817 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.486 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -91.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.365 | 0.033 |   0.922 |  -91.138 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
- Setup                         4.196
+ Phase Shift                 100.000
= Required Time                96.725
- Arrival Time                  4.662
= Slack Time                   92.062
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.162 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.305 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.635 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.401 | 0.232 |   3.531 |   95.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.218 | 0.186 |   3.717 |   95.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.100 |   3.817 |   95.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.989 | 0.701 |   4.519 |   96.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A ^ -> Y v     | MUX2X1   | 0.371 | 0.143 |   4.662 |   96.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.371 | 0.000 |   4.662 |   96.725 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.962 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.820 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.489 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.341 | 0.013 |   0.920 |  -91.142 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.927
- Setup                         4.339
+ Phase Shift                 100.000
= Required Time                96.588
- Arrival Time                  4.521
= Slack Time                   92.068
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.168 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.310 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.640 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.468 | 0.786 |   1.682 |   93.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.468 | 0.453 |   2.134 |   94.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.229 | 0.306 |   2.441 |   94.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.712 | 0.628 |   3.069 |   95.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.323 | 0.202 |   3.271 |   95.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.268 | 0.208 |   3.479 |   95.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.170 | 0.108 |   3.586 |   95.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.119 | 0.784 |   4.370 |   96.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10                | B ^ -> Y v     | MUX2X1   | 0.405 | 0.150 |   4.520 |   96.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.405 | 0.001 |   4.521 |   96.588 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.968 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.825 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.495 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -91.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.371 | 0.040 |   0.927 |  -91.140 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
- Setup                         4.180
+ Phase Shift                 100.000
= Required Time                96.738
- Arrival Time                  4.660
= Slack Time                   92.077
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.178 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.320 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.650 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.398 | 0.232 |   3.530 |   95.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.225 | 0.194 |   3.724 |   95.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.088 |   3.812 |   95.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 1.007 | 0.700 |   4.512 |   96.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                 | B ^ -> Y v     | MUX2X1   | 0.370 | 0.147 |   4.660 |   96.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.370 | 0.001 |   4.660 |   96.738 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.977 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.835 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.505 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.339 | 0.011 |   0.918 |  -91.160 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.926
- Setup                         4.107
+ Phase Shift                 100.000
= Required Time                96.818
- Arrival Time                  4.729
= Slack Time                   92.090
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.190 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.332 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.663 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   92.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.400 | 0.238 |   3.536 |   95.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.239 | 0.208 |   3.744 |   95.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.104 |   3.848 |   95.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 1.044 | 0.735 |   4.583 |   96.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | A ^ -> Y v     | MUX2X1   | 0.387 | 0.145 |   4.728 |   96.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.387 | 0.000 |   4.729 |   96.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.990 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.847 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.517 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -91.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.366 | 0.037 |   0.925 |  -91.164 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.918
- Setup                         4.162
+ Phase Shift                 100.000
= Required Time                96.757
- Arrival Time                  4.652
= Slack Time                   92.105
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.205 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.347 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.677 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.398 | 0.232 |   3.530 |   95.635 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.225 | 0.194 |   3.724 |   95.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.088 |   3.812 |   95.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 1.007 | 0.700 |   4.512 |   96.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264               | A ^ -> Y v     | MUX2X1   | 0.369 | 0.140 |   4.652 |   96.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.369 | 0.000 |   4.652 |   96.757 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.005 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.862 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.532 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.340 | 0.011 |   0.918 |  -91.186 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.929
- Setup                         4.305
+ Phase Shift                 100.000
= Required Time                96.624
- Arrival Time                  4.499
= Slack Time                   92.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.225 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.367 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.697 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.468 | 0.786 |   1.682 |   93.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.468 | 0.453 |   2.134 |   94.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.229 | 0.306 |   2.441 |   94.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.712 | 0.628 |   3.069 |   95.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.323 | 0.202 |   3.271 |   95.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.268 | 0.208 |   3.479 |   95.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.170 | 0.108 |   3.586 |   95.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.119 | 0.784 |   4.370 |   96.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | A ^ -> Y v     | MUX2X1   | 0.399 | 0.129 |   4.499 |   96.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.399 | 0.000 |   4.499 |   96.624 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.025 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.882 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.552 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -91.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.041 |   0.929 |  -91.196 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         4.060
+ Phase Shift                 100.000
= Required Time                96.846
- Arrival Time                  4.721
= Slack Time                   92.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.225 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.368 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.698 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.400 | 0.238 |   3.536 |   95.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.239 | 0.208 |   3.744 |   95.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.104 |   3.848 |   95.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 1.044 | 0.735 |   4.583 |   96.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241               | A ^ -> Y v     | MUX2X1   | 0.380 | 0.138 |   4.721 |   96.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.380 | 0.000 |   4.721 |   96.846 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.025 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.883 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.552 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -91.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.361 | 0.019 |   0.906 |  -91.219 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
- Setup                         4.138
+ Phase Shift                 100.000
= Required Time                96.782
- Arrival Time                  4.651
= Slack Time                   92.131
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.231 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.373 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.703 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.398 | 0.232 |   3.530 |   95.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.225 | 0.194 |   3.724 |   95.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.088 |   3.812 |   95.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 1.007 | 0.700 |   4.512 |   96.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U270               | A ^ -> Y v     | MUX2X1   | 0.368 | 0.138 |   4.651 |   96.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.368 | 0.000 |   4.651 |   96.782 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.031 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.888 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.558 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.340 | 0.013 |   0.920 |  -91.211 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.917
- Setup                         4.135
+ Phase Shift                 100.000
= Required Time                96.782
- Arrival Time                  4.649
= Slack Time                   92.133
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.233 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.375 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.706 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.398 | 0.232 |   3.530 |   95.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.225 | 0.194 |   3.724 |   95.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.088 |   3.812 |   95.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 1.007 | 0.700 |   4.512 |   96.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | A ^ -> Y v     | MUX2X1   | 0.367 | 0.137 |   4.649 |   96.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.367 | 0.000 |   4.649 |   96.782 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.033 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.890 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.560 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.339 | 0.010 |   0.917 |  -91.215 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
- Setup                         4.355
+ Phase Shift                 100.000
= Required Time                96.564
- Arrival Time                  4.422
= Slack Time                   92.143
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.243 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.385 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.715 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.468 | 0.786 |   1.682 |   93.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.468 | 0.453 |   2.134 |   94.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.229 | 0.306 |   2.441 |   94.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.712 | 0.628 |   3.069 |   95.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | A ^ -> Y v     | OAI22X1  | 0.313 | 0.188 |   3.257 |   95.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | A v -> Y ^     | NOR2X1   | 0.252 | 0.193 |   3.450 |   95.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.105 |   3.555 |   95.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34                | A v -> Y ^     | MUX2X1   | 1.021 | 0.722 |   4.277 |   96.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U189               | A ^ -> Y v     | MUX2X1   | 0.379 | 0.144 |   4.421 |   96.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.379 | 0.000 |   4.422 |   96.564 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.043 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.900 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.570 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.330 | 0.334 |   0.907 |  -91.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.340 | 0.013 |   0.920 |  -91.223 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.931
- Setup                         4.280
+ Phase Shift                 100.000
= Required Time                96.651
- Arrival Time                  4.502
= Slack Time                   92.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.249 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.391 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.721 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.468 | 0.786 |   1.682 |   93.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.468 | 0.453 |   2.134 |   94.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.229 | 0.306 |   2.441 |   94.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.712 | 0.628 |   3.069 |   95.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.323 | 0.202 |   3.271 |   95.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.268 | 0.208 |   3.479 |   95.628 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.170 | 0.108 |   3.586 |   95.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.119 | 0.784 |   4.370 |   96.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | A ^ -> Y v     | MUX2X1   | 0.398 | 0.131 |   4.501 |   96.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.398 | 0.000 |   4.502 |   96.651 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.049 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.906 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.576 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -91.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.043 |   0.931 |  -91.218 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.919
- Setup                         4.164
+ Phase Shift                 100.000
= Required Time                96.756
- Arrival Time                  4.596
= Slack Time                   92.160
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.260 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.402 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.733 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.322 | 0.148 |   3.446 |   95.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.208 | 0.182 |   3.628 |   95.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.174 | 0.103 |   3.731 |   95.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.041 | 0.735 |   4.466 |   96.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A ^ -> Y v     | MUX2X1   | 0.376 | 0.129 |   4.596 |   96.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.376 | 0.000 |   4.596 |   96.756 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.060 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.917 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.587 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -91.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.027 |   0.919 |  -91.240 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.930
- Setup                         4.262
+ Phase Shift                 100.000
= Required Time                96.668
- Arrival Time                  4.498
= Slack Time                   92.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.269 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.412 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.742 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q ^   | DFFSR    | 0.468 | 0.786 |   1.682 |   93.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U28                | A ^ -> Y v     | INVX1    | 0.468 | 0.453 |   2.134 |   94.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A v -> Y ^     | NAND3X1  | 0.229 | 0.306 |   2.441 |   94.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC6_n194       | A ^ -> Y ^     | BUFX2    | 0.712 | 0.628 |   3.069 |   95.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A ^ -> Y v     | OAI22X1  | 0.323 | 0.202 |   3.271 |   95.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A v -> Y ^     | NOR2X1   | 0.268 | 0.208 |   3.479 |   95.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | C ^ -> Y v     | NAND3X1  | 0.170 | 0.108 |   3.586 |   95.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33                | A v -> Y ^     | MUX2X1   | 1.119 | 0.784 |   4.370 |   96.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | A ^ -> Y v     | MUX2X1   | 0.396 | 0.128 |   4.498 |   96.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.396 | 0.000 |   4.498 |   96.668 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.069 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.927 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.597 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -91.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.367 | 0.042 |   0.930 |  -91.239 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         4.077
+ Phase Shift                 100.000
= Required Time                96.827
- Arrival Time                  4.621
= Slack Time                   92.206
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.306 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.448 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.779 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.402 | 0.227 |   3.526 |   95.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.212 | 0.179 |   3.705 |   95.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.167 | 0.103 |   3.807 |   96.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.962 | 0.687 |   4.495 |   96.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | MUX2X1   | 0.353 | 0.126 |   4.621 |   96.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.353 | 0.000 |   4.621 |   96.827 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.106 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.964 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.633 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |  -91.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.321 | 0.007 |   0.904 |  -91.302 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         4.071
+ Phase Shift                 100.000
= Required Time                96.836
- Arrival Time                  4.623
= Slack Time                   92.213
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.313 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.456 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.786 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   94.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.402 | 0.227 |   3.526 |   95.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.212 | 0.179 |   3.705 |   95.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.167 | 0.103 |   3.807 |   96.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.962 | 0.687 |   4.495 |   96.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U95                | A ^ -> Y v     | MUX2X1   | 0.354 | 0.128 |   4.623 |   96.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.354 | 0.000 |   4.623 |   96.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.113 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -91.971 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.641 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |  -91.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.324 | 0.010 |   0.907 |  -91.306 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         4.053
+ Phase Shift                 100.000
= Required Time                96.853
- Arrival Time                  4.602
= Slack Time                   92.251
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.351 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.493 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.824 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U287               | B ^ -> Y v     | OAI22X1  | 0.322 | 0.148 |   3.446 |   95.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U288               | B v -> Y ^     | NOR2X1   | 0.208 | 0.182 |   3.628 |   95.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U289               | C ^ -> Y v     | NAND3X1  | 0.174 | 0.103 |   3.731 |   95.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2                 | A v -> Y ^     | MUX2X1   | 1.041 | 0.735 |   4.466 |   96.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U26                | B ^ -> Y v     | MUX2X1   | 0.375 | 0.136 |   4.602 |   96.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.375 | 0.000 |   4.602 |   96.853 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.151 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.009 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.678 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -91.363 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.356 | 0.018 |   0.906 |  -91.345 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         4.016
+ Phase Shift                 100.000
= Required Time                96.890
- Arrival Time                  4.627
= Slack Time                   92.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.363 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.506 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.836 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | OAI22X1  | 0.402 | 0.227 |   3.526 |   95.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | B v -> Y ^     | NOR2X1   | 0.212 | 0.179 |   3.705 |   95.968 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U88                | C ^ -> Y v     | NAND3X1  | 0.167 | 0.103 |   3.807 |   96.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37                | A v -> Y ^     | MUX2X1   | 0.962 | 0.687 |   4.495 |   96.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U38                | B ^ -> Y v     | MUX2X1   | 0.351 | 0.132 |   4.626 |   96.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.351 | 0.000 |   4.627 |   96.890 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.163 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.021 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.690 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.315 | 0.325 |   0.897 |  -91.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.323 | 0.009 |   0.906 |  -91.357 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         3.920
+ Phase Shift                 100.000
= Required Time                96.988
- Arrival Time                  4.719
= Slack Time                   92.269
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.369 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.511 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.841 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.400 | 0.238 |   3.536 |   95.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.239 | 0.208 |   3.744 |   96.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.104 |   3.848 |   96.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 1.044 | 0.735 |   4.583 |   96.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U9                 | B ^ -> Y v     | MUX2X1   | 0.373 | 0.136 |   4.719 |   96.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D v            | DFFPOSX1 | 0.373 | 0.000 |   4.719 |   96.988 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.169 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.026 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.696 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.336 | 0.315 |   0.887 |  -91.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.362 | 0.020 |   0.907 |  -91.361 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.924
- Setup                         3.926
+ Phase Shift                 100.000
= Required Time                96.997
- Arrival Time                  4.711
= Slack Time                   92.286
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.386 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.529 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.859 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   93.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | OAI22X1  | 0.400 | 0.238 |   3.536 |   95.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B v -> Y ^     | NOR2X1   | 0.239 | 0.208 |   3.744 |   96.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U235               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.104 |   3.848 |   96.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U32                | A v -> Y ^     | MUX2X1   | 1.044 | 0.735 |   4.583 |   96.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A ^ -> Y v     | MUX2X1   | 0.377 | 0.128 |   4.711 |   96.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D v            | DFFPOSX1 | 0.377 | 0.000 |   4.711 |   96.997 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.186 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.044 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.713 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -91.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.366 | 0.035 |   0.924 |  -91.362 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         3.939
+ Phase Shift                 100.000
= Required Time                96.965
- Arrival Time                  4.655
= Slack Time                   92.310
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.410 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.552 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.883 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   94.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.398 | 0.232 |   3.530 |   95.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.225 | 0.194 |   3.724 |   96.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.088 |   3.812 |   96.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 1.007 | 0.700 |   4.512 |   96.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U13                | B ^ -> Y v     | MUX2X1   | 0.368 | 0.143 |   4.655 |   96.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.368 | 0.000 |   4.655 |   96.965 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.210 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.067 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.737 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -91.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.016 |   0.904 |  -91.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.923
- Setup                         3.950
+ Phase Shift                 100.000
= Required Time                96.973
- Arrival Time                  4.653
= Slack Time                   92.320
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.420 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.562 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.893 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   94.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   94.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.401 | 0.232 |   3.530 |   95.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.218 | 0.186 |   3.717 |   96.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.100 |   3.817 |   96.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.989 | 0.701 |   4.519 |   96.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U155               | A ^ -> Y v     | MUX2X1   | 0.365 | 0.134 |   4.653 |   96.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.365 | 0.000 |   4.653 |   96.973 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.220 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.077 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.747 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -91.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.349 | 0.030 |   0.923 |  -91.397 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.925
- Setup                         3.912
+ Phase Shift                 100.000
= Required Time                97.013
- Arrival Time                  4.650
= Slack Time                   92.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.463 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.605 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.936 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   94.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   94.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.401 | 0.232 |   3.530 |   95.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.218 | 0.186 |   3.717 |   96.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.100 |   3.817 |   96.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.989 | 0.701 |   4.519 |   96.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | A ^ -> Y v     | MUX2X1   | 0.363 | 0.131 |   4.650 |   97.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.363 | 0.000 |   4.650 |   97.013 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.263 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.120 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.790 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -91.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.349 | 0.032 |   0.925 |  -91.438 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
- Setup                         3.862
+ Phase Shift                 100.000
= Required Time                97.052
- Arrival Time                  4.647
= Slack Time                   92.405
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.505 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.647 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   92.978 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   94.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   94.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U260               | A ^ -> Y v     | OAI22X1  | 0.398 | 0.232 |   3.530 |   95.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | B v -> Y ^     | NOR2X1   | 0.225 | 0.194 |   3.724 |   96.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | C ^ -> Y v     | NAND3X1  | 0.160 | 0.088 |   3.812 |   96.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B v -> Y ^     | MUX2X1   | 1.007 | 0.700 |   4.512 |   96.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | A ^ -> Y v     | MUX2X1   | 0.369 | 0.134 |   4.646 |   97.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.369 | 0.000 |   4.647 |   97.052 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.305 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.162 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.832 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.333 | 0.316 |   0.888 |  -91.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.361 | 0.025 |   0.913 |  -91.492 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.924
- Setup                         3.846
+ Phase Shift                 100.000
= Required Time                97.078
- Arrival Time                  4.645
= Slack Time                   92.433
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.533 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.675 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   93.005 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   94.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.957 |   94.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.401 | 0.232 |   3.530 |   95.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.218 | 0.186 |   3.717 |   96.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.100 |   3.817 |   96.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.989 | 0.701 |   4.519 |   96.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | MUX2X1   | 0.360 | 0.126 |   4.645 |   97.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.360 | 0.000 |   4.645 |   97.078 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.333 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.190 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.860 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -91.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.349 | 0.031 |   0.924 |  -91.509 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.920
- Setup                         3.837
+ Phase Shift                 100.000
= Required Time                97.082
- Arrival Time                  4.644
= Slack Time                   92.438
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   92.538 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |   92.681 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |   93.011 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.345 | 0.323 |   0.896 |   93.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q ^   | DFFSR    | 0.514 | 0.817 |   1.713 |   94.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39                | A ^ -> Y v     | INVX2    | 0.266 | 0.245 |   1.958 |   94.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | C v -> Y ^     | NAND3X1  | 0.701 | 0.522 |   2.480 |   94.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n196       | A ^ -> Y ^     | BUFX2    | 0.995 | 0.818 |   3.298 |   95.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | A ^ -> Y v     | OAI22X1  | 0.401 | 0.232 |   3.531 |   95.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U153               | B v -> Y ^     | NOR2X1   | 0.218 | 0.186 |   3.717 |   96.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | C ^ -> Y v     | NAND3X1  | 0.168 | 0.100 |   3.817 |   96.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U35                | A v -> Y ^     | MUX2X1   | 0.989 | 0.701 |   4.519 |   96.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | A ^ -> Y v     | MUX2X1   | 0.359 | 0.125 |   4.644 |   97.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.359 | 0.000 |   4.644 |   97.082 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.338 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.142 |   0.242 |  -92.196 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.413 | 0.330 |   0.573 |  -91.865 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.329 | 0.320 |   0.893 |  -91.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.349 | 0.027 |   0.920 |  -91.519 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

