// Seed: 1474022447
`define pp_2 0
module module_0 ();
  assign id_0 = 1;
  assign id_1 = 1;
  type_4(
      1'b0, id_2 == id_3, id_3
  );
  assign id_3 = id_2 - 0;
  type_5(
      id_2, 1, id_2
  );
  assign id_3 = id_3 ? 1 : 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  logic id_2;
endmodule
