{"vcs1":{"timestamp_begin":1681678292.337367156, "rt":0.75, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681678293.117945762, "rt":1.15, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681678294.296038086, "rt":0.72, "ut":0.07, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681678292.041504625}
{"VCS_COMP_START_TIME": 1681678292.041504625}
{"VCS_COMP_END_TIME": 1681678295.668235752}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
