<stg><name>conv<16, 32, 10></name>


<trans_list>

<trans id="446" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader89

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader89:0  %indvar_flatten16 = phi i12 [ 0, %0 ], [ %add_ln66, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten16"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader89:1  %n_0 = phi i6 [ 0, %0 ], [ %select_ln76_1, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader89:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln67, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader89:3  %x_0 = phi i4 [ 0, %0 ], [ %select_ln81_1, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader89:4  %y_0 = phi i4 [ 0, %0 ], [ %y, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader89:5  %icmp_ln66 = icmp eq i12 %indvar_flatten16, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader89:6  %add_ln66 = add i12 %indvar_flatten16, 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader89:7  br i1 %icmp_ln66, label %1, label %.preheader90.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader90.preheader:0  %n = add i6 1, %n_0

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader90.preheader:1  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader90.preheader:2  %icmp_ln67 = icmp eq i8 %indvar_flatten, 64

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader90.preheader:3  %select_ln76 = select i1 %icmp_ln67, i4 0, i4 %x_0

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader90.preheader:4  %select_ln76_1 = select i1 %icmp_ln67, i6 %n, i6 %n_0

]]></Node>
<StgValue><ssdm name="select_ln76_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6">
<![CDATA[
.preheader90.preheader:5  %zext_ln76 = zext i6 %select_ln76_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader90.preheader:6  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %select_ln76_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader90.preheader:7  %sub_ln76 = sub i8 %tmp_s, %zext_ln76

]]></Node>
<StgValue><ssdm name="sub_ln76"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="6">
<![CDATA[
.preheader90.preheader:8  %zext_ln76_1 = zext i6 %select_ln76_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="6">
<![CDATA[
.preheader90.preheader:9  %trunc_ln76 = trunc i6 %select_ln76_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader90.preheader:10  %p_cast97_mid2_v = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln76, i3 0)

]]></Node>
<StgValue><ssdm name="p_cast97_mid2_v"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader90.preheader:11  %or_ln76 = or i8 %p_cast97_mid2_v, 7

]]></Node>
<StgValue><ssdm name="or_ln76"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader90.preheader:12  %xor_ln76_96 = xor i1 %icmp_ln67, true

]]></Node>
<StgValue><ssdm name="xor_ln76_96"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader90.preheader:13  %icmp_ln68 = icmp eq i4 %y_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader90.preheader:14  %and_ln76 = and i1 %icmp_ln68, %xor_ln76_96

]]></Node>
<StgValue><ssdm name="and_ln76"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader90.preheader:15  %x = add i4 1, %select_ln76

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader90.preheader:16  %or_ln81 = or i1 %and_ln76, %icmp_ln67

]]></Node>
<StgValue><ssdm name="or_ln81"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader90.preheader:17  %select_ln81 = select i1 %or_ln81, i4 0, i4 %y_0

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader90.preheader:18  %select_ln81_1 = select i1 %and_ln76, i4 %x, i4 %select_ln76

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
.preheader90.preheader:19  %zext_ln81 = zext i4 %select_ln81_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader90.preheader:20  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln81, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="7">
<![CDATA[
.preheader90.preheader:21  %zext_ln76_2 = zext i7 %tmp_19 to i8

]]></Node>
<StgValue><ssdm name="zext_ln76_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader90.preheader:22  %tmp_20 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln81, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
.preheader90.preheader:23  %zext_ln76_3 = zext i5 %tmp_20 to i8

]]></Node>
<StgValue><ssdm name="zext_ln76_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader90.preheader:24  %add_ln76_1 = add i8 %zext_ln76_2, %zext_ln76_3

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader90.preheader:25  %add_ln81 = add i8 %zext_ln81, %zext_ln76_2

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
.preheader90.preheader:26  %zext_ln81_1 = zext i8 %add_ln81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader90.preheader:27  %output_addr = getelementptr [64 x i32]* %output_r, i64 0, i64 %zext_ln81_1

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader90.preheader:28  %y = add i4 1, %select_ln81

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader90.preheader:29  %tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %y, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="7">
<![CDATA[
.preheader90.preheader:30  %zext_ln76_4 = zext i7 %tmp_21 to i8

]]></Node>
<StgValue><ssdm name="zext_ln76_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader90.preheader:31  %tmp_22 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %y, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="5">
<![CDATA[
.preheader90.preheader:32  %zext_ln76_5 = zext i5 %tmp_22 to i8

]]></Node>
<StgValue><ssdm name="zext_ln76_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader90.preheader:33  %add_ln76_4 = add i8 %zext_ln76_4, %zext_ln76_5

]]></Node>
<StgValue><ssdm name="add_ln76_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader90.preheader:34  %add_ln76_2 = add i4 2, %select_ln81

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader90.preheader:35  %tmp_23 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln76_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="7">
<![CDATA[
.preheader90.preheader:36  %zext_ln76_53 = zext i7 %tmp_23 to i8

]]></Node>
<StgValue><ssdm name="zext_ln76_53"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader90.preheader:37  %tmp_24 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln76_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="5">
<![CDATA[
.preheader90.preheader:38  %zext_ln76_54 = zext i5 %tmp_24 to i8

]]></Node>
<StgValue><ssdm name="zext_ln76_54"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader90.preheader:39  %add_ln76_5 = add i8 %zext_ln76_53, %zext_ln76_54

]]></Node>
<StgValue><ssdm name="add_ln76_5"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader90.preheader:40  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:0  %p_014_0 = phi i8 [ %add_ln700_47, %hls_label_3 ], [ 0, %.preheader90.preheader ]

]]></Node>
<StgValue><ssdm name="p_014_0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %c_0 = phi i2 [ %c, %hls_label_3 ], [ 0, %.preheader90.preheader ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %icmp_ln70 = icmp eq i2 %c_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %c = add i2 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln70, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="2">
<![CDATA[
hls_label_3:0  %zext_ln70 = zext i2 %c_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:3  %add_ln76 = add i4 %select_ln81_1, %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
hls_label_3:4  %zext_ln76_55 = zext i4 %add_ln76 to i8

]]></Node>
<StgValue><ssdm name="zext_ln76_55"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:5  %add_ln76_6 = add i8 %zext_ln76_55, %add_ln76_1

]]></Node>
<StgValue><ssdm name="add_ln76_6"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
hls_label_3:6  %zext_ln76_56 = zext i8 %add_ln76_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76_56"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:7  %input_addr = getelementptr [100 x i16]* %input_r, i64 0, i64 %zext_ln76_56

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:8  %add_ln76_7 = add i8 %zext_ln76_55, %add_ln76_4

]]></Node>
<StgValue><ssdm name="add_ln76_7"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
hls_label_3:9  %zext_ln76_57 = zext i8 %add_ln76_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76_57"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:10  %input_addr_7 = getelementptr [100 x i16]* %input_r, i64 0, i64 %zext_ln76_57

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:11  %add_ln76_8 = add i8 %zext_ln76_55, %add_ln76_5

]]></Node>
<StgValue><ssdm name="add_ln76_8"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="2">
<![CDATA[
hls_label_3:14  %zext_ln76_59 = zext i2 %c_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln76_59"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:15  %add_ln76_9 = add i8 %zext_ln76_59, %sub_ln76

]]></Node>
<StgValue><ssdm name="add_ln76_9"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
hls_label_3:16  %sext_ln76 = sext i8 %add_ln76_9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:17  %w_conv2_0_addr = getelementptr [96 x i16]* @w_conv2_0, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="w_conv2_0_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:18  %w_conv2_1_addr = getelementptr [96 x i16]* @w_conv2_1, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="w_conv2_1_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:19  %w_conv2_2_addr = getelementptr [96 x i16]* @w_conv2_2, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="w_conv2_2_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:20  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:22  %w_conv2_0_load = load i16* %w_conv2_0_addr, align 2

]]></Node>
<StgValue><ssdm name="w_conv2_0_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:102  %input_load_7 = load i16* %input_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:104  %w_conv2_1_load = load i16* %w_conv2_1_addr, align 2

]]></Node>
<StgValue><ssdm name="w_conv2_1_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:186  %w_conv2_2_load = load i16* %w_conv2_2_addr, align 2

]]></Node>
<StgValue><ssdm name="w_conv2_2_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
hls_label_3:12  %zext_ln76_58 = zext i8 %add_ln76_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76_58"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:13  %input_addr_8 = getelementptr [100 x i16]* %input_r, i64 0, i64 %zext_ln76_58

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:20  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="16">
<![CDATA[
hls_label_3:21  %trunc_ln76_1 = trunc i16 %input_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln76_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:22  %w_conv2_0_load = load i16* %w_conv2_0_addr, align 2

]]></Node>
<StgValue><ssdm name="w_conv2_0_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="16">
<![CDATA[
hls_label_3:23  %trunc_ln76_2 = trunc i16 %w_conv2_0_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln76_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:24  %xor_ln76 = xor i1 %trunc_ln76_1, %trunc_ln76_2

]]></Node>
<StgValue><ssdm name="xor_ln76"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:25  %xor_ln76_1 = xor i1 %xor_ln76, true

]]></Node>
<StgValue><ssdm name="xor_ln76_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:26  %zext_ln76_6 = zext i1 %xor_ln76_1 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_6"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:27  %tmp_784 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:28  %tmp_785 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:29  %xor_ln76_2 = xor i1 %tmp_784, %tmp_785

]]></Node>
<StgValue><ssdm name="xor_ln76_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:30  %xor_ln76_3 = xor i1 %xor_ln76_2, true

]]></Node>
<StgValue><ssdm name="xor_ln76_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:31  %zext_ln76_7 = zext i1 %xor_ln76_3 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_7"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:32  %tmp_786 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:33  %tmp_787 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:34  %xor_ln76_4 = xor i1 %tmp_786, %tmp_787

]]></Node>
<StgValue><ssdm name="xor_ln76_4"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:35  %xor_ln76_5 = xor i1 %xor_ln76_4, true

]]></Node>
<StgValue><ssdm name="xor_ln76_5"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:36  %zext_ln76_8 = zext i1 %xor_ln76_5 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_8"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:37  %tmp_788 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:38  %tmp_789 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:39  %xor_ln76_6 = xor i1 %tmp_788, %tmp_789

]]></Node>
<StgValue><ssdm name="xor_ln76_6"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:40  %xor_ln76_7 = xor i1 %xor_ln76_6, true

]]></Node>
<StgValue><ssdm name="xor_ln76_7"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:41  %zext_ln76_9 = zext i1 %xor_ln76_7 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_9"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:42  %tmp_790 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:43  %tmp_791 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:44  %xor_ln76_8 = xor i1 %tmp_790, %tmp_791

]]></Node>
<StgValue><ssdm name="xor_ln76_8"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:45  %xor_ln76_9 = xor i1 %xor_ln76_8, true

]]></Node>
<StgValue><ssdm name="xor_ln76_9"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:46  %zext_ln76_10 = zext i1 %xor_ln76_9 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_10"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:47  %tmp_792 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:48  %tmp_793 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:49  %xor_ln76_10 = xor i1 %tmp_792, %tmp_793

]]></Node>
<StgValue><ssdm name="xor_ln76_10"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:50  %xor_ln76_11 = xor i1 %xor_ln76_10, true

]]></Node>
<StgValue><ssdm name="xor_ln76_11"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:51  %zext_ln76_11 = zext i1 %xor_ln76_11 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_11"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:52  %tmp_794 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:53  %tmp_795 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:54  %xor_ln76_12 = xor i1 %tmp_794, %tmp_795

]]></Node>
<StgValue><ssdm name="xor_ln76_12"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:55  %xor_ln76_13 = xor i1 %xor_ln76_12, true

]]></Node>
<StgValue><ssdm name="xor_ln76_13"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:56  %zext_ln76_12 = zext i1 %xor_ln76_13 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_12"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:57  %tmp_796 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:58  %tmp_797 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:59  %xor_ln76_14 = xor i1 %tmp_796, %tmp_797

]]></Node>
<StgValue><ssdm name="xor_ln76_14"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:60  %xor_ln76_15 = xor i1 %xor_ln76_14, true

]]></Node>
<StgValue><ssdm name="xor_ln76_15"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:61  %zext_ln76_13 = zext i1 %xor_ln76_15 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_13"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:62  %tmp_798 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:63  %tmp_799 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:64  %xor_ln76_16 = xor i1 %tmp_798, %tmp_799

]]></Node>
<StgValue><ssdm name="xor_ln76_16"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:65  %xor_ln76_17 = xor i1 %xor_ln76_16, true

]]></Node>
<StgValue><ssdm name="xor_ln76_17"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:66  %zext_ln76_14 = zext i1 %xor_ln76_17 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_14"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:67  %tmp_800 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:68  %tmp_801 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:69  %xor_ln76_18 = xor i1 %tmp_800, %tmp_801

]]></Node>
<StgValue><ssdm name="xor_ln76_18"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:70  %xor_ln76_19 = xor i1 %xor_ln76_18, true

]]></Node>
<StgValue><ssdm name="xor_ln76_19"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:71  %zext_ln76_15 = zext i1 %xor_ln76_19 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_15"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:72  %tmp_802 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:73  %tmp_803 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:74  %xor_ln76_20 = xor i1 %tmp_802, %tmp_803

]]></Node>
<StgValue><ssdm name="xor_ln76_20"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:75  %xor_ln76_21 = xor i1 %xor_ln76_20, true

]]></Node>
<StgValue><ssdm name="xor_ln76_21"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:76  %zext_ln76_16 = zext i1 %xor_ln76_21 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_16"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:77  %tmp_804 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:78  %tmp_805 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:79  %xor_ln76_22 = xor i1 %tmp_804, %tmp_805

]]></Node>
<StgValue><ssdm name="xor_ln76_22"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:80  %xor_ln76_23 = xor i1 %xor_ln76_22, true

]]></Node>
<StgValue><ssdm name="xor_ln76_23"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:81  %zext_ln76_17 = zext i1 %xor_ln76_23 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_17"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:82  %tmp_806 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:83  %tmp_807 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:84  %xor_ln76_24 = xor i1 %tmp_806, %tmp_807

]]></Node>
<StgValue><ssdm name="xor_ln76_24"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:85  %xor_ln76_25 = xor i1 %xor_ln76_24, true

]]></Node>
<StgValue><ssdm name="xor_ln76_25"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:86  %zext_ln76_18 = zext i1 %xor_ln76_25 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_18"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:87  %tmp_808 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:88  %tmp_809 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:89  %xor_ln76_26 = xor i1 %tmp_808, %tmp_809

]]></Node>
<StgValue><ssdm name="xor_ln76_26"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:90  %xor_ln76_27 = xor i1 %xor_ln76_26, true

]]></Node>
<StgValue><ssdm name="xor_ln76_27"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:91  %zext_ln76_19 = zext i1 %xor_ln76_27 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_19"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:92  %tmp_810 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:93  %tmp_811 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:94  %xor_ln76_28 = xor i1 %tmp_810, %tmp_811

]]></Node>
<StgValue><ssdm name="xor_ln76_28"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:95  %xor_ln76_29 = xor i1 %xor_ln76_28, true

]]></Node>
<StgValue><ssdm name="xor_ln76_29"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:96  %zext_ln76_20 = zext i1 %xor_ln76_29 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_20"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:97  %tmp_812 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:98  %tmp_813 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_0_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:99  %xor_ln76_30 = xor i1 %tmp_812, %tmp_813

]]></Node>
<StgValue><ssdm name="xor_ln76_30"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:100  %xor_ln76_31 = xor i1 %xor_ln76_30, true

]]></Node>
<StgValue><ssdm name="xor_ln76_31"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:101  %zext_ln76_21 = zext i1 %xor_ln76_31 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_21"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:102  %input_load_7 = load i16* %input_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="16">
<![CDATA[
hls_label_3:103  %trunc_ln76_3 = trunc i16 %input_load_7 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln76_3"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:104  %w_conv2_1_load = load i16* %w_conv2_1_addr, align 2

]]></Node>
<StgValue><ssdm name="w_conv2_1_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16">
<![CDATA[
hls_label_3:105  %trunc_ln76_4 = trunc i16 %w_conv2_1_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln76_4"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:106  %xor_ln76_32 = xor i1 %trunc_ln76_3, %trunc_ln76_4

]]></Node>
<StgValue><ssdm name="xor_ln76_32"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:107  %xor_ln76_33 = xor i1 %xor_ln76_32, true

]]></Node>
<StgValue><ssdm name="xor_ln76_33"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:108  %zext_ln76_22 = zext i1 %xor_ln76_33 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_22"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:109  %tmp_814 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:110  %tmp_815 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:111  %xor_ln76_34 = xor i1 %tmp_814, %tmp_815

]]></Node>
<StgValue><ssdm name="xor_ln76_34"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:112  %xor_ln76_35 = xor i1 %xor_ln76_34, true

]]></Node>
<StgValue><ssdm name="xor_ln76_35"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:113  %zext_ln76_23 = zext i1 %xor_ln76_35 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_23"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:114  %tmp_816 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:115  %tmp_817 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:116  %xor_ln76_36 = xor i1 %tmp_816, %tmp_817

]]></Node>
<StgValue><ssdm name="xor_ln76_36"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:117  %xor_ln76_37 = xor i1 %xor_ln76_36, true

]]></Node>
<StgValue><ssdm name="xor_ln76_37"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:118  %zext_ln76_24 = zext i1 %xor_ln76_37 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_24"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:119  %tmp_818 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:120  %tmp_819 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:121  %xor_ln76_38 = xor i1 %tmp_818, %tmp_819

]]></Node>
<StgValue><ssdm name="xor_ln76_38"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:122  %xor_ln76_39 = xor i1 %xor_ln76_38, true

]]></Node>
<StgValue><ssdm name="xor_ln76_39"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:123  %zext_ln76_25 = zext i1 %xor_ln76_39 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_25"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:124  %tmp_820 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:125  %tmp_821 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:126  %xor_ln76_40 = xor i1 %tmp_820, %tmp_821

]]></Node>
<StgValue><ssdm name="xor_ln76_40"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:127  %xor_ln76_41 = xor i1 %xor_ln76_40, true

]]></Node>
<StgValue><ssdm name="xor_ln76_41"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:128  %zext_ln76_26 = zext i1 %xor_ln76_41 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_26"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:129  %tmp_822 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:130  %tmp_823 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:131  %xor_ln76_42 = xor i1 %tmp_822, %tmp_823

]]></Node>
<StgValue><ssdm name="xor_ln76_42"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:132  %xor_ln76_43 = xor i1 %xor_ln76_42, true

]]></Node>
<StgValue><ssdm name="xor_ln76_43"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:133  %zext_ln76_27 = zext i1 %xor_ln76_43 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_27"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:134  %tmp_824 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:135  %tmp_825 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:136  %xor_ln76_44 = xor i1 %tmp_824, %tmp_825

]]></Node>
<StgValue><ssdm name="xor_ln76_44"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:137  %xor_ln76_45 = xor i1 %xor_ln76_44, true

]]></Node>
<StgValue><ssdm name="xor_ln76_45"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:138  %zext_ln76_28 = zext i1 %xor_ln76_45 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_28"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:139  %tmp_826 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:140  %tmp_827 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:141  %xor_ln76_46 = xor i1 %tmp_826, %tmp_827

]]></Node>
<StgValue><ssdm name="xor_ln76_46"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:142  %xor_ln76_47 = xor i1 %xor_ln76_46, true

]]></Node>
<StgValue><ssdm name="xor_ln76_47"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:143  %zext_ln76_29 = zext i1 %xor_ln76_47 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_29"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:144  %tmp_828 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:145  %tmp_829 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:146  %xor_ln76_48 = xor i1 %tmp_828, %tmp_829

]]></Node>
<StgValue><ssdm name="xor_ln76_48"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:147  %xor_ln76_49 = xor i1 %xor_ln76_48, true

]]></Node>
<StgValue><ssdm name="xor_ln76_49"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:148  %zext_ln76_30 = zext i1 %xor_ln76_49 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_30"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:149  %tmp_830 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:150  %tmp_831 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:151  %xor_ln76_50 = xor i1 %tmp_830, %tmp_831

]]></Node>
<StgValue><ssdm name="xor_ln76_50"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:152  %xor_ln76_51 = xor i1 %xor_ln76_50, true

]]></Node>
<StgValue><ssdm name="xor_ln76_51"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:153  %zext_ln76_31 = zext i1 %xor_ln76_51 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_31"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:154  %tmp_832 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:155  %tmp_833 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:156  %xor_ln76_52 = xor i1 %tmp_832, %tmp_833

]]></Node>
<StgValue><ssdm name="xor_ln76_52"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:157  %xor_ln76_53 = xor i1 %xor_ln76_52, true

]]></Node>
<StgValue><ssdm name="xor_ln76_53"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:158  %zext_ln76_32 = zext i1 %xor_ln76_53 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_32"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:159  %tmp_834 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:160  %tmp_835 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:161  %xor_ln76_54 = xor i1 %tmp_834, %tmp_835

]]></Node>
<StgValue><ssdm name="xor_ln76_54"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:162  %xor_ln76_55 = xor i1 %xor_ln76_54, true

]]></Node>
<StgValue><ssdm name="xor_ln76_55"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:163  %zext_ln76_33 = zext i1 %xor_ln76_55 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_33"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:164  %tmp_836 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:165  %tmp_837 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:166  %xor_ln76_56 = xor i1 %tmp_836, %tmp_837

]]></Node>
<StgValue><ssdm name="xor_ln76_56"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:167  %xor_ln76_57 = xor i1 %xor_ln76_56, true

]]></Node>
<StgValue><ssdm name="xor_ln76_57"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:168  %zext_ln76_34 = zext i1 %xor_ln76_57 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_34"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:169  %tmp_838 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:170  %tmp_839 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:171  %xor_ln76_58 = xor i1 %tmp_838, %tmp_839

]]></Node>
<StgValue><ssdm name="xor_ln76_58"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:172  %xor_ln76_59 = xor i1 %xor_ln76_58, true

]]></Node>
<StgValue><ssdm name="xor_ln76_59"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:173  %zext_ln76_35 = zext i1 %xor_ln76_59 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_35"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:174  %tmp_840 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:175  %tmp_841 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:176  %xor_ln76_60 = xor i1 %tmp_840, %tmp_841

]]></Node>
<StgValue><ssdm name="xor_ln76_60"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:177  %xor_ln76_61 = xor i1 %xor_ln76_60, true

]]></Node>
<StgValue><ssdm name="xor_ln76_61"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:179  %tmp_842 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:180  %tmp_843 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_1_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:181  %xor_ln76_62 = xor i1 %tmp_842, %tmp_843

]]></Node>
<StgValue><ssdm name="xor_ln76_62"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:182  %xor_ln76_63 = xor i1 %xor_ln76_62, true

]]></Node>
<StgValue><ssdm name="xor_ln76_63"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:184  %input_load_8 = load i16* %input_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:186  %w_conv2_2_load = load i16* %w_conv2_2_addr, align 2

]]></Node>
<StgValue><ssdm name="w_conv2_2_load"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:266  %add_ln700 = add i2 %zext_ln76_7, %zext_ln76_8

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:267  %add_ln700_1 = add i2 %add_ln700, %zext_ln76_6

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:268  %zext_ln700_1 = zext i2 %add_ln700_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:269  %add_ln700_2 = add i2 %zext_ln76_10, %zext_ln76_11

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:270  %add_ln700_3 = add i2 %add_ln700_2, %zext_ln76_9

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:271  %zext_ln700_2 = zext i2 %add_ln700_3 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:272  %add_ln700_4 = add i3 %zext_ln700_2, %zext_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:274  %add_ln700_5 = add i2 %zext_ln76_13, %zext_ln76_14

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:275  %add_ln700_6 = add i2 %add_ln700_5, %zext_ln76_12

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:276  %zext_ln700_4 = zext i2 %add_ln700_6 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_4"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:277  %add_ln700_7 = add i2 %zext_ln76_16, %zext_ln76_17

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:278  %add_ln700_8 = add i2 %add_ln700_7, %zext_ln76_15

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:279  %zext_ln700_5 = zext i2 %add_ln700_8 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_5"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:280  %add_ln700_9 = add i3 %zext_ln700_5, %zext_ln700_4

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:284  %add_ln700_11 = add i2 %zext_ln76_19, %zext_ln76_20

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:285  %add_ln700_12 = add i2 %add_ln700_11, %zext_ln76_18

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:286  %zext_ln700_8 = zext i2 %add_ln700_12 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_8"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:287  %add_ln700_13 = add i2 %zext_ln76_22, %zext_ln76_23

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:288  %add_ln700_14 = add i2 %add_ln700_13, %zext_ln76_21

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:289  %zext_ln700_9 = zext i2 %add_ln700_14 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_9"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:290  %add_ln700_15 = add i3 %zext_ln700_9, %zext_ln700_8

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:292  %add_ln700_16 = add i2 %zext_ln76_25, %zext_ln76_26

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:293  %add_ln700_17 = add i2 %add_ln700_16, %zext_ln76_24

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:294  %zext_ln700_11 = zext i2 %add_ln700_17 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_11"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:295  %add_ln700_18 = add i2 %zext_ln76_28, %zext_ln76_29

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:296  %add_ln700_19 = add i2 %add_ln700_18, %zext_ln76_27

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:297  %zext_ln700_12 = zext i2 %add_ln700_19 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_12"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:298  %add_ln700_20 = add i3 %zext_ln700_12, %zext_ln700_11

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:304  %add_ln700_23 = add i2 %zext_ln76_31, %zext_ln76_32

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:305  %add_ln700_24 = add i2 %add_ln700_23, %zext_ln76_30

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:306  %zext_ln700_16 = zext i2 %add_ln700_24 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_16"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:307  %add_ln700_25 = add i2 %zext_ln76_34, %zext_ln76_35

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:308  %add_ln700_26 = add i2 %add_ln700_25, %zext_ln76_33

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:309  %zext_ln700_17 = zext i2 %add_ln700_26 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_17"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:310  %add_ln700_27 = add i3 %zext_ln700_17, %zext_ln700_16

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:178  %zext_ln76_36 = zext i1 %xor_ln76_61 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_36"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:183  %zext_ln76_37 = zext i1 %xor_ln76_63 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_37"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:184  %input_load_8 = load i16* %input_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="16">
<![CDATA[
hls_label_3:185  %trunc_ln76_5 = trunc i16 %input_load_8 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln76_5"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="16">
<![CDATA[
hls_label_3:187  %trunc_ln76_6 = trunc i16 %w_conv2_2_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln76_6"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:188  %xor_ln76_64 = xor i1 %trunc_ln76_5, %trunc_ln76_6

]]></Node>
<StgValue><ssdm name="xor_ln76_64"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:189  %xor_ln76_65 = xor i1 %xor_ln76_64, true

]]></Node>
<StgValue><ssdm name="xor_ln76_65"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:190  %zext_ln76_38 = zext i1 %xor_ln76_65 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_38"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:191  %tmp_844 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:192  %tmp_845 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:193  %xor_ln76_66 = xor i1 %tmp_844, %tmp_845

]]></Node>
<StgValue><ssdm name="xor_ln76_66"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:194  %xor_ln76_67 = xor i1 %xor_ln76_66, true

]]></Node>
<StgValue><ssdm name="xor_ln76_67"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:195  %zext_ln76_39 = zext i1 %xor_ln76_67 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_39"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:196  %tmp_846 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:197  %tmp_847 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:198  %xor_ln76_68 = xor i1 %tmp_846, %tmp_847

]]></Node>
<StgValue><ssdm name="xor_ln76_68"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:199  %xor_ln76_69 = xor i1 %xor_ln76_68, true

]]></Node>
<StgValue><ssdm name="xor_ln76_69"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:200  %zext_ln76_40 = zext i1 %xor_ln76_69 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_40"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:201  %tmp_848 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:202  %tmp_849 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:203  %xor_ln76_70 = xor i1 %tmp_848, %tmp_849

]]></Node>
<StgValue><ssdm name="xor_ln76_70"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:204  %xor_ln76_71 = xor i1 %xor_ln76_70, true

]]></Node>
<StgValue><ssdm name="xor_ln76_71"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:205  %zext_ln76_41 = zext i1 %xor_ln76_71 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_41"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:206  %tmp_850 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:207  %tmp_851 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:208  %xor_ln76_72 = xor i1 %tmp_850, %tmp_851

]]></Node>
<StgValue><ssdm name="xor_ln76_72"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:209  %xor_ln76_73 = xor i1 %xor_ln76_72, true

]]></Node>
<StgValue><ssdm name="xor_ln76_73"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:210  %zext_ln76_42 = zext i1 %xor_ln76_73 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_42"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:211  %tmp_852 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:212  %tmp_853 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:213  %xor_ln76_74 = xor i1 %tmp_852, %tmp_853

]]></Node>
<StgValue><ssdm name="xor_ln76_74"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:214  %xor_ln76_75 = xor i1 %xor_ln76_74, true

]]></Node>
<StgValue><ssdm name="xor_ln76_75"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:215  %zext_ln76_43 = zext i1 %xor_ln76_75 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_43"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:216  %tmp_854 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:217  %tmp_855 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:218  %xor_ln76_76 = xor i1 %tmp_854, %tmp_855

]]></Node>
<StgValue><ssdm name="xor_ln76_76"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:219  %xor_ln76_77 = xor i1 %xor_ln76_76, true

]]></Node>
<StgValue><ssdm name="xor_ln76_77"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:220  %zext_ln76_44 = zext i1 %xor_ln76_77 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_44"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:221  %tmp_856 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:222  %tmp_857 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:223  %xor_ln76_78 = xor i1 %tmp_856, %tmp_857

]]></Node>
<StgValue><ssdm name="xor_ln76_78"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:224  %xor_ln76_79 = xor i1 %xor_ln76_78, true

]]></Node>
<StgValue><ssdm name="xor_ln76_79"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:225  %zext_ln76_45 = zext i1 %xor_ln76_79 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_45"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:226  %tmp_858 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:227  %tmp_859 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:228  %xor_ln76_80 = xor i1 %tmp_858, %tmp_859

]]></Node>
<StgValue><ssdm name="xor_ln76_80"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:229  %xor_ln76_81 = xor i1 %xor_ln76_80, true

]]></Node>
<StgValue><ssdm name="xor_ln76_81"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:230  %zext_ln76_46 = zext i1 %xor_ln76_81 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_46"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:231  %tmp_860 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:232  %tmp_861 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:233  %xor_ln76_82 = xor i1 %tmp_860, %tmp_861

]]></Node>
<StgValue><ssdm name="xor_ln76_82"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:234  %xor_ln76_83 = xor i1 %xor_ln76_82, true

]]></Node>
<StgValue><ssdm name="xor_ln76_83"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:235  %zext_ln76_47 = zext i1 %xor_ln76_83 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_47"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:236  %tmp_862 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:237  %tmp_863 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:238  %xor_ln76_84 = xor i1 %tmp_862, %tmp_863

]]></Node>
<StgValue><ssdm name="xor_ln76_84"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:239  %xor_ln76_85 = xor i1 %xor_ln76_84, true

]]></Node>
<StgValue><ssdm name="xor_ln76_85"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:240  %zext_ln76_48 = zext i1 %xor_ln76_85 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_48"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:241  %tmp_864 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:242  %tmp_865 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_865"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:243  %xor_ln76_86 = xor i1 %tmp_864, %tmp_865

]]></Node>
<StgValue><ssdm name="xor_ln76_86"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:244  %xor_ln76_87 = xor i1 %xor_ln76_86, true

]]></Node>
<StgValue><ssdm name="xor_ln76_87"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:245  %zext_ln76_49 = zext i1 %xor_ln76_87 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_49"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:246  %tmp_866 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_866"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:247  %tmp_867 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_867"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:248  %xor_ln76_88 = xor i1 %tmp_866, %tmp_867

]]></Node>
<StgValue><ssdm name="xor_ln76_88"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:249  %xor_ln76_89 = xor i1 %xor_ln76_88, true

]]></Node>
<StgValue><ssdm name="xor_ln76_89"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:250  %zext_ln76_50 = zext i1 %xor_ln76_89 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_50"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:251  %tmp_868 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:252  %tmp_869 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:253  %xor_ln76_90 = xor i1 %tmp_868, %tmp_869

]]></Node>
<StgValue><ssdm name="xor_ln76_90"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:254  %xor_ln76_91 = xor i1 %xor_ln76_90, true

]]></Node>
<StgValue><ssdm name="xor_ln76_91"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:255  %zext_ln76_51 = zext i1 %xor_ln76_91 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_51"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:256  %tmp_870 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:257  %tmp_871 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_871"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:258  %xor_ln76_92 = xor i1 %tmp_870, %tmp_871

]]></Node>
<StgValue><ssdm name="xor_ln76_92"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:259  %xor_ln76_93 = xor i1 %xor_ln76_92, true

]]></Node>
<StgValue><ssdm name="xor_ln76_93"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:260  %zext_ln76_52 = zext i1 %xor_ln76_93 to i2

]]></Node>
<StgValue><ssdm name="zext_ln76_52"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:261  %tmp_872 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %input_load_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_872"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:262  %tmp_873 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %w_conv2_2_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:263  %xor_ln76_94 = xor i1 %tmp_872, %tmp_873

]]></Node>
<StgValue><ssdm name="xor_ln76_94"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:264  %xor_ln76_95 = xor i1 %xor_ln76_94, true

]]></Node>
<StgValue><ssdm name="xor_ln76_95"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="1">
<![CDATA[
hls_label_3:265  %zext_ln700 = zext i1 %xor_ln76_95 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="3">
<![CDATA[
hls_label_3:273  %zext_ln700_3 = zext i3 %add_ln700_4 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="3">
<![CDATA[
hls_label_3:281  %zext_ln700_6 = zext i3 %add_ln700_9 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_6"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:282  %add_ln700_10 = add i4 %zext_ln700_6, %zext_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="4">
<![CDATA[
hls_label_3:283  %zext_ln700_7 = zext i4 %add_ln700_10 to i5

]]></Node>
<StgValue><ssdm name="zext_ln700_7"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="3">
<![CDATA[
hls_label_3:291  %zext_ln700_10 = zext i3 %add_ln700_15 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_10"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="3">
<![CDATA[
hls_label_3:299  %zext_ln700_13 = zext i3 %add_ln700_20 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_13"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:300  %add_ln700_21 = add i4 %zext_ln700_13, %zext_ln700_10

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="4">
<![CDATA[
hls_label_3:301  %zext_ln700_14 = zext i4 %add_ln700_21 to i5

]]></Node>
<StgValue><ssdm name="zext_ln700_14"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3:302  %add_ln700_22 = add i5 %zext_ln700_14, %zext_ln700_7

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:312  %add_ln700_28 = add i2 %zext_ln76_37, %zext_ln76_38

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:313  %add_ln700_29 = add i2 %add_ln700_28, %zext_ln76_36

]]></Node>
<StgValue><ssdm name="add_ln700_29"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:314  %zext_ln700_19 = zext i2 %add_ln700_29 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_19"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:315  %add_ln700_30 = add i2 %zext_ln76_40, %zext_ln76_41

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:316  %add_ln700_31 = add i2 %add_ln700_30, %zext_ln76_39

]]></Node>
<StgValue><ssdm name="add_ln700_31"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:317  %zext_ln700_20 = zext i2 %add_ln700_31 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_20"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:318  %add_ln700_32 = add i3 %zext_ln700_20, %zext_ln700_19

]]></Node>
<StgValue><ssdm name="add_ln700_32"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:322  %add_ln700_34 = add i2 %zext_ln76_43, %zext_ln76_44

]]></Node>
<StgValue><ssdm name="add_ln700_34"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:323  %add_ln700_35 = add i2 %add_ln700_34, %zext_ln76_42

]]></Node>
<StgValue><ssdm name="add_ln700_35"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:324  %zext_ln700_23 = zext i2 %add_ln700_35 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_23"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:325  %add_ln700_36 = add i2 %zext_ln76_46, %zext_ln76_47

]]></Node>
<StgValue><ssdm name="add_ln700_36"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:326  %add_ln700_37 = add i2 %add_ln700_36, %zext_ln76_45

]]></Node>
<StgValue><ssdm name="add_ln700_37"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:327  %zext_ln700_24 = zext i2 %add_ln700_37 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_24"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:328  %add_ln700_38 = add i3 %zext_ln700_24, %zext_ln700_23

]]></Node>
<StgValue><ssdm name="add_ln700_38"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:330  %add_ln700_39 = add i2 %zext_ln76_49, %zext_ln76_50

]]></Node>
<StgValue><ssdm name="add_ln700_39"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:331  %add_ln700_40 = add i2 %add_ln700_39, %zext_ln76_48

]]></Node>
<StgValue><ssdm name="add_ln700_40"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:332  %zext_ln700_26 = zext i2 %add_ln700_40 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_26"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:333  %add_ln700_41 = add i2 %zext_ln76_52, %zext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_41"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3:334  %add_ln700_42 = add i2 %add_ln700_41, %zext_ln76_51

]]></Node>
<StgValue><ssdm name="add_ln700_42"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="2">
<![CDATA[
hls_label_3:335  %zext_ln700_27 = zext i2 %add_ln700_42 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_27"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:336  %add_ln700_43 = add i3 %zext_ln700_27, %zext_ln700_26

]]></Node>
<StgValue><ssdm name="add_ln700_43"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="5">
<![CDATA[
hls_label_3:303  %zext_ln700_15 = zext i5 %add_ln700_22 to i6

]]></Node>
<StgValue><ssdm name="zext_ln700_15"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="3">
<![CDATA[
hls_label_3:311  %zext_ln700_18 = zext i3 %add_ln700_27 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_18"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="3">
<![CDATA[
hls_label_3:319  %zext_ln700_21 = zext i3 %add_ln700_32 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_21"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:320  %add_ln700_33 = add i4 %zext_ln700_21, %zext_ln700_18

]]></Node>
<StgValue><ssdm name="add_ln700_33"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="4">
<![CDATA[
hls_label_3:321  %zext_ln700_22 = zext i4 %add_ln700_33 to i5

]]></Node>
<StgValue><ssdm name="zext_ln700_22"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="3">
<![CDATA[
hls_label_3:329  %zext_ln700_25 = zext i3 %add_ln700_38 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_25"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="3">
<![CDATA[
hls_label_3:337  %zext_ln700_28 = zext i3 %add_ln700_43 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_28"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:338  %add_ln700_44 = add i4 %zext_ln700_28, %zext_ln700_25

]]></Node>
<StgValue><ssdm name="add_ln700_44"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="4">
<![CDATA[
hls_label_3:339  %zext_ln700_29 = zext i4 %add_ln700_44 to i5

]]></Node>
<StgValue><ssdm name="zext_ln700_29"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3:340  %add_ln700_45 = add i5 %zext_ln700_29, %zext_ln700_22

]]></Node>
<StgValue><ssdm name="add_ln700_45"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="5">
<![CDATA[
hls_label_3:341  %zext_ln700_30 = zext i5 %add_ln700_45 to i6

]]></Node>
<StgValue><ssdm name="zext_ln700_30"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_3:342  %add_ln700_46 = add i6 %zext_ln700_30, %zext_ln700_15

]]></Node>
<StgValue><ssdm name="add_ln700_46"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="6">
<![CDATA[
hls_label_3:343  %zext_ln700_31 = zext i6 %add_ln700_46 to i8

]]></Node>
<StgValue><ssdm name="zext_ln700_31"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3:344  %add_ln700_47 = add i8 %p_014_0, %zext_ln700_31

]]></Node>
<StgValue><ssdm name="add_ln700_47"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:345  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_25)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:346  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %p_014_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %accum_V = add i9 -144, %shl_ln

]]></Node>
<StgValue><ssdm name="accum_V"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %icmp_ln895_256 = icmp ugt i8 %p_cast97_mid2_v, %or_ln76

]]></Node>
<StgValue><ssdm name="icmp_ln895_256"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %zext_ln895 = zext i8 %p_cast97_mid2_v to i9

]]></Node>
<StgValue><ssdm name="zext_ln895"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  %zext_ln895_1 = zext i8 %or_ln76 to i9

]]></Node>
<StgValue><ssdm name="zext_ln895_1"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %sub_ln895 = sub i9 %zext_ln895, %zext_ln895_1

]]></Node>
<StgValue><ssdm name="sub_ln895"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %xor_ln895 = xor i9 %zext_ln895, 255

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  %sub_ln895_1 = sub i9 %zext_ln895_1, %zext_ln895

]]></Node>
<StgValue><ssdm name="sub_ln895_1"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  %select_ln895 = select i1 %icmp_ln895_256, i9 %sub_ln895, i9 %sub_ln895_1

]]></Node>
<StgValue><ssdm name="select_ln895"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  %select_ln895_1 = select i1 %icmp_ln895_256, i256 -57783846362242288116990835511804011069381064330399178851296350526185377054528, i256 1362273596515493455816808735639618597925794909066372893357656913289324657665

]]></Node>
<StgValue><ssdm name="select_ln895_1"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  %select_ln895_2 = select i1 %icmp_ln895_256, i9 %xor_ln895, i9 %zext_ln895

]]></Node>
<StgValue><ssdm name="select_ln895_2"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:11  %sub_ln895_2 = sub i9 255, %select_ln895

]]></Node>
<StgValue><ssdm name="sub_ln895_2"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="256" op_0_bw="9">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:12  %zext_ln895_2 = zext i9 %select_ln895_2 to i256

]]></Node>
<StgValue><ssdm name="zext_ln895_2"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="256" op_0_bw="9">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:13  %zext_ln895_3 = zext i9 %sub_ln895_2 to i256

]]></Node>
<StgValue><ssdm name="zext_ln895_3"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:14  %lshr_ln895 = lshr i256 %select_ln895_1, %zext_ln895_2

]]></Node>
<StgValue><ssdm name="lshr_ln895"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:15  %lshr_ln895_1 = lshr i256 -1, %zext_ln895_3

]]></Node>
<StgValue><ssdm name="lshr_ln895_1"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:16  %and_ln895 = and i256 %lshr_ln895, %lshr_ln895_1

]]></Node>
<StgValue><ssdm name="and_ln895"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="256">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:17  %trunc_ln895 = trunc i256 %and_ln895 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln895"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:18  %sext_ln895 = sext i8 %trunc_ln895 to i9

]]></Node>
<StgValue><ssdm name="sext_ln895"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:19  %icmp_ln895 = icmp sgt i9 %accum_V, %sext_ln895

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="6">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:20  %output_load = load i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:23  %add_ln67_1 = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:24  %select_ln67 = select i1 %icmp_ln67, i8 1, i8 %add_ln67_1

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="442" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="6">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:20  %output_load = load i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="7" op_3_bw="1">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:21  %tmp = call i32 @_ssdm_op_BitSet.i32.i32.i7.i1(i32 %output_load, i7 %zext_ln76_1, i1 %icmp_ln895)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:22  store i32 %tmp, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:25  br label %.preheader89

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
