
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for compute reachability ./sample_circuits/c880.ckt: 0.0s 0.0s
T'111011111011011001101001010100010111000110011011101000101011 0'
T'111110001111011101010010110010100011111011110100010111100100 0'
T'111110111010001110000010101100010001011110110101101110101011 1'
T'101110100001101111111100100111000001011001011101010111101110 1'
T'001000000100101110000110111000111110000011111110111001001001 1'
T'011011011111100110111001111001100101010101001010001100011001 1'
T'110111011100100100010101101010000111011111101000001011111011 1'
T'001110010100100000111111100000111011001111001011100010011000 1'
T'000110010010111111100100111001101111110001010111001011011111 1'
T'011010101101110110010111001010111000110001110110111100110011 1'
T'001100010100101010010101100010110010001011001011100011001001 1'
T'001110011010111110100000111001110010010011100111011100000101 1'
T'110001100000011111010001010010101111000110110111010101000001 1'
T'000000101100100011101110000001010010000110101110000001001000 0'
T'101111011110000111011011011110000111010110110111111010101010 0'
T'100011010110101001010111011110000010011000000100101110110011 1'
T'111001001111100001011010000000001101111001111111010101101001 0'
T'011011100010010010011100010111011110010111101100111001100111 1'
T'000111111111100001111000100001001000111101011011000100011011 1'
T'011101011101101010101011100011000110111010100100110011001001 1'
T'101111101001100110110101001000110010100000101010001011010110 1'
T'110110011110000110010010010011101100100111101110011010011111 0'
T'010001010000100101000011011111010010110010000010101100001110 0'
T'010100010100010101000101101010111100101111000011011001101000 0'
T'011011110000100110000001011000111011110110110101111111010011 0'
T'001110110011111100010001001111100000101011000110001110111111 1'
T'110000010111111101000010010101110111010011101011111010000010 1'
T'110111111010110110001011111101111111110100001111001100000000 0'
T'111111011000111100010101011010100001110000110111001010011010 1'
T'010000111110110010001011111000100100101110100011010111010010 0'
T'110111111111100110011101100101011111111101000110111011001001 0'
T'110101000001110110001100110001110100110111000101100010001001 1'
T'001000000111100110000110001001101011011001111101101000001101 0'
T'101010111110011010011111101111000101010111110111001101001100 1'
T'111110011111011111010100000111010110100111011111110100011001 1'
T'100100110111110011111100000101111111001110001100101110110100 1'
T'101111011100110110000110001001000100001000001100000010000101 1'
T'111111111011010110010111000101010101111000101000001011111001 1'
T'101110111110010100000110000100100011000101100101001010010001 0'
T'111110010010111001011010100010001110111111000111010101011010 1'
T'010111011001101011110111011111011100010010110111011100001010 1'
T'001110111010011100111111001111011101000100000000010010110101 1'
T'100110111110101010111001001110100111101110001111000010000101 1'
T'111011001100101100010111000000011110010011001001000011111110 1'
T'111101011110111000000000101011000100101010000110110111101010 0'
T'101101110100011110011010101101111001010011110011010111001111 1'
T'111101011110011110110011001000101011100011110000001000100101 1'
T'001011101010111110110101101001000011101000011000010000101101 0'
T'111000111010100010110101110010100110101100111100010000111101 1'
T'111110011110101100000000101110010010011011011100111111100100 1'
T'101111101010101101010010111100000110010111100010000001010101 1'
T'011001100111110011111000010000101000100110011010001101010011 0'
T'011111010010110101010110001001010101101100111101111100100000 1'
T'011011110011000100111000111010001000111011101110001101110001 0'
T'001100010100110010111011100000111011011111001011100011011001 1'
T'101011111100110110000111111001101111001011010110001100011000 1'
T'110100110100111100000000001011000110111101010110010000000101 0'
T'001111010100111101111111001001010001011000101101001101000000 1'
T'100111111000100001000101101110100110101011001100000010100110 1'
T'110111111100111110111110111110110010011000011011001111010000 1'
T'011110011111101111100100111100110101111001011101011110111001 1'
T'001101101100011101101100110000101101011100101001011101101001 0'
T'011100110000100100110101010100100110111111101101110100000010 0'

#number of aborted faults = 0

#number of redundant faults = 0

#number of calling podem1 = 18

#total number of backtracks = 12609
#atpg: cputime for test pattern generation ./sample_circuits/c880.ckt: 67.8s 67.9s
