{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1409542243161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1409542243161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 01 11:30:42 2014 " "Processing started: Mon Sep 01 11:30:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1409542243161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1409542243161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off muxmap -c mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off muxmap -c mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1409542243161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1409542243555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_if1_no_default.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_if1_no_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_if1_no_default " "Found entity 1: mux_if1_no_default" {  } { { "mux_if1_no_default.v" "" { Text "D:/verilog/muxmap/mux_if1_no_default.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409542243626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409542243626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_if1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_if1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_if1 " "Found entity 1: mux_if1" {  } { { "mux_if1.v" "" { Text "D:/verilog/muxmap/mux_if1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409542243630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409542243630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_case_no_default.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_case_no_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_case_no_default " "Found entity 1: mux_case_no_default" {  } { { "mux_case_no_default.v" "" { Text "D:/verilog/muxmap/mux_case_no_default.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409542243633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409542243633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_case.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_case " "Found entity 1: mux_case" {  } { { "mux_case.v" "" { Text "D:/verilog/muxmap/mux_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409542243636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409542243636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux_if1_no_default " "Elaborating entity \"mux_if1_no_default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1409542243674 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o mux_if1_no_default.v(2) " "Verilog HDL Always Construct warning at mux_if1_no_default.v(2): inferring latch(es) for variable \"o\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_if1_no_default.v" "" { Text "D:/verilog/muxmap/mux_if1_no_default.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1409542243675 "|mux_if1_no_default"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o mux_if1_no_default.v(5) " "Inferred latch for \"o\" at mux_if1_no_default.v(5)" {  } { { "mux_if1_no_default.v" "" { Text "D:/verilog/muxmap/mux_if1_no_default.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1409542243676 "|mux_if1_no_default"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "o\$latch " "LATCH primitive \"o\$latch\" is permanently enabled" {  } { { "mux_if1_no_default.v" "" { Text "D:/verilog/muxmap/mux_if1_no_default.v" 5 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1409542243936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1409542244518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1409542244804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1409542244804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1409542244829 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1409542244829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1409542244829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1409542244829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1409542244880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 01 11:30:44 2014 " "Processing ended: Mon Sep 01 11:30:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1409542244880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1409542244880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1409542244880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1409542244880 ""}
