// Seed: 4030059455
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input id_6
);
  logic id_7;
  assign id_7 = 1;
  logic id_8;
  logic id_9 = id_9, id_10;
  assign id_8 = (id_5);
  logic id_11 = id_2 ? id_9 | 1 : id_1;
  assign id_0 = id_2;
endmodule
