INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:52:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 mulf0/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.525ns period=7.050ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.525ns period=7.050ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.050ns  (clk rise@7.050ns - clk rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 2.404ns (36.621%)  route 4.161ns (63.379%))
  Logic Levels:           25  (CARRY4=13 LUT2=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.533 - 7.050 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1994, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X84Y68         FDRE                                         r  mulf0/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y68         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.430     1.136    mulf0/operator/sticky_c2
    SLICE_X83Y70         LUT6 (Prop_lut6_I4_O)        0.119     1.255 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.088     1.342    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X83Y70         LUT6 (Prop_lut6_I3_O)        0.043     1.385 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.181     1.566    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X85Y69         LUT5 (Prop_lut5_I1_O)        0.043     1.609 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.609    mulf0/operator/RoundingAdder/S[0]
    SLICE_X85Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.860 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.860    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X85Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.909 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.909    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.958 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.958    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X85Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.007 r  mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.007    mulf0/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X85Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.056 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.056    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.105 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.007     2.112    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.161 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.161    mulf0/operator/RoundingAdder/ltOp_carry__2_i_18_n_0
    SLICE_X85Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.314 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_13/O[1]
                         net (fo=5, routed)           0.384     2.699    mulf0/operator/RoundingAdder/ip_result__0[29]
    SLICE_X87Y75         LUT4 (Prop_lut4_I3_O)        0.119     2.818 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=1, routed)           0.192     3.010    mulf0/operator/RoundingAdder/level4_c1[9]_i_10_n_0
    SLICE_X86Y75         LUT5 (Prop_lut5_I4_O)        0.043     3.053 f  mulf0/operator/RoundingAdder/level4_c1[9]_i_8/O
                         net (fo=34, routed)          0.131     3.184    mulf0/operator/RoundingAdder/level4_c1[9]_i_8_n_0
    SLICE_X86Y75         LUT5 (Prop_lut5_I4_O)        0.043     3.227 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_6/O
                         net (fo=3, routed)           0.237     3.464    mulf0/operator/RoundingAdder/level5_c1[2]_i_6_n_0
    SLICE_X84Y74         LUT4 (Prop_lut4_I1_O)        0.043     3.507 r  mulf0/operator/RoundingAdder/level5_c1[2]_i_3/O
                         net (fo=26, routed)          0.318     3.825    mulf0/operator/RoundingAdder/exc_c2_reg[1]_10
    SLICE_X87Y73         LUT6 (Prop_lut6_I1_O)        0.043     3.868 r  mulf0/operator/RoundingAdder/level4_c1[14]_i_3/O
                         net (fo=5, routed)           0.422     4.290    control_merge1/tehb/control/excExpFracY_c0[11]
    SLICE_X89Y72         LUT6 (Prop_lut6_I4_O)        0.043     4.333 r  control_merge1/tehb/control/ltOp_carry__0_i_2__0/O
                         net (fo=1, routed)           0.362     4.695    addf0/operator/ltOp_carry__1_0[2]
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     4.891 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.007     4.897    addf0/operator/ltOp_carry__0_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.947 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    addf0/operator/ltOp_carry__1_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.997 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.997    addf0/operator/ltOp_carry__2_n_0
    SLICE_X88Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.119 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.207     5.327    control_merge1/tehb/control/CO[0]
    SLICE_X89Y77         LUT2 (Prop_lut2_I0_O)        0.127     5.454 r  control_merge1/tehb/control/i__carry__0_i_2/O
                         net (fo=1, routed)           0.325     5.779    addf0/operator/p_1_in[5]
    SLICE_X88Y79         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.255     6.034 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.337     6.371    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X89Y80         LUT6 (Prop_lut6_I5_O)        0.126     6.497 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.250     6.747    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X89Y81         LUT4 (Prop_lut4_I0_O)        0.043     6.790 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.283     7.073    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X91Y80         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.050     7.050 r  
                                                      0.000     7.050 r  clk (IN)
                         net (fo=1994, unset)         0.483     7.533    addf0/operator/RightShifterComponent/clk
    SLICE_X91Y80         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     7.533    
                         clock uncertainty           -0.035     7.497    
    SLICE_X91Y80         FDRE (Setup_fdre_C_R)       -0.295     7.202    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  0.130    




