#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_000000000287d090 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v00000000028a7a40_0 .net "ACCU", 3 0, L_00000000027fb3a0;  1 drivers
v00000000028a75e0_0 .net "C_FLAG", 0 0, L_00000000027fb5d0;  1 drivers
v00000000028a8300_0 .net "PORT0", 3 0, v00000000028f3000_0;  1 drivers
v00000000028a88a0_0 .net "PORT1", 3 0, v00000000028f3960_0;  1 drivers
v00000000028a81c0_0 .net "PORT2", 3 0, v00000000028f3c80_0;  1 drivers
v00000000028a8760_0 .var "PUSHBUTTONS0", 3 0;
v00000000028a70e0_0 .var "PUSHBUTTONS1", 3 0;
v00000000028a86c0_0 .var "PUSHBUTTONS2", 3 0;
v00000000028a8440_0 .net "Z_FLAG", 0 0, L_00000000027fb560;  1 drivers
v00000000028a7cc0_0 .var "clk", 0 0;
v00000000028a77c0_0 .var/real "points", 0 0;
v00000000028a8260_0 .var "reset", 0 0;
E_0000000002884d00 .event edge, v0000000002875ec0_0;
S_000000000287d210 .scope module, "Proto" "Board" 2 13, 3 15 0, S_000000000287d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "In0"
    .port_info 3 /INPUT 4 "In1"
    .port_info 4 /INPUT 4 "In2"
    .port_info 5 /OUTPUT 1 "C"
    .port_info 6 /OUTPUT 1 "Z"
    .port_info 7 /OUTPUT 4 "Out0"
    .port_info 8 /OUTPUT 4 "Out1"
    .port_info 9 /OUTPUT 4 "Out2"
    .port_info 10 /OUTPUT 4 "Accu"
P_00000000028847c0 .param/l "N" 0 3 15, +C4<00000000000000000000000000000100>;
L_0000000002839f20 .functor NOT 1, L_00000000028a7540, C4<0>, C4<0>, C4<0>;
L_000000000283a850 .functor NOT 1, L_00000000028a7680, C4<0>, C4<0>, C4<0>;
L_0000000002839a50 .functor AND 1, L_00000000028a7f40, L_000000000283a850, C4<1>, C4<1>;
L_000000000283a310 .functor NOT 2, L_00000000028a7360, C4<00>, C4<00>, C4<00>;
L_0000000002839c80 .functor NOT 1, L_00000000028a8940, C4<0>, C4<0>, C4<0>;
L_0000000002839cf0 .functor NOT 1, L_00000000028a7b80, C4<0>, C4<0>, C4<0>;
L_0000000002839e40 .functor NOT 1, L_00000000028a8c60, C4<0>, C4<0>, C4<0>;
L_000000000283a230 .functor AND 1, L_0000000002839cf0, L_0000000002839e40, C4<1>, C4<1>;
L_0000000002839c10 .functor NOT 1, L_00000000028a7040, C4<0>, C4<0>, C4<0>;
L_000000000283a700 .functor NOT 1, L_00000000028a7c20, C4<0>, C4<0>, C4<0>;
L_000000000283a2a0 .functor NOT 1, L_00000000028a7e00, C4<0>, C4<0>, C4<0>;
L_000000000283a380 .functor NOT 1, L_00000000028a6e60, C4<0>, C4<0>, C4<0>;
L_0000000002839dd0 .functor NOT 1, L_00000000028a8580, C4<0>, C4<0>, C4<0>;
L_000000000283a770 .functor NOT 1, L_00000000028ac640, C4<0>, C4<0>, C4<0>;
L_0000000002839d60 .functor AND 1, L_00000000028ab420, L_000000000283a770, C4<1>, C4<1>;
L_000000000283a5b0 .functor NOT 1, L_00000000028abec0, C4<0>, C4<0>, C4<0>;
L_00000000027fb790 .functor AND 1, L_00000000028ab100, L_000000000283a5b0, C4<1>, C4<1>;
L_00000000027fb870 .functor NOT 1, L_00000000028ab7e0, C4<0>, C4<0>, C4<0>;
L_00000000027fb9c0 .functor AND 1, L_00000000028ac960, L_00000000027fb870, C4<1>, C4<1>;
L_00000000027fb3a0 .functor BUFZ 4, v0000000002875a60_0, C4<0000>, C4<0000>, C4<0000>;
L_00000000027fb5d0 .functor NOT 1, L_00000000028ab6a0, C4<0>, C4<0>, C4<0>;
L_00000000027fb560 .functor NOT 1, L_00000000028ab4c0, C4<0>, C4<0>, C4<0>;
v00000000028a5170_0 .net "ALUR", 3 0, v0000000002875380_0;  1 drivers
v00000000028a5710_0 .net "Accu", 3 0, L_00000000027fb3a0;  alias, 1 drivers
v00000000028a6570_0 .net "Aout", 3 0, v0000000002875a60_0;  1 drivers
v00000000028a4e50_0 .net "C", 0 0, L_00000000027fb5d0;  alias, 1 drivers
v00000000028a57b0_0 .net "CarryZero", 1 0, L_00000000028a7360;  1 drivers
v00000000028a6b10_0 .net "In0", 3 0, v00000000028a8760_0;  1 drivers
v00000000028a4f90_0 .net "In1", 3 0, v00000000028a70e0_0;  1 drivers
v00000000028a5670_0 .net "In2", 3 0, v00000000028a86c0_0;  1 drivers
v00000000028a6250_0 .net "Out0", 3 0, v00000000028f3000_0;  alias, 1 drivers
v00000000028a6750_0 .net "Out1", 3 0, v00000000028f3960_0;  alias, 1 drivers
v00000000028a5030_0 .net "Out2", 3 0, v00000000028f3c80_0;  alias, 1 drivers
v00000000028a5df0_0 .net "Z", 0 0, L_00000000027fb560;  alias, 1 drivers
v00000000028a6c50_0 .net *"_s1", 0 0, L_00000000028a7540;  1 drivers
v00000000028a5350_0 .net *"_s100", 0 0, L_00000000028ac960;  1 drivers
v00000000028a5850_0 .net *"_s102", 0 0, L_00000000028ab7e0;  1 drivers
v00000000028a58f0_0 .net *"_s103", 0 0, L_00000000027fb870;  1 drivers
v00000000028a69d0_0 .net *"_s11", 0 0, L_00000000028a7f40;  1 drivers
v00000000028a5990_0 .net *"_s112", 0 0, L_00000000028ab6a0;  1 drivers
v00000000028a5b70_0 .net *"_s116", 0 0, L_00000000028ab4c0;  1 drivers
v00000000028a6610_0 .net *"_s13", 0 0, L_00000000028a7680;  1 drivers
v00000000028a5c10_0 .net *"_s14", 0 0, L_000000000283a850;  1 drivers
v00000000028a52b0_0 .net *"_s24", 3 0, L_00000000028a7fe0;  1 drivers
v00000000028a6390_0 .net *"_s31", 0 0, L_00000000028a8940;  1 drivers
v00000000028a64d0_0 .net *"_s35", 0 0, L_00000000028a7b80;  1 drivers
v00000000028a5ad0_0 .net *"_s36", 0 0, L_0000000002839cf0;  1 drivers
v00000000028a5f30_0 .net *"_s39", 0 0, L_00000000028a8c60;  1 drivers
v00000000028a50d0_0 .net *"_s40", 0 0, L_0000000002839e40;  1 drivers
v00000000028a6430_0 .net *"_s54", 0 0, L_00000000028a7040;  1 drivers
v00000000028a5d50_0 .net *"_s58", 0 0, L_00000000028a7c20;  1 drivers
v00000000028a62f0_0 .net *"_s62", 0 0, L_00000000028a7e00;  1 drivers
v00000000028a5e90_0 .net *"_s66", 0 0, L_00000000028a6e60;  1 drivers
v00000000028a5fd0_0 .net *"_s72", 0 0, L_00000000028a8580;  1 drivers
v00000000028a4ef0_0 .net *"_s84", 0 0, L_00000000028ab420;  1 drivers
v00000000028a6070_0 .net *"_s86", 0 0, L_00000000028ac640;  1 drivers
v00000000028a66b0_0 .net *"_s87", 0 0, L_000000000283a770;  1 drivers
v00000000028a6110_0 .net *"_s92", 0 0, L_00000000028ab100;  1 drivers
v00000000028a61b0_0 .net *"_s94", 0 0, L_00000000028abec0;  1 drivers
v00000000028a67f0_0 .net *"_s95", 0 0, L_000000000283a5b0;  1 drivers
v00000000028a53f0_0 .net "address", 11 0, v00000000028f3500_0;  1 drivers
v00000000028a6890_0 .net "clk", 0 0, v00000000028a7cc0_0;  1 drivers
v00000000028a6a70_0 .net "control", 15 0, v00000000028a4db0_0;  1 drivers
RS_00000000028b0238 .resolv tri, L_00000000028a7ea0, L_00000000028a7900, L_00000000028a7ae0, L_00000000028a8120, L_00000000028a74a0, L_00000000028acb40;
v00000000028a6bb0_0 .net8 "databus", 3 0, RS_00000000028b0238;  6 drivers
v00000000028a79a0_0 .net "inputE", 15 0, v00000000028f2380_0;  1 drivers
v00000000028a83a0_0 .net "loadAdd", 11 0, L_00000000028ab600;  1 drivers
v00000000028a7220_0 .net "operand", 3 0, L_00000000028a8800;  1 drivers
v00000000028a7180_0 .net "outputE", 15 0, v00000000028f30a0_0;  1 drivers
v00000000028a8bc0_0 .net "progbyte", 7 0, L_00000000028a7d60;  1 drivers
v00000000028a72c0_0 .net "reset", 0 0, v00000000028a8260_0;  1 drivers
v00000000028a6f00_0 .net "uRomAddress", 6 0, L_00000000028a8a80;  1 drivers
L_00000000028a7540 .part v00000000028a4db0_0, 14, 1;
L_00000000028a89e0 .part v00000000028a4db0_0, 15, 1;
L_00000000028a7f40 .part v00000000028a4db0_0, 12, 1;
L_00000000028a7680 .part L_00000000028a8a80, 0, 1;
L_00000000028a8080 .part L_00000000028a8a80, 0, 1;
L_00000000028a8a80 .concat8 [ 1 2 4 0], v00000000028f36e0_0, v0000000002874de0_0, L_00000000028a7fe0;
L_00000000028a7fe0 .part v0000000002846c50_0, 4, 4;
L_00000000028a8800 .part v0000000002846c50_0, 0, 4;
L_00000000028a8940 .part v00000000028a4db0_0, 1, 1;
L_00000000028a7b80 .part v00000000028a4db0_0, 13, 1;
L_00000000028a8c60 .part L_00000000028a8a80, 0, 1;
L_00000000028a7720 .part v00000000028a4db0_0, 6, 5;
L_00000000028a7400 .part v00000000028a4db0_0, 11, 1;
L_00000000028a7360 .concat8 [ 1 1 0 0], v0000000002875920_0, v0000000002874d40_0;
L_00000000028a7040 .part v00000000028a4db0_0, 3, 1;
L_00000000028a7c20 .part v00000000028a4db0_0, 4, 1;
L_00000000028a7e00 .part v00000000028a4db0_0, 5, 1;
L_00000000028a6e60 .part v00000000028a4db0_0, 0, 1;
L_00000000028a84e0 .part v00000000028a4db0_0, 13, 1;
L_00000000028a8580 .part v00000000028a4db0_0, 2, 1;
L_00000000028a8620 .part v00000000028a4db0_0, 13, 1;
L_00000000028a8b20 .part v00000000028f2380_0, 0, 1;
L_00000000028a7860 .part v00000000028f2380_0, 1, 1;
L_00000000028ab9c0 .part v00000000028f2380_0, 2, 1;
L_00000000028ab420 .part v00000000028f30a0_0, 0, 1;
L_00000000028ac640 .part L_00000000028a8a80, 0, 1;
L_00000000028ab100 .part v00000000028f30a0_0, 1, 1;
L_00000000028abec0 .part L_00000000028a8a80, 0, 1;
L_00000000028ac960 .part v00000000028f30a0_0, 2, 1;
L_00000000028ab7e0 .part L_00000000028a8a80, 0, 1;
L_00000000028ab600 .concat [ 8 4 0 0], L_00000000028a7d60, L_00000000028a8800;
L_00000000028ab6a0 .part L_00000000028a8a80, 2, 1;
L_00000000028ab4c0 .part L_00000000028a8a80, 1, 1;
S_0000000002824650 .scope module, "A" "FFD4" 3 42, 4 36 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_0000000002884e00 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v0000000002875560_0 .net "D", 3 0, v0000000002875380_0;  alias, 1 drivers
v0000000002875a60_0 .var "Q", 3 0;
v0000000002875740_0 .net "clk", 0 0, L_000000000283a230;  1 drivers
v0000000002874ca0_0 .net "reset", 0 0, v00000000028a8260_0;  alias, 1 drivers
E_00000000028843c0 .event posedge, v0000000002874ca0_0, v0000000002875740_0;
S_00000000028247d0 .scope module, "ALU" "ALU" 3 44, 5 6 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 5 "S"
    .port_info 3 /INPUT 1 "nCin"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "eq"
    .port_info 6 /OUTPUT 4 "Result"
P_0000000002884e40 .param/l "N" 0 5 6, +C4<00000000000000000000000000000100>;
v0000000002875880_0 .net "A", 3 0, v0000000002875a60_0;  alias, 1 drivers
v00000000028757e0_0 .var "Ans", 4 0;
v0000000002875600_0 .net8 "B", 3 0, RS_00000000028b0238;  alias, 6 drivers
v0000000002874d40_0 .var "Cout", 0 0;
v0000000002875380_0 .var "Result", 3 0;
v0000000002874700_0 .net "S", 4 0, L_00000000028a7720;  1 drivers
v0000000002875920_0 .var "eq", 0 0;
v00000000028752e0_0 .net "nCin", 0 0, L_00000000028a7400;  1 drivers
E_0000000002885180 .event edge, v00000000028757e0_0;
E_0000000002885880 .event edge, v0000000002874700_0, v0000000002875a60_0, v0000000002875600_0, v00000000028757e0_0;
S_000000000280bb80 .scope module, "CZ" "FFD2" 3 32, 4 51 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "D"
    .port_info 3 /OUTPUT 2 "Q"
P_00000000028844c0 .param/l "N" 0 4 51, +C4<00000000000000000000000000000010>;
v0000000002875240_0 .net "D", 1 0, L_000000000283a310;  1 drivers
v0000000002874de0_0 .var "Q", 1 0;
v0000000002875420_0 .net "clk", 0 0, L_0000000002839a50;  1 drivers
v0000000002875b00_0 .net "reset", 0 0, v00000000028a8260_0;  alias, 1 drivers
E_0000000002885980 .event posedge, v0000000002874ca0_0, v0000000002875420_0;
S_000000000280bd00 .scope module, "DRAM" "RAM" 3 48, 6 7 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 1 "cs"
    .port_info 3 /INPUT 12 "address"
    .port_info 4 /INOUT 4 "data"
P_00000000028148c0 .param/l "M" 0 6 7, +C4<00000000000000000000000000000100>;
P_00000000028148f8 .param/l "N" 0 6 7, +C4<00000000000000000000000000001100>;
L_000000000283a3f0 .functor AND 1, L_000000000283a2a0, L_00000000028a6fa0, C4<1>, C4<1>;
L_000000000283a460 .functor NOT 1, v00000000028a7cc0_0, C4<0>, C4<0>, C4<0>;
v00000000028754c0_0 .net *"_s1", 0 0, L_00000000028a6fa0;  1 drivers
v00000000028745c0_0 .net *"_s2", 0 0, L_000000000283a3f0;  1 drivers
o00000000028b0628 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000002875ba0_0 name=_s4
v0000000002875d80_0 .net *"_s9", 0 0, L_000000000283a460;  1 drivers
v0000000002875e20_0 .net "address", 11 0, L_00000000028ab600;  alias, 1 drivers
v0000000002875ec0_0 .net "clk", 0 0, v00000000028a7cc0_0;  alias, 1 drivers
v0000000002875f60_0 .net "cs", 0 0, L_000000000283a2a0;  1 drivers
v000000000285c160_0 .net8 "data", 3 0, RS_00000000028b0238;  alias, 6 drivers
v000000000285d2e0_0 .var "data_out", 3 0;
v000000000285bda0 .array "memory", 4095 0, 3 0;
v000000000285c480_0 .net "we", 0 0, L_000000000283a700;  1 drivers
E_0000000002885ac0 .event posedge, L_000000000283a460;
L_00000000028a6fa0 .reduce/nor L_000000000283a700;
L_00000000028a7ae0 .functor MUXZ 4, o00000000028b0628, v000000000285d2e0_0, L_000000000283a3f0, C4<>;
S_000000000280f7b0 .scope module, "Fetch" "FFD8" 3 38, 4 21 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "D"
    .port_info 3 /OUTPUT 8 "Q"
P_0000000002885f80 .param/l "N" 0 4 21, +C4<00000000000000000000000000001000>;
v0000000002847330_0 .net "D", 7 0, L_00000000028a7d60;  alias, 1 drivers
v0000000002846c50_0 .var "Q", 7 0;
v00000000028f3780_0 .net "clk", 0 0, L_00000000028a8080;  1 drivers
v00000000028f3140_0 .net "reset", 0 0, v00000000028a8260_0;  alias, 1 drivers
E_0000000002885540 .event posedge, v0000000002874ca0_0, v00000000028f3780_0;
S_000000000280f930 .scope module, "Input0" "TristateB" 3 54, 7 7 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_0000000002885900 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000028b09b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000028f26a0_0 name=_s0
v00000000028f2ce0_0 .net "entrada", 3 0, v00000000028a8760_0;  alias, 1 drivers
v00000000028f27e0_0 .net8 "salida", 3 0, RS_00000000028b0238;  alias, 6 drivers
v00000000028f2740_0 .net "tri_en", 0 0, L_00000000028a8b20;  1 drivers
L_00000000028a8120 .functor MUXZ 4, o00000000028b09b8, v00000000028a8760_0, L_00000000028a8b20, C4<>;
S_0000000002804980 .scope module, "Input1" "TristateB" 3 56, 7 7 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_0000000002885300 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000028b0ad8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000028f2a60_0 name=_s0
v00000000028f31e0_0 .net "entrada", 3 0, v00000000028a70e0_0;  alias, 1 drivers
v00000000028f35a0_0 .net8 "salida", 3 0, RS_00000000028b0238;  alias, 6 drivers
v00000000028f2f60_0 .net "tri_en", 0 0, L_00000000028a7860;  1 drivers
L_00000000028a74a0 .functor MUXZ 4, o00000000028b0ad8, v00000000028a70e0_0, L_00000000028a7860, C4<>;
S_0000000002804b00 .scope module, "Input2" "TristateB" 3 58, 7 7 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_0000000002885140 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000028b0bf8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000028f2920_0 name=_s0
v00000000028f3820_0 .net "entrada", 3 0, v00000000028a86c0_0;  alias, 1 drivers
v00000000028f3f00_0 .net8 "salida", 3 0, RS_00000000028b0238;  alias, 6 drivers
v00000000028f3a00_0 .net "tri_en", 0 0, L_00000000028ab9c0;  1 drivers
L_00000000028acb40 .functor MUXZ 4, o00000000028b0bf8, v00000000028a86c0_0, L_00000000028ab9c0, C4<>;
S_00000000008b6570 .scope module, "InputDecode" "Decoder" 3 52, 8 7 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 4 "binary"
    .port_info 3 /OUTPUT 16 "onehot"
P_0000000002814540 .param/l "M" 0 8 7, +C4<00000000000000000000000000010000>;
P_0000000002814578 .param/l "N" 0 8 7, +C4<00000000000000000000000000000100>;
v00000000028f3640_0 .net "binary", 3 0, L_00000000028a8800;  alias, 1 drivers
v00000000028f3b40_0 .net "clk", 0 0, L_00000000028a8620;  1 drivers
v00000000028f3460_0 .net "load", 0 0, L_0000000002839dd0;  1 drivers
v00000000028f2380_0 .var "onehot", 15 0;
E_00000000028854c0 .event edge, v00000000028f3b40_0;
S_00000000008b66f0 .scope module, "Oper" "TristateB" 3 40, 7 7 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_0000000002885e80 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000028b0e98 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000028f2b00_0 name=_s0
v00000000028f3be0_0 .net "entrada", 3 0, L_00000000028a8800;  alias, 1 drivers
v00000000028f2420_0 .net8 "salida", 3 0, RS_00000000028b0238;  alias, 6 drivers
v00000000028f29c0_0 .net "tri_en", 0 0, L_0000000002839c80;  1 drivers
L_00000000028a7ea0 .functor MUXZ 4, o00000000028b0e98, L_00000000028a8800, L_0000000002839c80, C4<>;
S_00000000027f8fb0 .scope module, "OutDecode" "Decoder" 3 50, 8 7 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 4 "binary"
    .port_info 3 /OUTPUT 16 "onehot"
P_0000000002813a40 .param/l "M" 0 8 7, +C4<00000000000000000000000000010000>;
P_0000000002813a78 .param/l "N" 0 8 7, +C4<00000000000000000000000000000100>;
v00000000028f3e60_0 .net "binary", 3 0, L_00000000028a8800;  alias, 1 drivers
v00000000028f33c0_0 .net "clk", 0 0, L_00000000028a84e0;  1 drivers
v00000000028f3aa0_0 .net "load", 0 0, L_000000000283a380;  1 drivers
v00000000028f30a0_0 .var "onehot", 15 0;
E_0000000002885500 .event edge, v00000000028f33c0_0;
S_00000000027f9130 .scope module, "Output0" "FFD4" 3 60, 4 36 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_0000000002885b00 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v00000000028f2060_0 .net8 "D", 3 0, RS_00000000028b0238;  alias, 6 drivers
v00000000028f3000_0 .var "Q", 3 0;
v00000000028f2880_0 .net "clk", 0 0, L_0000000002839d60;  1 drivers
v00000000028f22e0_0 .net "reset", 0 0, v00000000028a8260_0;  alias, 1 drivers
E_0000000002885e00 .event posedge, v0000000002874ca0_0, v00000000028f2880_0;
S_00000000027fae70 .scope module, "Output1" "FFD4" 3 62, 4 36 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_0000000002885bc0 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v00000000028f2600_0 .net8 "D", 3 0, RS_00000000028b0238;  alias, 6 drivers
v00000000028f3960_0 .var "Q", 3 0;
v00000000028f2100_0 .net "clk", 0 0, L_00000000027fb790;  1 drivers
v00000000028f38c0_0 .net "reset", 0 0, v00000000028a8260_0;  alias, 1 drivers
E_0000000002885780 .event posedge, v0000000002874ca0_0, v00000000028f2100_0;
S_00000000027faff0 .scope module, "Output2" "FFD4" 3 64, 4 36 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_0000000002885440 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v00000000028f2ba0_0 .net8 "D", 3 0, RS_00000000028b0238;  alias, 6 drivers
v00000000028f3c80_0 .var "Q", 3 0;
v00000000028f2c40_0 .net "clk", 0 0, L_00000000027fb9c0;  1 drivers
v00000000028f2e20_0 .net "reset", 0 0, v00000000028a8260_0;  alias, 1 drivers
E_00000000028851c0 .event posedge, v0000000002874ca0_0, v00000000028f2c40_0;
S_00000000027fe660 .scope module, "Phase" "FFT" 3 30, 4 7 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "Q"
v00000000028f36e0_0 .var "Q", 0 0;
L_00000000028f4028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028f3d20_0 .net "T", 0 0, L_00000000028f4028;  1 drivers
v00000000028f2d80_0 .net "clk", 0 0, v00000000028a7cc0_0;  alias, 1 drivers
v00000000028f3280_0 .net "reset", 0 0, v00000000028a8260_0;  alias, 1 drivers
E_0000000002885200 .event posedge, v0000000002874ca0_0, v0000000002875ec0_0;
S_00000000028a4520 .scope module, "ProgCounter" "PC" 3 28, 9 8 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "LOAD"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "loadE"
    .port_info 3 /INPUT 1 "incPC"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 12 "INS"
P_0000000002885b40 .param/l "N" 0 9 8, +C4<00000000000000000000000000001100>;
v00000000028f3500_0 .var "INS", 11 0;
v00000000028f24c0_0 .net "LOAD", 11 0, L_00000000028ab600;  alias, 1 drivers
v00000000028f2ec0_0 .net "clk", 0 0, v00000000028a7cc0_0;  alias, 1 drivers
v00000000028f3dc0_0 .net "incPC", 0 0, L_00000000028a89e0;  1 drivers
v00000000028f3320_0 .net "loadE", 0 0, L_0000000002839f20;  1 drivers
v00000000028f21a0_0 .net "reset", 0 0, v00000000028a8260_0;  alias, 1 drivers
S_00000000028a4b20 .scope module, "TriALU" "TristateB" 3 46, 7 7 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_0000000002885580 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000028b1708 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000028f2560_0 name=_s0
v00000000028f2240_0 .net "entrada", 3 0, v0000000002875380_0;  alias, 1 drivers
v00000000028a5210_0 .net8 "salida", 3 0, RS_00000000028b0238;  alias, 6 drivers
v00000000028a6930_0 .net "tri_en", 0 0, L_0000000002839c10;  1 drivers
L_00000000028a7900 .functor MUXZ 4, o00000000028b1708, v0000000002875380_0, L_0000000002839c10, C4<>;
S_00000000028a49a0 .scope module, "pROM" "ProgROM" 3 36, 10 7 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /OUTPUT 8 "ProgOut"
P_00000000028145c0 .param/l "M" 0 10 7, +C4<00000000000000000000000000001000>;
P_00000000028145f8 .param/l "N" 0 10 7, +C4<00000000000000000000000000001100>;
v00000000028a5a30_0 .net "ProgOut", 7 0, L_00000000028a7d60;  alias, 1 drivers
v00000000028a5530_0 .net *"_s0", 11 0, L_00000000028a6dc0;  1 drivers
v00000000028a5490_0 .net "address", 11 0, v00000000028f3500_0;  alias, 1 drivers
v00000000028a55d0 .array "memory", 500 0, 11 0;
L_00000000028a6dc0 .array/port v00000000028a55d0, v00000000028f3500_0;
L_00000000028a7d60 .part L_00000000028a6dc0, 0, 8;
S_00000000028a3da0 .scope module, "uROM" "ControlROM" 3 34, 10 18 0, S_000000000287d210;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "address"
    .port_info 1 /OUTPUT 16 "ProgOut"
P_0000000002814640 .param/l "M" 0 10 18, +C4<00000000000000000000000000010000>;
P_0000000002814678 .param/l "N" 0 10 18, +C4<00000000000000000000000000000111>;
v00000000028a4db0_0 .var "ProgOut", 15 0;
v00000000028a5cb0_0 .net "address", 6 0, L_00000000028a8a80;  alias, 1 drivers
E_0000000002885ec0 .event edge, v00000000028a5cb0_0;
    .scope S_00000000028a4520;
T_0 ;
    %wait E_0000000002885200;
    %load/vec4 v00000000028f21a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000028f3500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000028f3320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000028f24c0_0;
    %assign/vec4 v00000000028f3500_0, 0;
T_0.2 ;
    %load/vec4 v00000000028f3dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000028f3500_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000028f3500_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000027fe660;
T_1 ;
    %wait E_0000000002885200;
    %load/vec4 v00000000028f3d20_0;
    %load/vec4 v00000000028f2d80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000028f36e0_0;
    %inv;
    %store/vec4 v00000000028f36e0_0, 0, 1;
T_1.0 ;
    %load/vec4 v00000000028f3280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028f36e0_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000280bb80;
T_2 ;
    %wait E_0000000002885980;
    %load/vec4 v0000000002875420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000002875240_0;
    %assign/vec4 v0000000002874de0_0, 0;
T_2.0 ;
    %load/vec4 v0000000002875b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002874de0_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000028a3da0;
T_3 ;
    %wait E_0000000002885ec0;
    %load/vec4 v00000000028a5cb0_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/x;
    %jmp/1 T_3.10, 4;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/x;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/x;
    %jmp/1 T_3.12, 4;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/x;
    %jmp/1 T_3.13, 4;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/x;
    %jmp/1 T_3.14, 4;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/x;
    %jmp/1 T_3.15, 4;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/x;
    %jmp/1 T_3.16, 4;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/x;
    %jmp/1 T_3.17, 4;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/x;
    %jmp/1 T_3.18, 4;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/x;
    %jmp/1 T_3.19, 4;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %pushi/vec4 30783, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.0 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.1 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.2 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.3 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.4 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.5 ;
    %pushi/vec4 25021, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.6 ;
    %pushi/vec4 57759, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.7 ;
    %pushi/vec4 18109, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.8 ;
    %pushi/vec4 18107, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.9 ;
    %pushi/vec4 50847, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.10 ;
    %pushi/vec4 63495, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.11 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.12 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.13 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 19069, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 51807, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.17 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.18 ;
    %pushi/vec4 30774, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 17533, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 50271, 0, 16;
    %assign/vec4 v00000000028a4db0_0, 0;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000028a49a0;
T_4 ;
    %vpi_call/w 10 14 "$readmemb", "CodeROM.list", v00000000028a55d0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000000000280f7b0;
T_5 ;
    %wait E_0000000002885540;
    %load/vec4 v00000000028f3780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000002847330_0;
    %assign/vec4 v0000000002846c50_0, 0;
T_5.0 ;
    %load/vec4 v00000000028f3140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002846c50_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002824650;
T_6 ;
    %wait E_00000000028843c0;
    %load/vec4 v0000000002875740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000002875560_0;
    %assign/vec4 v0000000002875a60_0, 0;
T_6.0 ;
    %load/vec4 v0000000002874ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002875a60_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000028247d0;
T_7 ;
    %wait E_0000000002885880;
    %load/vec4 v0000000002874700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000028757e0_0, 0, 5;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000002875880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028757e0_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0000000002875880_0;
    %pad/u 5;
    %load/vec4 v0000000002875600_0;
    %pad/u 5;
    %sub;
    %assign/vec4 v00000000028757e0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000002875600_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028757e0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0000000002875880_0;
    %pad/u 5;
    %load/vec4 v0000000002875600_0;
    %pad/u 5;
    %add;
    %assign/vec4 v00000000028757e0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000002875880_0;
    %load/vec4 v0000000002875600_0;
    %nor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028757e0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v00000000028757e0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0000000002874d40_0, 0, 1;
    %load/vec4 v00000000028757e0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000002875380_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000028247d0;
T_8 ;
    %wait E_0000000002885180;
    %load/vec4 v00000000028757e0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002875920_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002875920_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000280bd00;
T_9 ;
    %wait E_0000000002885ac0;
    %load/vec4 v0000000002875f60_0;
    %load/vec4 v000000000285c480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000000000285c160_0;
    %load/vec4 v0000000002875e20_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000285bda0, 0, 4;
T_9.0 ;
    %load/vec4 v0000000002875f60_0;
    %load/vec4 v000000000285c480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000000002875e20_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000000000285bda0, 4;
    %assign/vec4 v000000000285d2e0_0, 0;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000027f8fb0;
T_10 ;
    %wait E_0000000002885500;
    %load/vec4 v00000000028f3aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000028f3e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
T_10.0 ;
    %load/vec4 v00000000028f3aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000028f30a0_0, 0;
T_10.20 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000008b6570;
T_11 ;
    %wait E_00000000028854c0;
    %load/vec4 v00000000028f3460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000000028f3640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
    %jmp T_11.19;
T_11.19 ;
    %pop/vec4 1;
T_11.0 ;
    %load/vec4 v00000000028f3460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000028f2380_0, 0;
T_11.20 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000027f9130;
T_12 ;
    %wait E_0000000002885e00;
    %load/vec4 v00000000028f2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000028f2060_0;
    %assign/vec4 v00000000028f3000_0, 0;
T_12.0 ;
    %load/vec4 v00000000028f22e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028f3000_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000027fae70;
T_13 ;
    %wait E_0000000002885780;
    %load/vec4 v00000000028f2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000028f2600_0;
    %assign/vec4 v00000000028f3960_0, 0;
T_13.0 ;
    %load/vec4 v00000000028f38c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028f3960_0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000027faff0;
T_14 ;
    %wait E_00000000028851c0;
    %load/vec4 v00000000028f2c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000000028f2ba0_0;
    %assign/vec4 v00000000028f3c80_0, 0;
T_14.0 ;
    %load/vec4 v00000000028f2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028f3c80_0, 0;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000000000287d090;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028a7cc0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000000000287d090;
T_16 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v00000000028a77c0_0;
    %end;
    .thread T_16;
    .scope S_000000000287d090;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028a8260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028a8260_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028a8260_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000028a8760_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000028a70e0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000028a86c0_0, 0, 4;
    %end;
    .thread T_17;
    .scope S_000000000287d090;
T_18 ;
    %vpi_call/w 2 28 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 29 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_18;
    .scope S_000000000287d090;
T_19 ;
    %delay 1000, 0;
    %vpi_call/w 2 33 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_000000000287d090;
T_20 ;
    %delay 5, 0;
    %load/vec4 v00000000028a7cc0_0;
    %inv;
    %store/vec4 v00000000028a7cc0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_000000000287d090;
T_21 ;
    %wait E_0000000002884d00;
    %vpi_func 2 40 "$time" 64 {0 0 0};
    %dup/vec4;
    %pushi/vec4 30, 0, 64;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 64;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 64;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 110, 0, 64;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 150, 0, 64;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 230, 0, 64;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 270, 0, 64;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 310, 0, 64;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 350, 0, 64;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 370, 0, 64;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 390, 0, 64;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 410, 0, 64;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 470, 0, 64;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 510, 0, 64;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 530, 0, 64;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 570, 0, 64;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 610, 0, 64;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 650, 0, 64;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 690, 0, 64;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 750, 0, 64;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 810, 0, 64;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %jmp T_21.21;
T_21.0 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_21.22, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 43 "$display", "LIT funciona bien. Nota : %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.23;
T_21.22 ;
    %vpi_call/w 2 45 "$display", "LIT NO funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
T_21.23 ;
    %jmp T_21.21;
T_21.1 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_21.24, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 49 "$display", "ADDI funciona bien. Nota : %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.25;
T_21.24 ;
    %vpi_call/w 2 51 "$display", "ADDI NO funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
T_21.25 ;
    %jmp T_21.21;
T_21.2 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_21.26, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 55 "$display", "NORI funciona bien. Nota : %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.27;
T_21.26 ;
    %vpi_call/w 2 57 "$display", "NORI NO funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
T_21.27 ;
    %jmp T_21.21;
T_21.3 ;
    %load/vec4 v00000000028a8440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.28, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 10, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 61 "$display", "CMPI & Z_FLAG funcionan bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %vpi_call/w 2 62 "$display", "Felicitaciones! Todas las instrucciones con literales funcionan :)" {0 0 0};
    %jmp T_21.29;
T_21.28 ;
    %vpi_call/w 2 65 "$display", "CMPI & Z_FLAG NO funcionan bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
T_21.29 ;
    %jmp T_21.21;
T_21.4 ;
    %load/vec4 v00000000028a7a40_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000000028a75e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.30, 8;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 69 "$display", "C_FLAG funciona bien. Nota : %d", v00000000028a77c0_0 {0 0 0};
    %vpi_call/w 2 70 "$display", "Felicitaciones! Todas las banderas funcionan bien! :D" {0 0 0};
    %jmp T_21.31;
T_21.30 ;
    %vpi_call/w 2 73 "$display", "C_FLAG NO funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
T_21.31 ;
    %jmp T_21.21;
T_21.5 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_21.32, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 15, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 77 "$display", "RAM (ST & LD) funciona bien. Nota : %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.33;
T_21.32 ;
    %vpi_call/w 2 80 "$display", "RAM (ST & LD) NO funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
T_21.33 ;
    %jmp T_21.21;
T_21.6 ;
    %load/vec4 v00000000028a8300_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_21.34, 6;
    %vpi_call/w 2 84 "$display", "PORT0 funciona bien." {0 0 0};
    %jmp T_21.35;
T_21.34 ;
    %vpi_call/w 2 86 "$display", "PORT0 NO funciona bien." {0 0 0};
T_21.35 ;
    %jmp T_21.21;
T_21.7 ;
    %load/vec4 v00000000028a88a0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_21.36, 6;
    %vpi_call/w 2 90 "$display", "PORT1 funciona bien." {0 0 0};
    %jmp T_21.37;
T_21.36 ;
    %vpi_call/w 2 92 "$display", "PORT1 NO funciona bien." {0 0 0};
T_21.37 ;
    %jmp T_21.21;
T_21.8 ;
    %load/vec4 v00000000028a81c0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_21.38, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 10, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 96 "$display", "PORT2 funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.39;
T_21.38 ;
    %vpi_call/w 2 98 "$display", "PORT2 NO funciona bien." {0 0 0};
T_21.39 ;
    %jmp T_21.21;
T_21.9 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_21.40, 6;
    %vpi_call/w 2 102 "$display", "IN0 funciona bien." {0 0 0};
    %jmp T_21.41;
T_21.40 ;
    %vpi_call/w 2 104 "$display", "IN0 NO funciona bien." {0 0 0};
T_21.41 ;
    %jmp T_21.21;
T_21.10 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_21.42, 6;
    %vpi_call/w 2 108 "$display", "IN1 funciona bien." {0 0 0};
    %jmp T_21.43;
T_21.42 ;
    %vpi_call/w 2 110 "$display", "IN1 NO funciona bien." {0 0 0};
T_21.43 ;
    %jmp T_21.21;
T_21.11 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_21.44, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 10, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 114 "$display", "IN2 funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.45;
T_21.44 ;
    %vpi_call/w 2 116 "$display", "IN2 NO funciona bien." {0 0 0};
T_21.45 ;
    %jmp T_21.21;
T_21.12 ;
    %load/vec4 v00000000028a7a40_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000000028a8440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v00000000028a75e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.46, 8;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 120 "$display", "ADDM funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.47;
T_21.46 ;
    %vpi_call/w 2 122 "$display", "ADDM NO funciona bien." {0 0 0};
T_21.47 ;
    %jmp T_21.21;
T_21.13 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_21.48, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 126 "$display", "NORM funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.49;
T_21.48 ;
    %vpi_call/w 2 128 "$display", "NORM NO funciona bien." {0 0 0};
T_21.49 ;
    %jmp T_21.21;
T_21.14 ;
    %load/vec4 v00000000028a8440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.50, 6;
    %vpi_call/w 2 132 "$display", "CMPM parece funcionar bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.51;
T_21.50 ;
    %vpi_call/w 2 134 "$display", "CMPM NO funciona bien." {0 0 0};
T_21.51 ;
    %jmp T_21.21;
T_21.15 ;
    %load/vec4 v00000000028a8440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.52, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 138 "$display", "CMPM funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.53;
T_21.52 ;
    %vpi_call/w 2 140 "$display", "CMPM NO funciona bien." {0 0 0};
T_21.53 ;
    %jmp T_21.21;
T_21.16 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_21.54, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 4, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 144 "$display", "JMP funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.55;
T_21.54 ;
    %vpi_call/w 2 146 "$display", "JMP NO funciona bien." {0 0 0};
T_21.55 ;
    %jmp T_21.21;
T_21.17 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_21.56, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 4, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 150 "$display", "JNC funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.57;
T_21.56 ;
    %vpi_call/w 2 152 "$display", "JNC NO funciona bien." {0 0 0};
T_21.57 ;
    %jmp T_21.21;
T_21.18 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_21.58, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 4, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 156 "$display", "JNZ funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.59;
T_21.58 ;
    %vpi_call/w 2 158 "$display", "JNZ NO funciona bien." {0 0 0};
T_21.59 ;
    %jmp T_21.21;
T_21.19 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_21.60, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 4, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 162 "$display", "JZ funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.61;
T_21.60 ;
    %vpi_call/w 2 164 "$display", "JZ NO funciona bien." {0 0 0};
T_21.61 ;
    %jmp T_21.21;
T_21.20 ;
    %load/vec4 v00000000028a7a40_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_21.62, 6;
    %load/real v00000000028a77c0_0;
    %pushi/vec4 4, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v00000000028a77c0_0;
    %vpi_call/w 2 168 "$display", "JC funciona bien. Nota: %d", v00000000028a77c0_0 {0 0 0};
    %jmp T_21.63;
T_21.62 ;
    %vpi_call/w 2 170 "$display", "JC NO funciona bien." {0 0 0};
T_21.63 ;
    %jmp T_21.21;
T_21.21 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tbProcessor.sv";
    "./Board.sv";
    "./FlipFlops.sv";
    "./ALU.sv";
    "./RAM.sv";
    "./TristateBuffer.sv";
    "./DecoderIO.sv";
    "./ProgramCounter.sv";
    "./ROM.sv";
