<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>Integrated VLSI designing Internship - Concept to Silicon</h2>
</div>

# Course Report

## Name: Razi Ahmed

## Qualifications: Pursuing 4th year B.Tech ECE, Dr. B.C. Roy Engineering College, Durgapur

Welcome to the course report for the [Integrated VLSI designing Internship - Concept to Silicon]! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                               | Link                                   |
|-----------------------------------------------------------|----------------------------------------|
| Mini Project 1: HDLBits Solution                          | [Project Link] (https://github.com/sure-trust/G16_VLSI/tree/main/Mini%20Projects/Ahmed/minor_1) |
| Mini Project 2: Asynchronous FIFO                         | [Project Link] (https://github.com/sure-trust/G16_VLSI/tree/main/Mini%20Projects/Ahmed/minor_2) |
| Final Project: STRV32I (SURE Trust RISC-V Processor)      | [Project Link]                         |
