Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Aug 17 20:11:52 2023
| Host         : binhkieudo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_artya7_timing_summary_routed.rpt -pb top_artya7_timing_summary_routed.pb -rpx top_artya7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_artya7
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.417        0.000                      0                 2101        0.117        0.000                      0                 2101        4.020        0.000                       0                   791  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.417        0.000                      0                 2065        0.117        0.000                      0                 2065        4.020        0.000                       0                   791  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.846        0.000                      0                   36        1.633        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 1.718ns (24.483%)  route 5.299ns (75.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.561     5.113    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.631 r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/Q
                         net (fo=8, routed)           0.836     6.467    u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.150     6.617 r  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=197, routed)         1.523     8.141    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.352     8.493 f  u0/cpu/cpu/state/mem_reg_1_i_4/O
                         net (fo=20, routed)          0.420     8.912    u0/cpu/cpu/ctrl/dci_resume_ack_reg
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.326     9.238 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_6/O
                         net (fo=2, routed)           0.477     9.715    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_1
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.839 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.414    10.253    u0/cpu/cpu/state/mem_reg_0_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I4_O)        0.124    10.377 f  u0/cpu/cpu/state/mem_reg_0_i_15/O
                         net (fo=5, routed)           0.776    11.153    u0/cpu/cpu/bufreg/mem_reg_0_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.277 r  u0/cpu/cpu/bufreg/mem_reg_0_i_13/O
                         net (fo=1, routed)           0.853    12.130    u0/ram/p_0_in[0]
    RAMB36_X2Y4          RAMB36E1                                     r  u0/ram/mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.484    14.855    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  u0/ram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.547    u0/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.718ns (23.630%)  route 5.552ns (76.370%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.561     5.113    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.631 f  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/Q
                         net (fo=8, routed)           0.836     6.467    u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.150     6.617 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=197, routed)         1.523     8.141    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.352     8.493 r  u0/cpu/cpu/state/mem_reg_1_i_4/O
                         net (fo=20, routed)          0.420     8.912    u0/cpu/cpu/ctrl/dci_resume_ack_reg
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.326     9.238 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_6/O
                         net (fo=2, routed)           0.477     9.715    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_1
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.839 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.682    10.521    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.645 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=8, routed)           0.498    11.143    u0/cpu/cpu/ctrl/o_dbg_process_reg
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.267 r  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          1.116    12.383    u0/serv_dm/rden
    SLICE_X55Y34         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.449    14.821    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X55Y34         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[19]/C
                         clock pessimism              0.273    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X55Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.853    u0/serv_dm/o_sbus_rdt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.718ns (24.451%)  route 5.308ns (75.549%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.561     5.113    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.631 f  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/Q
                         net (fo=8, routed)           0.836     6.467    u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.150     6.617 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=197, routed)         1.523     8.141    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.352     8.493 r  u0/cpu/cpu/state/mem_reg_1_i_4/O
                         net (fo=20, routed)          0.420     8.912    u0/cpu/cpu/ctrl/dci_resume_ack_reg
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.326     9.238 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_6/O
                         net (fo=2, routed)           0.477     9.715    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_1
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.839 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.682    10.521    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.645 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=8, routed)           0.820    11.466    u0/cpu/cpu/ctrl/o_dbg_process_reg
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.590 r  u0/cpu/cpu/ctrl/o_sbus_rdt[30]_i_1/O
                         net (fo=4, routed)           0.549    12.139    u0/serv_dm/o_sbus_rdt_reg[30]_0
    SLICE_X57Y32         FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.448    14.820    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X57Y32         FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[25]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X57Y32         FDSE (Setup_fdse_C_S)       -0.429    14.614    u0/serv_dm/o_sbus_rdt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.718ns (24.451%)  route 5.308ns (75.549%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.561     5.113    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.631 f  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/Q
                         net (fo=8, routed)           0.836     6.467    u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.150     6.617 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=197, routed)         1.523     8.141    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.352     8.493 r  u0/cpu/cpu/state/mem_reg_1_i_4/O
                         net (fo=20, routed)          0.420     8.912    u0/cpu/cpu/ctrl/dci_resume_ack_reg
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.326     9.238 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_6/O
                         net (fo=2, routed)           0.477     9.715    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_1
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.839 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.682    10.521    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.645 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=8, routed)           0.820    11.466    u0/cpu/cpu/ctrl/o_dbg_process_reg
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.590 r  u0/cpu/cpu/ctrl/o_sbus_rdt[30]_i_1/O
                         net (fo=4, routed)           0.549    12.139    u0/serv_dm/o_sbus_rdt_reg[30]_0
    SLICE_X57Y32         FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.448    14.820    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X57Y32         FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[28]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X57Y32         FDSE (Setup_fdse_C_S)       -0.429    14.614    u0/serv_dm/o_sbus_rdt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.718ns (24.451%)  route 5.308ns (75.549%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.561     5.113    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.631 f  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/Q
                         net (fo=8, routed)           0.836     6.467    u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.150     6.617 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=197, routed)         1.523     8.141    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.352     8.493 r  u0/cpu/cpu/state/mem_reg_1_i_4/O
                         net (fo=20, routed)          0.420     8.912    u0/cpu/cpu/ctrl/dci_resume_ack_reg
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.326     9.238 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_6/O
                         net (fo=2, routed)           0.477     9.715    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_1
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.839 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.682    10.521    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.645 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=8, routed)           0.820    11.466    u0/cpu/cpu/ctrl/o_dbg_process_reg
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.590 r  u0/cpu/cpu/ctrl/o_sbus_rdt[30]_i_1/O
                         net (fo=4, routed)           0.549    12.139    u0/serv_dm/o_sbus_rdt_reg[30]_0
    SLICE_X57Y32         FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.448    14.820    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X57Y32         FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[29]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X57Y32         FDSE (Setup_fdse_C_S)       -0.429    14.614    u0/serv_dm/o_sbus_rdt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.718ns (24.451%)  route 5.308ns (75.549%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.561     5.113    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.631 f  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/Q
                         net (fo=8, routed)           0.836     6.467    u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.150     6.617 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=197, routed)         1.523     8.141    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.352     8.493 r  u0/cpu/cpu/state/mem_reg_1_i_4/O
                         net (fo=20, routed)          0.420     8.912    u0/cpu/cpu/ctrl/dci_resume_ack_reg
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.326     9.238 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_6/O
                         net (fo=2, routed)           0.477     9.715    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_1
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.839 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.682    10.521    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.645 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=8, routed)           0.820    11.466    u0/cpu/cpu/ctrl/o_dbg_process_reg
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.590 r  u0/cpu/cpu/ctrl/o_sbus_rdt[30]_i_1/O
                         net (fo=4, routed)           0.549    12.139    u0/serv_dm/o_sbus_rdt_reg[30]_0
    SLICE_X57Y32         FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.448    14.820    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X57Y32         FDSE                                         r  u0/serv_dm/o_sbus_rdt_reg[30]/C
                         clock pessimism              0.259    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X57Y32         FDSE (Setup_fdse_C_S)       -0.429    14.614    u0/serv_dm/o_sbus_rdt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 1.718ns (23.827%)  route 5.492ns (76.173%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.561     5.113    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.631 f  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/Q
                         net (fo=8, routed)           0.836     6.467    u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.150     6.617 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=197, routed)         1.523     8.141    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.352     8.493 r  u0/cpu/cpu/state/mem_reg_1_i_4/O
                         net (fo=20, routed)          0.420     8.912    u0/cpu/cpu/ctrl/dci_resume_ack_reg
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.326     9.238 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_6/O
                         net (fo=2, routed)           0.477     9.715    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_1
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.839 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.682    10.521    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.645 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=8, routed)           0.498    11.143    u0/cpu/cpu/ctrl/o_dbg_process_reg
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.267 r  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          1.056    12.323    u0/serv_dm/rden
    SLICE_X56Y33         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.449    14.821    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[26]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X56Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.875    u0/serv_dm/o_sbus_rdt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 1.718ns (24.231%)  route 5.372ns (75.769%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.561     5.113    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.631 f  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/Q
                         net (fo=8, routed)           0.836     6.467    u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.150     6.617 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=197, routed)         1.523     8.141    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.352     8.493 r  u0/cpu/cpu/state/mem_reg_1_i_4/O
                         net (fo=20, routed)          0.420     8.912    u0/cpu/cpu/ctrl/dci_resume_ack_reg
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.326     9.238 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_6/O
                         net (fo=2, routed)           0.477     9.715    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_1
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.839 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.682    10.521    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.645 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=8, routed)           0.498    11.143    u0/cpu/cpu/ctrl/o_dbg_process_reg
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.267 r  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.936    12.203    u0/serv_dm/rden
    SLICE_X55Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.445    14.817    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[17]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.849    u0/serv_dm/o_sbus_rdt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 1.718ns (24.231%)  route 5.372ns (75.769%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.561     5.113    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.631 f  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/Q
                         net (fo=8, routed)           0.836     6.467    u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.150     6.617 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=197, routed)         1.523     8.141    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.352     8.493 r  u0/cpu/cpu/state/mem_reg_1_i_4/O
                         net (fo=20, routed)          0.420     8.912    u0/cpu/cpu/ctrl/dci_resume_ack_reg
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.326     9.238 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_6/O
                         net (fo=2, routed)           0.477     9.715    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_1
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.839 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.682    10.521    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.645 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=8, routed)           0.498    11.143    u0/cpu/cpu/ctrl/o_dbg_process_reg
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.267 r  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.936    12.203    u0/serv_dm/rden
    SLICE_X55Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.445    14.817    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[18]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.849    u0/serv_dm/o_sbus_rdt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 1.718ns (24.231%)  route 5.372ns (75.769%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.561     5.113    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.631 f  u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg/Q
                         net (fo=8, routed)           0.836     6.467    u0/serv_dm/dm_reg_dmcontrol_ndmreset_reg_0
    SLICE_X53Y31         LUT3 (Prop_lut3_I1_O)        0.150     6.617 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=197, routed)         1.523     8.141    u0/cpu/cpu/state/o_cnt_reg[2]_2
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.352     8.493 r  u0/cpu/cpu/state/mem_reg_1_i_4/O
                         net (fo=20, routed)          0.420     8.912    u0/cpu/cpu/ctrl/dci_resume_ack_reg
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.326     9.238 f  u0/cpu/cpu/ctrl/o_sbus_ack_i_6/O
                         net (fo=2, routed)           0.477     9.715    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_1
    SLICE_X60Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.839 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_2/O
                         net (fo=2, routed)           0.682    10.521    u0/cpu/cpu/ctrl/o_ibus_adr_reg[20]_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.645 r  u0/cpu/cpu/ctrl/o_sbus_ack_i_1/O
                         net (fo=8, routed)           0.498    11.143    u0/cpu/cpu/ctrl/o_dbg_process_reg
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.267 r  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_1/O
                         net (fo=32, routed)          0.936    12.203    u0/serv_dm/rden
    SLICE_X55Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.445    14.817    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[22]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.849    u0/serv_dm/o_sbus_rdt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  2.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dtm/dmi_wdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.562     1.475    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u0/serv_dtm/tap_reg_dmi_reg[25]/Q
                         net (fo=2, routed)           0.065     1.682    u0/serv_dtm/tap_reg_dmi_reg_n_0_[25]
    SLICE_X52Y32         FDRE                                         r  u0/serv_dtm/dmi_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.831     1.989    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  u0/serv_dtm/dmi_wdata_reg[23]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.076     1.564    u0/serv_dtm/dmi_wdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram/memory_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.411%)  route 0.181ns (58.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X49Y27         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  u0/cpu/rf_ram_if/rcnt_reg[3]/Q
                         net (fo=5, routed)           0.181     1.780    u0/cpu/rf_ram/ADDRBWRADDR[0]
    RAMB18_X1Y10         RAMB18E1                                     r  u0/cpu/rf_ram/memory_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.865     2.023    u0/cpu/rf_ram/i_clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  u0/cpu/rf_ram/memory_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.525    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.129     1.654    u0/cpu/rf_ram/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram/memory_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.677%)  route 0.224ns (61.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X49Y27         FDRE                                         r  u0/cpu/rf_ram_if/rcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u0/cpu/rf_ram_if/rcnt_reg[4]/Q
                         net (fo=3, routed)           0.224     1.836    u0/cpu/rf_ram/ADDRBWRADDR[1]
    RAMB18_X1Y10         RAMB18E1                                     r  u0/cpu/rf_ram/memory_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.865     2.023    u0/cpu/rf_ram/i_clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  u0/cpu/rf_ram/memory_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.525    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.708    u0/cpu/rf_ram/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_idcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dtm/tap_reg_idcode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  u0/serv_dtm/tap_reg_idcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u0/serv_dtm/tap_reg_idcode_reg[2]/Q
                         net (fo=1, routed)           0.087     1.699    u0/serv_dtm/tap_reg_idcode_reg_n_0_[2]
    SLICE_X46Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.744 r  u0/serv_dtm/tap_reg_idcode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.744    u0/serv_dtm/tap_reg_idcode[1]_i_1_n_0
    SLICE_X46Y19         FDRE                                         r  u0/serv_dtm/tap_reg_idcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.826     1.984    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  u0/serv_dtm/tap_reg_idcode_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X46Y19         FDRE (Hold_fdre_C_D)         0.120     1.604    u0/serv_dtm/tap_reg_idcode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rdata1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.559     1.472    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  u0/cpu/rf_ram_if/rdata1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u0/cpu/rf_ram_if/rdata1_reg[6]/Q
                         net (fo=1, routed)           0.091     1.704    u0/cpu/rf_ram/Q[6]
    SLICE_X50Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.749 r  u0/cpu/rf_ram/rdata1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.749    u0/cpu/rf_ram_if/rdata1_reg[6]_1[5]
    SLICE_X50Y29         FDRE                                         r  u0/cpu/rf_ram_if/rdata1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.828     1.986    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  u0/cpu/rf_ram_if/rdata1_reg[5]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.121     1.606    u0/cpu/rf_ram_if/rdata1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dtm/dmi_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.560     1.473    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  u0/serv_dtm/tap_reg_dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u0/serv_dtm/tap_reg_dtmcs_reg[16]/Q
                         net (fo=2, routed)           0.099     1.714    u0/serv_dtm/tap_reg_dtmcs_reg_n_0_[16]
    SLICE_X50Y19         LUT4 (Prop_lut4_I0_O)        0.048     1.762 r  u0/serv_dtm/dmi_reset_i_1/O
                         net (fo=1, routed)           0.000     1.762    u0/serv_dtm/dmi_reset_i_1_n_0
    SLICE_X50Y19         FDSE                                         r  u0/serv_dtm/dmi_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.829     1.987    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X50Y19         FDSE                                         r  u0/serv_dtm/dmi_reset_reg/C
                         clock pessimism             -0.501     1.486    
    SLICE_X50Y19         FDSE (Hold_fdse_C_D)         0.131     1.617    u0/serv_dtm/dmi_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/gpio/o_wb_rdt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.584     1.497    u0/gpio/i_clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.079     1.718    u0/gpio/q_OBUF
    SLICE_X65Y25         FDRE                                         r  u0/gpio/o_wb_rdt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.852     2.010    u0/gpio/i_clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  u0/gpio/o_wb_rdt_reg/C
                         clock pessimism             -0.513     1.497    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.075     1.572    u0/gpio/o_wb_rdt_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u0/cpu/rf_ram_if/rdata0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cpu/rf_ram_if/rdata0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.664%)  route 0.121ns (39.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u0/cpu/rf_ram_if/rdata0_reg[4]/Q
                         net (fo=1, routed)           0.121     1.733    u0/cpu/rf_ram_if/rdata0_reg_n_0_[4]
    SLICE_X50Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.778 r  u0/cpu/rf_ram_if/rdata0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.778    u0/cpu/rf_ram_if/rdata0[3]_i_1_n_0
    SLICE_X50Y28         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.827     1.985    u0/cpu/rf_ram_if/i_clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  u0/cpu/rf_ram_if/rdata0_reg[3]/C
                         clock pessimism             -0.479     1.506    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.121     1.627    u0/cpu/rf_ram_if/rdata0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u0/serv_dm/o_dmi_rsp_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/serv_dtm/dmi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.561     1.474    u0/serv_dm/i_clk_IBUF_BUFG
    SLICE_X51Y31         FDRE                                         r  u0/serv_dm/o_dmi_rsp_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u0/serv_dm/o_dmi_rsp_data_reg[24]/Q
                         net (fo=1, routed)           0.100     1.716    u0/serv_dtm/dmi_rdata_reg[31]_0[24]
    SLICE_X52Y31         FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.830     1.988    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[24]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.076     1.564    u0/serv_dtm/dmi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u0/cpu/cpu/bufreg2/dat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/ram/mem_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.042%)  route 0.200ns (54.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.562     1.475    u0/cpu/cpu/bufreg2/i_clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  u0/cpu/cpu/bufreg2/dat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u0/cpu/cpu/bufreg2/dat_reg[23]/Q
                         net (fo=4, routed)           0.200     1.839    u0/ram/p_1_in[23]
    RAMB36_X2Y5          RAMB36E1                                     r  u0/ram/mem_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.869     2.027    u0/ram/i_clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  u0/ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.685    u0/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10    u0/cpu/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10    u0/cpu/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4     u0/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5     u0/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y22    r_rstn_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y22    r_rstn_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y22    r_rstn_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y22    r_rstn_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y29    u0/cpu/cpu/alu/add_cy_r_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y18    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y18    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y18    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y18    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y18    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y18    u0/serv_dtm/tap_reg_idcode_reg[15]_srl13___u0_serv_dtm_tap_reg_idcode_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y18    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y18    u0/serv_dtm/tap_reg_idcode_reg[7]_srl2___u0_serv_dtm_tap_reg_idcode_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22    r_rstn_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/o_RX_Byte_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.580ns (12.226%)  route 4.164ns (87.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.624     6.188    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.312 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         3.540     9.852    u0/spi_inst0/wb_rst
    SLICE_X63Y26         FDCE                                         f  u0/spi_inst0/o_RX_Byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.507    14.879    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[7]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X63Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.697    u0/spi_inst0/o_RX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.295%)  route 4.137ns (87.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.624     6.188    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.312 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         3.514     9.825    u0/spi_inst0/wb_rst
    SLICE_X61Y26         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.506    14.878    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[5]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X61Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.696    u0/spi_inst0/r_TX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.295%)  route 4.137ns (87.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.624     6.188    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.312 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         3.514     9.825    u0/spi_inst0/wb_rst
    SLICE_X61Y26         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.506    14.878    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[6]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X61Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.696    u0/spi_inst0/r_TX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.295%)  route 4.137ns (87.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.624     6.188    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.312 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         3.514     9.825    u0/spi_inst0/wb_rst
    SLICE_X61Y26         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.506    14.878    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[7]/C
                         clock pessimism              0.259    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X61Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.696    u0/spi_inst0/r_TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/o_RX_Byte_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 0.580ns (12.414%)  route 4.092ns (87.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.624     6.188    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.312 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         3.468     9.780    u0/spi_inst0/wb_rst
    SLICE_X62Y22         FDCE                                         f  u0/spi_inst0/o_RX_Byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.508    14.880    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[0]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X62Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.698    u0/spi_inst0/o_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/o_RX_Byte_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.580ns (12.426%)  route 4.088ns (87.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.624     6.188    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.312 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         3.464     9.776    u0/spi_inst0/wb_rst
    SLICE_X63Y22         FDCE                                         f  u0/spi_inst0/o_RX_Byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.508    14.880    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[2]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X63Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.698    u0/spi_inst0/o_RX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.580ns (12.624%)  route 4.014ns (87.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.624     6.188    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.312 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         3.391     9.702    u0/spi_inst0/wb_rst
    SLICE_X62Y25         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.505    14.877    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[1]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X62Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.695    u0/spi_inst0/r_TX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.580ns (12.624%)  route 4.014ns (87.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.624     6.188    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.312 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         3.391     9.702    u0/spi_inst0/wb_rst
    SLICE_X62Y25         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.505    14.877    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[2]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X62Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.695    u0/spi_inst0/r_TX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.580ns (12.624%)  route 4.014ns (87.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.624     6.188    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.312 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         3.391     9.702    u0/spi_inst0/wb_rst
    SLICE_X62Y25         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.505    14.877    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[4]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X62Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.695    u0/spi_inst0/r_TX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.702    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_TX_Byte_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.580ns (12.636%)  route 4.010ns (87.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.556     5.108    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.624     6.188    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.312 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         3.386     9.698    u0/spi_inst0/wb_rst
    SLICE_X63Y25         FDCE                                         f  u0/spi_inst0/r_TX_Byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.505    14.877    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  u0/spi_inst0/r_TX_Byte_reg[0]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X63Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.695    u0/spi_inst0/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  4.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/o_RX_Byte_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.186ns (11.442%)  route 1.440ns (88.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.240     1.852    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         1.200     3.097    u0/spi_inst0/wb_rst
    SLICE_X64Y24         FDCE                                         f  u0/spi_inst0/o_RX_Byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.852     2.010    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[5]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X64Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.464    u0/spi_inst0/o_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.645ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/o_RX_Byte_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.186ns (11.529%)  route 1.427ns (88.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.240     1.852    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         1.188     3.085    u0/spi_inst0/wb_rst
    SLICE_X63Y24         FDCE                                         f  u0/spi_inst0/o_RX_Byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.852     2.010    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[6]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X63Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    u0/spi_inst0/o_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/o_RX_Byte_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.186ns (11.442%)  route 1.440ns (88.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.240     1.852    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         1.200     3.097    u0/spi_inst0/wb_rst
    SLICE_X65Y24         FDCE                                         f  u0/spi_inst0/o_RX_Byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.852     2.010    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[4]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X65Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    u0/spi_inst0/o_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_SPI_Clk_Edges_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.186ns (10.754%)  route 1.544ns (89.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.240     1.852    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         1.304     3.201    u0/spi_inst0/wb_rst
    SLICE_X64Y21         FDCE                                         f  u0/spi_inst0/r_SPI_Clk_Edges_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.856     2.014    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  u0/spi_inst0/r_SPI_Clk_Edges_reg[4]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X64Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.468    u0/spi_inst0/r_SPI_Clk_Edges_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/o_TX_Ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.186ns (10.616%)  route 1.566ns (89.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.240     1.852    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         1.326     3.223    u0/spi_inst0/wb_rst
    SLICE_X64Y22         FDCE                                         f  u0/spi_inst0/o_TX_Ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.855     2.013    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  u0/spi_inst0/o_TX_Ready_reg/C
                         clock pessimism             -0.479     1.534    
    SLICE_X64Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.467    u0/spi_inst0/o_TX_Ready_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_SPI_Clk_Edges_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.186ns (10.754%)  route 1.544ns (89.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.240     1.852    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         1.304     3.201    u0/spi_inst0/wb_rst
    SLICE_X65Y21         FDCE                                         f  u0/spi_inst0/r_SPI_Clk_Edges_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.856     2.014    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  u0/spi_inst0/r_SPI_Clk_Edges_reg[0]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X65Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    u0/spi_inst0/r_SPI_Clk_Edges_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_SPI_Clk_Edges_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.186ns (10.754%)  route 1.544ns (89.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.240     1.852    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         1.304     3.201    u0/spi_inst0/wb_rst
    SLICE_X65Y21         FDCE                                         f  u0/spi_inst0/r_SPI_Clk_Edges_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.856     2.014    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  u0/spi_inst0/r_SPI_Clk_Edges_reg[1]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X65Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    u0/spi_inst0/r_SPI_Clk_Edges_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_SPI_Clk_Edges_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.186ns (10.754%)  route 1.544ns (89.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.240     1.852    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         1.304     3.201    u0/spi_inst0/wb_rst
    SLICE_X65Y21         FDCE                                         f  u0/spi_inst0/r_SPI_Clk_Edges_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.856     2.014    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  u0/spi_inst0/r_SPI_Clk_Edges_reg[2]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X65Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    u0/spi_inst0/r_SPI_Clk_Edges_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.758ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_SPI_Clk_Edges_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.186ns (10.754%)  route 1.544ns (89.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.240     1.852    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         1.304     3.201    u0/spi_inst0/wb_rst
    SLICE_X65Y21         FDCE                                         f  u0/spi_inst0/r_SPI_Clk_Edges_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.856     2.014    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  u0/spi_inst0/r_SPI_Clk_Edges_reg[3]/C
                         clock pessimism             -0.479     1.535    
    SLICE_X65Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.443    u0/spi_inst0/r_SPI_Clk_Edges_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.767ns  (arrival time - required time)
  Source:                 r_rstn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/spi_inst0/r_RX_Bit_Count_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.186ns (10.586%)  route 1.571ns (89.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  r_rstn_reg[3]/Q
                         net (fo=24, routed)          0.240     1.852    u0/serv_dtm/O18[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.897 f  u0/serv_dtm/o_wb_cpu_ack_i_1/O
                         net (fo=401, routed)         1.331     3.228    u0/spi_inst0/wb_rst
    SLICE_X64Y23         FDPE                                         f  u0/spi_inst0/r_RX_Bit_Count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.853     2.011    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y23         FDPE                                         r  u0/spi_inst0/r_RX_Bit_Count_reg[0]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X64Y23         FDPE (Remov_fdpe_C_PRE)     -0.071     1.461    u0/spi_inst0/r_RX_Bit_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  1.767    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/o_SPI_Clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.273ns  (logic 4.137ns (44.617%)  route 5.136ns (55.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.622     5.174    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  u0/spi_inst0/o_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.419     5.593 r  u0/spi_inst0/o_SPI_Clk_reg/Q
                         net (fo=1, routed)           5.136    10.728    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.718    14.447 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000    14.447    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/o_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 4.087ns (44.337%)  route 5.131ns (55.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.622     5.174    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  u0/spi_inst0/o_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     5.692 r  u0/spi_inst0/o_SPI_MOSI_reg/Q
                         net (fo=1, routed)           5.131    10.822    MOSI_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569    14.391 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    14.391    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.912ns  (logic 4.003ns (50.588%)  route 3.909ns (49.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.558     5.110    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     5.566 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           3.909     9.475    jtag_tdo_OBUF
    J17                  OBUF (Prop_obuf_I_O)         3.547    13.022 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.022    jtag_tdo
    J17                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 3.981ns (60.151%)  route 2.638ns (39.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.620     5.172    u0/gpio/i_clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           2.638     8.265    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.791 r  q_OBUF_inst/O
                         net (fo=0)                   0.000    11.791    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.367ns (64.469%)  route 0.754ns (35.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.584     1.497    u0/gpio/i_clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.754     2.392    q_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.618 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     3.618    q
    H5                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.388ns (49.112%)  route 1.438ns (50.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.558     1.471    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           1.438     3.051    jtag_tdo_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.247     4.298 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     4.298    jtag_tdo
    J17                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/o_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.402ns  (logic 1.433ns (42.131%)  route 1.969ns (57.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.585     1.498    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y26         FDCE                                         r  u0/spi_inst0/o_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     1.662 r  u0/spi_inst0/o_SPI_MOSI_reg/Q
                         net (fo=1, routed)           1.969     3.631    MOSI_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     4.900 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     4.900    MOSI
    B11                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/o_SPI_Clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.408ns  (logic 1.428ns (41.894%)  route 1.981ns (58.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.585     1.498    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  u0/spi_inst0/o_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.128     1.626 r  u0/spi_inst0/o_SPI_Clk_reg/Q
                         net (fo=1, routed)           1.981     3.607    SCK_OBUF
    D12                  OBUF (Prop_obuf_I_O)         1.300     4.907 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     4.907    SCK
    D12                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.468ns  (logic 1.509ns (23.335%)  route 4.959ns (76.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.959     6.468    u0/spi_inst0/D[0]
    SLICE_X64Y24         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.505     4.877    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X64Y24         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.509ns (23.374%)  route 4.948ns (76.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.948     6.457    u0/spi_inst0/D[0]
    SLICE_X63Y26         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.507     4.879    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.290ns  (logic 1.509ns (23.995%)  route 4.781ns (76.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.781     6.290    u0/spi_inst0/D[0]
    SLICE_X62Y22         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.508     4.880    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.287ns  (logic 1.509ns (24.009%)  route 4.777ns (75.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.777     6.287    u0/spi_inst0/D[0]
    SLICE_X63Y24         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.505     4.877    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.285ns  (logic 1.509ns (24.017%)  route 4.775ns (75.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.775     6.285    u0/spi_inst0/D[0]
    SLICE_X63Y22         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.508     4.880    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.279ns  (logic 1.509ns (24.039%)  route 4.769ns (75.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.769     6.279    u0/spi_inst0/D[0]
    SLICE_X65Y24         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.505     4.877    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.142ns  (logic 1.509ns (24.576%)  route 4.632ns (75.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.632     6.142    u0/spi_inst0/D[0]
    SLICE_X62Y23         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.507     4.879    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.136ns  (logic 1.509ns (24.599%)  route 4.626ns (75.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           4.626     6.136    u0/spi_inst0/D[0]
    SLICE_X63Y23         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.507     4.879    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.602ns  (logic 1.508ns (26.918%)  route 4.094ns (73.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst
    E15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           4.094     5.602    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X53Y20         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.444     4.816    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tms
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 1.508ns (28.056%)  route 3.866ns (71.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           3.866     5.374    u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X49Y22         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         1.440     4.812    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.326ns (19.683%)  route 1.330ns (80.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.039     1.320    i_rstn_IBUF
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.365 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.292     1.657    p_0_in
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.826     1.984    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[0]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.326ns (19.683%)  route 1.330ns (80.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.039     1.320    i_rstn_IBUF
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.365 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.292     1.657    p_0_in
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.826     1.984    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[1]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.326ns (19.683%)  route 1.330ns (80.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.039     1.320    i_rstn_IBUF
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.365 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.292     1.657    p_0_in
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.826     1.984    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[2]/C

Slack:                    inf
  Source:                 i_rstn
                            (input port)
  Destination:            r_rstn_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.326ns (19.683%)  route 1.330ns (80.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  i_rstn (IN)
                         net (fo=0)                   0.000     0.000    i_rstn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  i_rstn_IBUF_inst/O
                         net (fo=1, routed)           1.039     1.320    i_rstn_IBUF
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.365 r  r_rstn[3]_i_1/O
                         net (fo=4, routed)           0.292     1.657    p_0_in
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.826     1.984    i_clk_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  r_rstn_reg[3]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.277ns (16.145%)  route 1.440ns (83.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    E16                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           1.440     1.718    u0/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X46Y26         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.821     1.979    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.920ns  (logic 0.275ns (14.306%)  route 1.645ns (85.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    C15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.645     1.920    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X49Y20         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.827     1.985    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tms
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.976ns  (logic 0.275ns (13.926%)  route 1.701ns (86.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           1.701     1.976    u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X49Y22         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.825     1.983    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X49Y22         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.275ns (13.144%)  route 1.820ns (86.856%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst
    E15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           1.820     2.095    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X53Y20         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.828     1.986    u0/serv_dtm/i_clk_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.408ns  (logic 0.277ns (11.498%)  route 2.131ns (88.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           2.131     2.408    u0/spi_inst0/D[0]
    SLICE_X63Y23         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.853     2.011    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/o_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.414ns  (logic 0.277ns (11.470%)  route 2.137ns (88.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A11                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    A11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  MISO_IBUF_inst/O
                         net (fo=8, routed)           2.137     2.414    u0/spi_inst0/D[0]
    SLICE_X62Y23         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=790, routed)         0.853     2.011    u0/spi_inst0/i_clk_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  u0/spi_inst0/o_RX_Byte_reg[1]/C





