<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='771' type='llvm::LaneBitmask'/>
<offset>7616</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='768'>// Bit mask of lanes that cover their registers. A sub-register index whose
    // LaneMask is contained in CoveringLanes will be completely covered by
    // another sub-register with the same or larger lane mask.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1419' u='w' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1521' u='w' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1513' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
