

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
a5855a62370eac67dd79845e4197e03b  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_wjdOfg"
Parsing file _cuobjdump_complete_output_wjdOfg
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401600, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ykCI3u"
Running: cat _ptx_ykCI3u | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_q2bJRJ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_q2bJRJ --output-file  /dev/null 2> _ptx_ykCI3uinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ykCI3u _ptx2_q2bJRJ _ptx_ykCI3uinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401610, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii : hostFun 0x0x4022c0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:85) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_3.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:89) @%p2 bra $Lt_0_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (_3.ptx:122) mul.lo.s32 %r26, %r11, %r10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7f8 (_3.ptx:116) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x800 (_3.ptx:117) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x800 (_3.ptx:117) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (_3.ptx:122) mul.lo.s32 %r26, %r11, %r10;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x898 (_3.ptx:161) @%p1 bra $Lt_1_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (_3.ptx:211) mov.s32 %r13, %r6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8c8 (_3.ptx:169) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b0 (_3.ptx:202) add.s32 %r7, %r7, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9a8 (_3.ptx:200) @%p3 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b0 (_3.ptx:202) add.s32 %r7, %r7, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9c0 (_3.ptx:204) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (_3.ptx:205) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c8 (_3.ptx:205) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (_3.ptx:211) mov.s32 %r13, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9e8 (_3.ptx:212) @!%p2 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_3.ptx:235) ld.param.u64 %rd21, [__cudaparm__Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii_dx];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa78 (_3.ptx:233) @%p5 bra $Lt_1_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (_3.ptx:235) ld.param.u64 %rd21, [__cudaparm__Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii_dx];
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa98 (_3.ptx:238) @%p6 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_3.ptx:289) exit;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xab0 (_3.ptx:242) @%p7 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_3.ptx:289) exit;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xaf8 (_3.ptx:253) @!%p8 bra $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_3.ptx:281) st.global.f32 [%rd25+0], %f8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xb90 (_3.ptx:275) @%p9 bra $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb98 (_3.ptx:276) bra.uni $Lt_1_10498;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xb98 (_3.ptx:276) bra.uni $Lt_1_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_3.ptx:281) st.global.f32 [%rd25+0], %f8;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xbc8 (_3.ptx:285) @%p10 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_3.ptx:289) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TAi20Y"
Running: cat _ptx_TAi20Y | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_iHlxbe
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_iHlxbe --output-file  /dev/null 2> _ptx_TAi20Yinfo"
GPGPU-Sim PTX: Kernel '_Z15fcbp_gpu_kernelPfS_S_S_S_S_S_ii' : regs=16, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_S_iii' : regs=14, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TAi20Y _ptx2_iHlxbe _ptx_TAi20Yinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_S_iii : hostFun 0x0x4023d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x403680, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc18 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb8 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xcc8 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea0 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xdc0 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xde0 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xdf0 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xe00 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe38 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe68 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe98 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea0 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xeb0 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb8 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf00 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb0 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1188 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10a8 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x10c8 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10d8 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10e8 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1120 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1130 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1150 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1180 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1188 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1198 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a0 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_K5QmBt"
Running: cat _ptx_K5QmBt | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_URif1I
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_URif1I --output-file  /dev/null 2> _ptx_K5QmBtinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_K5QmBt _ptx2_URif1I _ptx_K5QmBtinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x403690, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x403fe0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11e8 (_5.ptx:80) @%p1 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1488 (_5.ptx:181) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x12c0 (_5.ptx:110) @%p2 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_5.ptx:171) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1390 (_5.ptx:138) @!%p3 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1420 (_5.ptx:162) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13e8 (_5.ptx:151) @!%p4 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_5.ptx:157) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1418 (_5.ptx:160) @%p5 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1420 (_5.ptx:162) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1430 (_5.ptx:164) @%p6 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1438 (_5.ptx:165) bra.uni $Lt_0_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1438 (_5.ptx:165) bra.uni $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_5.ptx:171) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1480 (_5.ptx:178) @%p7 bra $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1488 (_5.ptx:181) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_uoGMSY"
Running: cat _ptx_uoGMSY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_IFRmKe
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_IFRmKe --output-file  /dev/null 2> _ptx_uoGMSYinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_uoGMSY _ptx2_IFRmKe _ptx_uoGMSYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x404580, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14d0 (_6.ptx:71) @%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_6.ptx:96) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1568 (_6.ptx:93) @%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_6.ptx:96) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x15b8 (_6.ptx:121) @%p1 bra $Lt_1_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c8 (_6.ptx:284) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1648 (_6.ptx:142) @!%p2 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1978 (_6.ptx:272) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1778 (_6.ptx:191) @%p3 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1810 (_6.ptx:218) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1798 (_6.ptx:196) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1810 (_6.ptx:218) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x17b0 (_6.ptx:200) @%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d8 (_6.ptx:209) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x17c8 (_6.ptx:204) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d8 (_6.ptx:209) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1890 (_6.ptx:234) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1978 (_6.ptx:272) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19c0 (_6.ptx:281) @%p6 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c8 (_6.ptx:284) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5kLkTu"
Running: cat _ptx_5kLkTu | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_rKim3K
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_rKim3K --output-file  /dev/null 2> _ptx_5kLkTuinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5kLkTu _ptx2_rKim3K _ptx_5kLkTuinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x404500, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x4023d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,3,0) tid=(31,18,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 135328 (ipc=270.7) sim_rate=135328 (inst/sec) elapsed = 0:0:00:01 / Thu Jul 19 15:00:48 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,4,0) tid=(31,20,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 254103 (ipc=254.1) sim_rate=127051 (inst/sec) elapsed = 0:0:00:02 / Thu Jul 19 15:00:49 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,13,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 322164 (ipc=128.9) sim_rate=107388 (inst/sec) elapsed = 0:0:00:03 / Thu Jul 19 15:00:50 2018
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 343277 (ipc=76.3) sim_rate=85819 (inst/sec) elapsed = 0:0:00:04 / Thu Jul 19 15:00:51 2018
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 359343 (ipc=59.9) sim_rate=71868 (inst/sec) elapsed = 0:0:00:05 / Thu Jul 19 15:00:52 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 380780 (ipc=47.6) sim_rate=63463 (inst/sec) elapsed = 0:0:00:06 / Thu Jul 19 15:00:53 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,14,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 403726 (ipc=40.4) sim_rate=57675 (inst/sec) elapsed = 0:0:00:07 / Thu Jul 19 15:00:54 2018
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 419776 (ipc=36.5) sim_rate=52472 (inst/sec) elapsed = 0:0:00:08 / Thu Jul 19 15:00:55 2018
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 441960 (ipc=32.7) sim_rate=49106 (inst/sec) elapsed = 0:0:00:09 / Thu Jul 19 15:00:56 2018
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 457606 (ipc=30.5) sim_rate=45760 (inst/sec) elapsed = 0:0:00:10 / Thu Jul 19 15:00:57 2018
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 477580 (ipc=28.1) sim_rate=43416 (inst/sec) elapsed = 0:0:00:11 / Thu Jul 19 15:00:58 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 500158 (ipc=26.3) sim_rate=41679 (inst/sec) elapsed = 0:0:00:12 / Thu Jul 19 15:00:59 2018
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 516889 (ipc=25.2) sim_rate=39760 (inst/sec) elapsed = 0:0:00:13 / Thu Jul 19 15:01:00 2018
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 538549 (ipc=23.9) sim_rate=38467 (inst/sec) elapsed = 0:0:00:14 / Thu Jul 19 15:01:01 2018
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 554614 (ipc=23.1) sim_rate=36974 (inst/sec) elapsed = 0:0:00:15 / Thu Jul 19 15:01:02 2018
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 576832 (ipc=22.2) sim_rate=36052 (inst/sec) elapsed = 0:0:00:16 / Thu Jul 19 15:01:03 2018
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 593117 (ipc=21.6) sim_rate=34889 (inst/sec) elapsed = 0:0:00:17 / Thu Jul 19 15:01:04 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,11,0) tid=(0,17,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 613879 (ipc=20.8) sim_rate=34104 (inst/sec) elapsed = 0:0:00:18 / Thu Jul 19 15:01:05 2018
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 630052 (ipc=20.3) sim_rate=33160 (inst/sec) elapsed = 0:0:00:19 / Thu Jul 19 15:01:06 2018
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 652689 (ipc=19.8) sim_rate=32634 (inst/sec) elapsed = 0:0:00:20 / Thu Jul 19 15:01:07 2018
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 668330 (ipc=19.4) sim_rate=31825 (inst/sec) elapsed = 0:0:00:21 / Thu Jul 19 15:01:08 2018
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 684630 (ipc=19.0) sim_rate=31119 (inst/sec) elapsed = 0:0:00:22 / Thu Jul 19 15:01:09 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,11,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 707275 (ipc=18.6) sim_rate=30751 (inst/sec) elapsed = 0:0:00:23 / Thu Jul 19 15:01:10 2018
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 723815 (ipc=18.3) sim_rate=30158 (inst/sec) elapsed = 0:0:00:24 / Thu Jul 19 15:01:11 2018
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 739743 (ipc=18.0) sim_rate=29589 (inst/sec) elapsed = 0:0:00:25 / Thu Jul 19 15:01:12 2018
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 761005 (ipc=17.7) sim_rate=29269 (inst/sec) elapsed = 0:0:00:26 / Thu Jul 19 15:01:13 2018
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 778289 (ipc=17.5) sim_rate=28825 (inst/sec) elapsed = 0:0:00:27 / Thu Jul 19 15:01:14 2018
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 794361 (ipc=17.3) sim_rate=28370 (inst/sec) elapsed = 0:0:00:28 / Thu Jul 19 15:01:15 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,7,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 814617 (ipc=17.0) sim_rate=28090 (inst/sec) elapsed = 0:0:00:29 / Thu Jul 19 15:01:16 2018
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 831587 (ipc=16.8) sim_rate=27719 (inst/sec) elapsed = 0:0:00:30 / Thu Jul 19 15:01:17 2018
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 847056 (ipc=16.6) sim_rate=27324 (inst/sec) elapsed = 0:0:00:31 / Thu Jul 19 15:01:18 2018
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 869425 (ipc=16.4) sim_rate=27169 (inst/sec) elapsed = 0:0:00:32 / Thu Jul 19 15:01:19 2018
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 886097 (ipc=16.3) sim_rate=26851 (inst/sec) elapsed = 0:0:00:33 / Thu Jul 19 15:01:20 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,1,0) tid=(0,19,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 901641 (ipc=16.1) sim_rate=26518 (inst/sec) elapsed = 0:0:00:34 / Thu Jul 19 15:01:21 2018
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 917791 (ipc=16.0) sim_rate=26222 (inst/sec) elapsed = 0:0:00:35 / Thu Jul 19 15:01:22 2018
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 939484 (ipc=15.8) sim_rate=26096 (inst/sec) elapsed = 0:0:00:36 / Thu Jul 19 15:01:23 2018
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 955852 (ipc=15.7) sim_rate=25833 (inst/sec) elapsed = 0:0:00:37 / Thu Jul 19 15:01:24 2018
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 972107 (ipc=15.6) sim_rate=25581 (inst/sec) elapsed = 0:0:00:38 / Thu Jul 19 15:01:25 2018
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 992933 (ipc=15.4) sim_rate=25459 (inst/sec) elapsed = 0:0:00:39 / Thu Jul 19 15:01:26 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 1009802 (ipc=15.3) sim_rate=25245 (inst/sec) elapsed = 0:0:00:40 / Thu Jul 19 15:01:27 2018
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 1025533 (ipc=15.2) sim_rate=25013 (inst/sec) elapsed = 0:0:00:41 / Thu Jul 19 15:01:28 2018
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 1046983 (ipc=15.1) sim_rate=24928 (inst/sec) elapsed = 0:0:00:42 / Thu Jul 19 15:01:29 2018
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 1064326 (ipc=15.0) sim_rate=24751 (inst/sec) elapsed = 0:0:00:43 / Thu Jul 19 15:01:30 2018
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 1085086 (ipc=14.9) sim_rate=24661 (inst/sec) elapsed = 0:0:00:44 / Thu Jul 19 15:01:31 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,10,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 1100414 (ipc=14.8) sim_rate=24453 (inst/sec) elapsed = 0:0:00:45 / Thu Jul 19 15:01:32 2018
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 1117210 (ipc=14.7) sim_rate=24287 (inst/sec) elapsed = 0:0:00:46 / Thu Jul 19 15:01:33 2018
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 1133392 (ipc=14.6) sim_rate=24114 (inst/sec) elapsed = 0:0:00:47 / Thu Jul 19 15:01:34 2018
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 1155114 (ipc=14.5) sim_rate=24064 (inst/sec) elapsed = 0:0:00:48 / Thu Jul 19 15:01:35 2018
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 1172000 (ipc=14.5) sim_rate=23918 (inst/sec) elapsed = 0:0:00:49 / Thu Jul 19 15:01:36 2018
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 1187699 (ipc=14.4) sim_rate=23753 (inst/sec) elapsed = 0:0:00:50 / Thu Jul 19 15:01:37 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,11,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 1209162 (ipc=14.3) sim_rate=23709 (inst/sec) elapsed = 0:0:00:51 / Thu Jul 19 15:01:38 2018
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 1225532 (ipc=14.3) sim_rate=23567 (inst/sec) elapsed = 0:0:00:52 / Thu Jul 19 15:01:39 2018
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 1241142 (ipc=14.2) sim_rate=23417 (inst/sec) elapsed = 0:0:00:53 / Thu Jul 19 15:01:40 2018
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 1262990 (ipc=14.1) sim_rate=23388 (inst/sec) elapsed = 0:0:00:54 / Thu Jul 19 15:01:41 2018
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 1279460 (ipc=14.1) sim_rate=23262 (inst/sec) elapsed = 0:0:00:55 / Thu Jul 19 15:01:42 2018
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 1295694 (ipc=14.0) sim_rate=23137 (inst/sec) elapsed = 0:0:00:56 / Thu Jul 19 15:01:43 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,2,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 1317624 (ipc=13.9) sim_rate=23116 (inst/sec) elapsed = 0:0:00:57 / Thu Jul 19 15:01:44 2018
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 1333190 (ipc=13.9) sim_rate=22986 (inst/sec) elapsed = 0:0:00:58 / Thu Jul 19 15:01:45 2018
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 1349963 (ipc=13.8) sim_rate=22880 (inst/sec) elapsed = 0:0:00:59 / Thu Jul 19 15:01:46 2018
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 1364970 (ipc=13.8) sim_rate=22749 (inst/sec) elapsed = 0:0:01:00 / Thu Jul 19 15:01:47 2018
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 1386561 (ipc=13.7) sim_rate=22730 (inst/sec) elapsed = 0:0:01:01 / Thu Jul 19 15:01:48 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,12,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 1403583 (ipc=13.7) sim_rate=22638 (inst/sec) elapsed = 0:0:01:02 / Thu Jul 19 15:01:49 2018
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 1419283 (ipc=13.6) sim_rate=22528 (inst/sec) elapsed = 0:0:01:03 / Thu Jul 19 15:01:50 2018
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 1441298 (ipc=13.6) sim_rate=22520 (inst/sec) elapsed = 0:0:01:04 / Thu Jul 19 15:01:51 2018
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 1458017 (ipc=13.6) sim_rate=22431 (inst/sec) elapsed = 0:0:01:05 / Thu Jul 19 15:01:52 2018
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 1473618 (ipc=13.5) sim_rate=22327 (inst/sec) elapsed = 0:0:01:06 / Thu Jul 19 15:01:53 2018
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 1494658 (ipc=13.5) sim_rate=22308 (inst/sec) elapsed = 0:0:01:07 / Thu Jul 19 15:01:54 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,6,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 1511361 (ipc=13.4) sim_rate=22225 (inst/sec) elapsed = 0:0:01:08 / Thu Jul 19 15:01:55 2018
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 1527115 (ipc=13.4) sim_rate=22132 (inst/sec) elapsed = 0:0:01:09 / Thu Jul 19 15:01:56 2018
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 1549587 (ipc=13.4) sim_rate=22136 (inst/sec) elapsed = 0:0:01:10 / Thu Jul 19 15:01:57 2018
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 1564873 (ipc=13.3) sim_rate=22040 (inst/sec) elapsed = 0:0:01:11 / Thu Jul 19 15:01:58 2018
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 1586435 (ipc=13.3) sim_rate=22033 (inst/sec) elapsed = 0:0:01:12 / Thu Jul 19 15:01:59 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,14,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 1602336 (ipc=13.2) sim_rate=21949 (inst/sec) elapsed = 0:0:01:13 / Thu Jul 19 15:02:00 2018
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 1618724 (ipc=13.2) sim_rate=21874 (inst/sec) elapsed = 0:0:01:14 / Thu Jul 19 15:02:01 2018
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 1635214 (ipc=13.2) sim_rate=21802 (inst/sec) elapsed = 0:0:01:15 / Thu Jul 19 15:02:02 2018
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 1656587 (ipc=13.1) sim_rate=21797 (inst/sec) elapsed = 0:0:01:16 / Thu Jul 19 15:02:03 2018
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 1671884 (ipc=13.1) sim_rate=21712 (inst/sec) elapsed = 0:0:01:17 / Thu Jul 19 15:02:04 2018
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 1688589 (ipc=13.1) sim_rate=21648 (inst/sec) elapsed = 0:0:01:18 / Thu Jul 19 15:02:05 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 1704301 (ipc=13.1) sim_rate=21573 (inst/sec) elapsed = 0:0:01:19 / Thu Jul 19 15:02:06 2018
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 1725751 (ipc=13.0) sim_rate=21571 (inst/sec) elapsed = 0:0:01:20 / Thu Jul 19 15:02:07 2018
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 1742916 (ipc=13.0) sim_rate=21517 (inst/sec) elapsed = 0:0:01:21 / Thu Jul 19 15:02:08 2018
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 1758702 (ipc=13.0) sim_rate=21447 (inst/sec) elapsed = 0:0:01:22 / Thu Jul 19 15:02:09 2018
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 1775021 (ipc=13.0) sim_rate=21385 (inst/sec) elapsed = 0:0:01:23 / Thu Jul 19 15:02:10 2018
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 1791258 (ipc=12.9) sim_rate=21324 (inst/sec) elapsed = 0:0:01:24 / Thu Jul 19 15:02:11 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,7,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 1806917 (ipc=12.9) sim_rate=21257 (inst/sec) elapsed = 0:0:01:25 / Thu Jul 19 15:02:12 2018
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 1827721 (ipc=12.9) sim_rate=21252 (inst/sec) elapsed = 0:0:01:26 / Thu Jul 19 15:02:13 2018
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 1843881 (ipc=12.8) sim_rate=21194 (inst/sec) elapsed = 0:0:01:27 / Thu Jul 19 15:02:14 2018
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 1859938 (ipc=12.8) sim_rate=21135 (inst/sec) elapsed = 0:0:01:28 / Thu Jul 19 15:02:15 2018
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 1876743 (ipc=12.8) sim_rate=21087 (inst/sec) elapsed = 0:0:01:29 / Thu Jul 19 15:02:16 2018
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 1891968 (ipc=12.8) sim_rate=21021 (inst/sec) elapsed = 0:0:01:30 / Thu Jul 19 15:02:17 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,1,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 1907992 (ipc=12.8) sim_rate=20966 (inst/sec) elapsed = 0:0:01:31 / Thu Jul 19 15:02:18 2018
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 1929343 (ipc=12.7) sim_rate=20971 (inst/sec) elapsed = 0:0:01:32 / Thu Jul 19 15:02:19 2018
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 1945121 (ipc=12.7) sim_rate=20915 (inst/sec) elapsed = 0:0:01:33 / Thu Jul 19 15:02:20 2018
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 1961056 (ipc=12.7) sim_rate=20862 (inst/sec) elapsed = 0:0:01:34 / Thu Jul 19 15:02:21 2018
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 1977838 (ipc=12.7) sim_rate=20819 (inst/sec) elapsed = 0:0:01:35 / Thu Jul 19 15:02:22 2018
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 1993418 (ipc=12.7) sim_rate=20764 (inst/sec) elapsed = 0:0:01:36 / Thu Jul 19 15:02:23 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,6,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 2009483 (ipc=12.6) sim_rate=20716 (inst/sec) elapsed = 0:0:01:37 / Thu Jul 19 15:02:24 2018
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 2030721 (ipc=12.6) sim_rate=20721 (inst/sec) elapsed = 0:0:01:38 / Thu Jul 19 15:02:25 2018
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 2046136 (ipc=12.6) sim_rate=20668 (inst/sec) elapsed = 0:0:01:39 / Thu Jul 19 15:02:26 2018
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 2062059 (ipc=12.6) sim_rate=20620 (inst/sec) elapsed = 0:0:01:40 / Thu Jul 19 15:02:27 2018
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 2078443 (ipc=12.6) sim_rate=20578 (inst/sec) elapsed = 0:0:01:41 / Thu Jul 19 15:02:28 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,11,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 2100356 (ipc=12.5) sim_rate=20591 (inst/sec) elapsed = 0:0:01:42 / Thu Jul 19 15:02:29 2018
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 2116248 (ipc=12.5) sim_rate=20546 (inst/sec) elapsed = 0:0:01:43 / Thu Jul 19 15:02:30 2018
GPGPU-Sim uArch: cycles simulated: 170500  inst.: 2132738 (ipc=12.5) sim_rate=20507 (inst/sec) elapsed = 0:0:01:44 / Thu Jul 19 15:02:31 2018
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 2147767 (ipc=12.5) sim_rate=20454 (inst/sec) elapsed = 0:0:01:45 / Thu Jul 19 15:02:32 2018
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 2169023 (ipc=12.5) sim_rate=20462 (inst/sec) elapsed = 0:0:01:46 / Thu Jul 19 15:02:33 2018
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 2186128 (ipc=12.5) sim_rate=20431 (inst/sec) elapsed = 0:0:01:47 / Thu Jul 19 15:02:34 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,7,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 2201819 (ipc=12.4) sim_rate=20387 (inst/sec) elapsed = 0:0:01:48 / Thu Jul 19 15:02:35 2018
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 2218073 (ipc=12.4) sim_rate=20349 (inst/sec) elapsed = 0:0:01:49 / Thu Jul 19 15:02:36 2018
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 2239531 (ipc=12.4) sim_rate=20359 (inst/sec) elapsed = 0:0:01:50 / Thu Jul 19 15:02:37 2018
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 2254967 (ipc=12.4) sim_rate=20315 (inst/sec) elapsed = 0:0:01:51 / Thu Jul 19 15:02:38 2018
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 2270811 (ipc=12.4) sim_rate=20275 (inst/sec) elapsed = 0:0:01:52 / Thu Jul 19 15:02:39 2018
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 2287471 (ipc=12.4) sim_rate=20243 (inst/sec) elapsed = 0:0:01:53 / Thu Jul 19 15:02:40 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,4,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 2308415 (ipc=12.3) sim_rate=20249 (inst/sec) elapsed = 0:0:01:54 / Thu Jul 19 15:02:41 2018
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 2319476 (ipc=12.3) sim_rate=20169 (inst/sec) elapsed = 0:0:01:55 / Thu Jul 19 15:02:42 2018
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 2335041 (ipc=12.3) sim_rate=20129 (inst/sec) elapsed = 0:0:01:56 / Thu Jul 19 15:02:43 2018
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 2350996 (ipc=12.3) sim_rate=20093 (inst/sec) elapsed = 0:0:01:57 / Thu Jul 19 15:02:44 2018
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 2368172 (ipc=12.3) sim_rate=20069 (inst/sec) elapsed = 0:0:01:58 / Thu Jul 19 15:02:45 2018
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 2389577 (ipc=12.3) sim_rate=20080 (inst/sec) elapsed = 0:0:01:59 / Thu Jul 19 15:02:46 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,1,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 2405200 (ipc=12.3) sim_rate=20043 (inst/sec) elapsed = 0:0:02:00 / Thu Jul 19 15:02:47 2018
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 2421502 (ipc=12.3) sim_rate=20012 (inst/sec) elapsed = 0:0:02:01 / Thu Jul 19 15:02:48 2018
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 2436976 (ipc=12.2) sim_rate=19975 (inst/sec) elapsed = 0:0:02:02 / Thu Jul 19 15:02:49 2018
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 2458198 (ipc=12.2) sim_rate=19985 (inst/sec) elapsed = 0:0:02:03 / Thu Jul 19 15:02:50 2018
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 2474027 (ipc=12.2) sim_rate=19951 (inst/sec) elapsed = 0:0:02:04 / Thu Jul 19 15:02:51 2018
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 2489804 (ipc=12.2) sim_rate=19918 (inst/sec) elapsed = 0:0:02:05 / Thu Jul 19 15:02:52 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 2505637 (ipc=12.2) sim_rate=19886 (inst/sec) elapsed = 0:0:02:06 / Thu Jul 19 15:02:53 2018
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 2521850 (ipc=12.2) sim_rate=19857 (inst/sec) elapsed = 0:0:02:07 / Thu Jul 19 15:02:54 2018
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 2537064 (ipc=12.2) sim_rate=19820 (inst/sec) elapsed = 0:0:02:08 / Thu Jul 19 15:02:55 2018
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 2558257 (ipc=12.2) sim_rate=19831 (inst/sec) elapsed = 0:0:02:09 / Thu Jul 19 15:02:56 2018
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 2574077 (ipc=12.1) sim_rate=19800 (inst/sec) elapsed = 0:0:02:10 / Thu Jul 19 15:02:57 2018
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 2589749 (ipc=12.1) sim_rate=19769 (inst/sec) elapsed = 0:0:02:11 / Thu Jul 19 15:02:58 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,4,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 2605369 (ipc=12.1) sim_rate=19737 (inst/sec) elapsed = 0:0:02:12 / Thu Jul 19 15:02:59 2018
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 2625961 (ipc=12.1) sim_rate=19744 (inst/sec) elapsed = 0:0:02:13 / Thu Jul 19 15:03:00 2018
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 2641552 (ipc=12.1) sim_rate=19713 (inst/sec) elapsed = 0:0:02:14 / Thu Jul 19 15:03:01 2018
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 2657302 (ipc=12.1) sim_rate=19683 (inst/sec) elapsed = 0:0:02:15 / Thu Jul 19 15:03:02 2018
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 2673772 (ipc=12.1) sim_rate=19660 (inst/sec) elapsed = 0:0:02:16 / Thu Jul 19 15:03:03 2018
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 2694980 (ipc=12.1) sim_rate=19671 (inst/sec) elapsed = 0:0:02:17 / Thu Jul 19 15:03:04 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,12,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 2710553 (ipc=12.0) sim_rate=19641 (inst/sec) elapsed = 0:0:02:18 / Thu Jul 19 15:03:05 2018
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 2726687 (ipc=12.0) sim_rate=19616 (inst/sec) elapsed = 0:0:02:19 / Thu Jul 19 15:03:06 2018
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 2742091 (ipc=12.0) sim_rate=19586 (inst/sec) elapsed = 0:0:02:20 / Thu Jul 19 15:03:07 2018
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 2762349 (ipc=12.0) sim_rate=19591 (inst/sec) elapsed = 0:0:02:21 / Thu Jul 19 15:03:08 2018
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 2778307 (ipc=12.0) sim_rate=19565 (inst/sec) elapsed = 0:0:02:22 / Thu Jul 19 15:03:09 2018
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 2793763 (ipc=12.0) sim_rate=19536 (inst/sec) elapsed = 0:0:02:23 / Thu Jul 19 15:03:10 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 2809203 (ipc=12.0) sim_rate=19508 (inst/sec) elapsed = 0:0:02:24 / Thu Jul 19 15:03:11 2018
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 2825645 (ipc=12.0) sim_rate=19487 (inst/sec) elapsed = 0:0:02:25 / Thu Jul 19 15:03:12 2018
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 2841000 (ipc=12.0) sim_rate=19458 (inst/sec) elapsed = 0:0:02:26 / Thu Jul 19 15:03:13 2018
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 2861542 (ipc=11.9) sim_rate=19466 (inst/sec) elapsed = 0:0:02:27 / Thu Jul 19 15:03:14 2018
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 2877928 (ipc=11.9) sim_rate=19445 (inst/sec) elapsed = 0:0:02:28 / Thu Jul 19 15:03:15 2018
GPGPU-Sim uArch: cycles simulated: 242500  inst.: 2893662 (ipc=11.9) sim_rate=19420 (inst/sec) elapsed = 0:0:02:29 / Thu Jul 19 15:03:16 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,9,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 2916426 (ipc=12.0) sim_rate=19442 (inst/sec) elapsed = 0:0:02:30 / Thu Jul 19 15:03:17 2018
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 2928712 (ipc=11.9) sim_rate=19395 (inst/sec) elapsed = 0:0:02:31 / Thu Jul 19 15:03:18 2018
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 2943054 (ipc=11.9) sim_rate=19362 (inst/sec) elapsed = 0:0:02:32 / Thu Jul 19 15:03:19 2018
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 2956556 (ipc=11.8) sim_rate=19323 (inst/sec) elapsed = 0:0:02:33 / Thu Jul 19 15:03:20 2018
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 2972099 (ipc=11.8) sim_rate=19299 (inst/sec) elapsed = 0:0:02:34 / Thu Jul 19 15:03:21 2018
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 2983972 (ipc=11.7) sim_rate=19251 (inst/sec) elapsed = 0:0:02:35 / Thu Jul 19 15:03:22 2018
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 2997707 (ipc=11.7) sim_rate=19216 (inst/sec) elapsed = 0:0:02:36 / Thu Jul 19 15:03:23 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,3,0) tid=(0,23,0)
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 3008289 (ipc=11.6) sim_rate=19161 (inst/sec) elapsed = 0:0:02:37 / Thu Jul 19 15:03:24 2018
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 3021925 (ipc=11.6) sim_rate=19126 (inst/sec) elapsed = 0:0:02:38 / Thu Jul 19 15:03:25 2018
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 3035076 (ipc=11.5) sim_rate=19088 (inst/sec) elapsed = 0:0:02:39 / Thu Jul 19 15:03:26 2018
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 3048049 (ipc=11.5) sim_rate=19050 (inst/sec) elapsed = 0:0:02:40 / Thu Jul 19 15:03:27 2018
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 3060881 (ipc=11.4) sim_rate=19011 (inst/sec) elapsed = 0:0:02:41 / Thu Jul 19 15:03:28 2018
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 3073783 (ipc=11.3) sim_rate=18973 (inst/sec) elapsed = 0:0:02:42 / Thu Jul 19 15:03:29 2018
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 3086845 (ipc=11.3) sim_rate=18937 (inst/sec) elapsed = 0:0:02:43 / Thu Jul 19 15:03:30 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,12,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 276000  inst.: 3099565 (ipc=11.2) sim_rate=18899 (inst/sec) elapsed = 0:0:02:44 / Thu Jul 19 15:03:31 2018
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 3115126 (ipc=11.2) sim_rate=18879 (inst/sec) elapsed = 0:0:02:45 / Thu Jul 19 15:03:32 2018
GPGPU-Sim uArch: cycles simulated: 281500  inst.: 3127117 (ipc=11.1) sim_rate=18838 (inst/sec) elapsed = 0:0:02:46 / Thu Jul 19 15:03:33 2018
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 3138329 (ipc=11.1) sim_rate=18792 (inst/sec) elapsed = 0:0:02:47 / Thu Jul 19 15:03:34 2018
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 3152303 (ipc=11.0) sim_rate=18763 (inst/sec) elapsed = 0:0:02:48 / Thu Jul 19 15:03:35 2018
GPGPU-Sim uArch: cycles simulated: 289500  inst.: 3163353 (ipc=10.9) sim_rate=18718 (inst/sec) elapsed = 0:0:02:49 / Thu Jul 19 15:03:36 2018
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 3174792 (ipc=10.9) sim_rate=18675 (inst/sec) elapsed = 0:0:02:50 / Thu Jul 19 15:03:37 2018
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 3188822 (ipc=10.8) sim_rate=18648 (inst/sec) elapsed = 0:0:02:51 / Thu Jul 19 15:03:38 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,1,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 3199727 (ipc=10.8) sim_rate=18603 (inst/sec) elapsed = 0:0:02:52 / Thu Jul 19 15:03:39 2018
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 3213072 (ipc=10.7) sim_rate=18572 (inst/sec) elapsed = 0:0:02:53 / Thu Jul 19 15:03:40 2018
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 3224167 (ipc=10.6) sim_rate=18529 (inst/sec) elapsed = 0:0:02:54 / Thu Jul 19 15:03:41 2018
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 3237264 (ipc=10.6) sim_rate=18498 (inst/sec) elapsed = 0:0:02:55 / Thu Jul 19 15:03:42 2018
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 3249134 (ipc=10.5) sim_rate=18460 (inst/sec) elapsed = 0:0:02:56 / Thu Jul 19 15:03:43 2018
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 3261404 (ipc=10.5) sim_rate=18426 (inst/sec) elapsed = 0:0:02:57 / Thu Jul 19 15:03:44 2018
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 3272419 (ipc=10.4) sim_rate=18384 (inst/sec) elapsed = 0:0:02:58 / Thu Jul 19 15:03:45 2018
GPGPU-Sim uArch: cycles simulated: 318500  inst.: 3285224 (ipc=10.3) sim_rate=18353 (inst/sec) elapsed = 0:0:02:59 / Thu Jul 19 15:03:46 2018
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 3293444 (ipc=10.3) sim_rate=18296 (inst/sec) elapsed = 0:0:03:00 / Thu Jul 19 15:03:47 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,6,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 3303393 (ipc=10.2) sim_rate=18250 (inst/sec) elapsed = 0:0:03:01 / Thu Jul 19 15:03:48 2018
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 3313950 (ipc=10.1) sim_rate=18208 (inst/sec) elapsed = 0:0:03:02 / Thu Jul 19 15:03:49 2018
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 3322383 (ipc=10.1) sim_rate=18155 (inst/sec) elapsed = 0:0:03:03 / Thu Jul 19 15:03:50 2018
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 3332149 (ipc=10.0) sim_rate=18109 (inst/sec) elapsed = 0:0:03:04 / Thu Jul 19 15:03:51 2018
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 3340424 (ipc= 9.9) sim_rate=18056 (inst/sec) elapsed = 0:0:03:05 / Thu Jul 19 15:03:52 2018
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 3349585 (ipc= 9.9) sim_rate=18008 (inst/sec) elapsed = 0:0:03:06 / Thu Jul 19 15:03:53 2018
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 3357844 (ipc= 9.8) sim_rate=17956 (inst/sec) elapsed = 0:0:03:07 / Thu Jul 19 15:03:54 2018
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 3366582 (ipc= 9.7) sim_rate=17907 (inst/sec) elapsed = 0:0:03:08 / Thu Jul 19 15:03:55 2018
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 3374222 (ipc= 9.7) sim_rate=17853 (inst/sec) elapsed = 0:0:03:09 / Thu Jul 19 15:03:56 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (350551,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(350552,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,15,0) tid=(11,23,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 3401947 (ipc= 9.7) sim_rate=17904 (inst/sec) elapsed = 0:0:03:10 / Thu Jul 19 15:03:57 2018
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 3411606 (ipc= 9.6) sim_rate=17861 (inst/sec) elapsed = 0:0:03:11 / Thu Jul 19 15:03:58 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (355710,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (356964,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358394,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 3418815 (ipc= 9.5) sim_rate=17806 (inst/sec) elapsed = 0:0:03:12 / Thu Jul 19 15:03:59 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (359226,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (362277,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 3427440 (ipc= 9.4) sim_rate=17758 (inst/sec) elapsed = 0:0:03:13 / Thu Jul 19 15:04:00 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (363363,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (365097,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (366001,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (366569,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (367536,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 3434378 (ipc= 9.3) sim_rate=17702 (inst/sec) elapsed = 0:0:03:14 / Thu Jul 19 15:04:01 2018
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 3441479 (ipc= 9.1) sim_rate=17648 (inst/sec) elapsed = 0:0:03:15 / Thu Jul 19 15:04:02 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (379747,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (382208,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 3447515 (ipc= 8.9) sim_rate=17589 (inst/sec) elapsed = 0:0:03:16 / Thu Jul 19 15:04:03 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (386062,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (388403,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 3454296 (ipc= 8.7) sim_rate=17534 (inst/sec) elapsed = 0:0:03:17 / Thu Jul 19 15:04:04 2018
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 3461642 (ipc= 8.4) sim_rate=17483 (inst/sec) elapsed = 0:0:03:18 / Thu Jul 19 15:04:05 2018
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 3469225 (ipc= 8.1) sim_rate=17433 (inst/sec) elapsed = 0:0:03:19 / Thu Jul 19 15:04:06 2018
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 3476803 (ipc= 7.9) sim_rate=17384 (inst/sec) elapsed = 0:0:03:20 / Thu Jul 19 15:04:07 2018
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 3484105 (ipc= 7.7) sim_rate=17333 (inst/sec) elapsed = 0:0:03:21 / Thu Jul 19 15:04:08 2018
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 3491785 (ipc= 7.4) sim_rate=17286 (inst/sec) elapsed = 0:0:03:22 / Thu Jul 19 15:04:09 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,15,0) tid=(0,17,0)
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 3500290 (ipc= 7.2) sim_rate=17242 (inst/sec) elapsed = 0:0:03:23 / Thu Jul 19 15:04:10 2018
GPGPU-Sim uArch: cycles simulated: 497000  inst.: 3510192 (ipc= 7.1) sim_rate=17206 (inst/sec) elapsed = 0:0:03:24 / Thu Jul 19 15:04:11 2018
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 3519950 (ipc= 6.9) sim_rate=17170 (inst/sec) elapsed = 0:0:03:25 / Thu Jul 19 15:04:12 2018
GPGPU-Sim uArch: cycles simulated: 525000  inst.: 3529777 (ipc= 6.7) sim_rate=17134 (inst/sec) elapsed = 0:0:03:26 / Thu Jul 19 15:04:13 2018
GPGPU-Sim uArch: cycles simulated: 539000  inst.: 3539600 (ipc= 6.6) sim_rate=17099 (inst/sec) elapsed = 0:0:03:27 / Thu Jul 19 15:04:14 2018
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 3549257 (ipc= 6.4) sim_rate=17063 (inst/sec) elapsed = 0:0:03:28 / Thu Jul 19 15:04:15 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (565379,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_S_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 565380
gpu_sim_insn = 3558564
gpu_ipc =       6.2941
gpu_tot_sim_cycle = 565380
gpu_tot_sim_insn = 3558564
gpu_tot_ipc =       6.2941
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4497
gpu_stall_icnt2sh    = 43462
gpu_total_sim_rate=17108

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2015064
	L1I_total_cache_misses = 1920
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 51264, Miss = 5903, Miss_rate = 0.115, Pending_hits = 9913, Reservation_fails = 167216
	L1D_cache_core[1]: Access = 51264, Miss = 7562, Miss_rate = 0.148, Pending_hits = 9273, Reservation_fails = 169682
	L1D_cache_core[2]: Access = 51264, Miss = 7833, Miss_rate = 0.153, Pending_hits = 9162, Reservation_fails = 169957
	L1D_cache_core[3]: Access = 51264, Miss = 8517, Miss_rate = 0.166, Pending_hits = 8900, Reservation_fails = 169892
	L1D_cache_core[4]: Access = 51264, Miss = 7735, Miss_rate = 0.151, Pending_hits = 9577, Reservation_fails = 169712
	L1D_cache_core[5]: Access = 51264, Miss = 7774, Miss_rate = 0.152, Pending_hits = 9480, Reservation_fails = 170440
	L1D_cache_core[6]: Access = 51264, Miss = 9016, Miss_rate = 0.176, Pending_hits = 8612, Reservation_fails = 169881
	L1D_cache_core[7]: Access = 83304, Miss = 9146, Miss_rate = 0.110, Pending_hits = 16862, Reservation_fails = 315369
	L1D_cache_core[8]: Access = 51264, Miss = 8115, Miss_rate = 0.158, Pending_hits = 9098, Reservation_fails = 169534
	L1D_cache_core[9]: Access = 51264, Miss = 7565, Miss_rate = 0.148, Pending_hits = 9422, Reservation_fails = 169768
	L1D_cache_core[10]: Access = 51264, Miss = 8590, Miss_rate = 0.168, Pending_hits = 8612, Reservation_fails = 170415
	L1D_cache_core[11]: Access = 51264, Miss = 7695, Miss_rate = 0.150, Pending_hits = 9328, Reservation_fails = 170250
	L1D_cache_core[12]: Access = 51264, Miss = 7071, Miss_rate = 0.138, Pending_hits = 9653, Reservation_fails = 171092
	L1D_cache_core[13]: Access = 51264, Miss = 8365, Miss_rate = 0.163, Pending_hits = 9148, Reservation_fails = 172507
	L1D_cache_core[14]: Access = 51264, Miss = 8586, Miss_rate = 0.167, Pending_hits = 9164, Reservation_fails = 173545
	L1D_total_cache_accesses = 801000
	L1D_total_cache_misses = 119473
	L1D_total_cache_miss_rate = 0.1492
	L1D_total_cache_pending_hits = 146204
	L1D_total_cache_reservation_fails = 2699260
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 3524
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1362
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3015
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 535323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 146204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2699260
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3044
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2013144
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1920
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 6453, 
gpgpu_n_tot_thrd_icount = 103256064
gpgpu_n_tot_w_icount = 3226752
gpgpu_n_stall_shd_mem = 2702275
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118973
gpgpu_n_mem_write_global = 500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 800500
gpgpu_n_store_insn = 500
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 35268
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3015
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3015
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2699260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4766545	W0_Idle:652391	W0_Scoreboard:2800214	W1:3216000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 951784 {8:118973,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20000 {40:500,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16180328 {136:118973,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4000 {8:500,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 583 
averagemflatency = 187 
max_icnt2mem_latency = 314 
max_icnt2sh_latency = 565379 
mrq_lat_table:33876 	406 	246 	570 	686 	44 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	82185 	37296 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	118889 	357 	216 	39 	40 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	81812 	33735 	3437 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	314 	166 	20 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	961 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        33        35        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        35        32        32        32        32        32        32 
dram[3]:        32        32        32        33        32        32        32        32        32        34        32        32        32        32        32        32 
dram[4]:        32        32        32        33        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        33        32        33        32        32        32        33 
maximum service time to same row:
dram[0]:     65228     81594     63894     69968     65316     72897     58917     59571     59335     59599    105269     64857     59456     63609     58919     59784 
dram[1]:     64087     69766     71068     70234     95949     68228     59579     59532     63684     63938     59628     66388     59669    103184     68285     58869 
dram[2]:     69122     68690     71712     66129     94682     74236     59583     93227     63028     59311     59669     59697     63894     59816     59189     59739 
dram[3]:     69772     65287     70841     97616    103658     73428     64713     58772     64894     59396     59323     61844     67919     60794     59564     63897 
dram[4]:     69486     99482     65168     70238     71730     71878     59307     57229    106837     63176     59390     64834     59965     63879     59590     68057 
dram[5]:     69303     90378     71060     70843     74068     71728     59296     57253     59574     63950     59692     59337     59560     59700     64836     59246 
average row accesses per activate:
dram[0]:  2.475524  2.687500  2.535032  2.569536  2.314286  2.403727  2.825806  2.609468  2.894737  3.117117  2.841270  2.856000  2.729508  2.878261  2.652174  2.567376 
dram[1]:  2.787879  2.490323  2.544218  2.624114  2.359375  2.325967  2.405714  2.583333  2.943089  3.212389  2.916667  2.579365  2.604478  2.614815  2.534351  2.786885 
dram[2]:  2.746154  2.671756  2.532051  2.509317  2.457831  2.478788  2.466292  2.560000  3.363636  2.958333  2.887097  3.192661  2.825000  2.758333  2.457516  2.792000 
dram[3]:  2.577778  2.531034  2.602649  2.434783  2.386905  2.348572  2.350515  2.652439  3.128440  3.179245  2.759690  2.812500  2.736842  2.579710  2.586957  2.464789 
dram[4]:  2.697842  2.567568  2.666667  2.666667  2.445087  2.295918  2.614907  2.634615  2.841270  2.922481  2.982906  2.971963  2.654135  2.811024  2.664122  2.565892 
dram[5]:  2.927419  2.592592  2.409639  2.339394  2.268571  2.321839  2.376344  2.604790  2.859504  3.366337  2.919355  2.804688  2.893805  2.809917  2.719697  2.503546 
average row locality = 35830/13564 = 2.641551
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       354       344       398       388       388       387       438       441       330       346       358       357       333       331       366       362 
dram[1]:       368       386       374       370       429       421       421       403       362       363       350       325       349       353       332       340 
dram[2]:       357       350       395       404       391       391       439       448       333       355       358       348       339       331       376       349 
dram[3]:       348       367       393       392       389       392       456       435       341       337       356       360       312       356       357       350 
dram[4]:       375       380       360       376       423       433       421       411       358       377       349       318       353       357       349       331 
dram[5]:       363       350       400       386       397       383       442       435       346       340       362       359       327       340       359       353 
total reads: 35685
bank skew: 456/312 = 1.46
chip skew: 5971/5921 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        17         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        24         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        17        18         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        12        19         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0        21         0         0         0         0         0         0         0         0         0         0 
total reads: 145
min_bank_accesses = 0!
chip skew: 35/17 = 2.06
average mf latency per bank:
dram[0]:        656       680       585       619       630       590       604       644       611       581       627       629       653       654       652       628
dram[1]:        629       629       589       639       594       583       596       673       607       588       596       666       642       644       696       662
dram[2]:        686       645       614       591       615       620       626       629       593       590       621       621       635       680       630       682
dram[3]:        664       619       623       588       633       623       600       618       603       630       632       591       705       633       657       679
dram[4]:        614       653       640       625       595       572       605       663       588       548       622       685       643       618       661       671
dram[5]:        616       686       579       629       611       625       568       615       619       599       579       631       673       660       672       651
maximum mf latency per bank:
dram[0]:        383       317       450       328       418       324       426       312       376       311       320       311       413       329       302       321
dram[1]:        375       321       427       329       498       306       402       334       301       324       393       326       428       331       368       324
dram[2]:        471       324       438       352       417       534       382       556       461       480       428       522       479       465       436       369
dram[3]:        325       312       307       438       423       544       443       511       322       481       338       318       419       583       375       332
dram[4]:        306       347       306       445       320       463       322       495       314       346       309       433       320       389       312       321
dram[5]:        308       369       311       357       367       451       331       317       329       322       307       312       333       404       322       376

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746301 n_nop=729992 n_act=2232 n_pre=2216 n_req=5938 n_rd=11842 n_write=19 bw_util=0.03179
n_activity=121671 dram_eff=0.195
bk0: 708a 741128i bk1: 688a 741577i bk2: 796a 740623i bk3: 776a 740746i bk4: 776a 740110i bk5: 774a 740463i bk6: 876a 740334i bk7: 882a 739966i bk8: 660a 741838i bk9: 692a 741876i bk10: 716a 741549i bk11: 714a 741544i bk12: 666a 741739i bk13: 662a 741967i bk14: 732a 741270i bk15: 724a 741142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00611148
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746301 n_nop=729832 n_act=2283 n_pre=2267 n_req=5970 n_rd=11892 n_write=27 bw_util=0.03194
n_activity=122688 dram_eff=0.1943
bk0: 736a 741353i bk1: 772a 740619i bk2: 748a 740996i bk3: 740a 741145i bk4: 858a 739335i bk5: 842a 739775i bk6: 842a 739929i bk7: 806a 740414i bk8: 724a 741475i bk9: 726a 741761i bk10: 700a 741695i bk11: 650a 741633i bk12: 698a 741357i bk13: 706a 741227i bk14: 664a 741515i bk15: 680a 741676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00679619
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746301 n_nop=729886 n_act=2232 n_pre=2216 n_req=5999 n_rd=11928 n_write=39 bw_util=0.03207
n_activity=121719 dram_eff=0.1966
bk0: 714a 741536i bk1: 700a 741571i bk2: 790a 740618i bk3: 808a 740350i bk4: 782a 740185i bk5: 782a 740179i bk6: 878a 739808i bk7: 896a 739675i bk8: 666a 742110i bk9: 710a 741587i bk10: 716a 741501i bk11: 696a 741960i bk12: 678a 741844i bk13: 662a 741790i bk14: 752a 740779i bk15: 698a 741613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00745276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746301 n_nop=729806 n_act=2297 n_pre=2281 n_req=5972 n_rd=11882 n_write=35 bw_util=0.03194
n_activity=123479 dram_eff=0.193
bk0: 696a 741480i bk1: 734a 741065i bk2: 786a 740793i bk3: 784a 740451i bk4: 778a 740112i bk5: 784a 739932i bk6: 912a 739274i bk7: 870a 740025i bk8: 682a 741823i bk9: 674a 742063i bk10: 712a 741390i bk11: 720a 741467i bk12: 624a 742040i bk13: 712a 741305i bk14: 714a 741305i bk15: 700a 741253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00768591
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746301 n_nop=729860 n_act=2248 n_pre=2232 n_req=5988 n_rd=11942 n_write=19 bw_util=0.03205
n_activity=123262 dram_eff=0.1941
bk0: 750a 741231i bk1: 760a 740924i bk2: 720a 741308i bk3: 752a 741111i bk4: 846a 740066i bk5: 866a 739224i bk6: 842a 740284i bk7: 822a 740434i bk8: 716a 741389i bk9: 754a 741237i bk10: 698a 741778i bk11: 636a 742096i bk12: 706a 741439i bk13: 714a 741545i bk14: 698a 741480i bk15: 662a 741613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00617043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=746301 n_nop=729864 n_act=2273 n_pre=2257 n_req=5963 n_rd=11884 n_write=23 bw_util=0.03191
n_activity=122545 dram_eff=0.1943
bk0: 726a 741653i bk1: 700a 741477i bk2: 800a 740508i bk3: 772a 740398i bk4: 794a 740083i bk5: 766a 739960i bk6: 884a 739499i bk7: 870a 739935i bk8: 692a 741509i bk9: 680a 742062i bk10: 724a 741503i bk11: 718a 741515i bk12: 654a 741972i bk13: 680a 741743i bk14: 718a 741469i bk15: 706a 741194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00681628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9943, Miss = 2965, Miss_rate = 0.298, Pending_hits = 268, Reservation_fails = 468
L2_cache_bank[1]: Access = 9947, Miss = 2956, Miss_rate = 0.297, Pending_hits = 243, Reservation_fails = 417
L2_cache_bank[2]: Access = 9837, Miss = 2985, Miss_rate = 0.303, Pending_hits = 255, Reservation_fails = 608
L2_cache_bank[3]: Access = 10075, Miss = 2961, Miss_rate = 0.294, Pending_hits = 254, Reservation_fails = 346
L2_cache_bank[4]: Access = 9974, Miss = 2988, Miss_rate = 0.300, Pending_hits = 263, Reservation_fails = 593
L2_cache_bank[5]: Access = 10046, Miss = 2976, Miss_rate = 0.296, Pending_hits = 259, Reservation_fails = 648
L2_cache_bank[6]: Access = 10079, Miss = 2952, Miss_rate = 0.293, Pending_hits = 265, Reservation_fails = 465
L2_cache_bank[7]: Access = 9893, Miss = 2989, Miss_rate = 0.302, Pending_hits = 256, Reservation_fails = 473
L2_cache_bank[8]: Access = 9893, Miss = 2988, Miss_rate = 0.302, Pending_hits = 246, Reservation_fails = 177
L2_cache_bank[9]: Access = 10001, Miss = 2983, Miss_rate = 0.298, Pending_hits = 264, Reservation_fails = 477
L2_cache_bank[10]: Access = 9760, Miss = 2996, Miss_rate = 0.307, Pending_hits = 256, Reservation_fails = 219
L2_cache_bank[11]: Access = 10100, Miss = 2946, Miss_rate = 0.292, Pending_hits = 262, Reservation_fails = 319
L2_total_cache_accesses = 119548
L2_total_cache_misses = 35685
L2_total_cache_miss_rate = 0.2985
L2_total_cache_pending_hits = 3091
L2_total_cache_reservation_fails = 5210
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2447
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 372
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 90
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2229
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 434
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=595710
icnt_total_pkts_simt_to_mem=120048
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.88464
	minimum = 6
	maximum = 75
Network latency average = 9.4082
	minimum = 6
	maximum = 58
Slowest packet = 31484
Flit latency average = 8.00781
	minimum = 6
	maximum = 57
Slowest flit = 509110
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0156628
	minimum = 0.0104496 (at node 0)
	maximum = 0.0178641 (at node 26)
Accepted packet rate average = 0.0156628
	minimum = 0.0104496 (at node 0)
	maximum = 0.0178641 (at node 26)
Injected flit rate average = 0.046888
	minimum = 0.0105062 (at node 0)
	maximum = 0.0890994 (at node 18)
Accepted flit rate average= 0.046888
	minimum = 0.0172627 (at node 25)
	maximum = 0.0805564 (at node 7)
Injected packet length average = 2.9936
Accepted packet length average = 2.9936
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.88464 (1 samples)
	minimum = 6 (1 samples)
	maximum = 75 (1 samples)
Network latency average = 9.4082 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Flit latency average = 8.00781 (1 samples)
	minimum = 6 (1 samples)
	maximum = 57 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0156628 (1 samples)
	minimum = 0.0104496 (1 samples)
	maximum = 0.0178641 (1 samples)
Accepted packet rate average = 0.0156628 (1 samples)
	minimum = 0.0104496 (1 samples)
	maximum = 0.0178641 (1 samples)
Injected flit rate average = 0.046888 (1 samples)
	minimum = 0.0105062 (1 samples)
	maximum = 0.0890994 (1 samples)
Accepted flit rate average = 0.046888 (1 samples)
	minimum = 0.0172627 (1 samples)
	maximum = 0.0805564 (1 samples)
Injected packet size average = 2.9936 (1 samples)
Accepted packet size average = 2.9936 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 28 sec (208 sec)
gpgpu_simulation_rate = 17108 (inst/sec)
gpgpu_simulation_rate = 2718 (cycle/sec)
