module partsel_00775(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [28:6] x4;
  wire [25:5] x5;
  wire [24:4] x6;
  wire signed [30:7] x7;
  wire signed [31:3] x8;
  wire signed [30:4] x9;
  wire [28:7] x10;
  wire signed [3:29] x11;
  wire signed [5:28] x12;
  wire [4:24] x13;
  wire [4:31] x14;
  wire signed [7:26] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [26:4] p0 = 968385899;
  localparam [30:7] p1 = 309465615;
  localparam [7:31] p2 = 281906019;
  localparam [2:24] p3 = 602928623;
  assign x4 = p0[14 + s0 +: 1];
  assign x5 = p2[4 + s3 -: 5];
  assign x6 = ({(ctrl[2] && !ctrl[2] || ctrl[0] ? (p3[18 +: 3] | (p2[18 + s3 -: 4] | p1[23 + s0 +: 2])) : (p3[19 + s3 -: 3] + {x2[11 +: 3], (x0 - p1)})), ({{2{(p0[17 -: 1] | ((p0[19 + s2] - x5[14 + s1]) + x0[23]))}}, (p2 + p1)} ^ x3)} ^ ((x0[15] | x0[11 + s2 -: 5]) - (p3[15 +: 2] + {2{(!ctrl[2] && !ctrl[1] && ctrl[0] ? p0[19 + s1] : x5[13 -: 3])}})));
  assign x7 = x2[20 + s2 +: 6];
  assign x8 = x2[11 +: 3];
  assign x9 = ((p0 & {({x3[10 +: 4], p3} & {2{p0}}), {2{{2{x4[14]}}}}}) - x6[9]);
  assign x10 = {2{x4[12]}};
  assign x11 = (({2{(((p1[18 -: 2] ^ x2[20]) - p1[17 +: 2]) - p2[4 + s0])}} & (x0[12] + ({(x4[16 -: 3] - x4), p2[22 -: 4]} ^ x0))) ^ (x4 ^ ({2{x8[8 + s1]}} | (p3[23 -: 4] ^ x0[2 + s0 +: 3]))));
  assign x12 = (!ctrl[0] && ctrl[1] || ctrl[3] ? p3[16 -: 4] : {2{{2{(ctrl[3] || !ctrl[0] && !ctrl[0] ? (!ctrl[1] || ctrl[3] || ctrl[1] ? x9[13 + s0 +: 2] : x10[17 +: 4]) : p3[2 + s1 +: 6])}}}});
  assign x13 = p1[15 +: 3];
  assign x14 = {2{x10}};
  assign x15 = p2[14 +: 1];
  assign y0 = x10[18];
  assign y1 = {x3[11 +: 1], p1};
  assign y2 = x6;
  assign y3 = {(x4[12] | x12[12 +: 3]), {2{x2[13 +: 1]}}};
endmodule
