/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [7:0] celloutsig_0_11z;
  reg [22:0] celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [6:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [21:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_4z ? celloutsig_0_2z : celloutsig_0_5z;
  assign celloutsig_1_2z = ~(celloutsig_1_0z[3] & celloutsig_1_1z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z & celloutsig_0_7z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z | celloutsig_0_3z[8]);
  assign celloutsig_0_0z = in_data[81] | ~(in_data[12]);
  assign celloutsig_1_19z = celloutsig_1_13z | ~(celloutsig_1_12z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[2]);
  assign celloutsig_1_0z = in_data[111:106] + in_data[191:186];
  assign celloutsig_1_3z = in_data[161:147] / { 1'h1, in_data[177:164] };
  assign celloutsig_0_14z = { in_data[69:53], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z } / { 1'h1, in_data[58:42], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_27z = celloutsig_0_3z[9:1] / { 1'h1, celloutsig_0_13z[17:11], celloutsig_0_15z };
  assign celloutsig_0_31z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_15z } / { 1'h1, celloutsig_0_13z[17:13] };
  assign celloutsig_0_29z = { celloutsig_0_14z[19:17], celloutsig_0_6z } === { celloutsig_0_20z[5:3], celloutsig_0_15z };
  assign celloutsig_0_4z = in_data[34:9] || { in_data[51:27], celloutsig_0_0z };
  assign celloutsig_0_15z = { in_data[67:66], celloutsig_0_2z } < { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_4z = celloutsig_1_3z[1] ? { celloutsig_1_3z[2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } : celloutsig_1_3z[14:11];
  assign celloutsig_0_17z = celloutsig_0_6z ? { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z } : celloutsig_0_13z[2:0];
  assign celloutsig_1_7z = { in_data[149:138], celloutsig_1_1z, celloutsig_1_1z } !== { celloutsig_1_3z[11:3], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[183:176], celloutsig_1_4z, celloutsig_1_5z } !== celloutsig_1_3z[14:2];
  assign celloutsig_1_17z = { celloutsig_1_9z[4:1], celloutsig_1_12z } !== in_data[144:140];
  assign celloutsig_0_30z = { celloutsig_0_27z[4:1], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_8z } !== { celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_20z = ~ { celloutsig_0_11z[7:5], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_1z = | { celloutsig_1_0z[4:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = | { celloutsig_1_3z[11:7], celloutsig_1_0z };
  assign celloutsig_0_2z = | { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_0z & celloutsig_0_3z[0];
  assign celloutsig_0_10z = celloutsig_0_7z & celloutsig_0_0z;
  assign celloutsig_1_6z = ~^ { in_data[178:175], celloutsig_1_2z };
  assign celloutsig_0_5z = ^ { celloutsig_0_3z[12:4], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = { in_data[125:111], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z } <<< { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_3z = { in_data[58:51], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } <<< { in_data[15:9], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_5z } ^ celloutsig_1_9z[21:15];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_11z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_11z = celloutsig_0_3z[12:5];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_13z = 23'h000000;
    else if (!clkin_data[0]) celloutsig_0_13z = { celloutsig_0_11z[3:0], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_16z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_14z[8:4], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_5z = ~((celloutsig_1_3z[11] & celloutsig_1_0z[5]) | (in_data[167] & celloutsig_1_0z[0]));
  assign celloutsig_1_12z = ~((celloutsig_1_1z & celloutsig_1_6z) | (celloutsig_1_2z & celloutsig_1_3z[2]));
  assign { out_data[134:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
