#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jul  9 19:15:52 2024
# Process ID: 1128452
# Current directory: /home/user/vivado_project
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :5300.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :126289 MB
#-----------------------------------------------------------
source vivado_top.tcl
# read_verilog rtl.v
read_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1459.582 ; gain = 54.836 ; free physical = 1398 ; free virtual = 119827
# synth_design -part xcvp1802-lsvc4072-2MP-e-S -top top -directive AreaMultThresholdDSP -fsm_extraction one_hot -resource_sharing on -control_set_opt_threshold 34 -shreg_min_size 8 -incremental_mode off -assert  
Command: synth_design -part xcvp1802-lsvc4072-2MP-e-S -top top -directive AreaMultThresholdDSP -fsm_extraction one_hot -resource_sharing on -control_set_opt_threshold 34 -shreg_min_size 8 -incremental_mode off -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvp1802'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvp1802'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1128858
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1900.145 ; gain = 423.652 ; free physical = 865 ; free virtual = 119026
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:2]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:2]
WARNING: [Synth 8-6014] Unused sequential element reg473_reg was removed.  [/home/user/vivado_project/rtl.v:295]
WARNING: [Synth 8-3848] Net wire284 in module/entity top does not have driver. [/home/user/vivado_project/rtl.v:20]
WARNING: [Synth 8-3917] design top has port y[3409] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3399] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3398] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3397] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3396] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3395] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3394] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3384] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3383] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3382] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3381] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3380] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3379] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3378] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3377] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3376] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3375] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3374] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3373] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3372] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3371] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3370] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3369] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3368] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3367] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3366] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3365] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3364] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3363] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3362] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3361] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3360] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3359] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3358] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3357] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3356] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3355] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3354] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3353] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3352] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3351] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3350] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3349] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3348] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3347] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3346] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3345] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3344] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3343] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3179] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3178] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3177] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3176] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3175] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3174] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3173] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3172] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3171] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3170] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3094] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3093] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3092] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3091] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3090] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3089] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3088] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3087] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3086] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3085] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3084] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3083] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3082] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3081] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3080] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3079] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3078] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3077] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3076] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3075] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3074] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3073] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3072] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3071] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3070] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3069] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3068] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3067] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3066] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3065] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3064] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3063] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3062] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3061] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3060] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3059] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3058] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3057] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3056] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3055] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3054] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1993.113 ; gain = 516.621 ; free physical = 1037 ; free virtual = 118889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2010.926 ; gain = 534.434 ; free physical = 1004 ; free virtual = 118855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvp1802-lsvc4072-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvp1802-lsvc4072-2MP-e-S
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2027.836 ; gain = 551.344 ; free physical = 996 ; free virtual = 118847
---------------------------------------------------------------------------------
WARNING: [Synth 8-5577] Initial value set on signal reg377 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'forvar304' [/home/user/vivado_project/rtl.v:538]
WARNING: [Synth 8-327] inferring latch for variable 'forvar310' [/home/user/vivado_project/rtl.v:537]
WARNING: [Synth 8-327] inferring latch for variable 'forvar370' [/home/user/vivado_project/rtl.v:498]
WARNING: [Synth 8-327] inferring latch for variable 'forvar364' [/home/user/vivado_project/rtl.v:494]
WARNING: [Synth 8-327] inferring latch for variable 'forvar377' [/home/user/vivado_project/rtl.v:491]
WARNING: [Synth 8-327] inferring latch for variable 'forvar387' [/home/user/vivado_project/rtl.v:485]
WARNING: [Synth 8-327] inferring latch for variable 'forvar382' [/home/user/vivado_project/rtl.v:489]
WARNING: [Synth 8-327] inferring latch for variable 'forvar416' [/home/user/vivado_project/rtl.v:470]
WARNING: [Synth 8-327] inferring latch for variable 'forvar437' [/home/user/vivado_project/rtl.v:459]
WARNING: [Synth 8-327] inferring latch for variable 'forvar443' [/home/user/vivado_project/rtl.v:451]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1101' [/home/user/vivado_project/rtl.v:431]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1103' [/home/user/vivado_project/rtl.v:430]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1099' [/home/user/vivado_project/rtl.v:428]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1102' [/home/user/vivado_project/rtl.v:427]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1137' [/home/user/vivado_project/rtl.v:407]
WARNING: [Synth 8-327] inferring latch for variable 'forvar1143' [/home/user/vivado_project/rtl.v:405]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.164 ; gain = 579.672 ; free physical = 1132 ; free virtual = 118666
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   24 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   3 Input   22 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     25 Bit         XORs := 2     
	   2 Input     24 Bit         XORs := 3     
	   2 Input     23 Bit         XORs := 1     
	   2 Input     22 Bit         XORs := 2     
	   2 Input     19 Bit         XORs := 1     
	   2 Input     18 Bit         XORs := 3     
	   2 Input     17 Bit         XORs := 2     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---XORs : 
	               52 Bit    Wide XORs := 1     
	               25 Bit    Wide XORs := 1     
	               24 Bit    Wide XORs := 1     
	               23 Bit    Wide XORs := 1     
	               22 Bit    Wide XORs := 3     
	               19 Bit    Wide XORs := 2     
	               18 Bit    Wide XORs := 1     
	               17 Bit    Wide XORs := 1     
	               15 Bit    Wide XORs := 2     
	               14 Bit    Wide XORs := 2     
	               12 Bit    Wide XORs := 2     
	               11 Bit    Wide XORs := 2     
	               10 Bit    Wide XORs := 1     
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 4     
	                7 Bit    Wide XORs := 3     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 6     
	                1 Bit    Wide XORs := 9     
+---Registers : 
	               25 Bit    Registers := 5     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 5     
	               22 Bit    Registers := 11    
	               21 Bit    Registers := 5     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 10    
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 13    
+---Multipliers : 
	               1x24  Multipliers := 1     
	               1x17  Multipliers := 1     
	               8x15  Multipliers := 1     
	               1x11  Multipliers := 1     
	                1x7  Multipliers := 1     
+---Muxes : 
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 7     
	   2 Input   24 Bit        Muxes := 10    
	   2 Input   23 Bit        Muxes := 11    
	   2 Input   22 Bit        Muxes := 20    
	   4 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 15    
	   2 Input   18 Bit        Muxes := 9     
	   2 Input   17 Bit        Muxes := 12    
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 6     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 10    
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 14    
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 13    
	   2 Input   10 Bit        Muxes := 11    
	   2 Input    9 Bit        Muxes := 15    
	   2 Input    8 Bit        Muxes := 18    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 9     
	   2 Input    6 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 14    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 14352 (col length:149)
BRAMs: 9882 (col length: RAMB18 600 RAMB36 300)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
