m255
K4
z2
13
cModel Technology
dC:\ZCJ\MyProjects\StudyVerilog\ex_cnt\sim
!i10d 8192
!i10e 25
!i10f 100
vex_case
Z0 V`JN@9S9cnhjKRR_L]QIcM3
r1
!s85 0
31
Ia=Q9CO59>S3Y1_3B;Rn[m2
Z1 dC:\ZCJ\MyProjects\StudyVerilog\ex_case\sim
w1560267905
8C:/ZCJ/MyProjects/StudyVerilog/ex_case/design/ex_case.v
FC:/ZCJ/MyProjects/StudyVerilog/ex_case/design/ex_case.v
L0 1
Z2 OL;L;10.2;57
Z3 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s100 8nTnCe;2GST6=k142;^K[2
!s90 -reportprogress|300|-work|work|-vopt|C:/ZCJ/MyProjects/StudyVerilog/ex_case/design/ex_case.v|
!s108 1560269713.174000
!s107 C:/ZCJ/MyProjects/StudyVerilog/ex_case/design/ex_case.v|
!i10b 1
vtb_ex_case
Z4 V`JN@9S9cnhjKRR_L]QIcM3
r1
31
Iz=lie`[T>zkP:]Yl;`@n_3
R1
w1560269707
8C:/ZCJ/MyProjects/StudyVerilog/ex_case/sim/tb_ex_case.v
FC:/ZCJ/MyProjects/StudyVerilog/ex_case/sim/tb_ex_case.v
L0 3
R2
R3
!s85 0
!s90 -reportprogress|300|-work|work|-vopt|C:/ZCJ/MyProjects/StudyVerilog/ex_case/sim/tb_ex_case.v|
!i10b 1
!s100 @Ae@ke>YMlLkHn51^Kna:2
!s108 1560269713.457000
!s107 C:/ZCJ/MyProjects/StudyVerilog/ex_case/sim/tb_ex_case.v|
