
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/lbm_564B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2507075 heartbeat IPC: 3.98871 cumulative IPC: 3.98871 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2507076 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 37100492 heartbeat IPC: 0.289072 cumulative IPC: 0.289072 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 97112082 heartbeat IPC: 0.166634 cumulative IPC: 0.211405 (Simulation time: 0 hr 7 min 2 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 130989324 heartbeat IPC: 0.295183 cumulative IPC: 0.233495 (Simulation time: 0 hr 9 min 6 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 168045515 heartbeat IPC: 0.26986 cumulative IPC: 0.241636 (Simulation time: 0 hr 11 min 19 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 204806664 heartbeat IPC: 0.272026 cumulative IPC: 0.247158 (Simulation time: 0 hr 13 min 31 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 240820780 heartbeat IPC: 0.277669 cumulative IPC: 0.251769 (Simulation time: 0 hr 15 min 44 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 278923805 heartbeat IPC: 0.262446 cumulative IPC: 0.253241 (Simulation time: 0 hr 18 min 7 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 317117301 heartbeat IPC: 0.261825 cumulative IPC: 0.254283 (Simulation time: 0 hr 20 min 37 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 355346960 heartbeat IPC: 0.261577 cumulative IPC: 0.255073 (Simulation time: 0 hr 23 min 12 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 395064231 heartbeat IPC: 0.25178 cumulative IPC: 0.25474 (Simulation time: 0 hr 25 min 48 sec) 
Finished CPU 0 instructions: 100000004 cycles: 392557156 cumulative IPC: 0.25474 (Simulation time: 0 hr 25 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.25474 instructions: 100000004 cycles: 392557156
cpu0_DTLB TOTAL     ACCESS:   13906410  HIT:   13853636  MISS:      52774
cpu0_DTLB LOAD      ACCESS:    6999643  HIT:    6986444  MISS:      13199
cpu0_DTLB RFO       ACCESS:    6906767  HIT:    6867192  MISS:      39575
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 449.885 cycles
cpu0_ITLB TOTAL     ACCESS:     150146  HIT:     150145  MISS:          1
cpu0_ITLB LOAD      ACCESS:     150146  HIT:     150145  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 411 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 384.667 cycles
cpu0_STLB TOTAL     ACCESS:      52775  HIT:          5  MISS:      52770
cpu0_STLB LOAD      ACCESS:      13200  HIT:          0  MISS:      13200
cpu0_STLB RFO       ACCESS:      39575  HIT:          5  MISS:      39570
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 440.925 cycles
cpu0_L1D TOTAL     ACCESS:   15372175  HIT:    9805988  MISS:    5566187
cpu0_L1D LOAD      ACCESS:    4365941  HIT:    3522363  MISS:     843578
cpu0_L1D RFO       ACCESS:   10953477  HIT:    6230919  MISS:    4722558
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52757  HIT:      52706  MISS:         51
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 565.955 cycles
cpu0_L2C TOTAL     ACCESS:   10288747  HIT:    6913165  MISS:    3375582
cpu0_L2C LOAD      ACCESS:     843584  HIT:        213  MISS:     843371
cpu0_L2C RFO       ACCESS:    4722557  HIT:    2190518  MISS:    2532039
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4722555  HIT:    4722434  MISS:        121
cpu0_L2C TRANSLATION ACCESS:         51  HIT:          0  MISS:         51
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 913.809 cycles
LLC TOTAL     ACCESS:    5907539  HIT:     742280  MISS:    5165259
LLC LOAD      ACCESS:     843371  HIT:        110  MISS:     843261
LLC RFO       ACCESS:    2532038  HIT:     211785  MISS:    2320253
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2532079  HIT:     530345  MISS:    2001734
LLC TRANSLATION ACCESS:         51  HIT:         40  MISS:         11
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 583.466 cycles
Insertion Distribution: 
	LOAD 0 0 0 0 0 0 0 0 0 0 9015 908282 
	RFO 94615 0 0 0 0 0 0 0 0 0 329295 2092745 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 2128885 
	 0 0 0 0 0 0 0 0 0 0 17 8 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      54634  ROW_BUFFER_MISS:    3108698
 DBUS AVG_CONGESTED_CYCLE:    3.99768
 WQ ROW_BUFFER_HIT:      34968  ROW_BUFFER_MISS:    2287277  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.0902% MPKI: 0.11542 Average ROB Occupancy at Mispredict: 182.113
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.11536
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

