# Reading pref.tcl
radix define 7segHex { 
    "7'b1000000" "0" -color "white",
    "7'b1111001" "1" -color "white",
    "7'b0100100" "2" -color "white",
    "7'b0110000" "3" -color "white",
    "7'b0011001" "4" -color "white",
    "7'b0010010" "5" -color "white",

    -default binary
}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:01 on Dec 09,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 17:27:02 on Dec 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:02 on Dec 09,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:27:02 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:02 on Dec 09,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:27:02 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:02 on Dec 09,2022
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 17:27:02 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:02 on Dec 09,2022
# vlog -reportprogress 300 ./UPC.sv 
# -- Compiling module UPC
# 
# Top level modules:
# 	UPC
# End time: 17:27:02 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:02 on Dec 09,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 17:27:02 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:02 on Dec 09,2022
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 17:27:03 on Dec 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:03 on Dec 09,2022
# vlog -reportprogress 300 ./runwaylights.sv 
# -- Compiling module runwaylights
# -- Compiling module runwaylights_testbench
# 
# Top level modules:
# 	runwaylights_testbench
# End time: 17:27:03 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:03 on Dec 09,2022
# vlog -reportprogress 300 ./userin.sv 
# -- Compiling module userin
# 
# Top level modules:
# 	userin
# End time: 17:27:03 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:03 on Dec 09,2022
# vlog -reportprogress 300 ./playfield.sv 
# -- Compiling module playfield
# 
# Top level modules:
# 	playfield
# End time: 17:27:03 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:03 on Dec 09,2022
# vlog -reportprogress 300 ./victory.sv 
# -- Compiling module victory
# 
# Top level modules:
# 	victory
# End time: 17:27:03 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:03 on Dec 09,2022
# vlog -reportprogress 300 ./comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 17:27:04 on Dec 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:04 on Dec 09,2022
# vlog -reportprogress 300 ./LFSR.sv 
# -- Compiling module LFSR
# 
# Top level modules:
# 	LFSR
# End time: 17:27:04 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:04 on Dec 09,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 17:27:04 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:04 on Dec 09,2022
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# 
# Top level modules:
# 	LEDDriver_Test
# End time: 17:27:04 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:04 on Dec 09,2022
# vlog -reportprogress 300 ./LED_test.sv 
# -- Compiling module LED_test
# -- Compiling module LED_test_testbench
# 
# Top level modules:
# 	LED_test_testbench
# End time: 17:27:04 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:05 on Dec 09,2022
# vlog -reportprogress 300 ./Game.sv 
# -- Compiling module Game
# 
# Top level modules:
# 	Game
# End time: 17:27:05 on Dec 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 17:27:05 on Dec 09,2022
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.userin
# Loading work.LFSR
# Loading work.comparator
# Loading work.Game
# Loading work.LEDDriver
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut File: ./DE1_SoC.sv Line: 209
# ** Warning: (vsim-3722) ./DE1_SoC.sv(209): [TFMPC] - Missing connection for port 'GPIO_1'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(254)
#    Time: 5050 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 254
# End time: 22:35:56 on Dec 09,2022, Elapsed time: 5:08:51
# Errors: 0, Warnings: 2
