AUX_CHN_CSC_OFFSET,VAR_0
AUX_DITHER_OFFSET,VAR_1
AUX_GL_CSC_OFFSET,VAR_2
AUX_GL_OFFSET,VAR_3
AUX_HBSC_OFFSET,VAR_4
AUX_RSZ_OFFSET,VAR_5
DRM_DEV_ERROR,FUNC_0
DRM_PLANE_TYPE_PRIMARY,VAR_6
ENOMEM,VAR_7
GFP_KERNEL,VAR_8
IS_ERR,FUNC_1
MAIN_CHN_CSC_OFFSET,VAR_9
MAIN_DITHER_OFFSET,VAR_10
MAIN_GL_CSC_OFFSET,VAR_11
MAIN_GL_OFFSET,VAR_12
MAIN_HBSC_OFFSET,VAR_13
MAIN_RSZ_OFFSET,VAR_14
OSD_AUX_CHN,VAR_15
OSD_MAIN_CHN,VAR_16
PTR_ERR,FUNC_2
VOU_CHN_MAIN,VAR_17
aux_crtc_bits,VAR_18
aux_crtc_regs,VAR_19
devm_clk_get,FUNC_3
devm_kzalloc,FUNC_4
drm_crtc_helper_add,FUNC_5
drm_crtc_init_with_planes,FUNC_6
main_crtc_bits,VAR_20
main_crtc_regs,VAR_21
zx_crtc_funcs,VAR_22
zx_crtc_helper_funcs,VAR_23
zx_gl_bits,VAR_24
zx_plane_init,FUNC_7
zx_crtc_init,FUNC_8
drm,VAR_25
vou,VAR_26
chn_type,VAR_27
dev,VAR_28
zplane,VAR_29
zcrtc,VAR_30
ret,VAR_31
