
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.4-SP1.2 <build 96435>)
| Date         : Tue Oct 25 09:52:33 2022
| Design       : ip_2port_ram
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared               449           2  {sys_clk}
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                          40.000       {0 20}         Generated (clk)         10           1  {u_pll_clk/u_pll_e1/goppll/CLKOUT1}
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (clk)         15           1  {u_pll_clk/u_pll_e1/goppll/CLKOUT0}
 DebugCore_JCLK           50.000       {0 25}         Declared               192           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                         50.000 MHz     309.310 MHz         20.000          3.233         16.767
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                             25.000 MHz     467.946 MHz         40.000          2.137         37.863
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                             50.000 MHz     379.507 MHz         20.000          2.635         17.365
 DebugCore_JCLK              20.000 MHz     154.823 MHz         50.000          6.459         43.541
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.767       0.000              0            865
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk                         16.220       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk                         17.398       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                                                    37.863       0.000              0             34
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                    17.365       0.000              0             76
 DebugCore_JCLK         DebugCore_JCLK              23.266       0.000              0            635
 DebugCore_CAPTURE      DebugCore_JCLK              20.577       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE           46.866       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.205       0.000              0            865
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk                          0.265       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk                          0.253       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                                                     0.387       0.000              0             34
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.396       0.000              0             76
 DebugCore_JCLK         DebugCore_JCLK               0.283       0.000              0            635
 DebugCore_CAPTURE      DebugCore_JCLK              24.790       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE            0.266       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.488       0.000              0            339
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.455       0.000              0            339
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.102       0.000              0            449
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred            19.102       0.000              0             10
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred             9.102       0.000              0             15
 DebugCore_JCLK                                     24.102       0.000              0            192
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.536       0.000              0            865
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk                         16.934       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk                         18.038       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                                                    38.245       0.000              0             34
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                    17.951       0.000              0             76
 DebugCore_JCLK         DebugCore_JCLK              23.720       0.000              0            635
 DebugCore_CAPTURE      DebugCore_JCLK              21.628       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE           47.391       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.252       0.000              0            865
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk                          0.252       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk                          0.277       0.000              0             28
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
                                                     0.313       0.000              0             34
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.321       0.000              0             76
 DebugCore_JCLK         DebugCore_JCLK               0.288       0.000              0            635
 DebugCore_CAPTURE      DebugCore_JCLK              24.967       0.000              0            119
 DebugCore_JCLK         DebugCore_CAPTURE            0.447       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.979       0.000              0            339
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.424       0.000              0            339
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.447       0.000              0            449
 clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred            19.447       0.000              0             10
 clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred             9.447       0.000              0             15
 DebugCore_JCLK                                     24.447       0.000              0            192
 DebugCore_CAPTURE                                  49.700       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.642
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.804       4.368         ntclkbufg_4      
 CLMA_54_168/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_168/Q1                    tco                   0.261       4.629 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.664       5.293         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5]
 CLMA_66_168/Y1                    td                    0.382       5.675 r       u_CORES/u_debug_core_0/u_Storage_Condition/N407_9/gateop_perm/Z
                                   net (fanout=1)        0.261       5.936         u_CORES/u_debug_core_0/u_Storage_Condition/_N2799
 CLMS_66_169/Y3                    td                    0.169       6.105 r       u_CORES/u_debug_core_0/u_Storage_Condition/N407_11/gateop_perm/Z
                                   net (fanout=1)        0.469       6.574         u_CORES/u_debug_core_0/u_Storage_Condition/_N2801
 CLMA_66_172/Y2                    td                    0.165       6.739 r       u_CORES/u_debug_core_0/u_Storage_Condition/N407_12/gateop_perm/Z
                                   net (fanout=1)        0.570       7.309         u_CORES/u_debug_core_0/u_Storage_Condition/N407_inv_1
 CLMA_66_176/C0                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   7.309         Logic Levels: 3  
                                                                                   Logic: 0.977ns(33.220%), Route: 1.964ns(66.780%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.494      23.642         ntclkbufg_4      
 CLMA_66_176/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.667      24.309                          
 clock uncertainty                                      -0.050      24.259                          

 Setup time                                             -0.183      24.076                          

 Data required time                                                 24.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.076                          
 Data arrival time                                                   7.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/Cin
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.654
  Launch Clock Delay      :  4.379
  Clock Pessimism Removal :  0.725
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.815       4.379         ntclkbufg_4      
 CLMA_78_176/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CLK

 CLMA_78_176/Q3                    tco                   0.261       4.640 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.670       5.310         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [11]
 CLMA_70_169/Y0                    td                    0.164       5.474 r       u_CORES/u_debug_core_0/u_Storage_Condition/N263/gateop_perm/Z
                                   net (fanout=11)       0.791       6.265         u_CORES/u_debug_core_0/u_Storage_Condition/N263
                                                         0.387       6.652 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/Cout
                                                         0.000       6.652         u_CORES/u_debug_core_0/u_Storage_Condition/_N99
 CLMA_78_168/COUT                  td                    0.097       6.749 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.749         u_CORES/u_debug_core_0/u_Storage_Condition/_N101
                                                         0.060       6.809 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.809         u_CORES/u_debug_core_0/u_Storage_Condition/_N103
 CLMA_78_172/COUT                  td                    0.097       6.906 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.906         u_CORES/u_debug_core_0/u_Storage_Condition/_N105
                                                         0.059       6.965 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.965         u_CORES/u_debug_core_0/u_Storage_Condition/_N107
                                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.965         Logic Levels: 3  
                                                                                   Logic: 1.125ns(43.503%), Route: 1.461ns(56.497%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.506      23.654         ntclkbufg_4      
 CLMA_78_176/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.725      24.379                          
 clock uncertainty                                      -0.050      24.329                          

 Setup time                                             -0.171      24.158                          

 Data required time                                                 24.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.158                          
 Data arrival time                                                   6.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/Cin
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.654
  Launch Clock Delay      :  4.379
  Clock Pessimism Removal :  0.724
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.815       4.379         ntclkbufg_4      
 CLMA_78_176/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CLK

 CLMA_78_176/Q3                    tco                   0.261       4.640 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.670       5.310         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [11]
 CLMA_70_169/Y0                    td                    0.164       5.474 r       u_CORES/u_debug_core_0/u_Storage_Condition/N263/gateop_perm/Z
                                   net (fanout=11)       0.791       6.265         u_CORES/u_debug_core_0/u_Storage_Condition/N263
                                                         0.387       6.652 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/Cout
                                                         0.000       6.652         u_CORES/u_debug_core_0/u_Storage_Condition/_N99
 CLMA_78_168/COUT                  td                    0.097       6.749 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.749         u_CORES/u_debug_core_0/u_Storage_Condition/_N101
                                                         0.060       6.809 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.809         u_CORES/u_debug_core_0/u_Storage_Condition/_N103
 CLMA_78_172/COUT                  td                    0.095       6.904 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.904         u_CORES/u_debug_core_0/u_Storage_Condition/_N105
 CLMA_78_176/CIN                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.904         Logic Levels: 3  
                                                                                   Logic: 1.064ns(42.139%), Route: 1.461ns(57.861%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.506      23.654         ntclkbufg_4      
 CLMA_78_176/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.724      24.378                          
 clock uncertainty                                      -0.050      24.328                          

 Setup time                                             -0.171      24.157                          

 Data required time                                                 24.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.157                          
 Data arrival time                                                   6.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/ADA0[8]
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.364
  Launch Clock Delay      :  3.641
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.493       3.641         ntclkbufg_4      
 CLMA_58_173/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_173/Q2                    tco                   0.218       3.859 f       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.185       4.044         u_CORES/u_debug_core_0/ram_wadr [6]
 DRM_62_164/ADA0[8]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/ADA0[8]

 Data arrival time                                                   4.044         Logic Levels: 0  
                                                                                   Logic: 0.218ns(54.094%), Route: 0.185ns(45.906%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.800       4.364         ntclkbufg_4      
 DRM_62_164/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.667       3.697                          
 clock uncertainty                                       0.000       3.697                          

 Hold time                                               0.142       3.839                          

 Data required time                                                  3.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.839                          
 Data arrival time                                                   4.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/iGopDrm/DA0[5]
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.495       3.643         ntclkbufg_4      
 CLMA_86_188/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0/CLK

 CLMA_86_188/Q3                    tco                   0.218       3.861 f       u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0/Q
                                   net (fanout=2)        0.497       4.358         u_CORES/u_debug_core_0/DATA_ff[0] [24]
 DRM_62_188/DA0[5]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/iGopDrm/DA0[5]

 Data arrival time                                                   4.358         Logic Levels: 0  
                                                                                   Logic: 0.218ns(30.490%), Route: 0.497ns(69.510%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.810       4.374         ntclkbufg_4      
 DRM_62_188/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.416       3.958                          
 clock uncertainty                                       0.000       3.958                          

 Hold time                                               0.137       4.095                          

 Data required time                                                  4.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.095                          
 Data arrival time                                                   4.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/ADA0[9]
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.364
  Launch Clock Delay      :  3.641
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.493       3.641         ntclkbufg_4      
 CLMA_58_173/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_173/Q1                    tco                   0.218       3.859 f       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.251       4.110         u_CORES/u_debug_core_0/ram_wadr [7]
 DRM_62_164/ADA0[9]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/ADA0[9]

 Data arrival time                                                   4.110         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.482%), Route: 0.251ns(53.518%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.800       4.364         ntclkbufg_4      
 DRM_62_164/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.667       3.697                          
 clock uncertainty                                       0.000       3.697                          

 Hold time                                               0.142       3.839                          

 Data required time                                                  3.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.839                          
 Data arrival time                                                   4.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.969  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.673
  Launch Clock Delay      :  4.867
  Clock Pessimism Removal :  0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.843       4.867         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[5]                tco                   2.045       6.912 r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.649       7.561         nt_ram_rd_data[5]
 CLMA_118_233/M2                                                           r       u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/D

 Data arrival time                                                   7.561         Logic Levels: 0  
                                                                                   Logic: 2.045ns(75.909%), Route: 0.649ns(24.091%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.525      23.673         ntclkbufg_4      
 CLMA_118_233/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/CLK
 clock pessimism                                         0.225      23.898                          
 clock uncertainty                                      -0.050      23.848                          

 Setup time                                             -0.067      23.781                          

 Data required time                                                 23.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.781                          
 Data arrival time                                                   7.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.220                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.973  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.669
  Launch Clock Delay      :  4.867
  Clock Pessimism Removal :  0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.843       4.867         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[0]                tco                   2.045       6.912 r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        0.582       7.494         nt_ram_rd_data[0]
 CLMA_126_224/M3                                                           r       u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D

 Data arrival time                                                   7.494         Logic Levels: 0  
                                                                                   Logic: 2.045ns(77.845%), Route: 0.582ns(22.155%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.521      23.669         ntclkbufg_4      
 CLMA_126_224/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/CLK
 clock pessimism                                         0.225      23.894                          
 clock uncertainty                                      -0.050      23.844                          

 Setup time                                             -0.067      23.777                          

 Data required time                                                 23.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.777                          
 Data arrival time                                                   7.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.283                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.982  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.660
  Launch Clock Delay      :  4.867
  Clock Pessimism Removal :  0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.843       4.867         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[4]                tco                   2.045       6.912 r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[4]
                                   net (fanout=3)        0.548       7.460         nt_ram_rd_data[4]
 CLMS_126_217/M3                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D

 Data arrival time                                                   7.460         Logic Levels: 0  
                                                                                   Logic: 2.045ns(78.866%), Route: 0.548ns(21.134%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.512      23.660         ntclkbufg_4      
 CLMS_126_217/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK
 clock pessimism                                         0.225      23.885                          
 clock uncertainty                                      -0.050      23.835                          

 Setup time                                             -0.067      23.768                          

 Data required time                                                 23.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.768                          
 Data arrival time                                                   7.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.407
  Launch Clock Delay      :  4.054
  Clock Pessimism Removal :  -0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.533       4.054         ntclkbufg_1      
 CLMS_94_225/CLK                                                           r       u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/CLK

 CLMS_94_225/Q0                    tco                   0.218       4.272 f       u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/Q
                                   net (fanout=7)        0.141       4.413         u_ram_rd/rd_cnt [5]
 CLMA_94_224/B4                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.413         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.843       4.407         ntclkbufg_4      
 CLMA_94_224/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       4.182                          
 clock uncertainty                                       0.050       4.232                          

 Hold time                                              -0.084       4.148                          

 Data required time                                                  4.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.148                          
 Data arrival time                                                   4.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.399
  Launch Clock Delay      :  4.049
  Clock Pessimism Removal :  -0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.528       4.049         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/CLK

 CLMA_94_220/Q3                    tco                   0.218       4.267 f       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.247       4.514         nt_ram_rd_addr[0]
 CLMA_98_220/M1                                                            f       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D

 Data arrival time                                                   4.514         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.882%), Route: 0.247ns(53.118%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.835       4.399         ntclkbufg_4      
 CLMA_98_220/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/CLK
 clock pessimism                                        -0.225       4.174                          
 clock uncertainty                                       0.050       4.224                          

 Hold time                                              -0.016       4.208                          

 Data required time                                                  4.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.208                          
 Data arrival time                                                   4.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.400
  Launch Clock Delay      :  4.049
  Clock Pessimism Removal :  -0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.528       4.049         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_220/Q2                    tco                   0.218       4.267 f       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.250       4.517         nt_ram_rd_addr[4]
 CLMA_90_216/M0                                                            f       u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/D

 Data arrival time                                                   4.517         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.581%), Route: 0.250ns(53.419%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.836       4.400         ntclkbufg_4      
 CLMA_90_216/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/CLK
 clock pessimism                                        -0.225       4.175                          
 clock uncertainty                                       0.050       4.225                          

 Hold time                                              -0.016       4.209                          

 Data required time                                                  4.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.209                          
 Data arrival time                                                   4.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.960  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.646
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.809       4.831         ntclkbufg_2      
 CLMA_106_204/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_106_204/Q1                   tco                   0.261       5.092 r       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=17)       0.733       5.825         u_ram_wr/wr_cnt [5]
 CLMA_106_201/Y0                   td                    0.164       5.989 r       u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.367       6.356         nt_ram_wr_en     
 CLMA_102_200/M2                                                           r       u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/D

 Data arrival time                                                   6.356         Logic Levels: 1  
                                                                                   Logic: 0.425ns(27.869%), Route: 1.100ns(72.131%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.498      23.646         ntclkbufg_4      
 CLMA_102_200/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/CLK
 clock pessimism                                         0.225      23.871                          
 clock uncertainty                                      -0.050      23.821                          

 Setup time                                             -0.067      23.754                          

 Data required time                                                 23.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.754                          
 Data arrival time                                                   6.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.942  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.664
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.809       4.831         ntclkbufg_2      
 CLMA_106_205/CLK                                                          r       u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/CLK

 CLMA_106_205/Q0                   tco                   0.261       5.092 r       u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.855       5.947         nt_ram_wr_data[1]
 CLMA_118_224/M3                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/D

 Data arrival time                                                   5.947         Logic Levels: 0  
                                                                                   Logic: 0.261ns(23.387%), Route: 0.855ns(76.613%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.516      23.664         ntclkbufg_4      
 CLMA_118_224/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/CLK
 clock pessimism                                         0.225      23.889                          
 clock uncertainty                                      -0.050      23.839                          

 Setup time                                             -0.067      23.772                          

 Data required time                                                 23.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.772                          
 Data arrival time                                                   5.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.976  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.640
  Launch Clock Delay      :  4.841
  Clock Pessimism Removal :  0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.819       4.841         ntclkbufg_2      
 CLMA_106_213/CLK                                                          r       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_213/Q0                   tco                   0.261       5.102 r       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.821       5.923         nt_ram_wr_data[0]
 CLMA_90_189/M1                                                            r       u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/D

 Data arrival time                                                   5.923         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.122%), Route: 0.821ns(75.878%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.492      23.640         ntclkbufg_4      
 CLMA_90_189/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/CLK
 clock pessimism                                         0.225      23.865                          
 clock uncertainty                                      -0.050      23.815                          

 Setup time                                             -0.067      23.748                          

 Data required time                                                 23.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.748                          
 Data arrival time                                                   5.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.371
  Launch Clock Delay      :  4.009
  Clock Pessimism Removal :  -0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.490       4.009         ntclkbufg_2      
 CLMA_106_197/CLK                                                          r       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_197/Q0                   tco                   0.218       4.227 f       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.255       4.482         nt_ram_wr_addr[2]
 CLMA_102_200/CD                                                           f       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/D

 Data arrival time                                                   4.482         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.089%), Route: 0.255ns(53.911%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.807       4.371         ntclkbufg_4      
 CLMA_102_200/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK
 clock pessimism                                        -0.225       4.146                          
 clock uncertainty                                       0.050       4.196                          

 Hold time                                               0.033       4.229                          

 Data required time                                                  4.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.229                          
 Data arrival time                                                   4.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.029
  Clock Pessimism Removal :  -0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.510       4.029         ntclkbufg_2      
 CLMA_106_213/CLK                                                          r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_213/Q1                   tco                   0.218       4.247 f       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.362       4.609         nt_ram_wr_addr[0]
 CLMA_106_228/AD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/D

 Data arrival time                                                   4.609         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.586%), Route: 0.362ns(62.414%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.839       4.403         ntclkbufg_4      
 CLMA_106_228/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/CLK
 clock pessimism                                        -0.225       4.178                          
 clock uncertainty                                       0.050       4.228                          

 Hold time                                               0.033       4.261                          

 Data required time                                                  4.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.261                          
 Data arrival time                                                   4.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  4.009
  Clock Pessimism Removal :  -0.225
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.490       4.009         ntclkbufg_2      
 CLMA_106_197/CLK                                                          r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_197/Q1                   tco                   0.218       4.227 f       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.348       4.575         nt_ram_wr_addr[1]
 CLMA_98_201/M0                                                            f       u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/D

 Data arrival time                                                   4.575         Logic Levels: 0  
                                                                                   Logic: 0.218ns(38.516%), Route: 0.348ns(61.484%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.810       4.374         ntclkbufg_4      
 CLMA_98_201/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/CLK
 clock pessimism                                        -0.225       4.149                          
 clock uncertainty                                       0.050       4.199                          

 Hold time                                              -0.016       4.183                          

 Data required time                                                  4.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.183                          
 Data arrival time                                                   4.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[8]
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.054
  Launch Clock Delay      :  4.872
  Clock Pessimism Removal :  0.754
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.848       4.872         ntclkbufg_1      
 CLMA_94_228/CLK                                                           r       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_228/Q0                    tco                   0.261       5.133 r       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.731       6.864         nt_ram_rd_addr[3]
 DRM_122_228/ADB0[8]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[8]

 Data arrival time                                                   6.864         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.102%), Route: 1.731ns(86.898%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      41.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      41.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      41.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435      41.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728      42.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      42.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.533      44.054         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                         0.754      44.808                          
 clock uncertainty                                      -0.150      44.658                          

 Setup time                                              0.069      44.727                          

 Data required time                                                 44.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.727                          
 Data arrival time                                                   6.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.049
  Launch Clock Delay      :  4.872
  Clock Pessimism Removal :  0.777
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.848       4.872         ntclkbufg_1      
 CLMA_94_228/CLK                                                           r       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_228/Q1                    tco                   0.261       5.133 r       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.591       5.724         nt_ram_rd_addr[1]
 CLMS_94_217/Y1                    td                    0.209       5.933 r       u_ram_rd/N30_ac2/gateop_perm/Z
                                   net (fanout=1)        0.576       6.509         u_ram_rd/_N22    
 CLMA_94_220/C4                                                            r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.509         Logic Levels: 1  
                                                                                   Logic: 0.470ns(28.711%), Route: 1.167ns(71.289%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      41.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      41.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      41.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435      41.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728      42.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      42.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.528      44.049         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.777      44.826                          
 clock uncertainty                                      -0.150      44.676                          

 Setup time                                             -0.133      44.543                          

 Data required time                                                 44.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.543                          
 Data arrival time                                                   6.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[6]
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.054
  Launch Clock Delay      :  4.872
  Clock Pessimism Removal :  0.754
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.848       4.872         ntclkbufg_1      
 CLMA_94_228/CLK                                                           r       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_228/Q1                    tco                   0.261       5.133 r       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.479       6.612         nt_ram_rd_addr[1]
 DRM_122_228/ADB0[6]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[6]

 Data arrival time                                                   6.612         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.000%), Route: 1.479ns(85.000%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      41.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      41.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      41.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435      41.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728      42.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      42.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.533      44.054         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                         0.754      44.808                          
 clock uncertainty                                      -0.150      44.658                          

 Setup time                                              0.069      44.727                          

 Data required time                                                 44.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.727                          
 Data arrival time                                                   6.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  4.059
  Clock Pessimism Removal :  -0.776
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.538       4.059         ntclkbufg_1      
 CLMA_94_228/CLK                                                           r       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_228/Q1                    tco                   0.218       4.277 f       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.112       4.389         nt_ram_rd_addr[1]
 CLMA_94_220/B4                                                            f       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.389         Logic Levels: 0  
                                                                                   Logic: 0.218ns(66.061%), Route: 0.112ns(33.939%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.838       4.862         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.776       4.086                          
 clock uncertainty                                       0.000       4.086                          

 Hold time                                              -0.084       4.002                          

 Data required time                                                  4.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.002                          
 Data arrival time                                                   4.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.387                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/CLK
Endpoint    : u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  4.054
  Clock Pessimism Removal :  -0.777
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.533       4.054         ntclkbufg_1      
 CLMS_94_225/CLK                                                           r       u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/CLK

 CLMS_94_225/Q0                    tco                   0.218       4.272 f       u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/Q
                                   net (fanout=7)        0.180       4.452         u_ram_rd/rd_cnt [5]
 CLMA_94_228/A4                                                            f       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.452         Logic Levels: 0  
                                                                                   Logic: 0.218ns(54.774%), Route: 0.180ns(45.226%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.848       4.872         ntclkbufg_1      
 CLMA_94_228/CLK                                                           r       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.777       4.095                          
 clock uncertainty                                       0.000       4.095                          

 Hold time                                              -0.081       4.014                          

 Data required time                                                  4.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.014                          
 Data arrival time                                                   4.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  4.049
  Clock Pessimism Removal :  -0.813
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.728       2.521         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.521 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.528       4.049         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_220/Q0                    tco                   0.218       4.267 f       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.141       4.408         u_ram_rd/rd_cnt [0]
 CLMA_94_220/A4                                                            f       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.408         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.838       4.862         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.813       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Hold time                                              -0.081       3.968                          

 Data required time                                                  3.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.968                          
 Data arrival time                                                   4.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.019
  Launch Clock Delay      :  4.826
  Clock Pessimism Removal :  0.776
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.804       4.826         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_106_200/Q3                   tco                   0.261       5.087 r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.585       5.672         u_ram_wr/wr_cnt [3]
 CLMA_106_212/Y1                   td                    0.377       6.049 r       u_ram_wr/N50_5/gateop_perm/Z
                                   net (fanout=6)        0.583       6.632         u_ram_wr/_N83    
                                                         0.382       7.014 r       u_ram_wr/wr_cnt[1]/opit_0_inv_A2Q1/Cout
                                                         0.000       7.014         u_ram_wr/_N71    
 CLMA_106_200/COUT                 td                    0.095       7.109 f       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.109         u_ram_wr/_N73    
 CLMA_106_204/CIN                                                          f       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.109         Logic Levels: 2  
                                                                                   Logic: 1.115ns(48.839%), Route: 1.168ns(51.161%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      21.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433      21.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728      22.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      22.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.500      24.019         ntclkbufg_2      
 CLMA_106_204/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.776      24.795                          
 clock uncertainty                                      -0.150      24.645                          

 Setup time                                             -0.171      24.474                          

 Data required time                                                 24.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.474                          
 Data arrival time                                                   7.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.014
  Launch Clock Delay      :  4.826
  Clock Pessimism Removal :  0.812
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.804       4.826         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_106_200/Q3                   tco                   0.261       5.087 r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.585       5.672         u_ram_wr/wr_cnt [3]
 CLMA_106_212/Y1                   td                    0.377       6.049 r       u_ram_wr/N50_5/gateop_perm/Z
                                   net (fanout=6)        0.583       6.632         u_ram_wr/_N83    
                                                         0.382       7.014 r       u_ram_wr/wr_cnt[1]/opit_0_inv_A2Q1/Cout
                                                         0.000       7.014         u_ram_wr/_N71    
                                                                           r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.014         Logic Levels: 1  
                                                                                   Logic: 1.020ns(46.618%), Route: 1.168ns(53.382%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      21.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433      21.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728      22.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      22.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.495      24.014         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.812      24.826                          
 clock uncertainty                                      -0.150      24.676                          

 Setup time                                             -0.164      24.512                          

 Data required time                                                 24.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.512                          
 Data arrival time                                                   7.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/I03
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.014
  Launch Clock Delay      :  4.826
  Clock Pessimism Removal :  0.812
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.804       4.826         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_106_200/Q3                   tco                   0.261       5.087 r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.585       5.672         u_ram_wr/wr_cnt [3]
 CLMA_106_212/Y1                   td                    0.377       6.049 r       u_ram_wr/N50_5/gateop_perm/Z
                                   net (fanout=6)        0.583       6.632         u_ram_wr/_N83    
 CLMA_106_200/C3                                                           r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/I03

 Data arrival time                                                   6.632         Logic Levels: 1  
                                                                                   Logic: 0.638ns(35.327%), Route: 1.168ns(64.673%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295      21.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433      21.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728      22.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      22.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.495      24.014         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.812      24.826                          
 clock uncertainty                                      -0.150      24.676                          

 Setup time                                             -0.351      24.325                          

 Data required time                                                 24.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.325                          
 Data arrival time                                                   6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.821
  Launch Clock Delay      :  4.019
  Clock Pessimism Removal :  -0.776
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.500       4.019         ntclkbufg_2      
 CLMA_106_204/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_106_204/Q1                   tco                   0.218       4.237 f       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=17)       0.120       4.357         u_ram_wr/wr_cnt [5]
 CLMA_106_197/B4                                                           f       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.357         Logic Levels: 0  
                                                                                   Logic: 0.218ns(64.497%), Route: 0.120ns(35.503%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.799       4.821         ntclkbufg_2      
 CLMA_106_197/CLK                                                          r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.776       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.084       3.961                          

 Data required time                                                  3.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.961                          
 Data arrival time                                                   4.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.821
  Launch Clock Delay      :  4.009
  Clock Pessimism Removal :  -0.811
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.490       4.009         ntclkbufg_2      
 CLMA_106_197/CLK                                                          r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_197/Q1                   tco                   0.218       4.227 f       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.141       4.368         nt_ram_wr_addr[1]
 CLMA_106_197/A4                                                           f       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.368         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.799       4.821         ntclkbufg_2      
 CLMA_106_197/CLK                                                          r       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.811       4.010                          
 clock uncertainty                                       0.000       4.010                          

 Hold time                                              -0.081       3.929                          

 Data required time                                                  3.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.929                          
 Data arrival time                                                   4.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.841
  Launch Clock Delay      :  4.029
  Clock Pessimism Removal :  -0.812
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N0              
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.728       2.519         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.519 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.510       4.029         ntclkbufg_2      
 CLMA_106_213/CLK                                                          r       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_213/Q0                   tco                   0.218       4.247 f       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.141       4.388         nt_ram_wr_data[0]
 CLMA_106_213/A4                                                           f       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.388         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.875       3.022         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       3.022 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.819       4.841         ntclkbufg_2      
 CLMA_106_213/CLK                                                          r       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.812       4.029                          
 clock uncertainty                                       0.000       4.029                          

 Hold time                                              -0.081       3.948                          

 Data required time                                                  3.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.948                          
 Data arrival time                                                   4.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.936
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.855       3.936         ntclkbufg_3      
 CLMA_50_265/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_50_265/Q0                    tco                   0.261       4.197 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.925       5.122         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_225/C0                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.122         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.007%), Route: 0.925ns(77.993%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.584 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.526      28.110         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.607                          
 clock uncertainty                                      -0.050      28.557                          

 Setup time                                             -0.169      28.388                          

 Data required time                                                 28.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.388                          
 Data arrival time                                                   5.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.115
  Launch Clock Delay      :  3.936
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.855       3.936         ntclkbufg_3      
 CLMA_50_265/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_50_265/Q0                    tco                   0.261       4.197 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.935       5.132         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_229/C4                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.132         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.823%), Route: 0.935ns(78.177%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.584 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.531      28.115         ntclkbufg_3      
 CLMA_58_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.612                          
 clock uncertainty                                      -0.050      28.562                          

 Setup time                                             -0.119      28.443                          

 Data required time                                                 28.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.443                          
 Data arrival time                                                   5.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.936
  Clock Pessimism Removal :  0.497
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.855       3.936         ntclkbufg_3      
 CLMA_50_265/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_50_265/Q0                    tco                   0.261       4.197 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.919       5.116         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_225/A4                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.116         Logic Levels: 0  
                                                                                   Logic: 0.261ns(22.119%), Route: 0.919ns(77.881%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584      26.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.584 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.526      28.110         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.497      28.607                          
 clock uncertainty                                      -0.050      28.557                          

 Setup time                                             -0.117      28.440                          

 Data required time                                                 28.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.440                          
 Data arrival time                                                   5.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.885
  Launch Clock Delay      :  3.191
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.690 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.501       3.191         ntclkbufg_3      
 CLMS_78_181/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_181/Q3                    tco                   0.218       3.409 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.287       3.696         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]
 CLMA_86_180/A4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.696         Logic Levels: 0  
                                                                                   Logic: 0.218ns(43.168%), Route: 0.287ns(56.832%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.804       3.885         ntclkbufg_3      
 CLMA_86_180/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.494                          
 clock uncertainty                                       0.000       3.494                          

 Hold time                                              -0.081       3.413                          

 Data required time                                                  3.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.413                          
 Data arrival time                                                   3.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.890
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.690 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.506       3.196         ntclkbufg_3      
 CLMS_78_193/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_193/Q3                    tco                   0.218       3.414 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.289       3.703         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]
 CLMA_86_192/B0                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.703         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.998%), Route: 0.289ns(57.002%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.809       3.890         ntclkbufg_3      
 CLMA_86_192/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.499                          
 clock uncertainty                                       0.000       3.499                          

 Hold time                                              -0.127       3.372                          

 Data required time                                                  3.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.372                          
 Data arrival time                                                   3.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.919
  Launch Clock Delay      :  3.218
  Clock Pessimism Removal :  -0.700
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690       1.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.690 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.528       3.218         ntclkbufg_3      
 CLMA_66_220/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK

 CLMA_66_220/Q1                    tco                   0.219       3.437 r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/Q
                                   net (fanout=1)        0.135       3.572         u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2
 CLMA_66_220/M3                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D

 Data arrival time                                                   3.572         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.864%), Route: 0.135ns(38.136%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.838       3.919         ntclkbufg_3      
 CLMA_66_220/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK
 clock pessimism                                        -0.700       3.219                          
 clock uncertainty                                       0.000       3.219                          

 Hold time                                              -0.012       3.207                          

 Data required time                                                  3.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.207                          
 Data arrival time                                                   3.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.733  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.197
  Launch Clock Delay      :  3.930
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842      28.930         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_58_228/Q0                    tco                   0.261      29.191 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=29)       0.579      29.770         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_58_217/Y0                    td                    0.387      30.157 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=5)        0.433      30.590         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_58_208/Y1                    td                    0.169      30.759 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.813      31.572         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_78_204/Y3                    td                    0.169      31.741 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N480_11[1]_2/gateop_perm/Z
                                   net (fanout=2)        0.659      32.400         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2750_2
 CLMA_70_201/DD                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  32.400         Logic Levels: 3  
                                                                                   Logic: 0.986ns(28.415%), Route: 2.484ns(71.585%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.690 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.507      53.197         ntclkbufg_3      
 CLMA_70_201/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.000      53.197                          
 clock uncertainty                                      -0.050      53.147                          

 Setup time                                             -0.170      52.977                          

 Data required time                                                 52.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.977                          
 Data arrival time                                                  32.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.752  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.178
  Launch Clock Delay      :  3.930
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842      28.930         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_58_228/Q0                    tco                   0.261      29.191 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=29)       0.579      29.770         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_58_217/Y0                    td                    0.387      30.157 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=5)        0.433      30.590         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_58_208/Y1                    td                    0.169      30.759 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.770      31.529         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_58_196/Y1                    td                    0.276      31.805 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_3/gateop_perm/Z
                                   net (fanout=2)        0.422      32.227         u_CORES/u_debug_core_0/_N2309
 CLMA_58_193/B1                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.227         Logic Levels: 3  
                                                                                   Logic: 1.093ns(33.151%), Route: 2.204ns(66.849%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.690 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.488      53.178         ntclkbufg_3      
 CLMA_58_193/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.178                          
 clock uncertainty                                      -0.050      53.128                          

 Setup time                                             -0.240      52.888                          

 Data required time                                                 52.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.888                          
 Data arrival time                                                  32.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.715  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.215
  Launch Clock Delay      :  3.930
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842      28.930         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_58_228/Q1                    tco                   0.261      29.191 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=5)        0.576      29.767         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [3]
 CLMA_58_221/Y3                    td                    0.377      30.144 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm/Z
                                   net (fanout=1)        0.261      30.405         u_CORES/u_debug_core_0/u_hub_data_decode/_N2894
 CLMA_58_221/Y2                    td                    0.213      30.618 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/gateop/F
                                   net (fanout=1)        0.261      30.879         u_CORES/u_debug_core_0/u_hub_data_decode/_N2089
 CLMA_58_220/Y0                    td                    0.164      31.043 r       u_CORES/u_debug_core_0/u_hub_data_decode/N374_8/gateop_perm/Z
                                   net (fanout=3)        1.212      32.255         u_CORES/u_debug_core_0/u_hub_data_decode/N374
 CLMA_78_208/B1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.255         Logic Levels: 3  
                                                                                   Logic: 1.015ns(30.526%), Route: 2.310ns(69.474%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.690      51.690         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.690 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.525      53.215         ntclkbufg_3      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.215                          
 clock uncertainty                                      -0.050      53.165                          

 Setup time                                             -0.240      52.925                          

 Data required time                                                 52.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.925                          
 Data arrival time                                                  32.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.918
  Launch Clock Delay      :  3.220
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.522      28.220         ntclkbufg_0      
 CLMA_58_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_58_221/Q2                    tco                   0.218      28.438 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.239      28.677         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_58_224/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.677         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.702%), Route: 0.239ns(52.298%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.837       3.918         ntclkbufg_3      
 CLMA_58_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.918                          
 clock uncertainty                                       0.050       3.968                          

 Hold time                                              -0.081       3.887                          

 Data required time                                                  3.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.887                          
 Data arrival time                                                  28.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.790                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.918
  Launch Clock Delay      :  3.220
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.522      28.220         ntclkbufg_0      
 CLMA_58_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_58_221/Q1                    tco                   0.218      28.438 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.239      28.677         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_58_224/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.677         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.702%), Route: 0.239ns(52.298%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.837       3.918         ntclkbufg_3      
 CLMA_58_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.918                          
 clock uncertainty                                       0.050       3.968                          

 Hold time                                              -0.125       3.843                          

 Data required time                                                  3.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.843                          
 Data arrival time                                                  28.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.699  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.919
  Launch Clock Delay      :  3.220
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.522      28.220         ntclkbufg_0      
 CLMA_58_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_58_221/Q2                    tco                   0.218      28.438 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.141      28.579         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_66_220/C2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  28.579         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.081       2.081         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       2.081 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.838       3.919         ntclkbufg_3      
 CLMA_66_220/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.919                          
 clock uncertainty                                       0.050       3.969                          

 Hold time                                              -0.252       3.717                          

 Data required time                                                  3.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.717                          
 Data arrival time                                                  28.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.862                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.230
  Launch Clock Delay      :  3.718
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.900 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.818      78.718         ntclkbufg_3      
 CLMA_58_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_229/Q1                    tco                   0.241      78.959 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.288      81.247         u_CORES/id_o [3] 
 CLMA_58_228/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  81.247         Logic Levels: 0  
                                                                                   Logic: 0.241ns(9.529%), Route: 2.288ns(90.471%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.532     128.230         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.230                          
 clock uncertainty                                      -0.050     128.180                          

 Setup time                                             -0.067     128.113                          

 Data required time                                                128.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.113                          
 Data arrival time                                                  81.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.866                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.493  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.220
  Launch Clock Delay      :  3.713
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.900 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.813      78.713         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_225/Q2                    tco                   0.241      78.954 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        2.233      81.187         u_CORES/conf_sel [0]
 CLMA_58_220/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  81.187         Logic Levels: 0  
                                                                                   Logic: 0.241ns(9.741%), Route: 2.233ns(90.259%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.522     128.220         ntclkbufg_0      
 CLMA_58_220/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.220                          
 clock uncertainty                                      -0.050     128.170                          

 Setup time                                             -0.067     128.103                          

 Data required time                                                128.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.103                          
 Data arrival time                                                  81.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.498  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.220
  Launch Clock Delay      :  3.718
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.900      76.900         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.900 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.818      78.718         ntclkbufg_3      
 CLMA_58_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_229/Q1                    tco                   0.241      78.959 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.972      80.931         u_CORES/id_o [3] 
 CLMA_58_221/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  80.931         Logic Levels: 0  
                                                                                   Logic: 0.241ns(10.890%), Route: 1.972ns(89.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.522     128.220         ntclkbufg_0      
 CLMA_58_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.220                          
 clock uncertainty                                      -0.050     128.170                          

 Setup time                                             -0.067     128.103                          

 Data required time                                                128.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.103                          
 Data arrival time                                                  80.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.820  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.930
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.584 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.526     128.110         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_225/Q2                    tco                   0.203     128.313 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.722     129.035         u_CORES/conf_sel [0]
 CLMA_58_228/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                 129.035         Logic Levels: 0  
                                                                                   Logic: 0.203ns(21.946%), Route: 0.722ns(78.054%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842     128.930         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.930                          
 clock uncertainty                                       0.050     128.980                          

 Hold time                                              -0.211     128.769                          

 Data required time                                                128.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.769                          
 Data arrival time                                                 129.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.820  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.930
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.584 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.526     128.110         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_225/Q2                    tco                   0.203     128.313 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.722     129.035         u_CORES/conf_sel [0]
 CLMA_58_228/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                 129.035         Logic Levels: 0  
                                                                                   Logic: 0.203ns(21.946%), Route: 0.722ns(78.054%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842     128.930         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.930                          
 clock uncertainty                                       0.050     128.980                          

 Hold time                                              -0.211     128.769                          

 Data required time                                                128.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.769                          
 Data arrival time                                                 129.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.820  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.930
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.584     126.584         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.584 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.526     128.110         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_225/Q2                    tco                   0.203     128.313 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.722     129.035         u_CORES/conf_sel [0]
 CLMA_58_228/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                 129.035         Logic Levels: 0  
                                                                                   Logic: 0.203ns(21.946%), Route: 0.722ns(78.054%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.842     128.930         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.930                          
 clock uncertainty                                       0.050     128.980                          

 Hold time                                              -0.211     128.769                          

 Data required time                                                128.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.769                          
 Data arrival time                                                 129.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.388
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.824       4.388         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.261       4.649 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      1.392       6.041         u_CORES/u_debug_core_0/resetn
 CLMA_58_161/RSCO                  td                    0.128       6.169 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.169         ntR55            
 CLMA_58_165/RSCO                  td                    0.085       6.254 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.254         ntR54            
 CLMA_58_169/RSCO                  td                    0.085       6.339 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[11]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       6.339         ntR53            
 CLMA_58_173/RSCO                  td                    0.085       6.424 f       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.424         ntR52            
 CLMA_58_177/RSCO                  td                    0.085       6.509 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.509         ntR51            
 CLMA_58_181/RSCI                                                          f       u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.509         Logic Levels: 5  
                                                                                   Logic: 0.729ns(34.371%), Route: 1.392ns(65.629%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.483      23.631         ntclkbufg_4      
 CLMA_58_181/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.047                          
 clock uncertainty                                      -0.050      23.997                          

 Recovery time                                           0.000      23.997                          

 Data required time                                                 23.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.997                          
 Data arrival time                                                   6.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[11]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.631
  Launch Clock Delay      :  4.388
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.824       4.388         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.261       4.649 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      1.392       6.041         u_CORES/u_debug_core_0/resetn
 CLMA_58_161/RSCO                  td                    0.128       6.169 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.169         ntR55            
 CLMA_58_165/RSCO                  td                    0.085       6.254 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.254         ntR54            
 CLMA_58_169/RSCO                  td                    0.085       6.339 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[11]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       6.339         ntR53            
 CLMA_58_173/RSCO                  td                    0.085       6.424 f       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.424         ntR52            
 CLMA_58_177/RSCO                  td                    0.085       6.509 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.509         ntR51            
 CLMA_58_181/RSCI                                                          f       u_CORES/u_debug_core_0/ram_wadr[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.509         Logic Levels: 5  
                                                                                   Logic: 0.729ns(34.371%), Route: 1.392ns(65.629%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.483      23.631         ntclkbufg_4      
 CLMA_58_181/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.047                          
 clock uncertainty                                      -0.050      23.997                          

 Recovery time                                           0.000      23.997                          

 Data required time                                                 23.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.997                          
 Data arrival time                                                   6.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  4.388
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.824       4.388         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.261       4.649 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      1.522       6.171         u_CORES/u_debug_core_0/resetn
 CLMS_54_169/RS                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.171         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.638%), Route: 1.522ns(85.362%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085      22.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.495      23.643         ntclkbufg_4      
 CLMS_54_169/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.059                          
 clock uncertainty                                      -0.050      24.009                          

 Recovery time                                          -0.277      23.732                          

 Data required time                                                 23.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.732                          
 Data arrival time                                                   6.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  3.663
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.515       3.663         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.218       3.881 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      0.348       4.229         u_CORES/u_debug_core_0/resetn
 CLMA_82_212/RS                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.229         Logic Levels: 0  
                                                                                   Logic: 0.218ns(38.516%), Route: 0.348ns(61.484%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.837       4.401         ntclkbufg_4      
 CLMA_82_212/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       3.985                          
 clock uncertainty                                       0.000       3.985                          

 Removal time                                           -0.211       3.774                          

 Data required time                                                  3.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.774                          
 Data arrival time                                                   4.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.388
  Launch Clock Delay      :  3.663
  Clock Pessimism Removal :  -0.689
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.515       3.663         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.218       3.881 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      0.260       4.141         u_CORES/u_debug_core_0/resetn
 CLMA_86_200/RSCO                  td                    0.101       4.242 r       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.242         ntR40            
 CLMA_86_204/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.242         Logic Levels: 1  
                                                                                   Logic: 0.319ns(55.095%), Route: 0.260ns(44.905%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.824       4.388         ntclkbufg_4      
 CLMA_86_204/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.689       3.699                          
 clock uncertainty                                       0.000       3.699                          

 Removal time                                            0.000       3.699                          

 Data required time                                                  3.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.699                          
 Data arrival time                                                   4.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.388
  Launch Clock Delay      :  3.663
  Clock Pessimism Removal :  -0.689
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.515       3.663         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.218       3.881 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      0.260       4.141         u_CORES/u_debug_core_0/resetn
 CLMA_86_200/RSCO                  td                    0.101       4.242 r       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.242         ntR40            
 CLMA_86_204/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.242         Logic Levels: 1  
                                                                                   Logic: 0.319ns(55.095%), Route: 0.260ns(44.905%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.824       4.388         ntclkbufg_4      
 CLMA_86_204/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.689       3.699                          
 clock uncertainty                                       0.000       3.699                          

 Removal time                                            0.000       3.699                          

 Data required time                                                  3.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.699                          
 Data arrival time                                                   4.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.543                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.843       4.867         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[6]                tco                   2.063       6.930 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[6]
                                   net (fanout=3)        0.849       7.779         nt_ram_rd_data[6]
 IOL_151_241/DO                    td                    0.122       7.901 f       ram_rd_data_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       7.901         ram_rd_data_obuf[6]/ntO
 IOBS_152_241/PAD                  td                    2.287      10.188 f       ram_rd_data_obuf[6]/opit_0/O
                                   net (fanout=1)        0.044      10.232         ram_rd_data[6]   
 F13                                                                       f       ram_rd_data[6] (port)

 Data arrival time                                                  10.232         Logic Levels: 2  
                                                                                   Logic: 4.472ns(83.355%), Route: 0.893ns(16.645%)
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.843       4.867         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[3]                tco                   2.045       6.912 r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[3]
                                   net (fanout=3)        0.958       7.870         nt_ram_rd_data[3]
 IOL_151_242/DO                    td                    0.128       7.998 r       ram_rd_data_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.998         ram_rd_data_obuf[3]/ntO
 IOBD_152_242/PAD                  td                    2.141      10.139 r       ram_rd_data_obuf[3]/opit_0/O
                                   net (fanout=1)        0.043      10.182         ram_rd_data[3]   
 F14                                                                       r       ram_rd_data[3] (port)

 Data arrival time                                                  10.182         Logic Levels: 2  
                                                                                   Logic: 4.314ns(81.167%), Route: 1.001ns(18.833%)
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N0              
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.875       3.024         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       3.024 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.843       4.867         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[1]                tco                   2.063       6.930 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]
                                   net (fanout=3)        0.674       7.604         nt_ram_rd_data[1]
 IOL_151_237/DO                    td                    0.122       7.726 f       ram_rd_data_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.726         ram_rd_data_obuf[1]/ntO
 IOBS_152_237/PAD                  td                    2.287      10.013 f       ram_rd_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.065      10.078         ram_rd_data[1]   
 F17                                                                       f       ram_rd_data[1] (port)

 Data arrival time                                                  10.078         Logic Levels: 2  
                                                                                   Logic: 4.472ns(85.818%), Route: 0.739ns(14.182%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.879       1.921 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.921         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       2.014 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=22)       1.335       3.349         nt_sys_rst_n     
 CLMA_94_228/RS                                                            f       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.349         Logic Levels: 2  
                                                                                   Logic: 1.972ns(58.883%), Route: 1.377ns(41.117%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.879       1.921 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.921         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.093       2.014 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=22)       1.335       3.349         nt_sys_rst_n     
 CLMA_94_228/RS                                                            f       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.349         Logic Levels: 2  
                                                                                   Logic: 1.972ns(58.883%), Route: 1.377ns(41.117%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.787       1.829 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.829         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.092       1.921 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=22)       1.539       3.460         nt_sys_rst_n     
 CLMA_94_220/RS                                                            r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/RS

 Data arrival time                                                   3.460         Logic Levels: 2  
                                                                                   Logic: 1.879ns(54.306%), Route: 1.581ns(45.694%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_62_124/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_62_124/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_62_208/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           High Pulse Width  DRM_122_228/CLKB[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 19.102      20.000          0.898           Low Pulse Width   DRM_122_228/CLKB[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 19.380      20.000          0.620           High Pulse Width  CLMS_94_221/CLK         u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_122_228/CLKA[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 9.102       10.000          0.898           Low Pulse Width   DRM_122_228/CLKA[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 9.580       10.000          0.420           High Pulse Width  CLMA_106_213/CLK        u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_62_124/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_62_124/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_62_208/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_58_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_58_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_58_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.894
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.398       3.379         ntclkbufg_4      
 CLMA_54_168/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_168/Q1                    tco                   0.200       3.579 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.491       4.070         u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5]
 CLMA_66_168/Y1                    td                    0.293       4.363 r       u_CORES/u_debug_core_0/u_Storage_Condition/N407_9/gateop_perm/Z
                                   net (fanout=1)        0.229       4.592         u_CORES/u_debug_core_0/u_Storage_Condition/_N2799
 CLMS_66_169/Y3                    td                    0.129       4.721 r       u_CORES/u_debug_core_0/u_Storage_Condition/N407_11/gateop_perm/Z
                                   net (fanout=1)        0.379       5.100         u_CORES/u_debug_core_0/u_Storage_Condition/_N2801
 CLMA_66_172/Y2                    td                    0.126       5.226 r       u_CORES/u_debug_core_0/u_Storage_Condition/N407_12/gateop_perm/Z
                                   net (fanout=1)        0.422       5.648         u_CORES/u_debug_core_0/u_Storage_Condition/N407_inv_1
 CLMA_66_176/C0                                                            r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   5.648         Logic Levels: 3  
                                                                                   Logic: 0.748ns(32.966%), Route: 1.521ns(67.034%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.189      22.894         ntclkbufg_4      
 CLMA_66_176/CLK                                                           r       u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.446      23.340                          
 clock uncertainty                                      -0.050      23.290                          

 Setup time                                             -0.106      23.184                          

 Data required time                                                 23.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.184                          
 Data arrival time                                                   5.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/Cin
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  3.393
  Clock Pessimism Removal :  0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.412       3.393         ntclkbufg_4      
 CLMA_78_176/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CLK

 CLMA_78_176/Q3                    tco                   0.200       3.593 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        0.520       4.113         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [11]
 CLMA_70_169/Y0                    td                    0.125       4.238 r       u_CORES/u_debug_core_0/u_Storage_Condition/N263/gateop_perm/Z
                                   net (fanout=11)       0.583       4.821         u_CORES/u_debug_core_0/u_Storage_Condition/N263
                                                         0.297       5.118 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/Cout
                                                         0.000       5.118         u_CORES/u_debug_core_0/u_Storage_Condition/_N99
 CLMA_78_168/COUT                  td                    0.080       5.198 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.198         u_CORES/u_debug_core_0/u_Storage_Condition/_N101
                                                         0.052       5.250 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.250         u_CORES/u_debug_core_0/u_Storage_Condition/_N103
 CLMA_78_172/COUT                  td                    0.080       5.330 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.330         u_CORES/u_debug_core_0/u_Storage_Condition/_N105
                                                         0.052       5.382 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.382         u_CORES/u_debug_core_0/u_Storage_Condition/_N107
                                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.382         Logic Levels: 3  
                                                                                   Logic: 0.886ns(44.545%), Route: 1.103ns(55.455%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.202      22.907         ntclkbufg_4      
 CLMA_78_176/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.486      23.393                          
 clock uncertainty                                      -0.050      23.343                          

 Setup time                                             -0.105      23.238                          

 Data required time                                                 23.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.238                          
 Data arrival time                                                   5.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.856                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  0.459
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.416       3.397         ntclkbufg_4      
 CLMA_78_172/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK

 CLMA_78_172/Q3                    tco                   0.200       3.597 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.465       4.062         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7]
 CLMA_70_173/Y0                    td                    0.216       4.278 r       u_CORES/u_debug_core_0/u_Storage_Condition/N285_5/gateop_perm/Z
                                   net (fanout=1)        0.380       4.658         u_CORES/u_debug_core_0/u_Storage_Condition/_N2818
 CLMS_78_169/Y3                    td                    0.129       4.787 r       u_CORES/u_debug_core_0/u_Storage_Condition/N285_9/gateop_perm/Z
                                   net (fanout=1)        0.231       5.018         u_CORES/u_debug_core_0/u_Storage_Condition/_N2822
 CLMS_78_169/Y1                    td                    0.129       5.147 r       u_CORES/u_debug_core_0/u_Storage_Condition/N285_12/gateop/Z
                                   net (fanout=1)        0.229       5.376         u_CORES/u_debug_core_0/u_Storage_Condition/N285
 CLMS_78_169/A4                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.376         Logic Levels: 3  
                                                                                   Logic: 0.674ns(34.058%), Route: 1.305ns(65.942%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.210      22.915         ntclkbufg_4      
 CLMS_78_169/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.459      23.374                          
 clock uncertainty                                      -0.050      23.324                          

 Setup time                                             -0.068      23.256                          

 Data required time                                                 23.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.256                          
 Data arrival time                                                   5.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.880                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/ADA0[8]
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.186       2.891         ntclkbufg_4      
 CLMA_58_173/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_173/Q2                    tco                   0.185       3.076 f       u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.166       3.242         u_CORES/u_debug_core_0/ram_wadr [6]
 DRM_62_164/ADA0[8]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/ADA0[8]

 Data arrival time                                                   3.242         Logic Levels: 0  
                                                                                   Logic: 0.185ns(52.707%), Route: 0.166ns(47.293%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.395       3.376         ntclkbufg_4      
 DRM_62_164/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.446       2.930                          
 clock uncertainty                                       0.000       2.930                          

 Hold time                                               0.060       2.990                          

 Data required time                                                  2.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.990                          
 Data arrival time                                                   3.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.404
  Launch Clock Delay      :  2.917
  Clock Pessimism Removal :  -0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.212       2.917         ntclkbufg_4      
 CLMA_118_232/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK

 CLMA_118_232/Q3                   tco                   0.185       3.102 f       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/Q
                                   net (fanout=1)        0.129       3.231         u_CORES/u_debug_core_0/trig0_d1 [7]
 CLMA_118_232/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/D

 Data arrival time                                                   3.231         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.423       3.404         ntclkbufg_4      
 CLMA_118_232/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK
 clock pessimism                                        -0.486       2.918                          
 clock uncertainty                                       0.000       2.918                          

 Hold time                                               0.027       2.945                          

 Data required time                                                  2.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.945                          
 Data arrival time                                                   3.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.378
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.186       2.891         ntclkbufg_4      
 CLMA_102_196/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK

 CLMA_102_196/Q3                   tco                   0.185       3.076 f       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/Q
                                   net (fanout=1)        0.129       3.205         u_CORES/u_debug_core_0/trig0_d1 [21]
 CLMA_102_196/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/D

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.397       3.378         ntclkbufg_4      
 CLMA_102_196/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK
 clock pessimism                                        -0.486       2.892                          
 clock uncertainty                                       0.000       2.892                          

 Hold time                                               0.027       2.919                          

 Data required time                                                  2.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.919                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.917
  Launch Clock Delay      :  3.746
  Clock Pessimism Removal :  0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.431       3.746         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[5]                tco                   1.815       5.561 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.488       6.049         nt_ram_rd_data[5]
 CLMA_118_233/M2                                                           f       u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/D

 Data arrival time                                                   6.049         Logic Levels: 0  
                                                                                   Logic: 1.815ns(78.810%), Route: 0.488ns(21.190%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.212      22.917         ntclkbufg_4      
 CLMA_118_233/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/CLK
 clock pessimism                                         0.150      23.067                          
 clock uncertainty                                      -0.050      23.017                          

 Setup time                                             -0.034      22.983                          

 Data required time                                                 22.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.983                          
 Data arrival time                                                   6.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.934                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.681  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  3.746
  Clock Pessimism Removal :  0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.431       3.746         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[0]                tco                   1.815       5.561 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        0.430       5.991         nt_ram_rd_data[0]
 CLMA_126_224/M3                                                           f       u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/D

 Data arrival time                                                   5.991         Logic Levels: 0  
                                                                                   Logic: 1.815ns(80.846%), Route: 0.430ns(19.154%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.210      22.915         ntclkbufg_4      
 CLMA_126_224/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/CLK
 clock pessimism                                         0.150      23.065                          
 clock uncertainty                                      -0.050      23.015                          

 Setup time                                             -0.034      22.981                          

 Data required time                                                 22.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.981                          
 Data arrival time                                                   5.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.990                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  3.746
  Clock Pessimism Removal :  0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.431       3.746         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[4]                tco                   1.815       5.561 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[4]
                                   net (fanout=3)        0.415       5.976         nt_ram_rd_data[4]
 CLMS_126_217/M3                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D

 Data arrival time                                                   5.976         Logic Levels: 0  
                                                                                   Logic: 1.815ns(81.390%), Route: 0.415ns(18.610%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.202      22.907         ntclkbufg_4      
 CLMS_126_217/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK
 clock pessimism                                         0.150      23.057                          
 clock uncertainty                                      -0.050      23.007                          

 Setup time                                             -0.034      22.973                          

 Data required time                                                 22.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.973                          
 Data arrival time                                                   5.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.997                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.415
  Launch Clock Delay      :  3.207
  Clock Pessimism Removal :  -0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.223       3.207         ntclkbufg_1      
 CLMS_94_225/CLK                                                           r       u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/CLK

 CLMS_94_225/Q0                    tco                   0.185       3.392 f       u_ram_rd/rd_cnt[5]/opit_0_inv_AQ/Q
                                   net (fanout=7)        0.130       3.522         u_ram_rd/rd_cnt [5]
 CLMA_94_224/B4                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.522         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.434       3.415         ntclkbufg_4      
 CLMA_94_224/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.150       3.265                          
 clock uncertainty                                       0.050       3.315                          

 Hold time                                              -0.045       3.270                          

 Data required time                                                  3.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.270                          
 Data arrival time                                                   3.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.409
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.219       3.203         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_220/Q2                    tco                   0.186       3.389 r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.228       3.617         nt_ram_rd_addr[4]
 CLMA_90_216/M0                                                            r       u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/D

 Data arrival time                                                   3.617         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.928%), Route: 0.228ns(55.072%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.428       3.409         ntclkbufg_4      
 CLMA_90_216/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/CLK
 clock pessimism                                        -0.150       3.259                          
 clock uncertainty                                       0.050       3.309                          

 Hold time                                              -0.002       3.307                          

 Data required time                                                  3.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.307                          
 Data arrival time                                                   3.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.219       3.203         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/CLK

 CLMA_94_220/Q3                    tco                   0.186       3.389 r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.234       3.623         nt_ram_rd_addr[0]
 CLMA_98_220/M1                                                            r       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D

 Data arrival time                                                   3.623         Logic Levels: 0  
                                                                                   Logic: 0.186ns(44.286%), Route: 0.234ns(55.714%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.426       3.407         ntclkbufg_4      
 CLMA_98_220/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/CLK
 clock pessimism                                        -0.150       3.257                          
 clock uncertainty                                       0.050       3.307                          

 Hold time                                              -0.002       3.305                          

 Data required time                                                  3.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.305                          
 Data arrival time                                                   3.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.669  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.896
  Launch Clock Delay      :  3.715
  Clock Pessimism Removal :  0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.402       3.715         ntclkbufg_2      
 CLMA_106_204/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_106_204/Q1                   tco                   0.200       3.915 r       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=17)       0.564       4.479         u_ram_wr/wr_cnt [5]
 CLMA_106_201/Y0                   td                    0.133       4.612 f       u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.312       4.924         nt_ram_wr_en     
 CLMA_102_200/M2                                                           f       u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/D

 Data arrival time                                                   4.924         Logic Levels: 1  
                                                                                   Logic: 0.333ns(27.543%), Route: 0.876ns(72.457%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.191      22.896         ntclkbufg_4      
 CLMA_102_200/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/CLK
 clock pessimism                                         0.150      23.046                          
 clock uncertainty                                      -0.050      22.996                          

 Setup time                                             -0.034      22.962                          

 Data required time                                                 22.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.962                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.681  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.724
  Clock Pessimism Removal :  0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.411       3.724         ntclkbufg_2      
 CLMA_106_213/CLK                                                          r       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_213/Q0                   tco                   0.198       3.922 f       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.650       4.572         nt_ram_wr_data[0]
 CLMA_90_189/M1                                                            f       u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/D

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.198ns(23.349%), Route: 0.650ns(76.651%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.188      22.893         ntclkbufg_4      
 CLMA_90_189/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/CLK
 clock pessimism                                         0.150      23.043                          
 clock uncertainty                                      -0.050      22.993                          

 Setup time                                             -0.034      22.959                          

 Data required time                                                 22.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.959                          
 Data arrival time                                                   4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.387                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/D
Path Group  : clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.894
  Launch Clock Delay      :  3.719
  Clock Pessimism Removal :  0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.406       3.719         ntclkbufg_2      
 CLMA_106_209/CLK                                                          r       u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK

 CLMA_106_209/Q2                   tco                   0.198       3.917 f       u_ram_wr/ram_wr_data[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=5)        0.644       4.561         nt_ram_wr_data[7]
 CLMA_126_204/M3                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/D

 Data arrival time                                                   4.561         Logic Levels: 0  
                                                                                   Logic: 0.198ns(23.515%), Route: 0.644ns(76.485%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.189      22.894         ntclkbufg_4      
 CLMA_126_204/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/CLK
 clock pessimism                                         0.150      23.044                          
 clock uncertainty                                      -0.050      22.994                          

 Setup time                                             -0.034      22.960                          

 Data required time                                                 22.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.960                          
 Data arrival time                                                   4.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.382
  Launch Clock Delay      :  3.166
  Clock Pessimism Removal :  -0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.183       3.166         ntclkbufg_2      
 CLMA_106_197/CLK                                                          r       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_197/Q0                   tco                   0.185       3.351 f       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.234       3.585         nt_ram_wr_addr[2]
 CLMA_102_200/CD                                                           f       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/D

 Data arrival time                                                   3.585         Logic Levels: 0  
                                                                                   Logic: 0.185ns(44.153%), Route: 0.234ns(55.847%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.401       3.382         ntclkbufg_4      
 CLMA_102_200/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK
 clock pessimism                                        -0.150       3.232                          
 clock uncertainty                                       0.050       3.282                          

 Hold time                                               0.026       3.308                          

 Data required time                                                  3.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.308                          
 Data arrival time                                                   3.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.409
  Launch Clock Delay      :  3.183
  Clock Pessimism Removal :  -0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.200       3.183         ntclkbufg_2      
 CLMA_106_213/CLK                                                          r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_213/Q1                   tco                   0.185       3.368 f       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.332       3.700         nt_ram_wr_addr[0]
 CLMA_106_228/AD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/D

 Data arrival time                                                   3.700         Logic Levels: 0  
                                                                                   Logic: 0.185ns(35.783%), Route: 0.332ns(64.217%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.428       3.409         ntclkbufg_4      
 CLMA_106_228/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/CLK
 clock pessimism                                        -0.150       3.259                          
 clock uncertainty                                       0.050       3.309                          

 Hold time                                               0.027       3.336                          

 Data required time                                                  3.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.336                          
 Data arrival time                                                   3.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/D
Path Group  : clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.385
  Launch Clock Delay      :  3.166
  Clock Pessimism Removal :  -0.150
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.183       3.166         ntclkbufg_2      
 CLMA_106_197/CLK                                                          r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_197/Q1                   tco                   0.186       3.352 r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.316       3.668         nt_ram_wr_addr[1]
 CLMA_98_201/M0                                                            r       u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/D

 Data arrival time                                                   3.668         Logic Levels: 0  
                                                                                   Logic: 0.186ns(37.052%), Route: 0.316ns(62.948%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.404       3.385         ntclkbufg_4      
 CLMA_98_201/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/CLK
 clock pessimism                                        -0.150       3.235                          
 clock uncertainty                                       0.050       3.285                          

 Hold time                                              -0.002       3.283                          

 Data required time                                                  3.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.283                          
 Data arrival time                                                   3.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.385                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[8]
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  3.753
  Clock Pessimism Removal :  0.501
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.438       3.753         ntclkbufg_1      
 CLMA_94_228/CLK                                                           r       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_228/Q0                    tco                   0.198       3.951 f       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.339       5.290         nt_ram_rd_addr[3]
 DRM_122_228/ADB0[8]                                                       f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[8]

 Data arrival time                                                   5.290         Logic Levels: 0  
                                                                                   Logic: 0.198ns(12.882%), Route: 1.339ns(87.118%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      40.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      40.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      41.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319      41.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551      41.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      41.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.220      43.204         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                         0.501      43.705                          
 clock uncertainty                                      -0.150      43.555                          

 Setup time                                             -0.020      43.535                          

 Data required time                                                 43.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.535                          
 Data arrival time                                                   5.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  3.753
  Clock Pessimism Removal :  0.514
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.438       3.753         ntclkbufg_1      
 CLMA_94_228/CLK                                                           r       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_228/Q1                    tco                   0.200       3.953 r       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.463       4.416         nt_ram_rd_addr[1]
 CLMS_94_217/Y1                    td                    0.160       4.576 r       u_ram_rd/N30_ac2/gateop_perm/Z
                                   net (fanout=1)        0.451       5.027         u_ram_rd/_N22    
 CLMA_94_220/C4                                                            r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.027         Logic Levels: 1  
                                                                                   Logic: 0.360ns(28.257%), Route: 0.914ns(71.743%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      40.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      40.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      41.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319      41.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551      41.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      41.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.219      43.203         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/ram_rd_addr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.514      43.717                          
 clock uncertainty                                      -0.150      43.567                          

 Setup time                                             -0.070      43.497                          

 Data required time                                                 43.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.497                          
 Data arrival time                                                   5.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.470                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[6]
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  3.753
  Clock Pessimism Removal :  0.501
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.438       3.753         ntclkbufg_1      
 CLMA_94_228/CLK                                                           r       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_228/Q1                    tco                   0.198       3.951 f       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.074       5.025         nt_ram_rd_addr[1]
 DRM_122_228/ADB0[6]                                                       f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[6]

 Data arrival time                                                   5.025         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.566%), Route: 1.074ns(84.434%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 B5                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      40.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      40.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      40.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      41.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319      41.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551      41.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000      41.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.220      43.204         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                         0.501      43.705                          
 clock uncertainty                                      -0.150      43.555                          

 Setup time                                             -0.020      43.535                          

 Data required time                                                 43.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.535                          
 Data arrival time                                                   5.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.745
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  -0.514
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.227       3.211         ntclkbufg_1      
 CLMA_94_228/CLK                                                           r       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_228/Q1                    tco                   0.185       3.396 f       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.103       3.499         nt_ram_rd_addr[1]
 CLMA_94_220/B4                                                            f       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.499         Logic Levels: 0  
                                                                                   Logic: 0.185ns(64.236%), Route: 0.103ns(35.764%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.430       3.745         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/ram_rd_addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.514       3.231                          
 clock uncertainty                                       0.000       3.231                          

 Hold time                                              -0.045       3.186                          

 Data required time                                                  3.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.186                          
 Data arrival time                                                   3.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/I00
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.745
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.514
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.219       3.203         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_220/Q0                    tco                   0.185       3.388 f       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.129       3.517         u_ram_rd/rd_cnt [0]
 CLMS_94_221/A0                                                            f       u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.517         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.430       3.745         ntclkbufg_1      
 CLMS_94_221/CLK                                                           r       u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.514       3.231                          
 clock uncertainty                                       0.000       3.231                          

 Hold time                                              -0.065       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                   3.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/I10
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.745
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.514
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.551       1.984         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       1.984 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.219       3.203         ntclkbufg_1      
 CLMA_94_220/CLK                                                           r       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_220/Q0                    tco                   0.185       3.388 f       u_ram_rd/rd_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.129       3.517         u_ram_rd/rd_cnt [0]
 CLMS_94_221/B0                                                            f       u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.517         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.430       3.745         ntclkbufg_1      
 CLMS_94_221/CLK                                                           r       u_ram_rd/rd_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.514       3.231                          
 clock uncertainty                                       0.000       3.231                          

 Hold time                                              -0.065       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                   3.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.175
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  0.512
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.398       3.711         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_106_200/Q3                   tco                   0.200       3.911 r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.452       4.363         u_ram_wr/wr_cnt [3]
 CLMA_106_212/Y1                   td                    0.289       4.652 r       u_ram_wr/N50_5/gateop_perm/Z
                                   net (fanout=6)        0.457       5.109         u_ram_wr/_N83    
                                                         0.293       5.402 r       u_ram_wr/wr_cnt[1]/opit_0_inv_A2Q1/Cout
                                                         0.000       5.402         u_ram_wr/_N71    
 CLMA_106_200/COUT                 td                    0.079       5.481 f       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.481         u_ram_wr/_N73    
 CLMA_106_204/CIN                                                          f       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.481         Logic Levels: 2  
                                                                                   Logic: 0.861ns(48.644%), Route: 0.909ns(51.356%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      21.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318      21.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551      21.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      21.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.192      23.175         ntclkbufg_2      
 CLMA_106_204/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.512      23.687                          
 clock uncertainty                                      -0.150      23.537                          

 Setup time                                             -0.105      23.432                          

 Data required time                                                 23.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.432                          
 Data arrival time                                                   5.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Cin
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.171
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  0.540
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.398       3.711         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_106_200/Q3                   tco                   0.200       3.911 r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.452       4.363         u_ram_wr/wr_cnt [3]
 CLMA_106_212/Y1                   td                    0.289       4.652 r       u_ram_wr/N50_5/gateop_perm/Z
                                   net (fanout=6)        0.457       5.109         u_ram_wr/_N83    
                                                         0.293       5.402 r       u_ram_wr/wr_cnt[1]/opit_0_inv_A2Q1/Cout
                                                         0.000       5.402         u_ram_wr/_N71    
                                                                           r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.402         Logic Levels: 1  
                                                                                   Logic: 0.782ns(46.245%), Route: 0.909ns(53.755%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      21.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318      21.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551      21.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      21.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.188      23.171         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.540      23.711                          
 clock uncertainty                                      -0.150      23.561                          

 Setup time                                             -0.096      23.465                          

 Data required time                                                 23.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.465                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/I03
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.171
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  0.540
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.398       3.711         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK

 CLMA_106_200/Q3                   tco                   0.200       3.911 r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.452       4.363         u_ram_wr/wr_cnt [3]
 CLMA_106_212/Y1                   td                    0.289       4.652 r       u_ram_wr/N50_5/gateop_perm/Z
                                   net (fanout=6)        0.457       5.109         u_ram_wr/_N83    
 CLMA_106_200/C3                                                           r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/I03

 Data arrival time                                                   5.109         Logic Levels: 1  
                                                                                   Logic: 0.489ns(34.979%), Route: 0.909ns(65.021%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249      21.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318      21.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551      21.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000      21.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.188      23.171         ntclkbufg_2      
 CLMA_106_200/CLK                                                          r       u_ram_wr/wr_cnt[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.540      23.711                          
 clock uncertainty                                      -0.150      23.561                          

 Setup time                                             -0.213      23.348                          

 Data required time                                                 23.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.348                          
 Data arrival time                                                   5.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.706
  Launch Clock Delay      :  3.175
  Clock Pessimism Removal :  -0.512
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.192       3.175         ntclkbufg_2      
 CLMA_106_204/CLK                                                          r       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_106_204/Q1                   tco                   0.185       3.360 f       u_ram_wr/wr_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=17)       0.110       3.470         u_ram_wr/wr_cnt [5]
 CLMA_106_197/B4                                                           f       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.470         Logic Levels: 0  
                                                                                   Logic: 0.185ns(62.712%), Route: 0.110ns(37.288%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.393       3.706         ntclkbufg_2      
 CLMA_106_197/CLK                                                          r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.512       3.194                          
 clock uncertainty                                       0.000       3.194                          

 Hold time                                              -0.045       3.149                          

 Data required time                                                  3.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.149                          
 Data arrival time                                                   3.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.706
  Launch Clock Delay      :  3.166
  Clock Pessimism Removal :  -0.540
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.183       3.166         ntclkbufg_2      
 CLMA_106_197/CLK                                                          r       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_197/Q1                   tco                   0.185       3.351 f       u_ram_wr/ram_wr_addr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.131       3.482         nt_ram_wr_addr[1]
 CLMA_106_197/A4                                                           f       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.482         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.544%), Route: 0.131ns(41.456%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.393       3.706         ntclkbufg_2      
 CLMA_106_197/CLK                                                          r       u_ram_wr/ram_wr_addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.540       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.043       3.123                          

 Data required time                                                  3.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.123                          
 Data arrival time                                                   3.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  3.183
  Clock Pessimism Removal :  -0.541
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N0              
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.551       1.983         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       1.983 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.200       3.183         ntclkbufg_2      
 CLMA_106_213/CLK                                                          r       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_213/Q0                   tco                   0.185       3.368 f       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.131       3.499         nt_ram_wr_data[0]
 CLMA_106_213/A4                                                           f       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.499         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.544%), Route: 0.131ns(41.456%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_pll_clk/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=2)        0.646       2.313         nt_clk_50m       
 USCM_74_105/CLK_USCM              td                    0.000       2.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=15)       1.411       3.724         ntclkbufg_2      
 CLMA_106_213/CLK                                                          r       u_ram_wr/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.541       3.183                          
 clock uncertainty                                       0.000       3.183                          

 Hold time                                              -0.043       3.140                          

 Data required time                                                  3.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.140                          
 Data arrival time                                                   3.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.543
  Launch Clock Delay      :  2.982
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.449       2.982         ntclkbufg_3      
 CLMA_50_265/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_50_265/Q0                    tco                   0.200       3.182 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.695       3.877         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_225/C0                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.877         Logic Levels: 0  
                                                                                   Logic: 0.200ns(22.346%), Route: 0.695ns(77.654%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.332 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.211      27.543         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.744                          
 clock uncertainty                                      -0.050      27.694                          

 Setup time                                             -0.097      27.597                          

 Data required time                                                 27.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.597                          
 Data arrival time                                                   3.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.720                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.543
  Launch Clock Delay      :  2.982
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.449       2.982         ntclkbufg_3      
 CLMA_50_265/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_50_265/Q0                    tco                   0.200       3.182 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.695       3.877         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_225/A4                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.877         Logic Levels: 0  
                                                                                   Logic: 0.200ns(22.346%), Route: 0.695ns(77.654%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.332 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.211      27.543         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.744                          
 clock uncertainty                                      -0.050      27.694                          

 Setup time                                             -0.059      27.635                          

 Data required time                                                 27.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.635                          
 Data arrival time                                                   3.877                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.758                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.233  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.548
  Launch Clock Delay      :  2.982
  Clock Pessimism Removal :  0.201
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.449       2.982         ntclkbufg_3      
 CLMA_50_265/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_50_265/Q0                    tco                   0.200       3.182 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.682       3.864         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_229/C4                                                            r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.864         Logic Levels: 0  
                                                                                   Logic: 0.200ns(22.676%), Route: 0.682ns(77.324%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332      26.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      26.332 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.216      27.548         ntclkbufg_3      
 CLMA_58_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.201      27.749                          
 clock uncertainty                                      -0.050      27.699                          

 Setup time                                             -0.061      27.638                          

 Data required time                                                 27.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.638                          
 Data arrival time                                                   3.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.774                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.934
  Launch Clock Delay      :  2.509
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.312 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.197       2.509         ntclkbufg_3      
 CLMS_78_181/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_181/Q3                    tco                   0.185       2.694 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.264       2.958         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]
 CLMA_86_180/A4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.958         Logic Levels: 0  
                                                                                   Logic: 0.185ns(41.203%), Route: 0.264ns(58.797%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.401       2.934         ntclkbufg_3      
 CLMA_86_180/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.713                          
 clock uncertainty                                       0.000       2.713                          

 Hold time                                              -0.043       2.670                          

 Data required time                                                  2.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.670                          
 Data arrival time                                                   2.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.947
  Launch Clock Delay      :  2.507
  Clock Pessimism Removal :  -0.404
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.312 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.195       2.507         ntclkbufg_3      
 CLMA_86_176/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_176/Q1                    tco                   0.185       2.692 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.102       2.794         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4]
 CLMA_86_168/B4                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.794         Logic Levels: 0  
                                                                                   Logic: 0.185ns(64.460%), Route: 0.102ns(35.540%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.414       2.947         ntclkbufg_3      
 CLMA_86_168/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.404       2.543                          
 clock uncertainty                                       0.000       2.543                          

 Hold time                                              -0.045       2.498                          

 Data required time                                                  2.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.498                          
 Data arrival time                                                   2.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.938
  Launch Clock Delay      :  2.514
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312       1.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.312 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.202       2.514         ntclkbufg_3      
 CLMS_78_193/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_193/Q3                    tco                   0.185       2.699 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.265       2.964         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0]
 CLMA_86_192/B0                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.964         Logic Levels: 0  
                                                                                   Logic: 0.185ns(41.111%), Route: 0.265ns(58.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.405       2.938         ntclkbufg_3      
 CLMA_86_192/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.717                          
 clock uncertainty                                       0.000       2.717                          

 Hold time                                              -0.065       2.652                          

 Data required time                                                  2.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.652                          
 Data arrival time                                                   2.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.460  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.512
  Launch Clock Delay      :  2.972
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.432      27.972         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_58_228/Q0                    tco                   0.200      28.172 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=29)       0.457      28.629         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_58_217/Y0                    td                    0.297      28.926 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=5)        0.353      29.279         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_58_208/Y1                    td                    0.129      29.408 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=13)       0.689      30.097         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_78_204/Y3                    td                    0.129      30.226 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N480_11[1]_2/gateop_perm/Z
                                   net (fanout=2)        0.508      30.734         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2750_2
 CLMA_70_201/DD                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  30.734         Logic Levels: 3  
                                                                                   Logic: 0.755ns(27.335%), Route: 2.007ns(72.665%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.312 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.200      52.512         ntclkbufg_3      
 CLMA_70_201/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.000      52.512                          
 clock uncertainty                                      -0.050      52.462                          

 Setup time                                             -0.100      52.362                          

 Data required time                                                 52.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.362                          
 Data arrival time                                                  30.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.531
  Launch Clock Delay      :  2.972
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.432      27.972         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_58_228/Q1                    tco                   0.200      28.172 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=5)        0.451      28.623         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [3]
 CLMA_58_221/Y3                    td                    0.289      28.912 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm/Z
                                   net (fanout=1)        0.229      29.141         u_CORES/u_debug_core_0/u_hub_data_decode/_N2894
 CLMA_58_221/Y2                    td                    0.163      29.304 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/gateop/F
                                   net (fanout=1)        0.229      29.533         u_CORES/u_debug_core_0/u_hub_data_decode/_N2089
 CLMA_58_220/Y0                    td                    0.125      29.658 r       u_CORES/u_debug_core_0/u_hub_data_decode/N374_8/gateop_perm/Z
                                   net (fanout=3)        0.968      30.626         u_CORES/u_debug_core_0/u_hub_data_decode/N374
 CLMA_78_208/B1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.626         Logic Levels: 3  
                                                                                   Logic: 0.777ns(29.277%), Route: 1.877ns(70.723%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.312 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.219      52.531         ntclkbufg_3      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.531                          
 clock uncertainty                                      -0.050      52.481                          

 Setup time                                             -0.138      52.343                          

 Data required time                                                 52.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.343                          
 Data arrival time                                                  30.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.517
  Launch Clock Delay      :  2.972
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.432      27.972         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_58_228/Q1                    tco                   0.200      28.172 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=5)        0.451      28.623         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [3]
 CLMA_58_221/Y3                    td                    0.289      28.912 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm/Z
                                   net (fanout=1)        0.229      29.141         u_CORES/u_debug_core_0/u_hub_data_decode/_N2894
 CLMA_58_221/Y2                    td                    0.163      29.304 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/gateop/F
                                   net (fanout=1)        0.229      29.533         u_CORES/u_debug_core_0/u_hub_data_decode/_N2089
 CLMA_58_220/Y0                    td                    0.133      29.666 f       u_CORES/u_debug_core_0/u_hub_data_decode/N374_8/gateop_perm/Z
                                   net (fanout=3)        0.936      30.602         u_CORES/u_debug_core_0/u_hub_data_decode/N374
 CLMA_70_205/D1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.602         Logic Levels: 3  
                                                                                   Logic: 0.785ns(29.848%), Route: 1.845ns(70.152%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.312      51.312         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      51.312 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.205      52.517         ntclkbufg_3      
 CLMA_70_205/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.517                          
 clock uncertainty                                      -0.050      52.467                          

 Setup time                                             -0.138      52.329                          

 Data required time                                                 52.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.329                          
 Data arrival time                                                  30.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.960
  Launch Clock Delay      :  2.529
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.212      27.529         ntclkbufg_0      
 CLMA_58_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_58_221/Q2                    tco                   0.185      27.714 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.220      27.934         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_58_224/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.934         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.679%), Route: 0.220ns(54.321%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.427       2.960         ntclkbufg_3      
 CLMA_58_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.960                          
 clock uncertainty                                       0.050       3.010                          

 Hold time                                              -0.043       2.967                          

 Data required time                                                  2.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.967                          
 Data arrival time                                                  27.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.967                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  2.529
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.212      27.529         ntclkbufg_0      
 CLMA_58_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_58_221/Q2                    tco                   0.185      27.714 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.130      27.844         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_66_220/C2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  27.844         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.430       2.963         ntclkbufg_3      
 CLMA_66_220/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.963                          
 clock uncertainty                                       0.050       3.013                          

 Hold time                                              -0.143       2.870                          

 Data required time                                                  2.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.870                          
 Data arrival time                                                  27.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.960
  Launch Clock Delay      :  2.529
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.212      27.529         ntclkbufg_0      
 CLMA_58_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK

 CLMA_58_221/Q1                    tco                   0.185      27.714 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.220      27.934         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_58_224/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.934         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.679%), Route: 0.220ns(54.321%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.533       1.533         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000       1.533 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.427       2.960         ntclkbufg_3      
 CLMA_58_224/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.960                          
 clock uncertainty                                       0.050       3.010                          

 Hold time                                              -0.065       2.945                          

 Data required time                                                  2.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.945                          
 Data arrival time                                                  27.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.989                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.416  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.538
  Launch Clock Delay      :  2.954
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.549 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.405      77.954         ntclkbufg_3      
 CLMA_58_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_229/Q1                    tco                   0.183      78.137 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.926      80.063         u_CORES/id_o [3] 
 CLMA_58_228/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  80.063         Logic Levels: 0  
                                                                                   Logic: 0.183ns(8.677%), Route: 1.926ns(91.323%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.221     127.538         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.538                          
 clock uncertainty                                      -0.050     127.488                          

 Setup time                                             -0.034     127.454                          

 Data required time                                                127.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.454                          
 Data arrival time                                                  80.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.529
  Launch Clock Delay      :  2.950
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.549 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.401      77.950         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_225/Q2                    tco                   0.183      78.133 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.857      79.990         u_CORES/conf_sel [0]
 CLMA_58_220/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                  79.990         Logic Levels: 0  
                                                                                   Logic: 0.183ns(8.971%), Route: 1.857ns(91.029%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.212     127.529         ntclkbufg_0      
 CLMA_58_220/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.529                          
 clock uncertainty                                      -0.050     127.479                          

 Setup time                                             -0.034     127.445                          

 Data required time                                                127.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.445                          
 Data arrival time                                                  79.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.529
  Launch Clock Delay      :  2.954
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.549      76.549         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000      76.549 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.405      77.954         ntclkbufg_3      
 CLMA_58_229/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_229/Q1                    tco                   0.183      78.137 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.689      79.826         u_CORES/id_o [3] 
 CLMA_58_221/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  79.826         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.776%), Route: 1.689ns(90.224%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.212     127.529         ntclkbufg_0      
 CLMA_58_221/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.529                          
 clock uncertainty                                      -0.050     127.479                          

 Setup time                                             -0.034     127.445                          

 Data required time                                                127.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.445                          
 Data arrival time                                                  79.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.972
  Launch Clock Delay      :  2.543
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.332 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.211     127.543         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_225/Q2                    tco                   0.173     127.716 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.599     128.315         u_CORES/conf_sel [0]
 CLMA_58_228/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                 128.315         Logic Levels: 0  
                                                                                   Logic: 0.173ns(22.409%), Route: 0.599ns(77.591%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.432     127.972         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.972                          
 clock uncertainty                                       0.050     128.022                          

 Hold time                                              -0.154     127.868                          

 Data required time                                                127.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.868                          
 Data arrival time                                                 128.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.972
  Launch Clock Delay      :  2.543
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.332 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.211     127.543         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_225/Q2                    tco                   0.173     127.716 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.599     128.315         u_CORES/conf_sel [0]
 CLMA_58_228/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                 128.315         Logic Levels: 0  
                                                                                   Logic: 0.173ns(22.409%), Route: 0.599ns(77.591%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.432     127.972         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.972                          
 clock uncertainty                                       0.050     128.022                          

 Hold time                                              -0.154     127.868                          

 Data required time                                                127.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.868                          
 Data arrival time                                                 128.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.972
  Launch Clock Delay      :  2.543
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.332     126.332         u_CORES/drck_o   
 USCM_74_107/CLK_USCM              td                    0.000     126.332 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=192)      1.211     127.543         ntclkbufg_3      
 CLMA_58_225/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_225/Q2                    tco                   0.173     127.716 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.599     128.315         u_CORES/conf_sel [0]
 CLMA_58_228/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                 128.315         Logic Levels: 0  
                                                                                   Logic: 0.173ns(22.409%), Route: 0.599ns(77.591%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_108/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.432     127.972         ntclkbufg_0      
 CLMA_58_228/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.972                          
 clock uncertainty                                       0.050     128.022                          

 Hold time                                              -0.154     127.868                          

 Data required time                                                127.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.868                          
 Data arrival time                                                 128.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.400
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.419       3.400         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.198       3.598 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      1.146       4.744         u_CORES/u_debug_core_0/resetn
 CLMA_58_161/RSCO                  td                    0.090       4.834 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.834         ntR55            
 CLMA_58_165/RSCO                  td                    0.074       4.908 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.908         ntR54            
 CLMA_58_169/RSCO                  td                    0.074       4.982 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[11]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       4.982         ntR53            
 CLMA_58_173/RSCO                  td                    0.074       5.056 r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.056         ntR52            
 CLMA_58_177/RSCO                  td                    0.074       5.130 r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.130         ntR51            
 CLMA_58_181/RSCI                                                          r       u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.130         Logic Levels: 5  
                                                                                   Logic: 0.584ns(33.757%), Route: 1.146ns(66.243%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.178      22.883         ntclkbufg_4      
 CLMA_58_181/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.159                          
 clock uncertainty                                      -0.050      23.109                          

 Recovery time                                           0.000      23.109                          

 Data required time                                                 23.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.109                          
 Data arrival time                                                   5.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.979                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[11]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.400
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.419       3.400         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.198       3.598 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      1.146       4.744         u_CORES/u_debug_core_0/resetn
 CLMA_58_161/RSCO                  td                    0.090       4.834 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.834         ntR55            
 CLMA_58_165/RSCO                  td                    0.074       4.908 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.908         ntR54            
 CLMA_58_169/RSCO                  td                    0.074       4.982 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[11]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       4.982         ntR53            
 CLMA_58_173/RSCO                  td                    0.074       5.056 r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.056         ntR52            
 CLMA_58_177/RSCO                  td                    0.074       5.130 r       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.130         ntR51            
 CLMA_58_181/RSCI                                                          r       u_CORES/u_debug_core_0/ram_wadr[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.130         Logic Levels: 5  
                                                                                   Logic: 0.584ns(33.757%), Route: 1.146ns(66.243%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.178      22.883         ntclkbufg_4      
 CLMA_58_181/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.159                          
 clock uncertainty                                      -0.050      23.109                          

 Recovery time                                           0.000      23.109                          

 Data required time                                                 23.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.109                          
 Data arrival time                                                   5.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.979                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.400
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.419       3.400         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.198       3.598 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      1.146       4.744         u_CORES/u_debug_core_0/resetn
 CLMA_58_161/RSCO                  td                    0.090       4.834 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.834         ntR55            
 CLMA_58_165/RSCO                  td                    0.074       4.908 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.908         ntR54            
 CLMA_58_169/RSCO                  td                    0.074       4.982 r       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[11]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       4.982         ntR53            
 CLMA_58_173/RSCO                  td                    0.074       5.056 r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.056         ntR52            
 CLMA_58_177/RSCI                                                          r       u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.056         Logic Levels: 4  
                                                                                   Logic: 0.510ns(30.797%), Route: 1.146ns(69.203%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840      21.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.182      22.887         ntclkbufg_4      
 CLMA_58_177/CLK                                                           r       u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.163                          
 clock uncertainty                                      -0.050      23.113                          

 Recovery time                                           0.000      23.113                          

 Data required time                                                 23.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.113                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.412
  Launch Clock Delay      :  2.913
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.208       2.913         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.186       3.099 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      0.307       3.406         u_CORES/u_debug_core_0/resetn
 CLMA_82_212/RS                                                            r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.406         Logic Levels: 0  
                                                                                   Logic: 0.186ns(37.728%), Route: 0.307ns(62.272%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.431       3.412         ntclkbufg_4      
 CLMA_82_212/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.136                          
 clock uncertainty                                       0.000       3.136                          

 Removal time                                           -0.154       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                   3.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  2.913
  Clock Pessimism Removal :  -0.459
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.208       2.913         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.185       3.098 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      0.238       3.336         u_CORES/u_debug_core_0/resetn
 CLMA_86_200/RSCO                  td                    0.086       3.422 r       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.422         ntR40            
 CLMA_86_204/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.422         Logic Levels: 1  
                                                                                   Logic: 0.271ns(53.242%), Route: 0.238ns(46.758%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.419       3.400         ntclkbufg_4      
 CLMA_86_204/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.459       2.941                          
 clock uncertainty                                       0.000       2.941                          

 Removal time                                            0.000       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  2.913
  Clock Pessimism Removal :  -0.459
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.208       2.913         ntclkbufg_4      
 CLMS_86_205/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_86_205/Q2                    tco                   0.185       3.098 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=213)      0.238       3.336         u_CORES/u_debug_core_0/resetn
 CLMA_86_200/RSCO                  td                    0.086       3.422 r       u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.422         ntR40            
 CLMA_86_204/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.422         Logic Levels: 1  
                                                                                   Logic: 0.271ns(53.242%), Route: 0.238ns(46.758%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=449)      1.419       3.400         ntclkbufg_4      
 CLMA_86_204/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.459       2.941                          
 clock uncertainty                                       0.000       2.941                          

 Removal time                                            0.000       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.481                          
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.431       3.746         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[6]                tco                   1.815       5.561 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[6]
                                   net (fanout=3)        0.746       6.307         nt_ram_rd_data[6]
 IOL_151_241/DO                    td                    0.078       6.385 f       ram_rd_data_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       6.385         ram_rd_data_obuf[6]/ntO
 IOBS_152_241/PAD                  td                    1.886       8.271 f       ram_rd_data_obuf[6]/opit_0/O
                                   net (fanout=1)        0.044       8.315         ram_rd_data[6]   
 F13                                                                       f       ram_rd_data[6] (port)

 Data arrival time                                                   8.315         Logic Levels: 2  
                                                                                   Logic: 3.779ns(82.710%), Route: 0.790ns(17.290%)
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.431       3.746         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[3]                tco                   1.815       5.561 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[3]
                                   net (fanout=3)        0.676       6.237         nt_ram_rd_data[3]
 IOL_151_242/DO                    td                    0.078       6.315 f       ram_rd_data_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.315         ram_rd_data_obuf[3]/ntO
 IOBD_152_242/PAD                  td                    1.886       8.201 f       ram_rd_data_obuf[3]/opit_0/O
                                   net (fanout=1)        0.043       8.244         ram_rd_data[3]   
 F14                                                                       f       ram_rd_data[3] (port)

 Data arrival time                                                   8.244         Logic Levels: 2  
                                                                                   Logic: 3.779ns(84.015%), Route: 0.719ns(15.985%)
====================================================================================================

====================================================================================================

Startpoint  : ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N0              
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_pll_clk/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=2)        0.646       2.315         nt_clk_25m       
 USCM_74_106/CLK_USCM              td                    0.000       2.315 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=10)       1.431       3.746         ntclkbufg_1      
 DRM_122_228/CLKB[0]                                                       r       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_122_228/QA0[1]                tco                   1.815       5.561 f       ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]
                                   net (fanout=3)        0.594       6.155         nt_ram_rd_data[1]
 IOL_151_237/DO                    td                    0.078       6.233 f       ram_rd_data_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.233         ram_rd_data_obuf[1]/ntO
 IOBS_152_237/PAD                  td                    1.886       8.119 f       ram_rd_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.065       8.184         ram_rd_data[1]   
 F17                                                                       f       ram_rd_data[1] (port)

 Data arrival time                                                   8.184         Logic Levels: 2  
                                                                                   Logic: 3.779ns(85.151%), Route: 0.659ns(14.849%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.387       1.429 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.429         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       1.495 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=22)       1.239       2.734         nt_sys_rst_n     
 CLMA_94_228/RS                                                            f       u_ram_rd/ram_rd_addr[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.734         Logic Levels: 2  
                                                                                   Logic: 1.453ns(53.146%), Route: 1.281ns(46.854%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.387       1.429 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.429         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       1.495 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=22)       1.239       2.734         nt_sys_rst_n     
 CLMA_94_228/RS                                                            f       u_ram_rd/ram_rd_addr[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.734         Logic Levels: 2  
                                                                                   Logic: 1.453ns(53.146%), Route: 1.281ns(46.854%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.462       1.504 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.066       1.570 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=22)       1.442       3.012         nt_sys_rst_n     
 CLMA_94_220/RS                                                            r       u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/RS

 Data arrival time                                                   3.012         Logic Levels: 2  
                                                                                   Logic: 1.528ns(50.730%), Route: 1.484ns(49.270%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_62_124/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_124/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.447       10.000          0.553           Low Pulse Width   DRM_62_208/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{clk|u_pll_clk/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.447      20.000          0.553           High Pulse Width  DRM_122_228/CLKB[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 19.447      20.000          0.553           Low Pulse Width   DRM_122_228/CLKB[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 19.700      20.000          0.300           High Pulse Width  CLMA_94_220/CLK         u_ram_rd/ram_rd_addr[0]/opit_0_inv_L5Q/CLK
====================================================================================================

{clk|u_pll_clk/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_122_228/CLKA[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 9.447       10.000          0.553           Low Pulse Width   DRM_122_228/CLKA[0]     ram_2port_inst/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 9.700       10.000          0.300           High Pulse Width  CLMA_106_213/CLK        u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.447      25.000          0.553           High Pulse Width  DRM_62_124/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_62_124/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           High Pulse Width  DRM_62_208/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.700      50.000          0.300           High Pulse Width  CLMA_58_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           Low Pulse Width   CLMA_58_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           High Pulse Width  CLMA_58_228/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/place_route/ip_2port_ram_pnr.adf       
| Output     | C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/report_timing/ip_2port_ram_rtp.adf     
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_2port_ram/prj/report_timing/ip_2port_ram.rtr         
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 452,292,608 bytes
Total CPU  time to report_timing completion : 3.750 sec
Process Total CPU  time to report_timing completion : 3.766 sec
Total real time to report_timing completion : 5.000 sec
