Classic Timing Analyzer report for Cycle_lsl
Wed Jun 05 08:01:58 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'KEY2'
  7. Clock Setup: 'KEY1'
  8. Clock Setup: 'CLK'
  9. Clock Hold: 'KEY2'
 10. Clock Hold: 'KEY1'
 11. Clock Hold: 'CLK'
 12. tco
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                            ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 18.092 ns                        ; C_STATE.S6                      ; HEX4[2]                         ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 238.55 MHz ( period = 4.192 ns ) ; Timer_lsl:U1|\clkc1:countc1[16] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'KEY2'          ; N/A                                      ; None          ; 360.49 MHz ( period = 2.774 ns ) ; Timer_lsl:U1|NUM2[1]            ; Timer_lsl:U1|NUM2[2]            ; KEY2       ; KEY2     ; 0            ;
; Clock Setup: 'KEY1'          ; N/A                                      ; None          ; 387.00 MHz ( period = 2.584 ns ) ; C_STATE.S1                      ; C_STATE.S2                      ; KEY1       ; KEY1     ; 0            ;
; Clock Hold: 'KEY1'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; C_STATE.S0                      ; C_STATE.S1                      ; KEY1       ; KEY1     ; 7            ;
; Clock Hold: 'KEY2'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; C_STATE.S0                      ; C_STATE.S1                      ; KEY2       ; KEY2     ; 6            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; C_STATE.S0                      ; C_STATE.S1                      ; CLK        ; CLK      ; 5            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                 ;                                 ;            ;          ; 18           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; KEY2            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; KEY1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY2'                                                                                                                                                                                              ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 360.49 MHz ( period = 2.774 ns )               ; Timer_lsl:U1|NUM2[1] ; Timer_lsl:U1|NUM2[1] ; KEY2       ; KEY2     ; None                        ; None                      ; 2.560 ns                ;
; N/A   ; 360.49 MHz ( period = 2.774 ns )               ; Timer_lsl:U1|NUM2[1] ; Timer_lsl:U1|NUM2[2] ; KEY2       ; KEY2     ; None                        ; None                      ; 2.560 ns                ;
; N/A   ; 363.11 MHz ( period = 2.754 ns )               ; Timer_lsl:U1|NUM2[0] ; Timer_lsl:U1|NUM2[1] ; KEY2       ; KEY2     ; None                        ; None                      ; 2.543 ns                ;
; N/A   ; 363.11 MHz ( period = 2.754 ns )               ; Timer_lsl:U1|NUM2[0] ; Timer_lsl:U1|NUM2[2] ; KEY2       ; KEY2     ; None                        ; None                      ; 2.543 ns                ;
; N/A   ; 384.76 MHz ( period = 2.599 ns )               ; Timer_lsl:U1|NUM2[2] ; Timer_lsl:U1|NUM2[1] ; KEY2       ; KEY2     ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 384.76 MHz ( period = 2.599 ns )               ; Timer_lsl:U1|NUM2[2] ; Timer_lsl:U1|NUM2[2] ; KEY2       ; KEY2     ; None                        ; None                      ; 2.385 ns                ;
; N/A   ; 421.76 MHz ( period = 2.371 ns )               ; C_STATE.S1           ; C_STATE.S2           ; KEY2       ; KEY2     ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; 447.03 MHz ( period = 2.237 ns )               ; Timer_lsl:U1|NUM2[1] ; Timer_lsl:U1|NUM2[0] ; KEY2       ; KEY2     ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Timer_lsl:U1|NUM2[0] ; Timer_lsl:U1|NUM2[0] ; KEY2       ; KEY2     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S6           ; C_STATE.S2           ; KEY2       ; KEY2     ; None                        ; None                      ; 0.938 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S4           ; C_STATE.S5           ; KEY2       ; KEY2     ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S2           ; C_STATE.S3           ; KEY2       ; KEY2     ; None                        ; None                      ; 0.726 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S3           ; C_STATE.S4           ; KEY2       ; KEY2     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S5           ; C_STATE.S6           ; KEY2       ; KEY2     ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S0           ; C_STATE.S1           ; KEY2       ; KEY2     ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Timer_lsl:U1|NUM2[2] ; Timer_lsl:U1|NUM2[0] ; KEY2       ; KEY2     ; None                        ; None                      ; 1.438 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY1'                                                                                                                                                                                              ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 387.00 MHz ( period = 2.584 ns )               ; C_STATE.S1           ; C_STATE.S2           ; KEY1       ; KEY1     ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; 410.34 MHz ( period = 2.437 ns )               ; Timer_lsl:U1|NUM1[1] ; Timer_lsl:U1|NUM1[1] ; KEY1       ; KEY1     ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; 410.34 MHz ( period = 2.437 ns )               ; Timer_lsl:U1|NUM1[1] ; Timer_lsl:U1|NUM1[2] ; KEY1       ; KEY1     ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; 413.56 MHz ( period = 2.418 ns )               ; C_STATE.S6           ; C_STATE.S2           ; KEY1       ; KEY1     ; None                        ; None                      ; 0.938 ns                ;
; N/A   ; 427.72 MHz ( period = 2.338 ns )               ; Timer_lsl:U1|NUM1[0] ; Timer_lsl:U1|NUM1[1] ; KEY1       ; KEY1     ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; 427.72 MHz ( period = 2.338 ns )               ; Timer_lsl:U1|NUM1[0] ; Timer_lsl:U1|NUM1[2] ; KEY1       ; KEY1     ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S4           ; C_STATE.S5           ; KEY1       ; KEY1     ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S2           ; C_STATE.S3           ; KEY1       ; KEY1     ; None                        ; None                      ; 0.726 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S3           ; C_STATE.S4           ; KEY1       ; KEY1     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S5           ; C_STATE.S6           ; KEY1       ; KEY1     ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Timer_lsl:U1|NUM1[1] ; Timer_lsl:U1|NUM1[0] ; KEY1       ; KEY1     ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Timer_lsl:U1|NUM1[0] ; Timer_lsl:U1|NUM1[0] ; KEY1       ; KEY1     ; None                        ; None                      ; 1.858 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; C_STATE.S0           ; C_STATE.S1           ; KEY1       ; KEY1     ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Timer_lsl:U1|NUM1[2] ; Timer_lsl:U1|NUM1[1] ; KEY1       ; KEY1     ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Timer_lsl:U1|NUM1[2] ; Timer_lsl:U1|NUM1[2] ; KEY1       ; KEY1     ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Timer_lsl:U1|NUM1[2] ; Timer_lsl:U1|NUM1[0] ; KEY1       ; KEY1     ; None                        ; None                      ; 1.624 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; Timer_lsl:U1|\clkc1:countc1[16] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; Timer_lsl:U1|\clk1:count1[18]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 244.92 MHz ( period = 4.083 ns )                    ; Timer_lsl:U1|\clkc1:countc1[16] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.868 ns                ;
; N/A                                     ; 245.04 MHz ( period = 4.081 ns )                    ; Timer_lsl:U1|\clkc1:countc1[16] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; Timer_lsl:U1|\clkc1:countc1[16] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; Timer_lsl:U1|\clkc1:countc1[16] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; 245.22 MHz ( period = 4.078 ns )                    ; Timer_lsl:U1|\clkc1:countc1[16] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; Timer_lsl:U1|\clkc1:countc1[16] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.860 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; Timer_lsl:U1|\clkc1:countc1[0]  ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.823 ns                ;
; N/A                                     ; 248.39 MHz ( period = 4.026 ns )                    ; Timer_lsl:U1|\clkc1:countc1[10] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 249.13 MHz ( period = 4.014 ns )                    ; Timer_lsl:U1|\clkc1:countc1[24] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; Timer_lsl:U1|\clkc1:countc1[0]  ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.794 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; Timer_lsl:U1|\clkc1:countc1[9]  ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; Timer_lsl:U1|\clkc1:countc1[1]  ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; Timer_lsl:U1|\clkc1:countc1[15] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; Timer_lsl:U1|\clkc1:countc1[1]  ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 252.08 MHz ( period = 3.967 ns )                    ; Timer_lsl:U1|\clkc1:countc1[12] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.753 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; Timer_lsl:U1|\clkc1:countc1[0]  ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 252.72 MHz ( period = 3.957 ns )                    ; Timer_lsl:U1|\clkc1:countc1[17] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 252.91 MHz ( period = 3.954 ns )                    ; Timer_lsl:U1|\clkc2:countc2[18] ; Timer_lsl:U1|\clkc2:countc2[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; Timer_lsl:U1|\clkc2:countc2[18] ; Timer_lsl:U1|\clkc2:countc2[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; Timer_lsl:U1|\clkc2:countc2[18] ; Timer_lsl:U1|\clkc2:countc2[12] ; CLK        ; CLK      ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 253.16 MHz ( period = 3.950 ns )                    ; Timer_lsl:U1|\clkc2:countc2[18] ; Timer_lsl:U1|\clkc2:countc2[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 253.29 MHz ( period = 3.948 ns )                    ; Timer_lsl:U1|\clkc2:countc2[18] ; Timer_lsl:U1|\clkc2:countc2[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 253.29 MHz ( period = 3.948 ns )                    ; Timer_lsl:U1|\clkc2:countc2[18] ; Timer_lsl:U1|\clkc2:countc2[11] ; CLK        ; CLK      ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; 254.07 MHz ( period = 3.936 ns )                    ; Timer_lsl:U1|\clkc1:countc1[2]  ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.720 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; Timer_lsl:U1|\clkc1:countc1[1]  ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; Timer_lsl:U1|\clk1:count1[22]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 4.064 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; Timer_lsl:U1|\clkc1:countc1[10] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.43 MHz ( period = 3.915 ns )                    ; Timer_lsl:U1|\clkc1:countc1[10] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; Timer_lsl:U1|\clkc1:countc1[10] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; Timer_lsl:U1|\clkc1:countc1[10] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; Timer_lsl:U1|\clkc1:countc1[10] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; Timer_lsl:U1|\clkc1:countc1[2]  ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.691 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; Timer_lsl:U1|\clkc1:countc1[10] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.695 ns                ;
; N/A                                     ; 256.08 MHz ( period = 3.905 ns )                    ; Timer_lsl:U1|\clkc1:countc1[24] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.691 ns                ;
; N/A                                     ; 256.15 MHz ( period = 3.904 ns )                    ; Timer_lsl:U1|\clkc2:countc2[18] ; Timer_lsl:U1|\clkc2:countc2[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; Timer_lsl:U1|\clkc2:countc2[0]  ; Timer_lsl:U1|\clkc2:countc2[25] ; CLK        ; CLK      ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; Timer_lsl:U1|\clkc1:countc1[24] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.689 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; Timer_lsl:U1|\clkc1:countc1[24] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; Timer_lsl:U1|\clkc1:countc1[24] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.689 ns                ;
; N/A                                     ; 256.41 MHz ( period = 3.900 ns )                    ; Timer_lsl:U1|\clkc1:countc1[24] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 256.54 MHz ( period = 3.898 ns )                    ; Timer_lsl:U1|\clkc1:countc1[9]  ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; Timer_lsl:U1|\clkc1:countc1[24] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; Timer_lsl:U1|\clkc1:countc1[9]  ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; Timer_lsl:U1|\clkc1:countc1[9]  ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; Timer_lsl:U1|\clkc1:countc1[9]  ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; Timer_lsl:U1|\clkc1:countc1[9]  ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; Timer_lsl:U1|\clkc1:countc1[9]  ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; Timer_lsl:U1|\clkc1:countc1[15] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; Timer_lsl:U1|\clk1:count1[20]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 4.009 ns                ;
; N/A                                     ; 258.20 MHz ( period = 3.873 ns )                    ; Timer_lsl:U1|\clkc1:countc1[11] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 258.20 MHz ( period = 3.873 ns )                    ; Timer_lsl:U1|\clkc1:countc1[15] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; Timer_lsl:U1|\clkc1:countc1[15] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.658 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; Timer_lsl:U1|\clkc1:countc1[15] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; Timer_lsl:U1|\clkc1:countc1[15] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.657 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; Timer_lsl:U1|\clkc1:countc1[18] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.654 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; Timer_lsl:U1|\clkc1:countc1[15] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 259.13 MHz ( period = 3.859 ns )                    ; Timer_lsl:U1|\clkc1:countc1[2]  ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 259.20 MHz ( period = 3.858 ns )                    ; Timer_lsl:U1|\clkc1:countc1[12] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; Timer_lsl:U1|\clkc1:countc1[12] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.642 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; Timer_lsl:U1|\clkc1:countc1[12] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; Timer_lsl:U1|\clkc1:countc1[12] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.642 ns                ;
; N/A                                     ; 259.54 MHz ( period = 3.853 ns )                    ; Timer_lsl:U1|\clkc1:countc1[12] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.640 ns                ;
; N/A                                     ; 259.67 MHz ( period = 3.851 ns )                    ; Timer_lsl:U1|\clk1:count1[17]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 3.986 ns                ;
; N/A                                     ; 259.81 MHz ( period = 3.849 ns )                    ; Timer_lsl:U1|\clkc1:countc1[12] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 259.88 MHz ( period = 3.848 ns )                    ; Timer_lsl:U1|\clkc1:countc1[17] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.634 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; Timer_lsl:U1|\clkc1:countc1[17] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; Timer_lsl:U1|\clkc1:countc1[17] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; Timer_lsl:U1|\clkc1:countc1[17] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; Timer_lsl:U1|\clk1:count1[15]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 260.21 MHz ( period = 3.843 ns )                    ; Timer_lsl:U1|\clkc1:countc1[8]  ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 260.21 MHz ( period = 3.843 ns )                    ; Timer_lsl:U1|\clkc1:countc1[17] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 260.48 MHz ( period = 3.839 ns )                    ; Timer_lsl:U1|\clkc1:countc1[17] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.626 ns                ;
; N/A                                     ; 260.96 MHz ( period = 3.832 ns )                    ; Timer_lsl:U1|\clkc2:countc2[1]  ; Timer_lsl:U1|\clkc2:countc2[25] ; CLK        ; CLK      ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 261.10 MHz ( period = 3.830 ns )                    ; Timer_lsl:U1|\clkc1:countc1[3]  ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 262.12 MHz ( period = 3.815 ns )                    ; Timer_lsl:U1|\clk1:count1[18]   ; Timer_lsl:U1|\clk1:count1[8]    ; CLK        ; CLK      ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 262.12 MHz ( period = 3.815 ns )                    ; Timer_lsl:U1|\clkc1:countc1[8]  ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; Timer_lsl:U1|\clk2:count2[0]    ; Timer_lsl:U1|\clk2:count2[21]   ; CLK        ; CLK      ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 263.02 MHz ( period = 3.802 ns )                    ; Timer_lsl:U1|\clkc1:countc1[3]  ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; Timer_lsl:U1|\clkc2:countc2[2]  ; Timer_lsl:U1|\clkc2:countc2[25] ; CLK        ; CLK      ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 263.71 MHz ( period = 3.792 ns )                    ; Timer_lsl:U1|\clkc2:countc2[19] ; Timer_lsl:U1|\clkc2:countc2[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; Timer_lsl:U1|\clkc2:countc2[19] ; Timer_lsl:U1|\clkc2:countc2[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; Timer_lsl:U1|\clkc2:countc2[19] ; Timer_lsl:U1|\clkc2:countc2[12] ; CLK        ; CLK      ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 263.99 MHz ( period = 3.788 ns )                    ; Timer_lsl:U1|\clkc2:countc2[19] ; Timer_lsl:U1|\clkc2:countc2[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.13 MHz ( period = 3.786 ns )                    ; Timer_lsl:U1|\clkc2:countc2[19] ; Timer_lsl:U1|\clkc2:countc2[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.572 ns                ;
; N/A                                     ; 264.13 MHz ( period = 3.786 ns )                    ; Timer_lsl:U1|\clkc2:countc2[19] ; Timer_lsl:U1|\clkc2:countc2[11] ; CLK        ; CLK      ; None                        ; None                      ; 3.572 ns                ;
; N/A                                     ; 264.48 MHz ( period = 3.781 ns )                    ; Timer_lsl:U1|\clk1:count1[21]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 3.916 ns                ;
; N/A                                     ; 264.76 MHz ( period = 3.777 ns )                    ; Timer_lsl:U1|\clkc1:countc1[23] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 264.90 MHz ( period = 3.775 ns )                    ; Timer_lsl:U1|\clkc2:countc2[18] ; Timer_lsl:U1|\clkc2:countc2[25] ; CLK        ; CLK      ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 265.53 MHz ( period = 3.766 ns )                    ; Timer_lsl:U1|\clkc1:countc1[8]  ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; 265.67 MHz ( period = 3.764 ns )                    ; Timer_lsl:U1|\clkc1:countc1[11] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.547 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; Timer_lsl:U1|\clkc1:countc1[11] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 265.89 MHz ( period = 3.761 ns )                    ; Timer_lsl:U1|\clkc1:countc1[11] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 265.89 MHz ( period = 3.761 ns )                    ; Timer_lsl:U1|\clkc1:countc1[11] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; Timer_lsl:U1|\clkc1:countc1[11] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.543 ns                ;
; N/A                                     ; 266.03 MHz ( period = 3.759 ns )                    ; Timer_lsl:U1|\clkc1:countc1[18] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 266.17 MHz ( period = 3.757 ns )                    ; Timer_lsl:U1|\clkc1:countc1[18] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.543 ns                ;
; N/A                                     ; 266.24 MHz ( period = 3.756 ns )                    ; Timer_lsl:U1|\clkc1:countc1[18] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.542 ns                ;
; N/A                                     ; 266.24 MHz ( period = 3.756 ns )                    ; Timer_lsl:U1|\clkc1:countc1[18] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.543 ns                ;
; N/A                                     ; 266.31 MHz ( period = 3.755 ns )                    ; Timer_lsl:U1|\clkc1:countc1[11] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.539 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; Timer_lsl:U1|\clkc1:countc1[18] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 266.38 MHz ( period = 3.754 ns )                    ; Timer_lsl:U1|\clk1:count1[16]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 3.889 ns                ;
; N/A                                     ; 266.45 MHz ( period = 3.753 ns )                    ; Timer_lsl:U1|\clkc1:countc1[3]  ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; Timer_lsl:U1|\clkc1:countc1[18] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; Timer_lsl:U1|\clkc2:countc2[19] ; Timer_lsl:U1|\clkc2:countc2[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 267.38 MHz ( period = 3.740 ns )                    ; Timer_lsl:U1|\clkc1:countc1[21] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; Timer_lsl:U1|\clkc1:countc1[16] ; Timer_lsl:U1|clkc1_data         ; CLK        ; CLK      ; None                        ; None                      ; 3.863 ns                ;
; N/A                                     ; 268.46 MHz ( period = 3.725 ns )                    ; Timer_lsl:U1|\clkc2:countc2[3]  ; Timer_lsl:U1|\clkc2:countc2[25] ; CLK        ; CLK      ; None                        ; None                      ; 3.512 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; Timer_lsl:U1|\clkc2:countc2[25] ; Timer_lsl:U1|\clkc2:countc2[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.506 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; Timer_lsl:U1|\clkc2:countc2[25] ; Timer_lsl:U1|\clkc2:countc2[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.505 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; Timer_lsl:U1|\clkc2:countc2[25] ; Timer_lsl:U1|\clkc2:countc2[12] ; CLK        ; CLK      ; None                        ; None                      ; 3.505 ns                ;
; N/A                                     ; 269.11 MHz ( period = 3.716 ns )                    ; Timer_lsl:U1|\clkc2:countc2[25] ; Timer_lsl:U1|\clkc2:countc2[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 269.18 MHz ( period = 3.715 ns )                    ; Timer_lsl:U1|\clkc1:countc1[14] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; Timer_lsl:U1|\clkc2:countc2[25] ; Timer_lsl:U1|\clkc2:countc2[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; Timer_lsl:U1|\clkc2:countc2[25] ; Timer_lsl:U1|\clkc2:countc2[11] ; CLK        ; CLK      ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 270.34 MHz ( period = 3.699 ns )                    ; Timer_lsl:U1|\clkc1:countc1[4]  ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; Timer_lsl:U1|\clkc1:countc1[22] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 271.59 MHz ( period = 3.682 ns )                    ; Timer_lsl:U1|\clkc1:countc1[20] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; 271.67 MHz ( period = 3.681 ns )                    ; Timer_lsl:U1|\clk1:count1[8]    ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; Timer_lsl:U1|\clkc2:countc2[15] ; Timer_lsl:U1|\clkc2:countc2[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.463 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; Timer_lsl:U1|\clkc2:countc2[15] ; Timer_lsl:U1|\clkc2:countc2[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.462 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; Timer_lsl:U1|\clkc2:countc2[15] ; Timer_lsl:U1|\clkc2:countc2[12] ; CLK        ; CLK      ; None                        ; None                      ; 3.462 ns                ;
; N/A                                     ; 272.11 MHz ( period = 3.675 ns )                    ; Timer_lsl:U1|\clkc2:countc2[23] ; Timer_lsl:U1|\clkc2:countc2[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.461 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; Timer_lsl:U1|\clkc2:countc2[23] ; Timer_lsl:U1|\clkc2:countc2[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 272.18 MHz ( period = 3.674 ns )                    ; Timer_lsl:U1|\clkc2:countc2[23] ; Timer_lsl:U1|\clkc2:countc2[12] ; CLK        ; CLK      ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 272.26 MHz ( period = 3.673 ns )                    ; Timer_lsl:U1|\clkc2:countc2[15] ; Timer_lsl:U1|\clkc2:countc2[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 272.41 MHz ( period = 3.671 ns )                    ; Timer_lsl:U1|\clkc2:countc2[8]  ; Timer_lsl:U1|\clkc2:countc2[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.458 ns                ;
; N/A                                     ; 272.41 MHz ( period = 3.671 ns )                    ; Timer_lsl:U1|\clkc2:countc2[15] ; Timer_lsl:U1|\clkc2:countc2[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 272.41 MHz ( period = 3.671 ns )                    ; Timer_lsl:U1|\clkc2:countc2[23] ; Timer_lsl:U1|\clkc2:countc2[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 272.41 MHz ( period = 3.671 ns )                    ; Timer_lsl:U1|\clkc2:countc2[15] ; Timer_lsl:U1|\clkc2:countc2[11] ; CLK        ; CLK      ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 272.41 MHz ( period = 3.671 ns )                    ; Timer_lsl:U1|\clkc1:countc1[4]  ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 272.48 MHz ( period = 3.670 ns )                    ; Timer_lsl:U1|\clkc2:countc2[25] ; Timer_lsl:U1|\clkc2:countc2[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 272.48 MHz ( period = 3.670 ns )                    ; Timer_lsl:U1|\clkc2:countc2[8]  ; Timer_lsl:U1|\clkc2:countc2[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 272.48 MHz ( period = 3.670 ns )                    ; Timer_lsl:U1|\clkc2:countc2[8]  ; Timer_lsl:U1|\clkc2:countc2[12] ; CLK        ; CLK      ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; Timer_lsl:U1|\clkc2:countc2[23] ; Timer_lsl:U1|\clkc2:countc2[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; Timer_lsl:U1|\clkc2:countc2[23] ; Timer_lsl:U1|\clkc2:countc2[11] ; CLK        ; CLK      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 272.63 MHz ( period = 3.668 ns )                    ; Timer_lsl:U1|\clkc1:countc1[23] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 272.70 MHz ( period = 3.667 ns )                    ; Timer_lsl:U1|\clkc2:countc2[8]  ; Timer_lsl:U1|\clkc2:countc2[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 272.78 MHz ( period = 3.666 ns )                    ; Timer_lsl:U1|\clkc1:countc1[23] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; Timer_lsl:U1|\clkc2:countc2[0]  ; Timer_lsl:U1|\clkc2:countc2[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; Timer_lsl:U1|\clkc2:countc2[8]  ; Timer_lsl:U1|\clkc2:countc2[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; Timer_lsl:U1|\clkc2:countc2[8]  ; Timer_lsl:U1|\clkc2:countc2[11] ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; Timer_lsl:U1|\clkc1:countc1[23] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.451 ns                ;
; N/A                                     ; 272.85 MHz ( period = 3.665 ns )                    ; Timer_lsl:U1|\clkc1:countc1[23] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.452 ns                ;
; N/A                                     ; 272.93 MHz ( period = 3.664 ns )                    ; Timer_lsl:U1|\clk1:count1[13]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 3.799 ns                ;
; N/A                                     ; 273.00 MHz ( period = 3.663 ns )                    ; Timer_lsl:U1|\clkc1:countc1[23] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 273.30 MHz ( period = 3.659 ns )                    ; Timer_lsl:U1|\clkc1:countc1[23] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.446 ns                ;
; N/A                                     ; 273.30 MHz ( period = 3.659 ns )                    ; Timer_lsl:U1|\clk1:count1[14]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 3.793 ns                ;
; N/A                                     ; 273.82 MHz ( period = 3.652 ns )                    ; Timer_lsl:U1|\clkc1:countc1[13] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 274.50 MHz ( period = 3.643 ns )                    ; Timer_lsl:U1|\clk1:count1[19]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 274.57 MHz ( period = 3.642 ns )                    ; Timer_lsl:U1|\clkc2:countc2[9]  ; Timer_lsl:U1|\clkc2:countc2[25] ; CLK        ; CLK      ; None                        ; None                      ; 3.428 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; Timer_lsl:U1|\clk:count[0]      ; Timer_lsl:U1|\clk:count[23]     ; CLK        ; CLK      ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 274.95 MHz ( period = 3.637 ns )                    ; Timer_lsl:U1|\clk2:count2[7]    ; Timer_lsl:U1|\clk2:count2[13]   ; CLK        ; CLK      ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; Timer_lsl:U1|\clk2:count2[7]    ; Timer_lsl:U1|\clk2:count2[17]   ; CLK        ; CLK      ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 275.10 MHz ( period = 3.635 ns )                    ; Timer_lsl:U1|\clk2:count2[7]    ; Timer_lsl:U1|\clk2:count2[18]   ; CLK        ; CLK      ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.10 MHz ( period = 3.635 ns )                    ; Timer_lsl:U1|\clk2:count2[7]    ; Timer_lsl:U1|\clk2:count2[21]   ; CLK        ; CLK      ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.25 MHz ( period = 3.633 ns )                    ; Timer_lsl:U1|\clkc2:countc2[24] ; Timer_lsl:U1|\clkc2:countc2[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; Timer_lsl:U1|\clkc2:countc2[24] ; Timer_lsl:U1|\clkc2:countc2[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; Timer_lsl:U1|\clkc2:countc2[24] ; Timer_lsl:U1|\clkc2:countc2[12] ; CLK        ; CLK      ; None                        ; None                      ; 3.418 ns                ;
; N/A                                     ; 275.41 MHz ( period = 3.631 ns )                    ; Timer_lsl:U1|\clkc1:countc1[21] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 275.56 MHz ( period = 3.629 ns )                    ; Timer_lsl:U1|\clkc2:countc2[24] ; Timer_lsl:U1|\clkc2:countc2[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 275.56 MHz ( period = 3.629 ns )                    ; Timer_lsl:U1|\clkc1:countc1[21] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; Timer_lsl:U1|\clkc1:countc1[21] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; Timer_lsl:U1|\clkc1:countc1[21] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; Timer_lsl:U1|\clk1:count1[11]   ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 3.762 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; Timer_lsl:U1|\clkc2:countc2[15] ; Timer_lsl:U1|\clkc2:countc2[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; Timer_lsl:U1|\clkc2:countc2[24] ; Timer_lsl:U1|\clkc2:countc2[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; Timer_lsl:U1|\clkc2:countc2[24] ; Timer_lsl:U1|\clkc2:countc2[11] ; CLK        ; CLK      ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 275.79 MHz ( period = 3.626 ns )                    ; Timer_lsl:U1|\clkc1:countc1[21] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 275.86 MHz ( period = 3.625 ns )                    ; Timer_lsl:U1|\clkc2:countc2[23] ; Timer_lsl:U1|\clkc2:countc2[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 276.01 MHz ( period = 3.623 ns )                    ; Timer_lsl:U1|\clkc2:countc2[4]  ; Timer_lsl:U1|\clkc2:countc2[25] ; CLK        ; CLK      ; None                        ; None                      ; 3.410 ns                ;
; N/A                                     ; 276.09 MHz ( period = 3.622 ns )                    ; Timer_lsl:U1|\clkc1:countc1[21] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 276.09 MHz ( period = 3.622 ns )                    ; Timer_lsl:U1|\clkc1:countc1[4]  ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 276.17 MHz ( period = 3.621 ns )                    ; Timer_lsl:U1|\clkc2:countc2[8]  ; Timer_lsl:U1|\clkc2:countc2[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 276.24 MHz ( period = 3.620 ns )                    ; Timer_lsl:U1|\clk2:count2[0]    ; Timer_lsl:U1|\clk2:count2[17]   ; CLK        ; CLK      ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 276.24 MHz ( period = 3.620 ns )                    ; Timer_lsl:U1|\clkc1:countc1[5]  ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; Timer_lsl:U1|\clkc2:countc2[19] ; Timer_lsl:U1|\clkc2:countc2[25] ; CLK        ; CLK      ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; Timer_lsl:U1|\clk1:count1[22]   ; Timer_lsl:U1|\clk1:count1[8]    ; CLK        ; CLK      ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 277.01 MHz ( period = 3.610 ns )                    ; Timer_lsl:U1|\clk1:count1[9]    ; Timer_lsl:U1|clk1_data          ; CLK        ; CLK      ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 277.09 MHz ( period = 3.609 ns )                    ; Timer_lsl:U1|\clk1:count1[18]   ; Timer_lsl:U1|\clk1:count1[18]   ; CLK        ; CLK      ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 277.09 MHz ( period = 3.609 ns )                    ; Timer_lsl:U1|\clkc1:countc1[19] ; Timer_lsl:U1|\clkc1:countc1[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 277.16 MHz ( period = 3.608 ns )                    ; Timer_lsl:U1|\clk1:count1[18]   ; Timer_lsl:U1|\clk1:count1[19]   ; CLK        ; CLK      ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 277.16 MHz ( period = 3.608 ns )                    ; Timer_lsl:U1|\clkc2:countc2[21] ; Timer_lsl:U1|\clkc2:countc2[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; Timer_lsl:U1|\clkc2:countc2[21] ; Timer_lsl:U1|\clkc2:countc2[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 277.24 MHz ( period = 3.607 ns )                    ; Timer_lsl:U1|\clkc2:countc2[21] ; Timer_lsl:U1|\clkc2:countc2[12] ; CLK        ; CLK      ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 277.32 MHz ( period = 3.606 ns )                    ; Timer_lsl:U1|\clkc1:countc1[14] ; Timer_lsl:U1|\clkc1:countc1[10] ; CLK        ; CLK      ; None                        ; None                      ; 3.392 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; Timer_lsl:U1|\clk:count[1]      ; Timer_lsl:U1|\clk:count[23]     ; CLK        ; CLK      ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; Timer_lsl:U1|\clkc2:countc2[21] ; Timer_lsl:U1|\clkc2:countc2[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; Timer_lsl:U1|\clkc1:countc1[14] ; Timer_lsl:U1|\clkc1:countc1[13] ; CLK        ; CLK      ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; Timer_lsl:U1|\clkc1:countc1[14] ; Timer_lsl:U1|\clkc1:countc1[8]  ; CLK        ; CLK      ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; Timer_lsl:U1|\clkc1:countc1[14] ; Timer_lsl:U1|\clkc1:countc1[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.390 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; Timer_lsl:U1|\clkc2:countc2[21] ; Timer_lsl:U1|\clkc2:countc2[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; Timer_lsl:U1|\clkc2:countc2[21] ; Timer_lsl:U1|\clkc2:countc2[11] ; CLK        ; CLK      ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; Timer_lsl:U1|\clkc1:countc1[14] ; Timer_lsl:U1|\clkc1:countc1[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 278.01 MHz ( period = 3.597 ns )                    ; Timer_lsl:U1|\clkc1:countc1[14] ; Timer_lsl:U1|\clkc1:countc1[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 278.09 MHz ( period = 3.596 ns )                    ; Timer_lsl:U1|\clkc2:countc2[7]  ; Timer_lsl:U1|\clkc2:countc2[9]  ; CLK        ; CLK      ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 278.16 MHz ( period = 3.595 ns )                    ; Timer_lsl:U1|\clkc2:countc2[7]  ; Timer_lsl:U1|\clkc2:countc2[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.16 MHz ( period = 3.595 ns )                    ; Timer_lsl:U1|\clkc2:countc2[7]  ; Timer_lsl:U1|\clkc2:countc2[12] ; CLK        ; CLK      ; None                        ; None                      ; 3.382 ns                ;
; N/A                                     ; 278.24 MHz ( period = 3.594 ns )                    ; Timer_lsl:U1|\clk1:count1[0]    ; Timer_lsl:U1|\clk1:count1[22]   ; CLK        ; CLK      ; None                        ; None                      ; 3.383 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'KEY2'                                                                                                                                                              ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From       ; To         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; C_STATE.S0 ; C_STATE.S1 ; KEY2       ; KEY2     ; None                       ; None                       ; 0.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S5 ; C_STATE.S6 ; KEY2       ; KEY2     ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S3 ; C_STATE.S4 ; KEY2       ; KEY2     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S2 ; C_STATE.S3 ; KEY2       ; KEY2     ; None                       ; None                       ; 0.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S4 ; C_STATE.S5 ; KEY2       ; KEY2     ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S6 ; C_STATE.S2 ; KEY2       ; KEY2     ; None                       ; None                       ; 0.938 ns                 ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'KEY1'                                                                                                                                                              ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From       ; To         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; C_STATE.S0 ; C_STATE.S1 ; KEY1       ; KEY1     ; None                       ; None                       ; 0.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S5 ; C_STATE.S6 ; KEY1       ; KEY1     ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S3 ; C_STATE.S4 ; KEY1       ; KEY1     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S2 ; C_STATE.S3 ; KEY1       ; KEY1     ; None                       ; None                       ; 0.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S4 ; C_STATE.S5 ; KEY1       ; KEY1     ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S6 ; C_STATE.S2 ; KEY1       ; KEY1     ; None                       ; None                       ; 0.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S1 ; C_STATE.S2 ; KEY1       ; KEY1     ; None                       ; None                       ; 1.104 ns                 ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                               ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From       ; To         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; C_STATE.S0 ; C_STATE.S1 ; CLK        ; CLK      ; None                       ; None                       ; 0.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S5 ; C_STATE.S6 ; CLK        ; CLK      ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S3 ; C_STATE.S4 ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S2 ; C_STATE.S3 ; CLK        ; CLK      ; None                       ; None                       ; 0.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; C_STATE.S4 ; C_STATE.S5 ; CLK        ; CLK      ; None                       ; None                       ; 0.740 ns                 ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To      ; From Clock ;
+-------+--------------+------------+------------+---------+------------+
; N/A   ; None         ; 18.092 ns  ; C_STATE.S6 ; HEX4[2] ; CLK        ;
; N/A   ; None         ; 17.834 ns  ; C_STATE.S6 ; HEX4[2] ; KEY2       ;
; N/A   ; None         ; 17.787 ns  ; C_STATE.S6 ; HEX4[2] ; KEY1       ;
; N/A   ; None         ; 17.773 ns  ; C_STATE.S4 ; HEX4[2] ; CLK        ;
; N/A   ; None         ; 17.515 ns  ; C_STATE.S4 ; HEX4[2] ; KEY2       ;
; N/A   ; None         ; 17.468 ns  ; C_STATE.S4 ; HEX4[2] ; KEY1       ;
; N/A   ; None         ; 17.277 ns  ; C_STATE.S4 ; HEX0[1] ; CLK        ;
; N/A   ; None         ; 17.099 ns  ; C_STATE.S3 ; HEX0[1] ; CLK        ;
; N/A   ; None         ; 17.019 ns  ; C_STATE.S4 ; HEX0[1] ; KEY2       ;
; N/A   ; None         ; 16.972 ns  ; C_STATE.S4 ; HEX0[1] ; KEY1       ;
; N/A   ; None         ; 16.898 ns  ; C_STATE.S2 ; HEX0[2] ; CLK        ;
; N/A   ; None         ; 16.846 ns  ; C_STATE.S2 ; HEX0[0] ; CLK        ;
; N/A   ; None         ; 16.841 ns  ; C_STATE.S3 ; HEX0[1] ; KEY2       ;
; N/A   ; None         ; 16.831 ns  ; C_STATE.S2 ; HEX0[3] ; CLK        ;
; N/A   ; None         ; 16.794 ns  ; C_STATE.S3 ; HEX0[1] ; KEY1       ;
; N/A   ; None         ; 16.790 ns  ; C_STATE.S4 ; HEX4[1] ; CLK        ;
; N/A   ; None         ; 16.786 ns  ; C_STATE.S0 ; HEX0[2] ; CLK        ;
; N/A   ; None         ; 16.731 ns  ; C_STATE.S6 ; HEX4[1] ; CLK        ;
; N/A   ; None         ; 16.701 ns  ; C_STATE.S1 ; HEX0[0] ; CLK        ;
; N/A   ; None         ; 16.686 ns  ; C_STATE.S1 ; HEX0[3] ; CLK        ;
; N/A   ; None         ; 16.640 ns  ; C_STATE.S2 ; HEX0[2] ; KEY2       ;
; N/A   ; None         ; 16.616 ns  ; C_STATE.S5 ; HEX4[1] ; CLK        ;
; N/A   ; None         ; 16.593 ns  ; C_STATE.S2 ; HEX0[2] ; KEY1       ;
; N/A   ; None         ; 16.590 ns  ; C_STATE.S2 ; HEX0[6] ; CLK        ;
; N/A   ; None         ; 16.588 ns  ; C_STATE.S2 ; HEX0[0] ; KEY2       ;
; N/A   ; None         ; 16.573 ns  ; C_STATE.S2 ; HEX0[3] ; KEY2       ;
; N/A   ; None         ; 16.541 ns  ; C_STATE.S2 ; HEX0[0] ; KEY1       ;
; N/A   ; None         ; 16.532 ns  ; C_STATE.S4 ; HEX4[1] ; KEY2       ;
; N/A   ; None         ; 16.528 ns  ; C_STATE.S0 ; HEX0[2] ; KEY2       ;
; N/A   ; None         ; 16.526 ns  ; C_STATE.S2 ; HEX0[3] ; KEY1       ;
; N/A   ; None         ; 16.485 ns  ; C_STATE.S4 ; HEX4[1] ; KEY1       ;
; N/A   ; None         ; 16.481 ns  ; C_STATE.S0 ; HEX0[2] ; KEY1       ;
; N/A   ; None         ; 16.473 ns  ; C_STATE.S6 ; HEX4[1] ; KEY2       ;
; N/A   ; None         ; 16.445 ns  ; C_STATE.S1 ; HEX0[6] ; CLK        ;
; N/A   ; None         ; 16.443 ns  ; C_STATE.S1 ; HEX0[0] ; KEY2       ;
; N/A   ; None         ; 16.428 ns  ; C_STATE.S1 ; HEX0[3] ; KEY2       ;
; N/A   ; None         ; 16.426 ns  ; C_STATE.S6 ; HEX4[1] ; KEY1       ;
; N/A   ; None         ; 16.396 ns  ; C_STATE.S1 ; HEX0[0] ; KEY1       ;
; N/A   ; None         ; 16.381 ns  ; C_STATE.S1 ; HEX0[3] ; KEY1       ;
; N/A   ; None         ; 16.377 ns  ; C_STATE.S1 ; HEX0[4] ; CLK        ;
; N/A   ; None         ; 16.358 ns  ; C_STATE.S5 ; HEX4[1] ; KEY2       ;
; N/A   ; None         ; 16.332 ns  ; C_STATE.S2 ; HEX0[6] ; KEY2       ;
; N/A   ; None         ; 16.312 ns  ; C_STATE.S6 ; HEX4[6] ; CLK        ;
; N/A   ; None         ; 16.311 ns  ; C_STATE.S5 ; HEX4[1] ; KEY1       ;
; N/A   ; None         ; 16.285 ns  ; C_STATE.S2 ; HEX0[6] ; KEY1       ;
; N/A   ; None         ; 16.277 ns  ; C_STATE.S6 ; HEX4[3] ; CLK        ;
; N/A   ; None         ; 16.269 ns  ; C_STATE.S5 ; HEX0[2] ; CLK        ;
; N/A   ; None         ; 16.217 ns  ; C_STATE.S6 ; HEX0[0] ; CLK        ;
; N/A   ; None         ; 16.211 ns  ; C_STATE.S6 ; HEX0[4] ; CLK        ;
; N/A   ; None         ; 16.202 ns  ; C_STATE.S6 ; HEX0[3] ; CLK        ;
; N/A   ; None         ; 16.187 ns  ; C_STATE.S1 ; HEX0[6] ; KEY2       ;
; N/A   ; None         ; 16.140 ns  ; C_STATE.S1 ; HEX0[6] ; KEY1       ;
; N/A   ; None         ; 16.119 ns  ; C_STATE.S1 ; HEX0[4] ; KEY2       ;
; N/A   ; None         ; 16.072 ns  ; C_STATE.S1 ; HEX0[4] ; KEY1       ;
; N/A   ; None         ; 16.054 ns  ; C_STATE.S6 ; HEX4[6] ; KEY2       ;
; N/A   ; None         ; 16.024 ns  ; C_STATE.S5 ; HEX4[6] ; CLK        ;
; N/A   ; None         ; 16.019 ns  ; C_STATE.S6 ; HEX4[3] ; KEY2       ;
; N/A   ; None         ; 16.011 ns  ; C_STATE.S5 ; HEX0[2] ; KEY2       ;
; N/A   ; None         ; 16.007 ns  ; C_STATE.S6 ; HEX4[6] ; KEY1       ;
; N/A   ; None         ; 15.997 ns  ; C_STATE.S6 ; HEX4[0] ; CLK        ;
; N/A   ; None         ; 15.989 ns  ; C_STATE.S5 ; HEX4[3] ; CLK        ;
; N/A   ; None         ; 15.972 ns  ; C_STATE.S6 ; HEX4[3] ; KEY1       ;
; N/A   ; None         ; 15.964 ns  ; C_STATE.S5 ; HEX0[2] ; KEY1       ;
; N/A   ; None         ; 15.961 ns  ; C_STATE.S6 ; HEX0[6] ; CLK        ;
; N/A   ; None         ; 15.959 ns  ; C_STATE.S6 ; HEX0[0] ; KEY2       ;
; N/A   ; None         ; 15.953 ns  ; C_STATE.S6 ; HEX0[4] ; KEY2       ;
; N/A   ; None         ; 15.944 ns  ; C_STATE.S6 ; HEX0[3] ; KEY2       ;
; N/A   ; None         ; 15.912 ns  ; C_STATE.S6 ; HEX0[0] ; KEY1       ;
; N/A   ; None         ; 15.906 ns  ; C_STATE.S6 ; HEX0[4] ; KEY1       ;
; N/A   ; None         ; 15.897 ns  ; C_STATE.S6 ; HEX0[3] ; KEY1       ;
; N/A   ; None         ; 15.766 ns  ; C_STATE.S5 ; HEX4[6] ; KEY2       ;
; N/A   ; None         ; 15.748 ns  ; C_STATE.S5 ; HEX4[4] ; CLK        ;
; N/A   ; None         ; 15.739 ns  ; C_STATE.S6 ; HEX4[0] ; KEY2       ;
; N/A   ; None         ; 15.731 ns  ; C_STATE.S5 ; HEX4[3] ; KEY2       ;
; N/A   ; None         ; 15.719 ns  ; C_STATE.S5 ; HEX4[6] ; KEY1       ;
; N/A   ; None         ; 15.709 ns  ; C_STATE.S5 ; HEX4[0] ; CLK        ;
; N/A   ; None         ; 15.703 ns  ; C_STATE.S6 ; HEX0[6] ; KEY2       ;
; N/A   ; None         ; 15.692 ns  ; C_STATE.S6 ; HEX4[0] ; KEY1       ;
; N/A   ; None         ; 15.684 ns  ; C_STATE.S5 ; HEX4[3] ; KEY1       ;
; N/A   ; None         ; 15.656 ns  ; C_STATE.S6 ; HEX0[6] ; KEY1       ;
; N/A   ; None         ; 15.490 ns  ; C_STATE.S5 ; HEX4[4] ; KEY2       ;
; N/A   ; None         ; 15.451 ns  ; C_STATE.S5 ; HEX4[0] ; KEY2       ;
; N/A   ; None         ; 15.443 ns  ; C_STATE.S5 ; HEX4[4] ; KEY1       ;
; N/A   ; None         ; 15.404 ns  ; C_STATE.S5 ; HEX4[0] ; KEY1       ;
; N/A   ; None         ; 14.358 ns  ; C_STATE.S5 ; HEX1[1] ; CLK        ;
; N/A   ; None         ; 14.337 ns  ; C_STATE.S0 ; HEX1[1] ; CLK        ;
; N/A   ; None         ; 14.218 ns  ; C_STATE.S2 ; HEX1[0] ; CLK        ;
; N/A   ; None         ; 14.136 ns  ; C_STATE.S4 ; HEX2[3] ; CLK        ;
; N/A   ; None         ; 14.119 ns  ; C_STATE.S4 ; HEX2[0] ; CLK        ;
; N/A   ; None         ; 14.100 ns  ; C_STATE.S5 ; HEX1[1] ; KEY2       ;
; N/A   ; None         ; 14.096 ns  ; C_STATE.S4 ; HEX2[6] ; CLK        ;
; N/A   ; None         ; 14.088 ns  ; C_STATE.S4 ; HEX3[0] ; CLK        ;
; N/A   ; None         ; 14.079 ns  ; C_STATE.S0 ; HEX1[1] ; KEY2       ;
; N/A   ; None         ; 14.053 ns  ; C_STATE.S5 ; HEX1[1] ; KEY1       ;
; N/A   ; None         ; 14.038 ns  ; C_STATE.S4 ; HEX3[3] ; CLK        ;
; N/A   ; None         ; 14.032 ns  ; C_STATE.S0 ; HEX1[1] ; KEY1       ;
; N/A   ; None         ; 14.020 ns  ; C_STATE.S4 ; HEX1[1] ; CLK        ;
; N/A   ; None         ; 13.971 ns  ; C_STATE.S5 ; HEX3[0] ; CLK        ;
; N/A   ; None         ; 13.960 ns  ; C_STATE.S2 ; HEX1[0] ; KEY2       ;
; N/A   ; None         ; 13.958 ns  ; C_STATE.S3 ; HEX2[3] ; CLK        ;
; N/A   ; None         ; 13.941 ns  ; C_STATE.S3 ; HEX2[0] ; CLK        ;
; N/A   ; None         ; 13.921 ns  ; C_STATE.S5 ; HEX3[3] ; CLK        ;
; N/A   ; None         ; 13.918 ns  ; C_STATE.S3 ; HEX2[6] ; CLK        ;
; N/A   ; None         ; 13.913 ns  ; C_STATE.S2 ; HEX1[0] ; KEY1       ;
; N/A   ; None         ; 13.902 ns  ; C_STATE.S3 ; HEX2[1] ; CLK        ;
; N/A   ; None         ; 13.878 ns  ; C_STATE.S4 ; HEX2[3] ; KEY2       ;
; N/A   ; None         ; 13.861 ns  ; C_STATE.S4 ; HEX2[0] ; KEY2       ;
; N/A   ; None         ; 13.838 ns  ; C_STATE.S4 ; HEX2[6] ; KEY2       ;
; N/A   ; None         ; 13.831 ns  ; C_STATE.S4 ; HEX2[3] ; KEY1       ;
; N/A   ; None         ; 13.830 ns  ; C_STATE.S4 ; HEX3[0] ; KEY2       ;
; N/A   ; None         ; 13.814 ns  ; C_STATE.S4 ; HEX2[0] ; KEY1       ;
; N/A   ; None         ; 13.814 ns  ; C_STATE.S2 ; HEX1[3] ; CLK        ;
; N/A   ; None         ; 13.811 ns  ; C_STATE.S1 ; HEX1[2] ; CLK        ;
; N/A   ; None         ; 13.809 ns  ; C_STATE.S2 ; HEX2[1] ; CLK        ;
; N/A   ; None         ; 13.791 ns  ; C_STATE.S4 ; HEX2[6] ; KEY1       ;
; N/A   ; None         ; 13.784 ns  ; C_STATE.S2 ; HEX1[6] ; CLK        ;
; N/A   ; None         ; 13.783 ns  ; C_STATE.S4 ; HEX3[0] ; KEY1       ;
; N/A   ; None         ; 13.783 ns  ; C_STATE.S6 ; HEX1[2] ; CLK        ;
; N/A   ; None         ; 13.780 ns  ; C_STATE.S4 ; HEX3[3] ; KEY2       ;
; N/A   ; None         ; 13.780 ns  ; C_STATE.S4 ; HEX3[6] ; CLK        ;
; N/A   ; None         ; 13.780 ns  ; C_STATE.S3 ; HEX1[2] ; CLK        ;
; N/A   ; None         ; 13.772 ns  ; C_STATE.S3 ; HEX1[0] ; CLK        ;
; N/A   ; None         ; 13.762 ns  ; C_STATE.S4 ; HEX1[1] ; KEY2       ;
; N/A   ; None         ; 13.733 ns  ; C_STATE.S4 ; HEX3[3] ; KEY1       ;
; N/A   ; None         ; 13.715 ns  ; C_STATE.S4 ; HEX1[1] ; KEY1       ;
; N/A   ; None         ; 13.714 ns  ; C_STATE.S2 ; HEX2[2] ; CLK        ;
; N/A   ; None         ; 13.713 ns  ; C_STATE.S5 ; HEX3[0] ; KEY2       ;
; N/A   ; None         ; 13.700 ns  ; C_STATE.S3 ; HEX2[3] ; KEY2       ;
; N/A   ; None         ; 13.683 ns  ; C_STATE.S3 ; HEX2[0] ; KEY2       ;
; N/A   ; None         ; 13.666 ns  ; C_STATE.S5 ; HEX3[0] ; KEY1       ;
; N/A   ; None         ; 13.663 ns  ; C_STATE.S5 ; HEX3[3] ; KEY2       ;
; N/A   ; None         ; 13.663 ns  ; C_STATE.S5 ; HEX3[6] ; CLK        ;
; N/A   ; None         ; 13.660 ns  ; C_STATE.S3 ; HEX2[6] ; KEY2       ;
; N/A   ; None         ; 13.653 ns  ; C_STATE.S3 ; HEX2[3] ; KEY1       ;
; N/A   ; None         ; 13.649 ns  ; C_STATE.S4 ; HEX2[2] ; CLK        ;
; N/A   ; None         ; 13.644 ns  ; C_STATE.S3 ; HEX2[1] ; KEY2       ;
; N/A   ; None         ; 13.636 ns  ; C_STATE.S3 ; HEX2[0] ; KEY1       ;
; N/A   ; None         ; 13.616 ns  ; C_STATE.S5 ; HEX3[3] ; KEY1       ;
; N/A   ; None         ; 13.613 ns  ; C_STATE.S3 ; HEX2[6] ; KEY1       ;
; N/A   ; None         ; 13.597 ns  ; C_STATE.S3 ; HEX2[1] ; KEY1       ;
; N/A   ; None         ; 13.556 ns  ; C_STATE.S2 ; HEX1[3] ; KEY2       ;
; N/A   ; None         ; 13.553 ns  ; C_STATE.S1 ; HEX1[2] ; KEY2       ;
; N/A   ; None         ; 13.551 ns  ; C_STATE.S2 ; HEX2[1] ; KEY2       ;
; N/A   ; None         ; 13.539 ns  ; C_STATE.S4 ; HEX3[1] ; CLK        ;
; N/A   ; None         ; 13.526 ns  ; C_STATE.S2 ; HEX1[6] ; KEY2       ;
; N/A   ; None         ; 13.525 ns  ; C_STATE.S6 ; HEX1[2] ; KEY2       ;
; N/A   ; None         ; 13.522 ns  ; C_STATE.S4 ; HEX3[6] ; KEY2       ;
; N/A   ; None         ; 13.522 ns  ; C_STATE.S3 ; HEX1[2] ; KEY2       ;
; N/A   ; None         ; 13.514 ns  ; C_STATE.S3 ; HEX1[0] ; KEY2       ;
; N/A   ; None         ; 13.509 ns  ; C_STATE.S2 ; HEX1[3] ; KEY1       ;
; N/A   ; None         ; 13.506 ns  ; C_STATE.S1 ; HEX1[2] ; KEY1       ;
; N/A   ; None         ; 13.504 ns  ; C_STATE.S2 ; HEX2[1] ; KEY1       ;
; N/A   ; None         ; 13.489 ns  ; C_STATE.S3 ; HEX3[1] ; CLK        ;
; N/A   ; None         ; 13.479 ns  ; C_STATE.S2 ; HEX1[6] ; KEY1       ;
; N/A   ; None         ; 13.478 ns  ; C_STATE.S6 ; HEX1[2] ; KEY1       ;
; N/A   ; None         ; 13.475 ns  ; C_STATE.S4 ; HEX3[6] ; KEY1       ;
; N/A   ; None         ; 13.475 ns  ; C_STATE.S3 ; HEX1[2] ; KEY1       ;
; N/A   ; None         ; 13.467 ns  ; C_STATE.S3 ; HEX1[0] ; KEY1       ;
; N/A   ; None         ; 13.457 ns  ; C_STATE.S4 ; HEX2[1] ; CLK        ;
; N/A   ; None         ; 13.456 ns  ; C_STATE.S2 ; HEX2[2] ; KEY2       ;
; N/A   ; None         ; 13.409 ns  ; C_STATE.S2 ; HEX2[2] ; KEY1       ;
; N/A   ; None         ; 13.405 ns  ; C_STATE.S5 ; HEX3[6] ; KEY2       ;
; N/A   ; None         ; 13.391 ns  ; C_STATE.S4 ; HEX2[2] ; KEY2       ;
; N/A   ; None         ; 13.374 ns  ; C_STATE.S5 ; HEX3[1] ; CLK        ;
; N/A   ; None         ; 13.368 ns  ; C_STATE.S3 ; HEX1[3] ; CLK        ;
; N/A   ; None         ; 13.358 ns  ; C_STATE.S5 ; HEX3[6] ; KEY1       ;
; N/A   ; None         ; 13.344 ns  ; C_STATE.S4 ; HEX2[2] ; KEY1       ;
; N/A   ; None         ; 13.338 ns  ; C_STATE.S3 ; HEX1[6] ; CLK        ;
; N/A   ; None         ; 13.331 ns  ; C_STATE.S5 ; HEX3[2] ; CLK        ;
; N/A   ; None         ; 13.281 ns  ; C_STATE.S4 ; HEX3[1] ; KEY2       ;
; N/A   ; None         ; 13.267 ns  ; C_STATE.S3 ; HEX3[2] ; CLK        ;
; N/A   ; None         ; 13.264 ns  ; C_STATE.S3 ; HEX2[4] ; CLK        ;
; N/A   ; None         ; 13.234 ns  ; C_STATE.S4 ; HEX3[1] ; KEY1       ;
; N/A   ; None         ; 13.231 ns  ; C_STATE.S3 ; HEX3[1] ; KEY2       ;
; N/A   ; None         ; 13.199 ns  ; C_STATE.S4 ; HEX2[1] ; KEY2       ;
; N/A   ; None         ; 13.184 ns  ; C_STATE.S3 ; HEX3[1] ; KEY1       ;
; N/A   ; None         ; 13.152 ns  ; C_STATE.S4 ; HEX2[1] ; KEY1       ;
; N/A   ; None         ; 13.116 ns  ; C_STATE.S5 ; HEX3[1] ; KEY2       ;
; N/A   ; None         ; 13.110 ns  ; C_STATE.S3 ; HEX1[3] ; KEY2       ;
; N/A   ; None         ; 13.080 ns  ; C_STATE.S3 ; HEX1[6] ; KEY2       ;
; N/A   ; None         ; 13.073 ns  ; C_STATE.S5 ; HEX3[2] ; KEY2       ;
; N/A   ; None         ; 13.069 ns  ; C_STATE.S5 ; HEX3[1] ; KEY1       ;
; N/A   ; None         ; 13.063 ns  ; C_STATE.S3 ; HEX1[3] ; KEY1       ;
; N/A   ; None         ; 13.053 ns  ; C_STATE.S2 ; HEX1[4] ; CLK        ;
; N/A   ; None         ; 13.033 ns  ; C_STATE.S3 ; HEX1[6] ; KEY1       ;
; N/A   ; None         ; 13.026 ns  ; C_STATE.S5 ; HEX3[2] ; KEY1       ;
; N/A   ; None         ; 13.009 ns  ; C_STATE.S3 ; HEX3[2] ; KEY2       ;
; N/A   ; None         ; 13.006 ns  ; C_STATE.S3 ; HEX2[4] ; KEY2       ;
; N/A   ; None         ; 12.977 ns  ; C_STATE.S4 ; HEX3[4] ; CLK        ;
; N/A   ; None         ; 12.962 ns  ; C_STATE.S3 ; HEX3[2] ; KEY1       ;
; N/A   ; None         ; 12.959 ns  ; C_STATE.S3 ; HEX2[4] ; KEY1       ;
; N/A   ; None         ; 12.795 ns  ; C_STATE.S2 ; HEX1[4] ; KEY2       ;
; N/A   ; None         ; 12.748 ns  ; C_STATE.S2 ; HEX1[4] ; KEY1       ;
; N/A   ; None         ; 12.719 ns  ; C_STATE.S4 ; HEX3[4] ; KEY2       ;
; N/A   ; None         ; 12.672 ns  ; C_STATE.S4 ; HEX3[4] ; KEY1       ;
+-------+--------------+------------+------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Jun 05 08:01:58 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cycle_lsl -c Cycle_lsl --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "KEY2" is an undefined clock
    Info: Assuming node "KEY1" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Timer_lsl:U1|clkc2_data" as buffer
    Info: Detected ripple clock "Timer_lsl:U1|clkc1_data" as buffer
    Info: Detected ripple clock "Timer_lsl:U1|clk_data" as buffer
    Info: Detected ripple clock "Timer_lsl:U1|clk1_data" as buffer
    Info: Detected ripple clock "Timer_lsl:U1|clk2_data" as buffer
    Info: Detected gated clock "mux21a:U2|Mux0~3" as buffer
    Info: Detected gated clock "mux21a:U2|Mux0~0" as buffer
    Info: Detected gated clock "mux21a:U2|Mux0~1" as buffer
    Info: Detected gated clock "mux21a:U2|Mux0~2" as buffer
    Info: Detected gated clock "Timer_lsl:U1|Add0~3" as buffer
    Info: Detected ripple clock "Timer_lsl:U1|NUM1[2]" as buffer
    Info: Detected ripple clock "Timer_lsl:U1|NUM2[2]" as buffer
    Info: Detected ripple clock "Timer_lsl:U1|NUM1[0]" as buffer
    Info: Detected ripple clock "Timer_lsl:U1|NUM1[1]" as buffer
    Info: Detected ripple clock "Timer_lsl:U1|NUM2[0]" as buffer
    Info: Detected gated clock "Timer_lsl:U1|Add0~1" as buffer
    Info: Detected gated clock "Timer_lsl:U1|Add0~0" as buffer
    Info: Detected gated clock "Timer_lsl:U1|Add0~2" as buffer
    Info: Detected ripple clock "Timer_lsl:U1|NUM2[1]" as buffer
Info: Clock "KEY2" has Internal fmax of 360.49 MHz between source register "Timer_lsl:U1|NUM2[1]" and destination register "Timer_lsl:U1|NUM2[1]" (period= 2.774 ns)
    Info: + Longest register to register delay is 2.560 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N11; Fanout = 4; REG Node = 'Timer_lsl:U1|NUM2[1]'
        Info: 2: + IC(0.529 ns) + CELL(0.275 ns) = 0.804 ns; Loc. = LCCOMB_X31_Y18_N20; Fanout = 9; COMB Node = 'Timer_lsl:U1|Add0~2'
        Info: 3: + IC(0.293 ns) + CELL(0.438 ns) = 1.535 ns; Loc. = LCCOMB_X31_Y18_N30; Fanout = 2; COMB Node = 'Timer_lsl:U1|LessThan1~0'
        Info: 4: + IC(0.365 ns) + CELL(0.660 ns) = 2.560 ns; Loc. = LCFF_X32_Y18_N11; Fanout = 4; REG Node = 'Timer_lsl:U1|NUM2[1]'
        Info: Total cell delay = 1.373 ns ( 53.63 % )
        Info: Total interconnect delay = 1.187 ns ( 46.37 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "KEY2" to destination register is 3.112 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'KEY2'
            Info: 2: + IC(1.733 ns) + CELL(0.537 ns) = 3.112 ns; Loc. = LCFF_X32_Y18_N11; Fanout = 4; REG Node = 'Timer_lsl:U1|NUM2[1]'
            Info: Total cell delay = 1.379 ns ( 44.31 % )
            Info: Total interconnect delay = 1.733 ns ( 55.69 % )
        Info: - Longest clock path from clock "KEY2" to source register is 3.112 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'KEY2'
            Info: 2: + IC(1.733 ns) + CELL(0.537 ns) = 3.112 ns; Loc. = LCFF_X32_Y18_N11; Fanout = 4; REG Node = 'Timer_lsl:U1|NUM2[1]'
            Info: Total cell delay = 1.379 ns ( 44.31 % )
            Info: Total interconnect delay = 1.733 ns ( 55.69 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "KEY1" has Internal fmax of 387.0 MHz between source register "C_STATE.S1" and destination register "C_STATE.S2" (period= 2.584 ns)
    Info: + Longest register to register delay is 1.104 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'
        Info: 2: + IC(0.351 ns) + CELL(0.275 ns) = 0.626 ns; Loc. = LCCOMB_X64_Y8_N22; Fanout = 2; COMB Node = 'WideOr0~0'
        Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 1.020 ns; Loc. = LCCOMB_X64_Y8_N20; Fanout = 1; COMB Node = 'C_STATE.S2~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.104 ns; Loc. = LCFF_X64_Y8_N21; Fanout = 7; REG Node = 'C_STATE.S2'
        Info: Total cell delay = 0.509 ns ( 46.11 % )
        Info: Total interconnect delay = 0.595 ns ( 53.89 % )
    Info: - Smallest clock skew is -1.266 ns
        Info: + Shortest clock path from clock "KEY1" to destination register is 7.794 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; CLK Node = 'KEY1'
            Info: 2: + IC(1.816 ns) + CELL(0.787 ns) = 3.445 ns; Loc. = LCFF_X31_Y18_N25; Fanout = 4; REG Node = 'Timer_lsl:U1|NUM1[2]'
            Info: 3: + IC(0.340 ns) + CELL(0.275 ns) = 4.060 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~3'
            Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 4.457 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2|Mux0'
            Info: 5: + IC(1.784 ns) + CELL(0.000 ns) = 6.241 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2|Mux0~clkctrl'
            Info: 6: + IC(1.016 ns) + CELL(0.537 ns) = 7.794 ns; Loc. = LCFF_X64_Y8_N21; Fanout = 7; REG Node = 'C_STATE.S2'
            Info: Total cell delay = 2.591 ns ( 33.24 % )
            Info: Total interconnect delay = 5.203 ns ( 66.76 % )
        Info: - Longest clock path from clock "KEY1" to source register is 9.060 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; CLK Node = 'KEY1'
            Info: 2: + IC(1.830 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X30_Y18_N15; Fanout = 8; REG Node = 'Timer_lsl:U1|NUM1[0]'
            Info: 3: + IC(0.487 ns) + CELL(0.150 ns) = 4.096 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 8; COMB Node = 'Timer_lsl:U1|Add0~0'
            Info: 4: + IC(0.275 ns) + CELL(0.275 ns) = 4.646 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~3'
            Info: 5: + IC(0.266 ns) + CELL(0.271 ns) = 5.183 ns; Loc. = LCCOMB_X31_Y18_N16; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~4'
            Info: 6: + IC(0.269 ns) + CELL(0.271 ns) = 5.723 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2|Mux0'
            Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 7.507 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2|Mux0~clkctrl'
            Info: 8: + IC(1.016 ns) + CELL(0.537 ns) = 9.060 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'
            Info: Total cell delay = 3.133 ns ( 34.58 % )
            Info: Total interconnect delay = 5.927 ns ( 65.42 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "CLK" has Internal fmax of 238.55 MHz between source register "Timer_lsl:U1|\clkc1:countc1[16]" and destination register "Timer_lsl:U1|\clkc1:countc1[24]" (period= 4.192 ns)
    Info: + Longest register to register delay is 3.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N29; Fanout = 3; REG Node = 'Timer_lsl:U1|\clkc1:countc1[16]'
        Info: 2: + IC(0.712 ns) + CELL(0.415 ns) = 1.127 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 1; COMB Node = 'Timer_lsl:U1|Equal7~2'
        Info: 3: + IC(0.437 ns) + CELL(0.393 ns) = 1.957 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 1; COMB Node = 'Timer_lsl:U1|Equal7~4'
        Info: 4: + IC(0.757 ns) + CELL(0.150 ns) = 2.864 ns; Loc. = LCCOMB_X29_Y17_N6; Fanout = 10; COMB Node = 'Timer_lsl:U1|Equal7~7'
        Info: 5: + IC(0.754 ns) + CELL(0.275 ns) = 3.893 ns; Loc. = LCCOMB_X29_Y16_N26; Fanout = 1; COMB Node = 'Timer_lsl:U1|countc1~0'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.977 ns; Loc. = LCFF_X29_Y16_N27; Fanout = 2; REG Node = 'Timer_lsl:U1|\clkc1:countc1[24]'
        Info: Total cell delay = 1.317 ns ( 33.12 % )
        Info: Total interconnect delay = 2.660 ns ( 66.88 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.693 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X29_Y16_N27; Fanout = 2; REG Node = 'Timer_lsl:U1|\clkc1:countc1[24]'
            Info: Total cell delay = 1.536 ns ( 57.04 % )
            Info: Total interconnect delay = 1.157 ns ( 42.96 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.694 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X30_Y16_N29; Fanout = 3; REG Node = 'Timer_lsl:U1|\clkc1:countc1[16]'
            Info: Total cell delay = 1.536 ns ( 57.02 % )
            Info: Total interconnect delay = 1.158 ns ( 42.98 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "KEY2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "C_STATE.S0" and destination pin or register "C_STATE.S1" for clock "KEY2" (Hold time is 524 ps)
    Info: + Largest clock skew is 1.053 ns
        Info: + Longest clock path from clock "KEY2" to destination register is 9.107 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'KEY2'
            Info: 2: + IC(1.730 ns) + CELL(0.787 ns) = 3.359 ns; Loc. = LCFF_X31_Y18_N11; Fanout = 6; REG Node = 'Timer_lsl:U1|NUM2[0]'
            Info: 3: + IC(0.346 ns) + CELL(0.438 ns) = 4.143 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 8; COMB Node = 'Timer_lsl:U1|Add0~0'
            Info: 4: + IC(0.275 ns) + CELL(0.275 ns) = 4.693 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~3'
            Info: 5: + IC(0.266 ns) + CELL(0.271 ns) = 5.230 ns; Loc. = LCCOMB_X31_Y18_N16; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~4'
            Info: 6: + IC(0.269 ns) + CELL(0.271 ns) = 5.770 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2|Mux0'
            Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 7.554 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2|Mux0~clkctrl'
            Info: 8: + IC(1.016 ns) + CELL(0.537 ns) = 9.107 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'
            Info: Total cell delay = 3.421 ns ( 37.56 % )
            Info: Total interconnect delay = 5.686 ns ( 62.44 % )
        Info: - Shortest clock path from clock "KEY2" to source register is 8.054 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'KEY2'
            Info: 2: + IC(1.733 ns) + CELL(0.787 ns) = 3.362 ns; Loc. = LCFF_X32_Y18_N13; Fanout = 4; REG Node = 'Timer_lsl:U1|NUM2[2]'
            Info: 3: + IC(0.539 ns) + CELL(0.419 ns) = 4.320 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~3'
            Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 4.717 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2|Mux0'
            Info: 5: + IC(1.784 ns) + CELL(0.000 ns) = 6.501 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2|Mux0~clkctrl'
            Info: 6: + IC(1.016 ns) + CELL(0.537 ns) = 8.054 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'
            Info: Total cell delay = 2.735 ns ( 33.96 % )
            Info: Total interconnect delay = 5.319 ns ( 66.04 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.545 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'
        Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X64_Y8_N16; Fanout = 1; COMB Node = 'C_STATE.S1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'
        Info: Total cell delay = 0.234 ns ( 42.94 % )
        Info: Total interconnect delay = 0.311 ns ( 57.06 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "KEY1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "C_STATE.S0" and destination pin or register "C_STATE.S1" for clock "KEY1" (Hold time is 737 ps)
    Info: + Largest clock skew is 1.266 ns
        Info: + Longest clock path from clock "KEY1" to destination register is 9.060 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; CLK Node = 'KEY1'
            Info: 2: + IC(1.830 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X30_Y18_N15; Fanout = 8; REG Node = 'Timer_lsl:U1|NUM1[0]'
            Info: 3: + IC(0.487 ns) + CELL(0.150 ns) = 4.096 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 8; COMB Node = 'Timer_lsl:U1|Add0~0'
            Info: 4: + IC(0.275 ns) + CELL(0.275 ns) = 4.646 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~3'
            Info: 5: + IC(0.266 ns) + CELL(0.271 ns) = 5.183 ns; Loc. = LCCOMB_X31_Y18_N16; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~4'
            Info: 6: + IC(0.269 ns) + CELL(0.271 ns) = 5.723 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2|Mux0'
            Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 7.507 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2|Mux0~clkctrl'
            Info: 8: + IC(1.016 ns) + CELL(0.537 ns) = 9.060 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'
            Info: Total cell delay = 3.133 ns ( 34.58 % )
            Info: Total interconnect delay = 5.927 ns ( 65.42 % )
        Info: - Shortest clock path from clock "KEY1" to source register is 7.794 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; CLK Node = 'KEY1'
            Info: 2: + IC(1.816 ns) + CELL(0.787 ns) = 3.445 ns; Loc. = LCFF_X31_Y18_N25; Fanout = 4; REG Node = 'Timer_lsl:U1|NUM1[2]'
            Info: 3: + IC(0.340 ns) + CELL(0.275 ns) = 4.060 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'Timer_lsl:U1|Add0~3'
            Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 4.457 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2|Mux0'
            Info: 5: + IC(1.784 ns) + CELL(0.000 ns) = 6.241 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2|Mux0~clkctrl'
            Info: 6: + IC(1.016 ns) + CELL(0.537 ns) = 7.794 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'
            Info: Total cell delay = 2.591 ns ( 33.24 % )
            Info: Total interconnect delay = 5.203 ns ( 66.76 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.545 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'
        Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X64_Y8_N16; Fanout = 1; COMB Node = 'C_STATE.S1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'
        Info: Total cell delay = 0.234 ns ( 42.94 % )
        Info: Total interconnect delay = 0.311 ns ( 57.06 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "C_STATE.S0" and destination pin or register "C_STATE.S1" for clock "CLK" (Hold time is 240 ps)
    Info: + Largest clock skew is 0.769 ns
        Info: + Longest clock path from clock "CLK" to destination register is 9.365 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(1.500 ns) + CELL(0.787 ns) = 3.286 ns; Loc. = LCFF_X30_Y16_N23; Fanout = 2; REG Node = 'Timer_lsl:U1|clk2_data'
            Info: 3: + IC(0.787 ns) + CELL(0.416 ns) = 4.489 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~1'
            Info: 4: + IC(0.622 ns) + CELL(0.275 ns) = 5.386 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~2'
            Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 6.028 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2|Mux0'
            Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 7.812 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2|Mux0~clkctrl'
            Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 9.365 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'
            Info: Total cell delay = 3.407 ns ( 36.38 % )
            Info: Total interconnect delay = 5.958 ns ( 63.62 % )
        Info: - Shortest clock path from clock "CLK" to source register is 8.596 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(1.500 ns) + CELL(0.787 ns) = 3.286 ns; Loc. = LCFF_X30_Y16_N19; Fanout = 2; REG Node = 'Timer_lsl:U1|clk_data'
            Info: 3: + IC(0.789 ns) + CELL(0.150 ns) = 4.225 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~0'
            Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 4.617 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~2'
            Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 5.259 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2|Mux0'
            Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 7.043 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2|Mux0~clkctrl'
            Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 8.596 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'
            Info: Total cell delay = 3.016 ns ( 35.09 % )
            Info: Total interconnect delay = 5.580 ns ( 64.91 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.545 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'
        Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X64_Y8_N16; Fanout = 1; COMB Node = 'C_STATE.S1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'
        Info: Total cell delay = 0.234 ns ( 42.94 % )
        Info: Total interconnect delay = 0.311 ns ( 57.06 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "CLK" to destination pin "HEX4[2]" through register "C_STATE.S6" is 18.092 ns
    Info: + Longest clock path from clock "CLK" to source register is 9.365 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK'
        Info: 2: + IC(1.500 ns) + CELL(0.787 ns) = 3.286 ns; Loc. = LCFF_X30_Y16_N23; Fanout = 2; REG Node = 'Timer_lsl:U1|clk2_data'
        Info: 3: + IC(0.787 ns) + CELL(0.416 ns) = 4.489 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~1'
        Info: 4: + IC(0.622 ns) + CELL(0.275 ns) = 5.386 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 1; COMB Node = 'mux21a:U2|Mux0~2'
        Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 6.028 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2|Mux0'
        Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 7.812 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2|Mux0~clkctrl'
        Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 9.365 ns; Loc. = LCFF_X64_Y8_N11; Fanout = 6; REG Node = 'C_STATE.S6'
        Info: Total cell delay = 3.407 ns ( 36.38 % )
        Info: Total interconnect delay = 5.958 ns ( 63.62 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N11; Fanout = 6; REG Node = 'C_STATE.S6'
        Info: 2: + IC(0.521 ns) + CELL(0.420 ns) = 0.941 ns; Loc. = LCCOMB_X64_Y8_N2; Fanout = 1; COMB Node = 'HEX4~1'
        Info: 3: + IC(4.894 ns) + CELL(2.642 ns) = 8.477 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'HEX4[2]'
        Info: Total cell delay = 3.062 ns ( 36.12 % )
        Info: Total interconnect delay = 5.415 ns ( 63.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Wed Jun 05 08:01:58 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:02


