// Seed: 3126324957
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output wire id_2,
    input tri id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    output tri id_7,
    output tri0 id_8
);
  assign id_7 = 1;
  wire id_10;
  tri1 id_11 = id_0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    input logic id_7
);
  reg id_9;
  always @(1'b0 & 1 or posedge 1'b0) begin
    id_9 <= id_7;
    id_9 <= 1;
    id_9 <= 1;
  end
  module_0(
      id_3, id_0, id_0, id_3, id_5, id_3, id_6, id_0, id_0
  );
endmodule
