#-----------------------------------------------------------
<<<<<<< HEAD
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 09 14:42:24 2016
# Process ID: 11700
# Current directory: C:/Users/taras/Documents/watch/Casio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11520 C:\Users\taras\Documents\watch\Casio\Casio.xpr
# Log file: C:/Users/taras/Documents/watch/Casio/vivado.log
# Journal file: C:/Users/taras/Documents/watch/Casio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/taras/Documents/watch/Casio/Casio.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/taras/Documents/watch/Casio/Casio.sdk -hwspec C:/Users/taras/Documents/watch/Casio/Casio.sdk/Casio_Design_wrapper.hdf
launch_sdk -workspace C:/Users/taras/Documents/watch/Casio/Casio.sdk -hwspec C:/Users/taras/Documents/watch/Casio/Casio.sdk/Casio_Design_wrapper.hdf
=======
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 09 16:47:48 2016
# Process ID: 12688
# Current directory: C:/Projects/Casioproject/Casio/Casio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18032 C:\Projects\Casioproject\Casio\Casio\Casio.xpr
# Log file: C:/Projects/Casioproject/Casio/Casio/vivado.log
# Journal file: C:/Projects/Casioproject/Casio/Casio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Casioproject/Casio/Casio/Casio.xpr
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd}
open_run impl_1
open_bd_design {C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
delete_bd_objs [get_bd_cells axi_gpio_2]
startgroup
set_property -dict [list CONFIG.GPIO2_BOARD_INTERFACE {sws_4bits} CONFIG.C_GPIO2_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_4bits ( 4 Switches ) " }  [get_bd_intf_pins axi_gpio_0/GPIO2]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/Casio_Design_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf

launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
file copy -force C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/Casio_Design_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
set_property location {4 1041 533} [get_bd_cells axi_gpio_2]
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {sws_4bits} CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_2]
endgroup
startgroup
set_property -dict [list CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_intf_ports sws_4bits]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( 4 Buttons ) " }  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( 4 Buttons ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_4bits ( 4 Switches ) " }  [get_bd_intf_pins axi_gpio_2/GPIO]
endgroup
regenerate_bd_layout
validate_bd_design
remove_files  C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design_wrapper.v
file delete -force C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
make_wrapper -files [get_files C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd] -top
add_files -norecurse C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
reset_simulation -simset sim_1 -mode post-synthesis -type functional
validate_bd_design -force
save_bd_design
reset_run synth_1
reset_run Casio_Design_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/Casio_Design_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf

launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
>>>>>>> origin/master
