Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul 31 15:37:04 2019
| Host         : HP-Laptop running 64-bit Linux Mint 19.1 Tessa
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 55 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.874        0.000                      0                   99        0.056        0.000                      0                   99        3.000        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  CLK10MHZ_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  CLK10MHZ_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  CLK10MHZ_clk_wiz_0         95.874        0.000                      0                   99        0.205        0.000                      0                   99       49.500        0.000                       0                    57  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  CLK10MHZ_clk_wiz_0_1       95.884        0.000                      0                   99        0.205        0.000                      0                   99       49.500        0.000                       0                    57  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK10MHZ_clk_wiz_0_1  CLK10MHZ_clk_wiz_0         95.874        0.000                      0                   99        0.056        0.000                      0                   99  
CLK10MHZ_clk_wiz_0    CLK10MHZ_clk_wiz_0_1       95.874        0.000                      0                   99        0.056        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK10MHZ_clk_wiz_0
  To Clock:  CLK10MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.874ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.149    99.002    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.573    DBNCR/sig_cntrs_ary_reg[0][2]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.874    

Slack (MET) :             95.874ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.149    99.002    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.573    DBNCR/sig_cntrs_ary_reg[0][3]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.874    

Slack (MET) :             95.874ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][4]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.149    99.002    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.573    DBNCR/sig_cntrs_ary_reg[0][4]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.874    

Slack (MET) :             95.900ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.149    99.024    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.595    DBNCR/sig_cntrs_ary_reg[0][0]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.900    

Slack (MET) :             95.900ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.149    99.024    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.595    DBNCR/sig_cntrs_ary_reg[0][1]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.900    

Slack (MET) :             95.900ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.149    99.024    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.595    DBNCR/sig_cntrs_ary_reg[0][5]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.900    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[0]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[1]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[2]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[3]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[0][0]/Q
                         net (fo=8, routed)           0.132    -0.295    DBNCR/sig_cntrs_ary_reg[0]_0[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.049    -0.246 r  DBNCR/sig_cntrs_ary[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    DBNCR/sig_cntrs_ary[0][2]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.104    -0.451    DBNCR/sig_cntrs_ary_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[0][3]/Q
                         net (fo=8, routed)           0.133    -0.294    DBNCR/sig_cntrs_ary_reg[0]_0[3]
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  DBNCR/sig_cntrs_ary[0][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    DBNCR/plusOp[5]
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092    -0.463    DBNCR/sig_cntrs_ary_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.496%)  route 0.148ns (41.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    DBNCR/CLK10MHZ
    SLICE_X2Y81          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  DBNCR/sig_cntrs_ary_reg[1][5]/Q
                         net (fo=5, routed)           0.148    -0.255    DBNCR/sig_cntrs_ary_reg[1]_1[5]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045    -0.210 r  DBNCR/sig_cntrs_ary[1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    DBNCR/plusOp__0[7]
    SLICE_X2Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X2Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][7]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121    -0.433    DBNCR/sig_cntrs_ary_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[1][8]/Q
                         net (fo=3, routed)           0.167    -0.260    DBNCR/sig_cntrs_ary_reg[1]_1[8]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.042    -0.218 r  DBNCR/sig_cntrs_ary[1][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    DBNCR/plusOp__0[9]
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][9]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107    -0.461    DBNCR/sig_cntrs_ary_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 TRIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TRIG_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.259    DBNCR/TRIG_reg[4][3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I3_O)        0.042    -0.217 r  DBNCR/TRIG[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    DBNCR_n_0
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.868    -0.805    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[4]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.107    -0.460    TRIG_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 COUNTER_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LEDSig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.800%)  route 0.125ns (35.200%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.573    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  COUNTER_reg[13]/Q
                         net (fo=2, routed)           0.062    -0.370    COUNTER_reg[13]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  PPS_i_4/O
                         net (fo=3, routed)           0.064    -0.262    PPS_i_4_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  LEDSig[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    LEDSig[0]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  LEDSig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.811    JB_OBUF[1]
    SLICE_X1Y118         FDRE                                         r  LEDSig_reg[0]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.091    -0.469    LEDSig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.595    -0.569    DBNCR/CLK10MHZ
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DBNCR/sig_cntrs_ary_reg[0][7]/Q
                         net (fo=4, routed)           0.181    -0.247    DBNCR/sig_cntrs_ary_reg[0]_0[7]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.043    -0.204 r  DBNCR/sig_cntrs_ary[0][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    DBNCR/plusOp[9]
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.807    DBNCR/CLK10MHZ
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][9]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.107    -0.462    DBNCR/sig_cntrs_ary_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[1][8]/Q
                         net (fo=3, routed)           0.167    -0.260    DBNCR/sig_cntrs_ary_reg[1]_1[8]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  DBNCR/sig_cntrs_ary[1][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    DBNCR/plusOp__0[8]
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091    -0.477    DBNCR/sig_cntrs_ary_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TRIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TRIG_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.259    DBNCR/TRIG_reg[4][3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.045    -0.214 r  DBNCR/TRIG[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    DBNCR_n_1
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.868    -0.805    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.091    -0.476    TRIG_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TRIG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.598    -0.566    JB_OBUF[1]
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  TRIG_reg[1]/Q
                         net (fo=5, routed)           0.175    -0.227    DBNCR/TRIG_reg[4][1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.182 r  DBNCR/TRIG[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    DBNCR_n_3
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.869    -0.804    JB_OBUF[1]
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120    -0.446    TRIG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK10MHZ_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLKWIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   CLKWIZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y115     COUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y117     COUNTER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y117     COUNTER_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y118     COUNTER_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y118     COUNTER_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y118     COUNTER_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y118     COUNTER_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y119     COUNTER_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y82      TRIG_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y115     COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y115     COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y118     COUNTER_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y118     COUNTER_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y118     COUNTER_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y118     COUNTER_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y115     COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y117     COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y117     COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y117     COUNTER_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y117     COUNTER_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y115     COUNTER_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLKWIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   CLKWIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK10MHZ_clk_wiz_0_1
  To Clock:  CLK10MHZ_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.884ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.140    99.012    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.583    DBNCR/sig_cntrs_ary_reg[0][2]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.884    

Slack (MET) :             95.884ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.140    99.012    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.583    DBNCR/sig_cntrs_ary_reg[0][3]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.884    

Slack (MET) :             95.884ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][4]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.140    99.012    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.583    DBNCR/sig_cntrs_ary_reg[0][4]
  -------------------------------------------------------------------
                         required time                         98.583    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.884    

Slack (MET) :             95.910ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.140    99.034    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.605    DBNCR/sig_cntrs_ary_reg[0][0]
  -------------------------------------------------------------------
                         required time                         98.605    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.910    

Slack (MET) :             95.910ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.140    99.034    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.605    DBNCR/sig_cntrs_ary_reg[0][1]
  -------------------------------------------------------------------
                         required time                         98.605    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.910    

Slack (MET) :             95.910ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.140    99.034    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.605    DBNCR/sig_cntrs_ary_reg[0][5]
  -------------------------------------------------------------------
                         required time                         98.605    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.910    

Slack (MET) :             95.950ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[0]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.140    98.998    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.569    COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         98.569    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.950    

Slack (MET) :             95.950ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[1]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.140    98.998    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.569    COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         98.569    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.950    

Slack (MET) :             95.950ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[2]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.140    98.998    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.569    COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         98.569    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.950    

Slack (MET) :             95.950ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[3]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.140    98.998    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.569    COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         98.569    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[0][0]/Q
                         net (fo=8, routed)           0.132    -0.295    DBNCR/sig_cntrs_ary_reg[0]_0[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.049    -0.246 r  DBNCR/sig_cntrs_ary[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    DBNCR/sig_cntrs_ary[0][2]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.104    -0.451    DBNCR/sig_cntrs_ary_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[0][3]/Q
                         net (fo=8, routed)           0.133    -0.294    DBNCR/sig_cntrs_ary_reg[0]_0[3]
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  DBNCR/sig_cntrs_ary[0][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    DBNCR/plusOp[5]
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092    -0.463    DBNCR/sig_cntrs_ary_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.496%)  route 0.148ns (41.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    DBNCR/CLK10MHZ
    SLICE_X2Y81          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  DBNCR/sig_cntrs_ary_reg[1][5]/Q
                         net (fo=5, routed)           0.148    -0.255    DBNCR/sig_cntrs_ary_reg[1]_1[5]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045    -0.210 r  DBNCR/sig_cntrs_ary[1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    DBNCR/plusOp__0[7]
    SLICE_X2Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X2Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][7]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121    -0.433    DBNCR/sig_cntrs_ary_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[1][8]/Q
                         net (fo=3, routed)           0.167    -0.260    DBNCR/sig_cntrs_ary_reg[1]_1[8]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.042    -0.218 r  DBNCR/sig_cntrs_ary[1][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    DBNCR/plusOp__0[9]
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][9]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107    -0.461    DBNCR/sig_cntrs_ary_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 TRIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TRIG_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.259    DBNCR/TRIG_reg[4][3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I3_O)        0.042    -0.217 r  DBNCR/TRIG[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    DBNCR_n_0
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.868    -0.805    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[4]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.107    -0.460    TRIG_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 COUNTER_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LEDSig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.800%)  route 0.125ns (35.200%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.573    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  COUNTER_reg[13]/Q
                         net (fo=2, routed)           0.062    -0.370    COUNTER_reg[13]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  PPS_i_4/O
                         net (fo=3, routed)           0.064    -0.262    PPS_i_4_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  LEDSig[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    LEDSig[0]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  LEDSig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.811    JB_OBUF[1]
    SLICE_X1Y118         FDRE                                         r  LEDSig_reg[0]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.091    -0.469    LEDSig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.595    -0.569    DBNCR/CLK10MHZ
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DBNCR/sig_cntrs_ary_reg[0][7]/Q
                         net (fo=4, routed)           0.181    -0.247    DBNCR/sig_cntrs_ary_reg[0]_0[7]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.043    -0.204 r  DBNCR/sig_cntrs_ary[0][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    DBNCR/plusOp[9]
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.807    DBNCR/CLK10MHZ
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][9]/C
                         clock pessimism              0.238    -0.569    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.107    -0.462    DBNCR/sig_cntrs_ary_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[1][8]/Q
                         net (fo=3, routed)           0.167    -0.260    DBNCR/sig_cntrs_ary_reg[1]_1[8]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  DBNCR/sig_cntrs_ary[1][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    DBNCR/plusOp__0[8]
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091    -0.477    DBNCR/sig_cntrs_ary_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TRIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TRIG_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.259    DBNCR/TRIG_reg[4][3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.045    -0.214 r  DBNCR/TRIG[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    DBNCR_n_1
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.868    -0.805    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.091    -0.476    TRIG_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TRIG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.598    -0.566    JB_OBUF[1]
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  TRIG_reg[1]/Q
                         net (fo=5, routed)           0.175    -0.227    DBNCR/TRIG_reg[4][1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.182 r  DBNCR/TRIG[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    DBNCR_n_3
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.869    -0.804    JB_OBUF[1]
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120    -0.446    TRIG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK10MHZ_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLKWIZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   CLKWIZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y115     COUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y117     COUNTER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y117     COUNTER_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y118     COUNTER_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y118     COUNTER_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y118     COUNTER_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y118     COUNTER_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y119     COUNTER_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y82      TRIG_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y115     COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y115     COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y118     COUNTER_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y118     COUNTER_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y118     COUNTER_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y118     COUNTER_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y115     COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y117     COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y117     COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y117     COUNTER_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y117     COUNTER_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y119     COUNTER_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y115     COUNTER_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLKWIZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   CLKWIZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLKWIZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK10MHZ_clk_wiz_0_1
  To Clock:  CLK10MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.874ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.149    99.002    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.573    DBNCR/sig_cntrs_ary_reg[0][2]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.874    

Slack (MET) :             95.874ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.149    99.002    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.573    DBNCR/sig_cntrs_ary_reg[0][3]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.874    

Slack (MET) :             95.874ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][4]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.149    99.002    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.573    DBNCR/sig_cntrs_ary_reg[0][4]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.874    

Slack (MET) :             95.900ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.149    99.024    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.595    DBNCR/sig_cntrs_ary_reg[0][0]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.900    

Slack (MET) :             95.900ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.149    99.024    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.595    DBNCR/sig_cntrs_ary_reg[0][1]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.900    

Slack (MET) :             95.900ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.149    99.024    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.595    DBNCR/sig_cntrs_ary_reg[0][5]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.900    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[0]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[1]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[2]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0 rise@100.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[3]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[0][0]/Q
                         net (fo=8, routed)           0.132    -0.295    DBNCR/sig_cntrs_ary_reg[0]_0[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.049    -0.246 r  DBNCR/sig_cntrs_ary[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    DBNCR/sig_cntrs_ary[0][2]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.149    -0.406    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.104    -0.302    DBNCR/sig_cntrs_ary_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[0][3]/Q
                         net (fo=8, routed)           0.133    -0.294    DBNCR/sig_cntrs_ary_reg[0]_0[3]
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  DBNCR/sig_cntrs_ary[0][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    DBNCR/plusOp[5]
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.149    -0.406    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092    -0.314    DBNCR/sig_cntrs_ary_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.496%)  route 0.148ns (41.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    DBNCR/CLK10MHZ
    SLICE_X2Y81          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  DBNCR/sig_cntrs_ary_reg[1][5]/Q
                         net (fo=5, routed)           0.148    -0.255    DBNCR/sig_cntrs_ary_reg[1]_1[5]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045    -0.210 r  DBNCR/sig_cntrs_ary[1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    DBNCR/plusOp__0[7]
    SLICE_X2Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X2Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][7]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.149    -0.405    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121    -0.284    DBNCR/sig_cntrs_ary_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[1][8]/Q
                         net (fo=3, routed)           0.167    -0.260    DBNCR/sig_cntrs_ary_reg[1]_1[8]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.042    -0.218 r  DBNCR/sig_cntrs_ary[1][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    DBNCR/plusOp__0[9]
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][9]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.149    -0.419    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107    -0.312    DBNCR/sig_cntrs_ary_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TRIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TRIG_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.259    DBNCR/TRIG_reg[4][3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I3_O)        0.042    -0.217 r  DBNCR/TRIG[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    DBNCR_n_0
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.868    -0.805    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[4]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.149    -0.418    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.107    -0.311    TRIG_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 COUNTER_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LEDSig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.800%)  route 0.125ns (35.200%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.573    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  COUNTER_reg[13]/Q
                         net (fo=2, routed)           0.062    -0.370    COUNTER_reg[13]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  PPS_i_4/O
                         net (fo=3, routed)           0.064    -0.262    PPS_i_4_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  LEDSig[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    LEDSig[0]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  LEDSig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.811    JB_OBUF[1]
    SLICE_X1Y118         FDRE                                         r  LEDSig_reg[0]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.149    -0.411    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.091    -0.320    LEDSig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.595    -0.569    DBNCR/CLK10MHZ
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DBNCR/sig_cntrs_ary_reg[0][7]/Q
                         net (fo=4, routed)           0.181    -0.247    DBNCR/sig_cntrs_ary_reg[0]_0[7]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.043    -0.204 r  DBNCR/sig_cntrs_ary[0][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    DBNCR/plusOp[9]
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.807    DBNCR/CLK10MHZ
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][9]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.149    -0.420    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.107    -0.313    DBNCR/sig_cntrs_ary_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[1][8]/Q
                         net (fo=3, routed)           0.167    -0.260    DBNCR/sig_cntrs_ary_reg[1]_1[8]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  DBNCR/sig_cntrs_ary[1][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    DBNCR/plusOp__0[8]
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.149    -0.419    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091    -0.328    DBNCR/sig_cntrs_ary_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 TRIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TRIG_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.259    DBNCR/TRIG_reg[4][3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.045    -0.214 r  DBNCR/TRIG[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    DBNCR_n_1
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.868    -0.805    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.149    -0.418    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.091    -0.327    TRIG_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 TRIG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0 rise@0.000ns - CLK10MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.598    -0.566    JB_OBUF[1]
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  TRIG_reg[1]/Q
                         net (fo=5, routed)           0.175    -0.227    DBNCR/TRIG_reg[4][1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.182 r  DBNCR/TRIG[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    DBNCR_n_3
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.869    -0.804    JB_OBUF[1]
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.149    -0.417    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120    -0.297    TRIG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  CLK10MHZ_clk_wiz_0
  To Clock:  CLK10MHZ_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.874ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.149    99.002    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.573    DBNCR/sig_cntrs_ary_reg[0][2]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.874    

Slack (MET) :             95.874ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.149    99.002    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.573    DBNCR/sig_cntrs_ary_reg[0][3]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.874    

Slack (MET) :             95.874ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.842ns (23.883%)  route 2.684ns (76.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.943     2.699    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][4]/C
                         clock pessimism              0.577    99.151    
                         clock uncertainty           -0.149    99.002    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    98.573    DBNCR/sig_cntrs_ary_reg[0][4]
  -------------------------------------------------------------------
                         required time                         98.573    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 95.874    

Slack (MET) :             95.900ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.149    99.024    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.595    DBNCR/sig_cntrs_ary_reg[0][0]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.900    

Slack (MET) :             95.900ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.149    99.024    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.595    DBNCR/sig_cntrs_ary_reg[0][1]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.900    

Slack (MET) :             95.900ns  (required time - arrival time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.842ns (23.912%)  route 2.679ns (76.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.713    -0.827    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  DBNCR/sig_cntrs_ary_reg[0][1]/Q
                         net (fo=7, routed)           0.914     0.506    DBNCR/sig_cntrs_ary_reg[0]_0[1]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.299     0.805 r  DBNCR/sig_out_reg[0]_i_2/O
                         net (fo=4, routed)           0.827     1.632    DBNCR/sig_out_reg[0]_i_2_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.124     1.756 r  DBNCR/sig_cntrs_ary[0][9]_i_1/O
                         net (fo=10, routed)          0.938     2.694    DBNCR/sig_cntrs_ary[0][9]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.594    98.574    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/C
                         clock pessimism              0.599    99.173    
                         clock uncertainty           -0.149    99.024    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    98.595    DBNCR/sig_cntrs_ary_reg[0][5]
  -------------------------------------------------------------------
                         required time                         98.595    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 95.900    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[0]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[1]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[2]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    

Slack (MET) :             95.940ns  (required time - arrival time)
  Source:                 COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            COUNTER_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK10MHZ_clk_wiz_0_1 rise@100.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.704ns (20.337%)  route 2.758ns (79.663%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 98.562 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.698    -0.842    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.386 r  COUNTER_reg[15]/Q
                         net (fo=2, routed)           1.257     0.871    COUNTER_reg[15]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  PPS_i_3/O
                         net (fo=3, routed)           0.817     1.812    PPS_i_3_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     1.936 r  COUNTER[0]_i_1/O
                         net (fo=24, routed)          0.684     2.620    LED0
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          1.583    98.562    JB_OBUF[1]
    SLICE_X0Y115         FDRE                                         r  COUNTER_reg[3]/C
                         clock pessimism              0.576    99.138    
                         clock uncertainty           -0.149    98.988    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429    98.559    COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         98.559    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                 95.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[0][0]/Q
                         net (fo=8, routed)           0.132    -0.295    DBNCR/sig_cntrs_ary_reg[0]_0[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.049    -0.246 r  DBNCR/sig_cntrs_ary[0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    DBNCR/sig_cntrs_ary[0][2]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][2]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.149    -0.406    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.104    -0.302    DBNCR/sig_cntrs_ary_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X0Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[0][3]/Q
                         net (fo=8, routed)           0.133    -0.294    DBNCR/sig_cntrs_ary_reg[0]_0[3]
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  DBNCR/sig_cntrs_ary[0][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    DBNCR/plusOp[5]
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X1Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][5]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.149    -0.406    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092    -0.314    DBNCR/sig_cntrs_ary_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.496%)  route 0.148ns (41.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    DBNCR/CLK10MHZ
    SLICE_X2Y81          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  DBNCR/sig_cntrs_ary_reg[1][5]/Q
                         net (fo=5, routed)           0.148    -0.255    DBNCR/sig_cntrs_ary_reg[1]_1[5]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045    -0.210 r  DBNCR/sig_cntrs_ary[1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    DBNCR/plusOp__0[7]
    SLICE_X2Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X2Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][7]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.149    -0.405    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121    -0.284    DBNCR/sig_cntrs_ary_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[1][8]/Q
                         net (fo=3, routed)           0.167    -0.260    DBNCR/sig_cntrs_ary_reg[1]_1[8]
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.042    -0.218 r  DBNCR/sig_cntrs_ary[1][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.218    DBNCR/plusOp__0[9]
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][9]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.149    -0.419    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.107    -0.312    DBNCR/sig_cntrs_ary_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 TRIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TRIG_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.259    DBNCR/TRIG_reg[4][3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I3_O)        0.042    -0.217 r  DBNCR/TRIG[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    DBNCR_n_0
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.868    -0.805    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[4]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.149    -0.418    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.107    -0.311    TRIG_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 COUNTER_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LEDSig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.800%)  route 0.125ns (35.200%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.573    JB_OBUF[1]
    SLICE_X0Y118         FDRE                                         r  COUNTER_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  COUNTER_reg[13]/Q
                         net (fo=2, routed)           0.062    -0.370    COUNTER_reg[13]
    SLICE_X1Y118         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  PPS_i_4/O
                         net (fo=3, routed)           0.064    -0.262    PPS_i_4_n_0
    SLICE_X1Y118         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  LEDSig[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    LEDSig[0]_i_1_n_0
    SLICE_X1Y118         FDRE                                         r  LEDSig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.811    JB_OBUF[1]
    SLICE_X1Y118         FDRE                                         r  LEDSig_reg[0]/C
                         clock pessimism              0.251    -0.560    
                         clock uncertainty            0.149    -0.411    
    SLICE_X1Y118         FDRE (Hold_fdre_C_D)         0.091    -0.320    LEDSig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.595    -0.569    DBNCR/CLK10MHZ
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DBNCR/sig_cntrs_ary_reg[0][7]/Q
                         net (fo=4, routed)           0.181    -0.247    DBNCR/sig_cntrs_ary_reg[0]_0[7]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.043    -0.204 r  DBNCR/sig_cntrs_ary[0][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    DBNCR/plusOp[9]
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.866    -0.807    DBNCR/CLK10MHZ
    SLICE_X1Y79          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[0][9]/C
                         clock pessimism              0.238    -0.569    
                         clock uncertainty            0.149    -0.420    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.107    -0.313    DBNCR/sig_cntrs_ary_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 DBNCR/sig_cntrs_ary_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DBNCR/sig_cntrs_ary_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.596    -0.568    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DBNCR/sig_cntrs_ary_reg[1][8]/Q
                         net (fo=3, routed)           0.167    -0.260    DBNCR/sig_cntrs_ary_reg[1]_1[8]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  DBNCR/sig_cntrs_ary[1][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    DBNCR/plusOp__0[8]
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.867    -0.806    DBNCR/CLK10MHZ
    SLICE_X3Y80          FDRE                                         r  DBNCR/sig_cntrs_ary_reg[1][8]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.149    -0.419    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091    -0.328    DBNCR/sig_cntrs_ary_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 TRIG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.597    -0.567    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TRIG_reg[3]/Q
                         net (fo=4, routed)           0.167    -0.259    DBNCR/TRIG_reg[4][3]
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.045    -0.214 r  DBNCR/TRIG[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    DBNCR_n_1
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.868    -0.805    JB_OBUF[1]
    SLICE_X1Y81          FDRE                                         r  TRIG_reg[3]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.149    -0.418    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.091    -0.327    TRIG_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 TRIG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            TRIG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK10MHZ_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK10MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK10MHZ_clk_wiz_0_1 rise@0.000ns - CLK10MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK10MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.598    -0.566    JB_OBUF[1]
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  TRIG_reg[1]/Q
                         net (fo=5, routed)           0.175    -0.227    DBNCR/TRIG_reg[4][1]
    SLICE_X2Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.182 r  DBNCR/TRIG[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    DBNCR_n_3
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK10MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLKWIZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLKWIZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLKWIZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLKWIZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLKWIZ/inst/CLK10MHZ_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLKWIZ/inst/clkout1_buf/O
                         net (fo=56, routed)          0.869    -0.804    JB_OBUF[1]
    SLICE_X2Y82          FDRE                                         r  TRIG_reg[1]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.149    -0.417    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.120    -0.297    TRIG_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.115    





