

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sun Feb 16 14:40:55 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        with_no_s_axi
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu5eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |        Modules       | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |        & Loops       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir                 |     -|  3.60|       67|  670.000|         -|       68|     -|        no|     -|  3 (~0%)|  251 (~0%)|  236 (~0%)|    -|
    | + fir_Pipeline_loop  |     -|  5.04|       62|  620.000|         -|       62|     -|        no|     -|  1 (~0%)|  140 (~0%)|  129 (~0%)|    -|
    |  o loop              |     -|  7.30|       60|  600.000|         5|        1|    57|       yes|     -|        -|          -|          -|    -|
    +----------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| x    | ap_none | in        | 16       |
| y    | ap_vld  | out       | 16       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | short*   |
| x        | in        | short    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------+-------+-----------+---------+
| Name                                | DSP | Pragma | Variable    | Op    | Impl      | Latency |
+-------------------------------------+-----+--------+-------------+-------+-----------+---------+
| + fir                               | 3   |        |             |       |           |         |
|   mul_16s_10s_25_1_1_U7             | 1   |        | mul_ln44    | mul   | auto      | 0       |
|   mac_muladd_16s_10s_31s_31_4_1_U8  | 1   |        | mul_ln52    | mul   | dsp_slice | 3       |
|   mac_muladd_16s_10s_31s_31_4_1_U8  | 1   |        | sext_ln52_1 | sext  | dsp_slice | 3       |
|   mac_muladd_16s_10s_31s_31_4_1_U8  | 1   |        | acc         | add   | dsp_slice | 3       |
|  + fir_Pipeline_loop                | 1   |        |             |       |           |         |
|    i_fu_120_p2                      |     |        | i           | add   | fabric    | 0       |
|    mac_muladd_16s_16s_37s_37_4_1_U1 | 1   |        | mul_ln49    | mul   | dsp_slice | 3       |
|    mac_muladd_16s_16s_37s_37_4_1_U1 | 1   |        | sext_ln49_2 | sext  | dsp_slice | 3       |
|    mac_muladd_16s_16s_37s_37_4_1_U1 | 1   |        | acc         | add   | dsp_slice | 3       |
|    icmp_ln48_fu_131_p2              |     |        | icmp_ln48   | seteq | auto      | 0       |
+-------------------------------------+-----+--------+-------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+----------------------+--------+------+------+------+--------+-----------+------+---------+------------------+
| Name                 | Usage  | Type | BRAM | URAM | Pragma | Variable  | Impl | Latency | Bitwidth, Depth, |
|                      |        |      |      |      |        |           |      |         | Banks            |
+----------------------+--------+------+------+------+--------+-----------+------+---------+------------------+
| + fir                |        |      | 0    | 0    |        |           |      |         |                  |
|   shift_reg_U        | ram_2p |      |      |      |        | shift_reg | auto | 1       | 16, 58, 1        |
|  + fir_Pipeline_loop |        |      | 0    | 0    |        |           |      |         |                  |
|    c_U               | rom_1p |      |      |      |        | c         | auto | 1       | 16, 59, 1        |
+----------------------+--------+------+------+------+--------+-----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

