#+TITLE: Readme

* :toc:
- [[#description][Description:]]

* Description:
place to document current conversion from main vhdl to verilog files.
