RADIX hex
CDEBUG 0
DEBUGVARS {dat_in IN transactor_dat_in 0 dx OUT transactor_dx 0 widthIn IN transactor_widthIn 1 heightIn IN transactor_heightIn 1 }
WAVELIST {{DUT dat_in:rsc dat_in_rsc_rdy {scverify_top rtl dat_in_rsc_rdy} {}} {DUT dat_in:rsc dat_in_rsc_vld {scverify_top rtl dat_in_rsc_vld} {}} {DUT dat_in:rsc dat_in_rsc_dat {scverify_top rtl dat_in_rsc_dat} {}} {DUT dx:rsc dx_rsc_rdy {scverify_top rtl dx_rsc_rdy} {}} {DUT dx:rsc dx_rsc_vld {scverify_top rtl dx_rsc_vld} {}} {DUT dx:rsc dx_rsc_dat {scverify_top rtl dx_rsc_dat} {}} {DUT widthIn:rsc widthIn {scverify_top rtl widthIn} {}} {DUT heightIn:rsc heightIn {scverify_top rtl heightIn} {}} {OutputCompare dx dx-TRANS# {scverify_top user_tb dx_comp _compare_cnt_sig} blue} {OutputCompare dx dx-GOLDEN {scverify_top user_tb dx_comp _golden_sig} {}} {OutputCompare dx dx-DUT {scverify_top user_tb dx_comp _dut_sig} {}} {OutputCompare dx dx-ERR# {scverify_top user_tb dx_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench arst_n {scverify_top rtl arst_n} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} EdgeDetect_IP_EdgeDetect_HorDer_run_inst {scverify_top rtl EdgeDetect_IP_EdgeDetect_HorDer_run_inst EdgeDetect_IP_EdgeDetect_HorDer_run_staller_inst run_wen} {}} {Active_Processes idle design_is_idle_reg {scverify_top TLS_design_is_idle_reg} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
STALL_CTRLS_ADDED 1
