#! /Applications/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-127-gdeeac2edf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Applications/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Applications/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Applications/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Applications/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Applications/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x131e04a30 .scope module, "pal_tb" "pal_tb" 2 1;
 .timescale 0 0;
P_0x60000161ca00 .param/l "BITSTREAM_LEN" 1 2 9, +C4<00000000000000000000000000011011>;
P_0x60000161ca40 .param/l "NUM_INPUTS" 0 2 4, +C4<00000000000000000000000000000100>;
P_0x60000161ca80 .param/l "NUM_INTERM_STAGES" 0 2 6, +C4<00000000000000000000000000000011>;
P_0x60000161cac0 .param/l "NUM_OUPUTS" 0 2 5, +C4<00000000000000000000000000000001>;
L_0x138078010 .functor BUFT 1, C4<100000100000100000100000100>, C4<0>, C4<0>, C4<0>;
v0x60000180e5b0_0 .net "bitstream", 26 0, L_0x138078010;  1 drivers
v0x60000180e640_0 .var "clk_pal_tb", 0 0;
v0x60000180e6d0_0 .var "clk_tb", 0 0;
v0x60000180e760_0 .var "config_tb", 0 0;
v0x60000180e7f0_0 .var/i "i", 31 0;
v0x60000180e880_0 .var "inputs_tb", 3 0;
v0x60000180e910_0 .net "outputs_tb", 0 0, L_0x600001b18780;  1 drivers
S_0x131e04ba0 .scope module, "uut" "PAL" 2 29, 3 1 0, S_0x131e04a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CFG";
    .port_info 2 /INPUT 4 "INPUT_VARS";
    .port_info 3 /OUTPUT 1 "OUTPUT_VALS";
P_0x131e085c0 .param/l "FF_CHAIN_OR_BASE_INDEX" 1 3 25, +C4<00000000000000000000000000011000>;
P_0x131e08600 .param/l "M" 0 3 3, +C4<00000000000000000000000000000001>;
P_0x131e08640 .param/l "N" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x131e08680 .param/l "P" 0 3 4, +C4<00000000000000000000000000000011>;
P_0x131e086c0 .param/l "SR_LEN" 1 3 12, +C4<00000000000000000000000000011011>;
L_0x60000011e450 .functor BUFZ 1, v0x60000180e640_0, C4<0>, C4<0>, C4<0>;
v0x60000180def0_0 .net "CFG", 0 0, v0x60000180e760_0;  1 drivers
v0x60000180df80_0 .net "CLK", 0 0, v0x60000180e640_0;  1 drivers
v0x60000180e010_0 .net "FF_CHAIN", 26 0, v0x60000180de60_0;  1 drivers
v0x60000180e0a0_0 .net "FF_CHAIN_AND", 23 0, L_0x600001b190e0;  1 drivers
v0x60000180e130_0 .net "FF_CHAIN_OR", 2 0, L_0x600001b19180;  1 drivers
v0x60000180e1c0_0 .net "INPUT_VARS", 3 0, v0x60000180e880_0;  1 drivers
v0x60000180e250_0 .net "INPUT_VARS_N", 7 0, L_0x600001b1c500;  1 drivers
v0x60000180e2e0_0 .net "INTERM_VARS", 2 0, L_0x600001b1f700;  1 drivers
v0x60000180e370_0 .net "OUTPUT_VALS", 0 0, L_0x600001b18780;  alias, 1 drivers
v0x60000180e400_0 .net "and_results", 23 0, L_0x600001b186e0;  1 drivers
v0x60000180e490_0 .net "or_results", 2 0, L_0x600001b19040;  1 drivers
v0x60000180e520_0 .net "test_lol", 0 0, L_0x60000011e450;  1 drivers
L_0x600001b1c0a0 .part v0x60000180e880_0, 0, 1;
L_0x600001b1c140 .part v0x60000180e880_0, 0, 1;
L_0x600001b1c1e0 .part v0x60000180e880_0, 1, 1;
L_0x600001b1c280 .part v0x60000180e880_0, 1, 1;
L_0x600001b1c320 .part v0x60000180e880_0, 2, 1;
L_0x600001b1c3c0 .part v0x60000180e880_0, 2, 1;
L_0x600001b1c460 .part v0x60000180e880_0, 3, 1;
LS_0x600001b1c500_0_0 .concat8 [ 1 1 1 1], L_0x600001b1c0a0, L_0x60000011d6c0, L_0x600001b1c1e0, L_0x60000011d730;
LS_0x600001b1c500_0_4 .concat8 [ 1 1 1 1], L_0x600001b1c320, L_0x60000011d7a0, L_0x600001b1c460, L_0x60000011d810;
L_0x600001b1c500 .concat8 [ 4 4 0 0], LS_0x600001b1c500_0_0, LS_0x600001b1c500_0_4;
L_0x600001b1c5a0 .part v0x60000180e880_0, 3, 1;
L_0x600001b1cd20 .part L_0x600001b1c500, 0, 1;
L_0x600001b1cdc0 .part L_0x600001b190e0, 0, 1;
L_0x600001b1cf00 .part L_0x600001b1c500, 1, 1;
L_0x600001b1cfa0 .part L_0x600001b190e0, 3, 1;
L_0x600001b1d0e0 .part L_0x600001b1c500, 2, 1;
L_0x600001b1d180 .part L_0x600001b190e0, 6, 1;
L_0x600001b1d2c0 .part L_0x600001b1c500, 3, 1;
L_0x600001b1d360 .part L_0x600001b190e0, 9, 1;
L_0x600001b1d4a0 .part L_0x600001b1c500, 4, 1;
L_0x600001b1d540 .part L_0x600001b190e0, 12, 1;
L_0x600001b1d720 .part L_0x600001b1c500, 5, 1;
L_0x600001b1d7c0 .part L_0x600001b190e0, 15, 1;
L_0x600001b1d860 .part L_0x600001b1c500, 6, 1;
L_0x600001b1d900 .part L_0x600001b190e0, 18, 1;
L_0x600001b1da40 .part L_0x600001b1c500, 7, 1;
L_0x600001b1dae0 .part L_0x600001b190e0, 21, 1;
L_0x600001b1e260 .part L_0x600001b1c500, 0, 1;
L_0x600001b1e300 .part L_0x600001b190e0, 1, 1;
L_0x600001b1e440 .part L_0x600001b1c500, 1, 1;
L_0x600001b1e4e0 .part L_0x600001b190e0, 4, 1;
L_0x600001b1e620 .part L_0x600001b1c500, 2, 1;
L_0x600001b1e6c0 .part L_0x600001b190e0, 7, 1;
L_0x600001b1e800 .part L_0x600001b1c500, 3, 1;
L_0x600001b1e8a0 .part L_0x600001b190e0, 10, 1;
L_0x600001b1e9e0 .part L_0x600001b1c500, 4, 1;
L_0x600001b1ea80 .part L_0x600001b190e0, 13, 1;
L_0x600001b1ebc0 .part L_0x600001b1c500, 5, 1;
L_0x600001b1ec60 .part L_0x600001b190e0, 16, 1;
L_0x600001b1eda0 .part L_0x600001b1c500, 6, 1;
L_0x600001b1ee40 .part L_0x600001b190e0, 19, 1;
L_0x600001b1ef80 .part L_0x600001b1c500, 7, 1;
L_0x600001b1f020 .part L_0x600001b190e0, 22, 1;
L_0x600001b1f700 .concat8 [ 1 1 1 0], L_0x600001b1c640, L_0x600001b1db80, L_0x600001b1f0c0;
L_0x600001b1f840 .part L_0x600001b1c500, 0, 1;
L_0x600001b1f8e0 .part L_0x600001b190e0, 2, 1;
L_0x600001b1fa20 .part L_0x600001b1c500, 1, 1;
L_0x600001b1fac0 .part L_0x600001b190e0, 5, 1;
L_0x600001b1fc00 .part L_0x600001b1c500, 2, 1;
L_0x600001b1fca0 .part L_0x600001b190e0, 8, 1;
L_0x600001b1fde0 .part L_0x600001b1c500, 3, 1;
L_0x600001b1fe80 .part L_0x600001b190e0, 11, 1;
L_0x600001b18000 .part L_0x600001b1c500, 4, 1;
L_0x600001b180a0 .part L_0x600001b190e0, 14, 1;
L_0x600001b181e0 .part L_0x600001b1c500, 5, 1;
L_0x600001b18280 .part L_0x600001b190e0, 17, 1;
L_0x600001b183c0 .part L_0x600001b1c500, 6, 1;
L_0x600001b18460 .part L_0x600001b190e0, 20, 1;
L_0x600001b185a0 .part L_0x600001b1c500, 7, 1;
L_0x600001b18640 .part L_0x600001b190e0, 23, 1;
LS_0x600001b186e0_0_0 .concat8 [ 1 1 1 1], L_0x600001b1cc80, L_0x600001b1e1c0, L_0x600001b1f7a0, L_0x600001b1ce60;
LS_0x600001b186e0_0_4 .concat8 [ 1 1 1 1], L_0x600001b1e3a0, L_0x600001b1f980, L_0x600001b1d040, L_0x600001b1e580;
LS_0x600001b186e0_0_8 .concat8 [ 1 1 1 1], L_0x600001b1fb60, L_0x600001b1d220, L_0x600001b1e760, L_0x600001b1fd40;
LS_0x600001b186e0_0_12 .concat8 [ 1 1 1 1], L_0x600001b1d400, L_0x600001b1e940, L_0x600001b1ff20, L_0x600001b1d680;
LS_0x600001b186e0_0_16 .concat8 [ 1 1 1 1], L_0x600001b1eb20, L_0x600001b18140, L_0x600001b1d5e0, L_0x600001b1ed00;
LS_0x600001b186e0_0_20 .concat8 [ 1 1 1 1], L_0x600001b18320, L_0x600001b1d9a0, L_0x600001b1eee0, L_0x600001b18500;
LS_0x600001b186e0_1_0 .concat8 [ 4 4 4 4], LS_0x600001b186e0_0_0, LS_0x600001b186e0_0_4, LS_0x600001b186e0_0_8, LS_0x600001b186e0_0_12;
LS_0x600001b186e0_1_4 .concat8 [ 4 4 0 0], LS_0x600001b186e0_0_16, LS_0x600001b186e0_0_20;
L_0x600001b186e0 .concat8 [ 16 8 0 0], LS_0x600001b186e0_1_0, LS_0x600001b186e0_1_4;
L_0x600001b18b40 .part L_0x600001b1f700, 0, 1;
L_0x600001b18be0 .part L_0x600001b19180, 0, 1;
L_0x600001b18d20 .part L_0x600001b1f700, 1, 1;
L_0x600001b18dc0 .part L_0x600001b19180, 1, 1;
L_0x600001b18f00 .part L_0x600001b1f700, 2, 1;
L_0x600001b18fa0 .part L_0x600001b19180, 2, 1;
L_0x600001b19040 .concat8 [ 1 1 1 0], L_0x600001b18aa0, L_0x600001b18c80, L_0x600001b18e60;
L_0x600001b190e0 .part v0x60000180de60_0, 0, 24;
L_0x600001b19180 .part v0x60000180de60_0, 24, 3;
S_0x131e08700 .scope generate, "AND_GEN_LOOP_OUTER[0]" "AND_GEN_LOOP_OUTER[0]" 3 75, 3 75 0, S_0x131e04ba0;
 .timescale 0 0;
P_0x600003f15e80 .param/l "p" 1 3 75, +C4<00>;
S_0x131e065a0 .scope generate, "AND_GEN_LOOP_INNER[0]" "AND_GEN_LOOP_INNER[0]" 3 76, 3 76 0, S_0x131e08700;
 .timescale 0 0;
P_0x600003f15f00 .param/l "n" 1 3 76, +C4<00>;
S_0x131e06710 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e065a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f15f80 .param/str "OP" 0 4 2, "and";
v0x600001816eb0_0 .net "cfg_in", 0 0, L_0x600001b1cdc0;  1 drivers
v0x600001816fd0_0 .net "data_in", 0 0, L_0x600001b1cd20;  1 drivers
v0x600001817060_0 .net "data_out", 0 0, L_0x600001b1cc80;  1 drivers
S_0x131e07850 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e06710;
 .timescale 0 0;
L_0x138078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011d880 .functor XNOR 1, L_0x600001b1cdc0, L_0x138078058, C4<0>, C4<0>;
v0x600001816c70_0 .net/2u *"_ivl_0", 0 0, L_0x138078058;  1 drivers
v0x600001816d90_0 .net *"_ivl_2", 0 0, L_0x60000011d880;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001816f40_0 .net/2u *"_ivl_4", 0 0, L_0x1380780a0;  1 drivers
L_0x600001b1cc80 .functor MUXZ 1, L_0x1380780a0, L_0x600001b1cd20, L_0x60000011d880, C4<>;
S_0x131e079c0 .scope generate, "AND_GEN_LOOP_INNER[1]" "AND_GEN_LOOP_INNER[1]" 3 76, 3 76 0, S_0x131e08700;
 .timescale 0 0;
P_0x600003f16000 .param/l "n" 1 3 76, +C4<01>;
S_0x131e055a0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e079c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f16080 .param/str "OP" 0 4 2, "and";
v0x6000018172a0_0 .net "cfg_in", 0 0, L_0x600001b1cfa0;  1 drivers
v0x600001817330_0 .net "data_in", 0 0, L_0x600001b1cf00;  1 drivers
v0x6000018173c0_0 .net "data_out", 0 0, L_0x600001b1ce60;  1 drivers
S_0x131e05710 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e055a0;
 .timescale 0 0;
L_0x1380780e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011d8f0 .functor XNOR 1, L_0x600001b1cfa0, L_0x1380780e8, C4<0>, C4<0>;
v0x6000018170f0_0 .net/2u *"_ivl_0", 0 0, L_0x1380780e8;  1 drivers
v0x600001817180_0 .net *"_ivl_2", 0 0, L_0x60000011d8f0;  1 drivers
L_0x138078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001817210_0 .net/2u *"_ivl_4", 0 0, L_0x138078130;  1 drivers
L_0x600001b1ce60 .functor MUXZ 1, L_0x138078130, L_0x600001b1cf00, L_0x60000011d8f0, C4<>;
S_0x131e06ae0 .scope generate, "AND_GEN_LOOP_INNER[2]" "AND_GEN_LOOP_INNER[2]" 3 76, 3 76 0, S_0x131e08700;
 .timescale 0 0;
P_0x600003f16100 .param/l "n" 1 3 76, +C4<010>;
S_0x131e06c50 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e06ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f16180 .param/str "OP" 0 4 2, "and";
v0x600001817600_0 .net "cfg_in", 0 0, L_0x600001b1d180;  1 drivers
v0x600001817690_0 .net "data_in", 0 0, L_0x600001b1d0e0;  1 drivers
v0x600001817720_0 .net "data_out", 0 0, L_0x600001b1d040;  1 drivers
S_0x131e3a4e0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e06c50;
 .timescale 0 0;
L_0x138078178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011d9d0 .functor XNOR 1, L_0x600001b1d180, L_0x138078178, C4<0>, C4<0>;
v0x600001817450_0 .net/2u *"_ivl_0", 0 0, L_0x138078178;  1 drivers
v0x6000018174e0_0 .net *"_ivl_2", 0 0, L_0x60000011d9d0;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001817570_0 .net/2u *"_ivl_4", 0 0, L_0x1380781c0;  1 drivers
L_0x600001b1d040 .functor MUXZ 1, L_0x1380781c0, L_0x600001b1d0e0, L_0x60000011d9d0, C4<>;
S_0x131e3a650 .scope generate, "AND_GEN_LOOP_INNER[3]" "AND_GEN_LOOP_INNER[3]" 3 76, 3 76 0, S_0x131e08700;
 .timescale 0 0;
P_0x600003f16200 .param/l "n" 1 3 76, +C4<011>;
S_0x131e391a0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e3a650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f16280 .param/str "OP" 0 4 2, "and";
v0x600001817960_0 .net "cfg_in", 0 0, L_0x600001b1d360;  1 drivers
v0x6000018179f0_0 .net "data_in", 0 0, L_0x600001b1d2c0;  1 drivers
v0x600001817a80_0 .net "data_out", 0 0, L_0x600001b1d220;  1 drivers
S_0x131e39310 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e391a0;
 .timescale 0 0;
L_0x138078208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011d960 .functor XNOR 1, L_0x600001b1d360, L_0x138078208, C4<0>, C4<0>;
v0x6000018177b0_0 .net/2u *"_ivl_0", 0 0, L_0x138078208;  1 drivers
v0x600001817840_0 .net *"_ivl_2", 0 0, L_0x60000011d960;  1 drivers
L_0x138078250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000018178d0_0 .net/2u *"_ivl_4", 0 0, L_0x138078250;  1 drivers
L_0x600001b1d220 .functor MUXZ 1, L_0x138078250, L_0x600001b1d2c0, L_0x60000011d960, C4<>;
S_0x131e39480 .scope generate, "AND_GEN_LOOP_INNER[4]" "AND_GEN_LOOP_INNER[4]" 3 76, 3 76 0, S_0x131e08700;
 .timescale 0 0;
P_0x600003f16340 .param/l "n" 1 3 76, +C4<0100>;
S_0x131e395f0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e39480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f163c0 .param/str "OP" 0 4 2, "and";
v0x600001817cc0_0 .net "cfg_in", 0 0, L_0x600001b1d540;  1 drivers
v0x600001817d50_0 .net "data_in", 0 0, L_0x600001b1d4a0;  1 drivers
v0x600001817de0_0 .net "data_out", 0 0, L_0x600001b1d400;  1 drivers
S_0x131e38a30 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e395f0;
 .timescale 0 0;
L_0x138078298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011da40 .functor XNOR 1, L_0x600001b1d540, L_0x138078298, C4<0>, C4<0>;
v0x600001817b10_0 .net/2u *"_ivl_0", 0 0, L_0x138078298;  1 drivers
v0x600001817ba0_0 .net *"_ivl_2", 0 0, L_0x60000011da40;  1 drivers
L_0x1380782e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001817c30_0 .net/2u *"_ivl_4", 0 0, L_0x1380782e0;  1 drivers
L_0x600001b1d400 .functor MUXZ 1, L_0x1380782e0, L_0x600001b1d4a0, L_0x60000011da40, C4<>;
S_0x131e38ba0 .scope generate, "AND_GEN_LOOP_INNER[5]" "AND_GEN_LOOP_INNER[5]" 3 76, 3 76 0, S_0x131e08700;
 .timescale 0 0;
P_0x600003f16440 .param/l "n" 1 3 76, +C4<0101>;
S_0x131e382c0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e38ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f164c0 .param/str "OP" 0 4 2, "and";
v0x60000181a520_0 .net "cfg_in", 0 0, L_0x600001b1d7c0;  1 drivers
v0x60000181a0a0_0 .net "data_in", 0 0, L_0x600001b1d720;  1 drivers
v0x600001819c20_0 .net "data_out", 0 0, L_0x600001b1d680;  1 drivers
S_0x131e38430 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e382c0;
 .timescale 0 0;
L_0x138078328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011dab0 .functor XNOR 1, L_0x600001b1d7c0, L_0x138078328, C4<0>, C4<0>;
v0x600001817e70_0 .net/2u *"_ivl_0", 0 0, L_0x138078328;  1 drivers
v0x600001817f00_0 .net *"_ivl_2", 0 0, L_0x60000011dab0;  1 drivers
L_0x138078370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000181a9a0_0 .net/2u *"_ivl_4", 0 0, L_0x138078370;  1 drivers
L_0x600001b1d680 .functor MUXZ 1, L_0x138078370, L_0x600001b1d720, L_0x60000011dab0, C4<>;
S_0x131e37b50 .scope generate, "AND_GEN_LOOP_INNER[6]" "AND_GEN_LOOP_INNER[6]" 3 76, 3 76 0, S_0x131e08700;
 .timescale 0 0;
P_0x600003f16540 .param/l "n" 1 3 76, +C4<0110>;
S_0x131e37cc0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e37b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f165c0 .param/str "OP" 0 4 2, "and";
v0x600001818e10_0 .net "cfg_in", 0 0, L_0x600001b1d900;  1 drivers
v0x60000181b8d0_0 .net "data_in", 0 0, L_0x600001b1d860;  1 drivers
v0x600001818c60_0 .net "data_out", 0 0, L_0x600001b1d5e0;  1 drivers
S_0x131e373e0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e37cc0;
 .timescale 0 0;
L_0x1380783b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011db20 .functor XNOR 1, L_0x600001b1d900, L_0x1380783b8, C4<0>, C4<0>;
v0x6000018199e0_0 .net/2u *"_ivl_0", 0 0, L_0x1380783b8;  1 drivers
v0x600001819560_0 .net *"_ivl_2", 0 0, L_0x60000011db20;  1 drivers
L_0x138078400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000181ba80_0 .net/2u *"_ivl_4", 0 0, L_0x138078400;  1 drivers
L_0x600001b1d5e0 .functor MUXZ 1, L_0x138078400, L_0x600001b1d860, L_0x60000011db20, C4<>;
S_0x131e37550 .scope generate, "AND_GEN_LOOP_INNER[7]" "AND_GEN_LOOP_INNER[7]" 3 76, 3 76 0, S_0x131e08700;
 .timescale 0 0;
P_0x600003f16640 .param/l "n" 1 3 76, +C4<0111>;
S_0x131e36c70 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e37550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f166c0 .param/str "OP" 0 4 2, "and";
v0x60000181f180_0 .net "cfg_in", 0 0, L_0x600001b1dae0;  1 drivers
v0x60000181ed00_0 .net "data_in", 0 0, L_0x600001b1da40;  1 drivers
v0x60000181eac0_0 .net "data_out", 0 0, L_0x600001b1d9a0;  1 drivers
S_0x131e36de0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e36c70;
 .timescale 0 0;
L_0x138078448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011db90 .functor XNOR 1, L_0x600001b1dae0, L_0x138078448, C4<0>, C4<0>;
v0x60000181bf00_0 .net/2u *"_ivl_0", 0 0, L_0x138078448;  1 drivers
v0x60000181fa80_0 .net *"_ivl_2", 0 0, L_0x60000011db90;  1 drivers
L_0x138078490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000181f600_0 .net/2u *"_ivl_4", 0 0, L_0x138078490;  1 drivers
L_0x600001b1d9a0 .functor MUXZ 1, L_0x138078490, L_0x600001b1da40, L_0x60000011db90, C4<>;
S_0x131e36500 .scope module, "reduce_and_I" "REDUCE" 3 88, 5 1 0, S_0x131e08700;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "data_in";
    .port_info 1 /OUTPUT 1 "reduced_out";
P_0x600001f1d740 .param/l "LEN" 0 5 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x600001f1d780 .param/str "OPERATION" 0 5 2, "and";
P_0x600001f1d7c0 .param/l "STRIDE" 0 5 4, +C4<00000000000000000000000000000011>;
v0x600001810120_0 .net "data_in", 23 0, L_0x600001b186e0;  alias, 1 drivers
v0x6000018101b0_0 .net "data_stride", 7 0, L_0x600001b1cb40;  1 drivers
v0x600001810240_0 .net "reduced_out", 0 0, L_0x600001b1c640;  1 drivers
S_0x131e36670 .scope generate, "genblk1" "genblk1" 5 23, 5 23 0, S_0x131e36500;
 .timescale 0 0;
L_0x600001b1c640 .reduce/and L_0x600001b1cb40;
S_0x131e35d90 .scope module, "stride_I" "STRIDE" 5 16, 6 1 0, S_0x131e36500;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 8 "strided_out";
P_0x60000041a500 .param/l "LEN" 0 6 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x60000041a540 .param/l "STRIDE" 0 6 4, +C4<00000000000000000000000000000011>;
v0x600001810000_0 .net "in", 23 0, L_0x600001b186e0;  alias, 1 drivers
v0x600001810090_0 .net "strided_out", 7 0, L_0x600001b1cb40;  alias, 1 drivers
L_0x600001b1c6e0 .part L_0x600001b186e0, 0, 1;
L_0x600001b1c780 .part L_0x600001b186e0, 3, 1;
L_0x600001b1c820 .part L_0x600001b186e0, 6, 1;
L_0x600001b1c8c0 .part L_0x600001b186e0, 9, 1;
L_0x600001b1c960 .part L_0x600001b186e0, 12, 1;
L_0x600001b1ca00 .part L_0x600001b186e0, 15, 1;
L_0x600001b1caa0 .part L_0x600001b186e0, 18, 1;
LS_0x600001b1cb40_0_0 .concat8 [ 1 1 1 1], L_0x600001b1c6e0, L_0x600001b1c780, L_0x600001b1c820, L_0x600001b1c8c0;
LS_0x600001b1cb40_0_4 .concat8 [ 1 1 1 1], L_0x600001b1c960, L_0x600001b1ca00, L_0x600001b1caa0, L_0x600001b1cbe0;
L_0x600001b1cb40 .concat8 [ 4 4 0 0], LS_0x600001b1cb40_0_0, LS_0x600001b1cb40_0_4;
L_0x600001b1cbe0 .part L_0x600001b186e0, 21, 1;
S_0x131e35f00 .scope generate, "REDUCE_LOOP[0]" "REDUCE_LOOP[0]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16840 .param/l "i" 1 6 24, +C4<00>;
S_0x131e34a50 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e35f00;
 .timescale 0 0;
v0x60000181e640_0 .net *"_ivl_0", 0 0, L_0x600001b1c6e0;  1 drivers
S_0x131e34bc0 .scope generate, "REDUCE_LOOP[1]" "REDUCE_LOOP[1]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f168c0 .param/l "i" 1 6 24, +C4<01>;
S_0x131e34d30 .scope generate, "REDUCE_LOOP[2]" "REDUCE_LOOP[2]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16940 .param/l "i" 1 6 24, +C4<010>;
S_0x131e34ea0 .scope generate, "REDUCE_LOOP[3]" "REDUCE_LOOP[3]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f169c0 .param/l "i" 1 6 24, +C4<011>;
S_0x131e342e0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e34ea0;
 .timescale 0 0;
v0x60000181def0_0 .net *"_ivl_0", 0 0, L_0x600001b1c780;  1 drivers
S_0x131e34450 .scope generate, "REDUCE_LOOP[4]" "REDUCE_LOOP[4]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16a80 .param/l "i" 1 6 24, +C4<0100>;
S_0x131e33b70 .scope generate, "REDUCE_LOOP[5]" "REDUCE_LOOP[5]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16b00 .param/l "i" 1 6 24, +C4<0101>;
S_0x131e33ce0 .scope generate, "REDUCE_LOOP[6]" "REDUCE_LOOP[6]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16b80 .param/l "i" 1 6 24, +C4<0110>;
S_0x131e33400 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e33ce0;
 .timescale 0 0;
v0x60000181dd40_0 .net *"_ivl_0", 0 0, L_0x600001b1c820;  1 drivers
S_0x131e33570 .scope generate, "REDUCE_LOOP[7]" "REDUCE_LOOP[7]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16c00 .param/l "i" 1 6 24, +C4<0111>;
S_0x131e32c90 .scope generate, "REDUCE_LOOP[8]" "REDUCE_LOOP[8]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16a40 .param/l "i" 1 6 24, +C4<01000>;
S_0x131e32e00 .scope generate, "REDUCE_LOOP[9]" "REDUCE_LOOP[9]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16cc0 .param/l "i" 1 6 24, +C4<01001>;
S_0x131e32520 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e32e00;
 .timescale 0 0;
v0x60000181d5f0_0 .net *"_ivl_0", 0 0, L_0x600001b1c8c0;  1 drivers
S_0x131e32690 .scope generate, "REDUCE_LOOP[10]" "REDUCE_LOOP[10]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16d40 .param/l "i" 1 6 24, +C4<01010>;
S_0x131e31db0 .scope generate, "REDUCE_LOOP[11]" "REDUCE_LOOP[11]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16dc0 .param/l "i" 1 6 24, +C4<01011>;
S_0x131e31f20 .scope generate, "REDUCE_LOOP[12]" "REDUCE_LOOP[12]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16e40 .param/l "i" 1 6 24, +C4<01100>;
S_0x131e31640 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e31f20;
 .timescale 0 0;
v0x60000181fde0_0 .net *"_ivl_0", 0 0, L_0x600001b1c960;  1 drivers
S_0x131e317b0 .scope generate, "REDUCE_LOOP[13]" "REDUCE_LOOP[13]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16ec0 .param/l "i" 1 6 24, +C4<01101>;
S_0x131e3f6b0 .scope generate, "REDUCE_LOOP[14]" "REDUCE_LOOP[14]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16f40 .param/l "i" 1 6 24, +C4<01110>;
S_0x131e3f820 .scope generate, "REDUCE_LOOP[15]" "REDUCE_LOOP[15]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f16fc0 .param/l "i" 1 6 24, +C4<01111>;
S_0x131e3f990 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e3f820;
 .timescale 0 0;
v0x60000181fcc0_0 .net *"_ivl_0", 0 0, L_0x600001b1ca00;  1 drivers
S_0x131e3fb00 .scope generate, "REDUCE_LOOP[16]" "REDUCE_LOOP[16]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f17040 .param/l "i" 1 6 24, +C4<010000>;
S_0x131e3fc70 .scope generate, "REDUCE_LOOP[17]" "REDUCE_LOOP[17]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f170c0 .param/l "i" 1 6 24, +C4<010001>;
S_0x131e3fde0 .scope generate, "REDUCE_LOOP[18]" "REDUCE_LOOP[18]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f17140 .param/l "i" 1 6 24, +C4<010010>;
S_0x131e3ef40 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e3fde0;
 .timescale 0 0;
v0x60000181ff00_0 .net *"_ivl_0", 0 0, L_0x600001b1caa0;  1 drivers
S_0x131e3f0b0 .scope generate, "REDUCE_LOOP[19]" "REDUCE_LOOP[19]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f171c0 .param/l "i" 1 6 24, +C4<010011>;
S_0x131e3e7d0 .scope generate, "REDUCE_LOOP[20]" "REDUCE_LOOP[20]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f17240 .param/l "i" 1 6 24, +C4<010100>;
S_0x131e3e940 .scope generate, "REDUCE_LOOP[21]" "REDUCE_LOOP[21]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f172c0 .param/l "i" 1 6 24, +C4<010101>;
S_0x131e3d8f0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e3e940;
 .timescale 0 0;
v0x60000181fba0_0 .net *"_ivl_0", 0 0, L_0x600001b1cbe0;  1 drivers
S_0x131e3da60 .scope generate, "REDUCE_LOOP[22]" "REDUCE_LOOP[22]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f17340 .param/l "i" 1 6 24, +C4<010110>;
S_0x131e3d180 .scope generate, "REDUCE_LOOP[23]" "REDUCE_LOOP[23]" 6 24, 6 24 0, S_0x131e35d90;
 .timescale 0 0;
P_0x600003f173c0 .param/l "i" 1 6 24, +C4<010111>;
S_0x131e3d2f0 .scope generate, "AND_GEN_LOOP_OUTER[1]" "AND_GEN_LOOP_OUTER[1]" 3 75, 3 75 0, S_0x131e04ba0;
 .timescale 0 0;
P_0x600003f17440 .param/l "p" 1 3 75, +C4<01>;
S_0x131e3ca10 .scope generate, "AND_GEN_LOOP_INNER[0]" "AND_GEN_LOOP_INNER[0]" 3 76, 3 76 0, S_0x131e3d2f0;
 .timescale 0 0;
P_0x600003f174c0 .param/l "n" 1 3 76, +C4<00>;
S_0x131e3cb80 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e3ca10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f17540 .param/str "OP" 0 4 2, "and";
v0x600001810480_0 .net "cfg_in", 0 0, L_0x600001b1e300;  1 drivers
v0x600001810510_0 .net "data_in", 0 0, L_0x600001b1e260;  1 drivers
v0x6000018105a0_0 .net "data_out", 0 0, L_0x600001b1e1c0;  1 drivers
S_0x131e3c2a0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e3cb80;
 .timescale 0 0;
L_0x1380784d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011dc00 .functor XNOR 1, L_0x600001b1e300, L_0x1380784d8, C4<0>, C4<0>;
v0x6000018102d0_0 .net/2u *"_ivl_0", 0 0, L_0x1380784d8;  1 drivers
v0x600001810360_0 .net *"_ivl_2", 0 0, L_0x60000011dc00;  1 drivers
L_0x138078520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000018103f0_0 .net/2u *"_ivl_4", 0 0, L_0x138078520;  1 drivers
L_0x600001b1e1c0 .functor MUXZ 1, L_0x138078520, L_0x600001b1e260, L_0x60000011dc00, C4<>;
S_0x131e3c410 .scope generate, "AND_GEN_LOOP_INNER[1]" "AND_GEN_LOOP_INNER[1]" 3 76, 3 76 0, S_0x131e3d2f0;
 .timescale 0 0;
P_0x600003f175c0 .param/l "n" 1 3 76, +C4<01>;
S_0x131e3bb30 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e3c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f17640 .param/str "OP" 0 4 2, "and";
v0x6000018107e0_0 .net "cfg_in", 0 0, L_0x600001b1e4e0;  1 drivers
v0x600001810870_0 .net "data_in", 0 0, L_0x600001b1e440;  1 drivers
v0x600001810900_0 .net "data_out", 0 0, L_0x600001b1e3a0;  1 drivers
S_0x131e3bca0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e3bb30;
 .timescale 0 0;
L_0x138078568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011dc70 .functor XNOR 1, L_0x600001b1e4e0, L_0x138078568, C4<0>, C4<0>;
v0x600001810630_0 .net/2u *"_ivl_0", 0 0, L_0x138078568;  1 drivers
v0x6000018106c0_0 .net *"_ivl_2", 0 0, L_0x60000011dc70;  1 drivers
L_0x1380785b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001810750_0 .net/2u *"_ivl_4", 0 0, L_0x1380785b0;  1 drivers
L_0x600001b1e3a0 .functor MUXZ 1, L_0x1380785b0, L_0x600001b1e440, L_0x60000011dc70, C4<>;
S_0x131e3b3c0 .scope generate, "AND_GEN_LOOP_INNER[2]" "AND_GEN_LOOP_INNER[2]" 3 76, 3 76 0, S_0x131e3d2f0;
 .timescale 0 0;
P_0x600003f176c0 .param/l "n" 1 3 76, +C4<010>;
S_0x131e3b530 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e3b3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f17740 .param/str "OP" 0 4 2, "and";
v0x600001810b40_0 .net "cfg_in", 0 0, L_0x600001b1e6c0;  1 drivers
v0x600001810bd0_0 .net "data_in", 0 0, L_0x600001b1e620;  1 drivers
v0x600001810c60_0 .net "data_out", 0 0, L_0x600001b1e580;  1 drivers
S_0x131e3ac50 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e3b530;
 .timescale 0 0;
L_0x1380785f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011dce0 .functor XNOR 1, L_0x600001b1e6c0, L_0x1380785f8, C4<0>, C4<0>;
v0x600001810990_0 .net/2u *"_ivl_0", 0 0, L_0x1380785f8;  1 drivers
v0x600001810a20_0 .net *"_ivl_2", 0 0, L_0x60000011dce0;  1 drivers
L_0x138078640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001810ab0_0 .net/2u *"_ivl_4", 0 0, L_0x138078640;  1 drivers
L_0x600001b1e580 .functor MUXZ 1, L_0x138078640, L_0x600001b1e620, L_0x60000011dce0, C4<>;
S_0x131e3adc0 .scope generate, "AND_GEN_LOOP_INNER[3]" "AND_GEN_LOOP_INNER[3]" 3 76, 3 76 0, S_0x131e3d2f0;
 .timescale 0 0;
P_0x600003f177c0 .param/l "n" 1 3 76, +C4<011>;
S_0x131e40260 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e3adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f17840 .param/str "OP" 0 4 2, "and";
v0x600001810ea0_0 .net "cfg_in", 0 0, L_0x600001b1e8a0;  1 drivers
v0x600001810f30_0 .net "data_in", 0 0, L_0x600001b1e800;  1 drivers
v0x600001810fc0_0 .net "data_out", 0 0, L_0x600001b1e760;  1 drivers
S_0x131e403d0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e40260;
 .timescale 0 0;
L_0x138078688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011dd50 .functor XNOR 1, L_0x600001b1e8a0, L_0x138078688, C4<0>, C4<0>;
v0x600001810cf0_0 .net/2u *"_ivl_0", 0 0, L_0x138078688;  1 drivers
v0x600001810d80_0 .net *"_ivl_2", 0 0, L_0x60000011dd50;  1 drivers
L_0x1380786d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001810e10_0 .net/2u *"_ivl_4", 0 0, L_0x1380786d0;  1 drivers
L_0x600001b1e760 .functor MUXZ 1, L_0x1380786d0, L_0x600001b1e800, L_0x60000011dd50, C4<>;
S_0x131e40540 .scope generate, "AND_GEN_LOOP_INNER[4]" "AND_GEN_LOOP_INNER[4]" 3 76, 3 76 0, S_0x131e3d2f0;
 .timescale 0 0;
P_0x600003f17900 .param/l "n" 1 3 76, +C4<0100>;
S_0x131e406b0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e40540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f17980 .param/str "OP" 0 4 2, "and";
v0x600001811200_0 .net "cfg_in", 0 0, L_0x600001b1ea80;  1 drivers
v0x600001811290_0 .net "data_in", 0 0, L_0x600001b1e9e0;  1 drivers
v0x600001811320_0 .net "data_out", 0 0, L_0x600001b1e940;  1 drivers
S_0x131e40820 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e406b0;
 .timescale 0 0;
L_0x138078718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011ddc0 .functor XNOR 1, L_0x600001b1ea80, L_0x138078718, C4<0>, C4<0>;
v0x600001811050_0 .net/2u *"_ivl_0", 0 0, L_0x138078718;  1 drivers
v0x6000018110e0_0 .net *"_ivl_2", 0 0, L_0x60000011ddc0;  1 drivers
L_0x138078760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001811170_0 .net/2u *"_ivl_4", 0 0, L_0x138078760;  1 drivers
L_0x600001b1e940 .functor MUXZ 1, L_0x138078760, L_0x600001b1e9e0, L_0x60000011ddc0, C4<>;
S_0x131e40990 .scope generate, "AND_GEN_LOOP_INNER[5]" "AND_GEN_LOOP_INNER[5]" 3 76, 3 76 0, S_0x131e3d2f0;
 .timescale 0 0;
P_0x600003f17a00 .param/l "n" 1 3 76, +C4<0101>;
S_0x131e40b00 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e40990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f17a80 .param/str "OP" 0 4 2, "and";
v0x600001811560_0 .net "cfg_in", 0 0, L_0x600001b1ec60;  1 drivers
v0x6000018115f0_0 .net "data_in", 0 0, L_0x600001b1ebc0;  1 drivers
v0x600001811680_0 .net "data_out", 0 0, L_0x600001b1eb20;  1 drivers
S_0x131e40c70 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e40b00;
 .timescale 0 0;
L_0x1380787a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011de30 .functor XNOR 1, L_0x600001b1ec60, L_0x1380787a8, C4<0>, C4<0>;
v0x6000018113b0_0 .net/2u *"_ivl_0", 0 0, L_0x1380787a8;  1 drivers
v0x600001811440_0 .net *"_ivl_2", 0 0, L_0x60000011de30;  1 drivers
L_0x1380787f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000018114d0_0 .net/2u *"_ivl_4", 0 0, L_0x1380787f0;  1 drivers
L_0x600001b1eb20 .functor MUXZ 1, L_0x1380787f0, L_0x600001b1ebc0, L_0x60000011de30, C4<>;
S_0x131e40de0 .scope generate, "AND_GEN_LOOP_INNER[6]" "AND_GEN_LOOP_INNER[6]" 3 76, 3 76 0, S_0x131e3d2f0;
 .timescale 0 0;
P_0x600003f17b00 .param/l "n" 1 3 76, +C4<0110>;
S_0x131e40f50 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e40de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f17b80 .param/str "OP" 0 4 2, "and";
v0x6000018118c0_0 .net "cfg_in", 0 0, L_0x600001b1ee40;  1 drivers
v0x600001811950_0 .net "data_in", 0 0, L_0x600001b1eda0;  1 drivers
v0x6000018119e0_0 .net "data_out", 0 0, L_0x600001b1ed00;  1 drivers
S_0x131e410c0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e40f50;
 .timescale 0 0;
L_0x138078838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011dea0 .functor XNOR 1, L_0x600001b1ee40, L_0x138078838, C4<0>, C4<0>;
v0x600001811710_0 .net/2u *"_ivl_0", 0 0, L_0x138078838;  1 drivers
v0x6000018117a0_0 .net *"_ivl_2", 0 0, L_0x60000011dea0;  1 drivers
L_0x138078880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001811830_0 .net/2u *"_ivl_4", 0 0, L_0x138078880;  1 drivers
L_0x600001b1ed00 .functor MUXZ 1, L_0x138078880, L_0x600001b1eda0, L_0x60000011dea0, C4<>;
S_0x131e41230 .scope generate, "AND_GEN_LOOP_INNER[7]" "AND_GEN_LOOP_INNER[7]" 3 76, 3 76 0, S_0x131e3d2f0;
 .timescale 0 0;
P_0x600003f17c00 .param/l "n" 1 3 76, +C4<0111>;
S_0x131e413a0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e41230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f17c80 .param/str "OP" 0 4 2, "and";
v0x600001811c20_0 .net "cfg_in", 0 0, L_0x600001b1f020;  1 drivers
v0x600001811cb0_0 .net "data_in", 0 0, L_0x600001b1ef80;  1 drivers
v0x600001811d40_0 .net "data_out", 0 0, L_0x600001b1eee0;  1 drivers
S_0x131e41510 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e413a0;
 .timescale 0 0;
L_0x1380788c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011df10 .functor XNOR 1, L_0x600001b1f020, L_0x1380788c8, C4<0>, C4<0>;
v0x600001811a70_0 .net/2u *"_ivl_0", 0 0, L_0x1380788c8;  1 drivers
v0x600001811b00_0 .net *"_ivl_2", 0 0, L_0x60000011df10;  1 drivers
L_0x138078910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001811b90_0 .net/2u *"_ivl_4", 0 0, L_0x138078910;  1 drivers
L_0x600001b1eee0 .functor MUXZ 1, L_0x138078910, L_0x600001b1ef80, L_0x60000011df10, C4<>;
S_0x131e41680 .scope module, "reduce_and_I" "REDUCE" 3 88, 5 1 0, S_0x131e3d2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "data_in";
    .port_info 1 /OUTPUT 1 "reduced_out";
P_0x600001f1d800 .param/l "LEN" 0 5 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x600001f1d840 .param/str "OPERATION" 0 5 2, "and";
P_0x600001f1d880 .param/l "STRIDE" 0 5 4, +C4<00000000000000000000000000000011>;
v0x600001812370_0 .net "data_in", 23 0, L_0x600001b186e0;  alias, 1 drivers
v0x600001812400_0 .net "data_stride", 7 0, L_0x600001b1e080;  1 drivers
v0x600001812490_0 .net "reduced_out", 0 0, L_0x600001b1db80;  1 drivers
S_0x131e417f0 .scope generate, "genblk1" "genblk1" 5 23, 5 23 0, S_0x131e41680;
 .timescale 0 0;
L_0x600001b1db80 .reduce/and L_0x600001b1e080;
S_0x131e41970 .scope module, "stride_I" "STRIDE" 5 16, 6 1 0, S_0x131e41680;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 8 "strided_out";
P_0x60000041a700 .param/l "LEN" 0 6 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x60000041a740 .param/l "STRIDE" 0 6 4, +C4<00000000000000000000000000000011>;
v0x600001812250_0 .net "in", 23 0, L_0x600001b186e0;  alias, 1 drivers
v0x6000018122e0_0 .net "strided_out", 7 0, L_0x600001b1e080;  alias, 1 drivers
L_0x600001b1dc20 .part L_0x600001b186e0, 0, 1;
L_0x600001b1dcc0 .part L_0x600001b186e0, 3, 1;
L_0x600001b1dd60 .part L_0x600001b186e0, 6, 1;
L_0x600001b1de00 .part L_0x600001b186e0, 9, 1;
L_0x600001b1dea0 .part L_0x600001b186e0, 12, 1;
L_0x600001b1df40 .part L_0x600001b186e0, 15, 1;
L_0x600001b1dfe0 .part L_0x600001b186e0, 18, 1;
LS_0x600001b1e080_0_0 .concat8 [ 1 1 1 1], L_0x600001b1dc20, L_0x600001b1dcc0, L_0x600001b1dd60, L_0x600001b1de00;
LS_0x600001b1e080_0_4 .concat8 [ 1 1 1 1], L_0x600001b1dea0, L_0x600001b1df40, L_0x600001b1dfe0, L_0x600001b1e120;
L_0x600001b1e080 .concat8 [ 4 4 0 0], LS_0x600001b1e080_0_0, LS_0x600001b1e080_0_4;
L_0x600001b1e120 .part L_0x600001b186e0, 21, 1;
S_0x131e41ae0 .scope generate, "REDUCE_LOOP[0]" "REDUCE_LOOP[0]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f17e00 .param/l "i" 1 6 24, +C4<00>;
S_0x131e41c60 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e41ae0;
 .timescale 0 0;
v0x600001811dd0_0 .net *"_ivl_0", 0 0, L_0x600001b1dc20;  1 drivers
S_0x131e41dd0 .scope generate, "REDUCE_LOOP[1]" "REDUCE_LOOP[1]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f17e80 .param/l "i" 1 6 24, +C4<01>;
S_0x131e41f40 .scope generate, "REDUCE_LOOP[2]" "REDUCE_LOOP[2]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f17f00 .param/l "i" 1 6 24, +C4<010>;
S_0x131e420b0 .scope generate, "REDUCE_LOOP[3]" "REDUCE_LOOP[3]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f17f80 .param/l "i" 1 6 24, +C4<011>;
S_0x131e42220 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e420b0;
 .timescale 0 0;
v0x600001811e60_0 .net *"_ivl_0", 0 0, L_0x600001b1dcc0;  1 drivers
S_0x131e42390 .scope generate, "REDUCE_LOOP[4]" "REDUCE_LOOP[4]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10040 .param/l "i" 1 6 24, +C4<0100>;
S_0x131e42500 .scope generate, "REDUCE_LOOP[5]" "REDUCE_LOOP[5]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f100c0 .param/l "i" 1 6 24, +C4<0101>;
S_0x131e42670 .scope generate, "REDUCE_LOOP[6]" "REDUCE_LOOP[6]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10140 .param/l "i" 1 6 24, +C4<0110>;
S_0x131e427e0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e42670;
 .timescale 0 0;
v0x600001811ef0_0 .net *"_ivl_0", 0 0, L_0x600001b1dd60;  1 drivers
S_0x131e42950 .scope generate, "REDUCE_LOOP[7]" "REDUCE_LOOP[7]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f101c0 .param/l "i" 1 6 24, +C4<0111>;
S_0x131e42ac0 .scope generate, "REDUCE_LOOP[8]" "REDUCE_LOOP[8]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10000 .param/l "i" 1 6 24, +C4<01000>;
S_0x131e42c30 .scope generate, "REDUCE_LOOP[9]" "REDUCE_LOOP[9]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10280 .param/l "i" 1 6 24, +C4<01001>;
S_0x131e42da0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e42c30;
 .timescale 0 0;
v0x600001811f80_0 .net *"_ivl_0", 0 0, L_0x600001b1de00;  1 drivers
S_0x131e42f10 .scope generate, "REDUCE_LOOP[10]" "REDUCE_LOOP[10]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10300 .param/l "i" 1 6 24, +C4<01010>;
S_0x131e43080 .scope generate, "REDUCE_LOOP[11]" "REDUCE_LOOP[11]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10380 .param/l "i" 1 6 24, +C4<01011>;
S_0x131e431f0 .scope generate, "REDUCE_LOOP[12]" "REDUCE_LOOP[12]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10400 .param/l "i" 1 6 24, +C4<01100>;
S_0x131e43360 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e431f0;
 .timescale 0 0;
v0x600001812010_0 .net *"_ivl_0", 0 0, L_0x600001b1dea0;  1 drivers
S_0x131e434d0 .scope generate, "REDUCE_LOOP[13]" "REDUCE_LOOP[13]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10480 .param/l "i" 1 6 24, +C4<01101>;
S_0x131e43640 .scope generate, "REDUCE_LOOP[14]" "REDUCE_LOOP[14]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10500 .param/l "i" 1 6 24, +C4<01110>;
S_0x131e437b0 .scope generate, "REDUCE_LOOP[15]" "REDUCE_LOOP[15]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10580 .param/l "i" 1 6 24, +C4<01111>;
S_0x131e43920 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e437b0;
 .timescale 0 0;
v0x6000018120a0_0 .net *"_ivl_0", 0 0, L_0x600001b1df40;  1 drivers
S_0x131e43a90 .scope generate, "REDUCE_LOOP[16]" "REDUCE_LOOP[16]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10600 .param/l "i" 1 6 24, +C4<010000>;
S_0x131e43c00 .scope generate, "REDUCE_LOOP[17]" "REDUCE_LOOP[17]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10680 .param/l "i" 1 6 24, +C4<010001>;
S_0x131e43d70 .scope generate, "REDUCE_LOOP[18]" "REDUCE_LOOP[18]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10700 .param/l "i" 1 6 24, +C4<010010>;
S_0x131e43ee0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e43d70;
 .timescale 0 0;
v0x600001812130_0 .net *"_ivl_0", 0 0, L_0x600001b1dfe0;  1 drivers
S_0x131e44050 .scope generate, "REDUCE_LOOP[19]" "REDUCE_LOOP[19]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10780 .param/l "i" 1 6 24, +C4<010011>;
S_0x131e441c0 .scope generate, "REDUCE_LOOP[20]" "REDUCE_LOOP[20]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10800 .param/l "i" 1 6 24, +C4<010100>;
S_0x131e44330 .scope generate, "REDUCE_LOOP[21]" "REDUCE_LOOP[21]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10880 .param/l "i" 1 6 24, +C4<010101>;
S_0x131e444a0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e44330;
 .timescale 0 0;
v0x6000018121c0_0 .net *"_ivl_0", 0 0, L_0x600001b1e120;  1 drivers
S_0x131e44610 .scope generate, "REDUCE_LOOP[22]" "REDUCE_LOOP[22]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10900 .param/l "i" 1 6 24, +C4<010110>;
S_0x131e44780 .scope generate, "REDUCE_LOOP[23]" "REDUCE_LOOP[23]" 6 24, 6 24 0, S_0x131e41970;
 .timescale 0 0;
P_0x600003f10980 .param/l "i" 1 6 24, +C4<010111>;
S_0x131e448f0 .scope generate, "AND_GEN_LOOP_OUTER[2]" "AND_GEN_LOOP_OUTER[2]" 3 75, 3 75 0, S_0x131e04ba0;
 .timescale 0 0;
P_0x600003f10a40 .param/l "p" 1 3 75, +C4<010>;
S_0x131e44a60 .scope generate, "AND_GEN_LOOP_INNER[0]" "AND_GEN_LOOP_INNER[0]" 3 76, 3 76 0, S_0x131e448f0;
 .timescale 0 0;
P_0x600003f10ac0 .param/l "n" 1 3 76, +C4<00>;
S_0x131e44bd0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e44a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f10b40 .param/str "OP" 0 4 2, "and";
v0x6000018126d0_0 .net "cfg_in", 0 0, L_0x600001b1f8e0;  1 drivers
v0x600001812760_0 .net "data_in", 0 0, L_0x600001b1f840;  1 drivers
v0x6000018127f0_0 .net "data_out", 0 0, L_0x600001b1f7a0;  1 drivers
S_0x131e44d40 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e44bd0;
 .timescale 0 0;
L_0x138078958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011df80 .functor XNOR 1, L_0x600001b1f8e0, L_0x138078958, C4<0>, C4<0>;
v0x600001812520_0 .net/2u *"_ivl_0", 0 0, L_0x138078958;  1 drivers
v0x6000018125b0_0 .net *"_ivl_2", 0 0, L_0x60000011df80;  1 drivers
L_0x1380789a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001812640_0 .net/2u *"_ivl_4", 0 0, L_0x1380789a0;  1 drivers
L_0x600001b1f7a0 .functor MUXZ 1, L_0x1380789a0, L_0x600001b1f840, L_0x60000011df80, C4<>;
S_0x131e44eb0 .scope generate, "AND_GEN_LOOP_INNER[1]" "AND_GEN_LOOP_INNER[1]" 3 76, 3 76 0, S_0x131e448f0;
 .timescale 0 0;
P_0x600003f10bc0 .param/l "n" 1 3 76, +C4<01>;
S_0x131e45020 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e44eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f10c40 .param/str "OP" 0 4 2, "and";
v0x600001812a30_0 .net "cfg_in", 0 0, L_0x600001b1fac0;  1 drivers
v0x600001812ac0_0 .net "data_in", 0 0, L_0x600001b1fa20;  1 drivers
v0x600001812b50_0 .net "data_out", 0 0, L_0x600001b1f980;  1 drivers
S_0x131e45190 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e45020;
 .timescale 0 0;
L_0x1380789e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011dff0 .functor XNOR 1, L_0x600001b1fac0, L_0x1380789e8, C4<0>, C4<0>;
v0x600001812880_0 .net/2u *"_ivl_0", 0 0, L_0x1380789e8;  1 drivers
v0x600001812910_0 .net *"_ivl_2", 0 0, L_0x60000011dff0;  1 drivers
L_0x138078a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000018129a0_0 .net/2u *"_ivl_4", 0 0, L_0x138078a30;  1 drivers
L_0x600001b1f980 .functor MUXZ 1, L_0x138078a30, L_0x600001b1fa20, L_0x60000011dff0, C4<>;
S_0x131e45300 .scope generate, "AND_GEN_LOOP_INNER[2]" "AND_GEN_LOOP_INNER[2]" 3 76, 3 76 0, S_0x131e448f0;
 .timescale 0 0;
P_0x600003f10cc0 .param/l "n" 1 3 76, +C4<010>;
S_0x131e45470 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e45300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f10d40 .param/str "OP" 0 4 2, "and";
v0x600001812d90_0 .net "cfg_in", 0 0, L_0x600001b1fca0;  1 drivers
v0x600001812e20_0 .net "data_in", 0 0, L_0x600001b1fc00;  1 drivers
v0x600001812eb0_0 .net "data_out", 0 0, L_0x600001b1fb60;  1 drivers
S_0x131e455e0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e45470;
 .timescale 0 0;
L_0x138078a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011e060 .functor XNOR 1, L_0x600001b1fca0, L_0x138078a78, C4<0>, C4<0>;
v0x600001812be0_0 .net/2u *"_ivl_0", 0 0, L_0x138078a78;  1 drivers
v0x600001812c70_0 .net *"_ivl_2", 0 0, L_0x60000011e060;  1 drivers
L_0x138078ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001812d00_0 .net/2u *"_ivl_4", 0 0, L_0x138078ac0;  1 drivers
L_0x600001b1fb60 .functor MUXZ 1, L_0x138078ac0, L_0x600001b1fc00, L_0x60000011e060, C4<>;
S_0x131e45750 .scope generate, "AND_GEN_LOOP_INNER[3]" "AND_GEN_LOOP_INNER[3]" 3 76, 3 76 0, S_0x131e448f0;
 .timescale 0 0;
P_0x600003f10dc0 .param/l "n" 1 3 76, +C4<011>;
S_0x131e458c0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e45750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f10e40 .param/str "OP" 0 4 2, "and";
v0x6000018130f0_0 .net "cfg_in", 0 0, L_0x600001b1fe80;  1 drivers
v0x600001813180_0 .net "data_in", 0 0, L_0x600001b1fde0;  1 drivers
v0x600001813210_0 .net "data_out", 0 0, L_0x600001b1fd40;  1 drivers
S_0x131e45a30 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e458c0;
 .timescale 0 0;
L_0x138078b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011e0d0 .functor XNOR 1, L_0x600001b1fe80, L_0x138078b08, C4<0>, C4<0>;
v0x600001812f40_0 .net/2u *"_ivl_0", 0 0, L_0x138078b08;  1 drivers
v0x600001812fd0_0 .net *"_ivl_2", 0 0, L_0x60000011e0d0;  1 drivers
L_0x138078b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001813060_0 .net/2u *"_ivl_4", 0 0, L_0x138078b50;  1 drivers
L_0x600001b1fd40 .functor MUXZ 1, L_0x138078b50, L_0x600001b1fde0, L_0x60000011e0d0, C4<>;
S_0x131e45ba0 .scope generate, "AND_GEN_LOOP_INNER[4]" "AND_GEN_LOOP_INNER[4]" 3 76, 3 76 0, S_0x131e448f0;
 .timescale 0 0;
P_0x600003f10f00 .param/l "n" 1 3 76, +C4<0100>;
S_0x131e45d10 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f10f80 .param/str "OP" 0 4 2, "and";
v0x600001813450_0 .net "cfg_in", 0 0, L_0x600001b180a0;  1 drivers
v0x6000018134e0_0 .net "data_in", 0 0, L_0x600001b18000;  1 drivers
v0x600001813570_0 .net "data_out", 0 0, L_0x600001b1ff20;  1 drivers
S_0x131e45e80 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e45d10;
 .timescale 0 0;
L_0x138078b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011e140 .functor XNOR 1, L_0x600001b180a0, L_0x138078b98, C4<0>, C4<0>;
v0x6000018132a0_0 .net/2u *"_ivl_0", 0 0, L_0x138078b98;  1 drivers
v0x600001813330_0 .net *"_ivl_2", 0 0, L_0x60000011e140;  1 drivers
L_0x138078be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000018133c0_0 .net/2u *"_ivl_4", 0 0, L_0x138078be0;  1 drivers
L_0x600001b1ff20 .functor MUXZ 1, L_0x138078be0, L_0x600001b18000, L_0x60000011e140, C4<>;
S_0x131e45ff0 .scope generate, "AND_GEN_LOOP_INNER[5]" "AND_GEN_LOOP_INNER[5]" 3 76, 3 76 0, S_0x131e448f0;
 .timescale 0 0;
P_0x600003f11000 .param/l "n" 1 3 76, +C4<0101>;
S_0x131e46160 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e45ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f11080 .param/str "OP" 0 4 2, "and";
v0x6000018137b0_0 .net "cfg_in", 0 0, L_0x600001b18280;  1 drivers
v0x600001813840_0 .net "data_in", 0 0, L_0x600001b181e0;  1 drivers
v0x6000018138d0_0 .net "data_out", 0 0, L_0x600001b18140;  1 drivers
S_0x131e462d0 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e46160;
 .timescale 0 0;
L_0x138078c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011e1b0 .functor XNOR 1, L_0x600001b18280, L_0x138078c28, C4<0>, C4<0>;
v0x600001813600_0 .net/2u *"_ivl_0", 0 0, L_0x138078c28;  1 drivers
v0x600001813690_0 .net *"_ivl_2", 0 0, L_0x60000011e1b0;  1 drivers
L_0x138078c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001813720_0 .net/2u *"_ivl_4", 0 0, L_0x138078c70;  1 drivers
L_0x600001b18140 .functor MUXZ 1, L_0x138078c70, L_0x600001b181e0, L_0x60000011e1b0, C4<>;
S_0x131e46440 .scope generate, "AND_GEN_LOOP_INNER[6]" "AND_GEN_LOOP_INNER[6]" 3 76, 3 76 0, S_0x131e448f0;
 .timescale 0 0;
P_0x600003f11100 .param/l "n" 1 3 76, +C4<0110>;
S_0x131e465b0 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e46440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f11180 .param/str "OP" 0 4 2, "and";
v0x600001813b10_0 .net "cfg_in", 0 0, L_0x600001b18460;  1 drivers
v0x600001813ba0_0 .net "data_in", 0 0, L_0x600001b183c0;  1 drivers
v0x600001813c30_0 .net "data_out", 0 0, L_0x600001b18320;  1 drivers
S_0x131e46720 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e465b0;
 .timescale 0 0;
L_0x138078cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011e220 .functor XNOR 1, L_0x600001b18460, L_0x138078cb8, C4<0>, C4<0>;
v0x600001813960_0 .net/2u *"_ivl_0", 0 0, L_0x138078cb8;  1 drivers
v0x6000018139f0_0 .net *"_ivl_2", 0 0, L_0x60000011e220;  1 drivers
L_0x138078d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001813a80_0 .net/2u *"_ivl_4", 0 0, L_0x138078d00;  1 drivers
L_0x600001b18320 .functor MUXZ 1, L_0x138078d00, L_0x600001b183c0, L_0x60000011e220, C4<>;
S_0x131e46890 .scope generate, "AND_GEN_LOOP_INNER[7]" "AND_GEN_LOOP_INNER[7]" 3 76, 3 76 0, S_0x131e448f0;
 .timescale 0 0;
P_0x600003f11200 .param/l "n" 1 3 76, +C4<0111>;
S_0x131e46a00 .scope module, "cp" "CROSSPOINT" 3 79, 4 1 0, S_0x131e46890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f11280 .param/str "OP" 0 4 2, "and";
v0x600001813e70_0 .net "cfg_in", 0 0, L_0x600001b18640;  1 drivers
v0x600001813f00_0 .net "data_in", 0 0, L_0x600001b185a0;  1 drivers
v0x60000180c000_0 .net "data_out", 0 0, L_0x600001b18500;  1 drivers
S_0x131e46b70 .scope generate, "genblk1" "genblk1" 4 9, 4 9 0, S_0x131e46a00;
 .timescale 0 0;
L_0x138078d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011e290 .functor XNOR 1, L_0x600001b18640, L_0x138078d48, C4<0>, C4<0>;
v0x600001813cc0_0 .net/2u *"_ivl_0", 0 0, L_0x138078d48;  1 drivers
v0x600001813d50_0 .net *"_ivl_2", 0 0, L_0x60000011e290;  1 drivers
L_0x138078d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001813de0_0 .net/2u *"_ivl_4", 0 0, L_0x138078d90;  1 drivers
L_0x600001b18500 .functor MUXZ 1, L_0x138078d90, L_0x600001b185a0, L_0x60000011e290, C4<>;
S_0x131e46ce0 .scope module, "reduce_and_I" "REDUCE" 3 88, 5 1 0, S_0x131e448f0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "data_in";
    .port_info 1 /OUTPUT 1 "reduced_out";
P_0x600001f1d8c0 .param/l "LEN" 0 5 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x600001f1d900 .param/str "OPERATION" 0 5 2, "and";
P_0x600001f1d940 .param/l "STRIDE" 0 5 4, +C4<00000000000000000000000000000011>;
v0x60000180c630_0 .net "data_in", 23 0, L_0x600001b186e0;  alias, 1 drivers
v0x60000180c6c0_0 .net "data_stride", 7 0, L_0x600001b1f5c0;  1 drivers
v0x60000180c750_0 .net "reduced_out", 0 0, L_0x600001b1f0c0;  1 drivers
S_0x131e46e50 .scope generate, "genblk1" "genblk1" 5 23, 5 23 0, S_0x131e46ce0;
 .timescale 0 0;
L_0x600001b1f0c0 .reduce/and L_0x600001b1f5c0;
S_0x131e46fd0 .scope module, "stride_I" "STRIDE" 5 16, 6 1 0, S_0x131e46ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 8 "strided_out";
P_0x60000041a800 .param/l "LEN" 0 6 3, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000>;
P_0x60000041a840 .param/l "STRIDE" 0 6 4, +C4<00000000000000000000000000000011>;
v0x60000180c510_0 .net "in", 23 0, L_0x600001b186e0;  alias, 1 drivers
v0x60000180c5a0_0 .net "strided_out", 7 0, L_0x600001b1f5c0;  alias, 1 drivers
L_0x600001b1f160 .part L_0x600001b186e0, 0, 1;
L_0x600001b1f200 .part L_0x600001b186e0, 3, 1;
L_0x600001b1f2a0 .part L_0x600001b186e0, 6, 1;
L_0x600001b1f340 .part L_0x600001b186e0, 9, 1;
L_0x600001b1f3e0 .part L_0x600001b186e0, 12, 1;
L_0x600001b1f480 .part L_0x600001b186e0, 15, 1;
L_0x600001b1f520 .part L_0x600001b186e0, 18, 1;
LS_0x600001b1f5c0_0_0 .concat8 [ 1 1 1 1], L_0x600001b1f160, L_0x600001b1f200, L_0x600001b1f2a0, L_0x600001b1f340;
LS_0x600001b1f5c0_0_4 .concat8 [ 1 1 1 1], L_0x600001b1f3e0, L_0x600001b1f480, L_0x600001b1f520, L_0x600001b1f660;
L_0x600001b1f5c0 .concat8 [ 4 4 0 0], LS_0x600001b1f5c0_0_0, LS_0x600001b1f5c0_0_4;
L_0x600001b1f660 .part L_0x600001b186e0, 21, 1;
S_0x131e47140 .scope generate, "REDUCE_LOOP[0]" "REDUCE_LOOP[0]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11400 .param/l "i" 1 6 24, +C4<00>;
S_0x131e472c0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e47140;
 .timescale 0 0;
v0x60000180c090_0 .net *"_ivl_0", 0 0, L_0x600001b1f160;  1 drivers
S_0x131e47430 .scope generate, "REDUCE_LOOP[1]" "REDUCE_LOOP[1]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11480 .param/l "i" 1 6 24, +C4<01>;
S_0x131e475a0 .scope generate, "REDUCE_LOOP[2]" "REDUCE_LOOP[2]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11500 .param/l "i" 1 6 24, +C4<010>;
S_0x131e47710 .scope generate, "REDUCE_LOOP[3]" "REDUCE_LOOP[3]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11580 .param/l "i" 1 6 24, +C4<011>;
S_0x131e47880 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e47710;
 .timescale 0 0;
v0x60000180c120_0 .net *"_ivl_0", 0 0, L_0x600001b1f200;  1 drivers
S_0x131e479f0 .scope generate, "REDUCE_LOOP[4]" "REDUCE_LOOP[4]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11640 .param/l "i" 1 6 24, +C4<0100>;
S_0x131e47b60 .scope generate, "REDUCE_LOOP[5]" "REDUCE_LOOP[5]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f116c0 .param/l "i" 1 6 24, +C4<0101>;
S_0x131e47cd0 .scope generate, "REDUCE_LOOP[6]" "REDUCE_LOOP[6]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11740 .param/l "i" 1 6 24, +C4<0110>;
S_0x131e47e40 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e47cd0;
 .timescale 0 0;
v0x60000180c1b0_0 .net *"_ivl_0", 0 0, L_0x600001b1f2a0;  1 drivers
S_0x131e47fb0 .scope generate, "REDUCE_LOOP[7]" "REDUCE_LOOP[7]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f117c0 .param/l "i" 1 6 24, +C4<0111>;
S_0x131e48120 .scope generate, "REDUCE_LOOP[8]" "REDUCE_LOOP[8]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11600 .param/l "i" 1 6 24, +C4<01000>;
S_0x131e48290 .scope generate, "REDUCE_LOOP[9]" "REDUCE_LOOP[9]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11880 .param/l "i" 1 6 24, +C4<01001>;
S_0x131e48400 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e48290;
 .timescale 0 0;
v0x60000180c240_0 .net *"_ivl_0", 0 0, L_0x600001b1f340;  1 drivers
S_0x131e48570 .scope generate, "REDUCE_LOOP[10]" "REDUCE_LOOP[10]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11900 .param/l "i" 1 6 24, +C4<01010>;
S_0x131e486e0 .scope generate, "REDUCE_LOOP[11]" "REDUCE_LOOP[11]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11980 .param/l "i" 1 6 24, +C4<01011>;
S_0x131e48850 .scope generate, "REDUCE_LOOP[12]" "REDUCE_LOOP[12]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11a00 .param/l "i" 1 6 24, +C4<01100>;
S_0x131e489c0 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e48850;
 .timescale 0 0;
v0x60000180c2d0_0 .net *"_ivl_0", 0 0, L_0x600001b1f3e0;  1 drivers
S_0x131e48b30 .scope generate, "REDUCE_LOOP[13]" "REDUCE_LOOP[13]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11a80 .param/l "i" 1 6 24, +C4<01101>;
S_0x131e48ca0 .scope generate, "REDUCE_LOOP[14]" "REDUCE_LOOP[14]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11b00 .param/l "i" 1 6 24, +C4<01110>;
S_0x131e48e10 .scope generate, "REDUCE_LOOP[15]" "REDUCE_LOOP[15]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11b80 .param/l "i" 1 6 24, +C4<01111>;
S_0x131e48f80 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e48e10;
 .timescale 0 0;
v0x60000180c360_0 .net *"_ivl_0", 0 0, L_0x600001b1f480;  1 drivers
S_0x131e490f0 .scope generate, "REDUCE_LOOP[16]" "REDUCE_LOOP[16]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11c00 .param/l "i" 1 6 24, +C4<010000>;
S_0x131e49260 .scope generate, "REDUCE_LOOP[17]" "REDUCE_LOOP[17]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11c80 .param/l "i" 1 6 24, +C4<010001>;
S_0x131e493d0 .scope generate, "REDUCE_LOOP[18]" "REDUCE_LOOP[18]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11d00 .param/l "i" 1 6 24, +C4<010010>;
S_0x131e49540 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e493d0;
 .timescale 0 0;
v0x60000180c3f0_0 .net *"_ivl_0", 0 0, L_0x600001b1f520;  1 drivers
S_0x131e496b0 .scope generate, "REDUCE_LOOP[19]" "REDUCE_LOOP[19]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11d80 .param/l "i" 1 6 24, +C4<010011>;
S_0x131e49820 .scope generate, "REDUCE_LOOP[20]" "REDUCE_LOOP[20]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11e00 .param/l "i" 1 6 24, +C4<010100>;
S_0x131e49990 .scope generate, "REDUCE_LOOP[21]" "REDUCE_LOOP[21]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11e80 .param/l "i" 1 6 24, +C4<010101>;
S_0x131e49b00 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e49990;
 .timescale 0 0;
v0x60000180c480_0 .net *"_ivl_0", 0 0, L_0x600001b1f660;  1 drivers
S_0x131e49c70 .scope generate, "REDUCE_LOOP[22]" "REDUCE_LOOP[22]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11f00 .param/l "i" 1 6 24, +C4<010110>;
S_0x131e49de0 .scope generate, "REDUCE_LOOP[23]" "REDUCE_LOOP[23]" 6 24, 6 24 0, S_0x131e46fd0;
 .timescale 0 0;
P_0x600003f11f80 .param/l "i" 1 6 24, +C4<010111>;
S_0x131e49f50 .scope generate, "OR_GEN_LOOP_OUTER[0]" "OR_GEN_LOOP_OUTER[0]" 3 99, 3 99 0, S_0x131e04ba0;
 .timescale 0 0;
P_0x600003f10a00 .param/l "m" 1 3 99, +C4<00>;
S_0x131e4a0c0 .scope generate, "OR_GEN_LOOP_INNER[0]" "OR_GEN_LOOP_INNER[0]" 3 100, 3 100 0, S_0x131e49f50;
 .timescale 0 0;
P_0x600003f12040 .param/l "p" 1 3 100, +C4<00>;
S_0x131e4a230 .scope module, "cp" "CROSSPOINT" 3 103, 4 1 0, S_0x131e4a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f120c0 .param/str "OP" 0 4 2, "or";
v0x60000180c990_0 .net "cfg_in", 0 0, L_0x600001b18be0;  1 drivers
v0x60000180ca20_0 .net "data_in", 0 0, L_0x600001b18b40;  1 drivers
v0x60000180cab0_0 .net "data_out", 0 0, L_0x600001b18aa0;  1 drivers
S_0x131e4a3a0 .scope generate, "genblk1" "genblk1" 4 13, 4 13 0, S_0x131e4a230;
 .timescale 0 0;
L_0x138078dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011e300 .functor XNOR 1, L_0x600001b18be0, L_0x138078dd8, C4<0>, C4<0>;
v0x60000180c7e0_0 .net/2u *"_ivl_0", 0 0, L_0x138078dd8;  1 drivers
v0x60000180c870_0 .net *"_ivl_2", 0 0, L_0x60000011e300;  1 drivers
L_0x138078e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000180c900_0 .net/2u *"_ivl_4", 0 0, L_0x138078e20;  1 drivers
L_0x600001b18aa0 .functor MUXZ 1, L_0x138078e20, L_0x600001b18b40, L_0x60000011e300, C4<>;
S_0x131e4a510 .scope generate, "OR_GEN_LOOP_INNER[1]" "OR_GEN_LOOP_INNER[1]" 3 100, 3 100 0, S_0x131e49f50;
 .timescale 0 0;
P_0x600003f12140 .param/l "p" 1 3 100, +C4<01>;
S_0x131e4a680 .scope module, "cp" "CROSSPOINT" 3 103, 4 1 0, S_0x131e4a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f121c0 .param/str "OP" 0 4 2, "or";
v0x60000180ccf0_0 .net "cfg_in", 0 0, L_0x600001b18dc0;  1 drivers
v0x60000180cd80_0 .net "data_in", 0 0, L_0x600001b18d20;  1 drivers
v0x60000180ce10_0 .net "data_out", 0 0, L_0x600001b18c80;  1 drivers
S_0x131e4a7f0 .scope generate, "genblk1" "genblk1" 4 13, 4 13 0, S_0x131e4a680;
 .timescale 0 0;
L_0x138078e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011e370 .functor XNOR 1, L_0x600001b18dc0, L_0x138078e68, C4<0>, C4<0>;
v0x60000180cb40_0 .net/2u *"_ivl_0", 0 0, L_0x138078e68;  1 drivers
v0x60000180cbd0_0 .net *"_ivl_2", 0 0, L_0x60000011e370;  1 drivers
L_0x138078eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000180cc60_0 .net/2u *"_ivl_4", 0 0, L_0x138078eb0;  1 drivers
L_0x600001b18c80 .functor MUXZ 1, L_0x138078eb0, L_0x600001b18d20, L_0x60000011e370, C4<>;
S_0x131e4a960 .scope generate, "OR_GEN_LOOP_INNER[2]" "OR_GEN_LOOP_INNER[2]" 3 100, 3 100 0, S_0x131e49f50;
 .timescale 0 0;
P_0x600003f12240 .param/l "p" 1 3 100, +C4<010>;
S_0x131e4aad0 .scope module, "cp" "CROSSPOINT" 3 103, 4 1 0, S_0x131e4a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in";
    .port_info 1 /INPUT 1 "cfg_in";
    .port_info 2 /OUTPUT 1 "data_out";
P_0x600003f122c0 .param/str "OP" 0 4 2, "or";
v0x60000180d050_0 .net "cfg_in", 0 0, L_0x600001b18fa0;  1 drivers
v0x60000180d0e0_0 .net "data_in", 0 0, L_0x600001b18f00;  1 drivers
v0x60000180d170_0 .net "data_out", 0 0, L_0x600001b18e60;  1 drivers
S_0x131e4ac40 .scope generate, "genblk1" "genblk1" 4 13, 4 13 0, S_0x131e4aad0;
 .timescale 0 0;
L_0x138078ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x60000011e3e0 .functor XNOR 1, L_0x600001b18fa0, L_0x138078ef8, C4<0>, C4<0>;
v0x60000180cea0_0 .net/2u *"_ivl_0", 0 0, L_0x138078ef8;  1 drivers
v0x60000180cf30_0 .net *"_ivl_2", 0 0, L_0x60000011e3e0;  1 drivers
L_0x138078f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000180cfc0_0 .net/2u *"_ivl_4", 0 0, L_0x138078f40;  1 drivers
L_0x600001b18e60 .functor MUXZ 1, L_0x138078f40, L_0x600001b18f00, L_0x60000011e3e0, C4<>;
S_0x131e4adb0 .scope module, "reduce_and_I" "REDUCE" 3 112, 5 1 0, S_0x131e49f50;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "data_in";
    .port_info 1 /OUTPUT 1 "reduced_out";
P_0x600001f1d980 .param/l "LEN" 0 5 3, +C4<0000000000000000000000000000000000000000000000000000000000000011>;
P_0x600001f1d9c0 .param/str "OPERATION" 0 5 2, "or";
P_0x600001f1da00 .param/l "STRIDE" 0 5 4, +C4<00000000000000000000000000000001>;
v0x60000180d4d0_0 .net "data_in", 2 0, L_0x600001b19040;  alias, 1 drivers
v0x60000180d560_0 .net "data_stride", 2 0, L_0x600001b18960;  1 drivers
v0x60000180d5f0_0 .net "reduced_out", 0 0, L_0x600001b18780;  alias, 1 drivers
S_0x131e4af20 .scope generate, "genblk1" "genblk1" 5 32, 5 32 0, S_0x131e4adb0;
 .timescale 0 0;
L_0x600001b18780 .reduce/or L_0x600001b18960;
S_0x131e4b090 .scope module, "stride_I" "STRIDE" 5 16, 6 1 0, S_0x131e4adb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 3 "strided_out";
P_0x60000041a900 .param/l "LEN" 0 6 3, +C4<0000000000000000000000000000000000000000000000000000000000000011>;
P_0x60000041a940 .param/l "STRIDE" 0 6 4, +C4<00000000000000000000000000000001>;
v0x60000180d3b0_0 .net "in", 2 0, L_0x600001b19040;  alias, 1 drivers
v0x60000180d440_0 .net "strided_out", 2 0, L_0x600001b18960;  alias, 1 drivers
L_0x600001b18820 .part L_0x600001b19040, 0, 1;
L_0x600001b188c0 .part L_0x600001b19040, 1, 1;
L_0x600001b18960 .concat8 [ 1 1 1 0], L_0x600001b18820, L_0x600001b188c0, L_0x600001b18a00;
L_0x600001b18a00 .part L_0x600001b19040, 2, 1;
S_0x131e4b200 .scope generate, "REDUCE_LOOP[0]" "REDUCE_LOOP[0]" 6 24, 6 24 0, S_0x131e4b090;
 .timescale 0 0;
P_0x600003f12500 .param/l "i" 1 6 24, +C4<00>;
S_0x131e4b370 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e4b200;
 .timescale 0 0;
v0x60000180d200_0 .net *"_ivl_0", 0 0, L_0x600001b18820;  1 drivers
S_0x131e4b4e0 .scope generate, "REDUCE_LOOP[1]" "REDUCE_LOOP[1]" 6 24, 6 24 0, S_0x131e4b090;
 .timescale 0 0;
P_0x600003f12580 .param/l "i" 1 6 24, +C4<01>;
S_0x131e4b650 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e4b4e0;
 .timescale 0 0;
v0x60000180d290_0 .net *"_ivl_0", 0 0, L_0x600001b188c0;  1 drivers
S_0x131e4b7c0 .scope generate, "REDUCE_LOOP[2]" "REDUCE_LOOP[2]" 6 24, 6 24 0, S_0x131e4b090;
 .timescale 0 0;
P_0x600003f12600 .param/l "i" 1 6 24, +C4<010>;
S_0x131e4b930 .scope generate, "genblk1" "genblk1" 6 25, 6 25 0, S_0x131e4b7c0;
 .timescale 0 0;
v0x60000180d320_0 .net *"_ivl_0", 0 0, L_0x600001b18a00;  1 drivers
S_0x131e4baa0 .scope generate, "genblk1[0]" "genblk1[0]" 3 67, 3 67 0, S_0x131e04ba0;
 .timescale 0 0;
P_0x600003f126c0 .param/l "n" 1 3 67, +C4<00>;
L_0x60000011d6c0 .functor NOT 1, L_0x600001b1c140, C4<0>, C4<0>, C4<0>;
v0x60000180d680_0 .net *"_ivl_0", 0 0, L_0x600001b1c0a0;  1 drivers
v0x60000180d710_0 .net *"_ivl_1", 0 0, L_0x600001b1c140;  1 drivers
v0x60000180d7a0_0 .net *"_ivl_2", 0 0, L_0x60000011d6c0;  1 drivers
S_0x131e4bc10 .scope generate, "genblk1[1]" "genblk1[1]" 3 67, 3 67 0, S_0x131e04ba0;
 .timescale 0 0;
P_0x600003f12740 .param/l "n" 1 3 67, +C4<01>;
L_0x60000011d730 .functor NOT 1, L_0x600001b1c280, C4<0>, C4<0>, C4<0>;
v0x60000180d830_0 .net *"_ivl_0", 0 0, L_0x600001b1c1e0;  1 drivers
v0x60000180d8c0_0 .net *"_ivl_1", 0 0, L_0x600001b1c280;  1 drivers
v0x60000180d950_0 .net *"_ivl_2", 0 0, L_0x60000011d730;  1 drivers
S_0x131e4bd80 .scope generate, "genblk1[2]" "genblk1[2]" 3 67, 3 67 0, S_0x131e04ba0;
 .timescale 0 0;
P_0x600003f127c0 .param/l "n" 1 3 67, +C4<010>;
L_0x60000011d7a0 .functor NOT 1, L_0x600001b1c3c0, C4<0>, C4<0>, C4<0>;
v0x60000180d9e0_0 .net *"_ivl_0", 0 0, L_0x600001b1c320;  1 drivers
v0x60000180da70_0 .net *"_ivl_1", 0 0, L_0x600001b1c3c0;  1 drivers
v0x60000180db00_0 .net *"_ivl_2", 0 0, L_0x60000011d7a0;  1 drivers
S_0x131e4bef0 .scope generate, "genblk1[3]" "genblk1[3]" 3 67, 3 67 0, S_0x131e04ba0;
 .timescale 0 0;
P_0x600003f12840 .param/l "n" 1 3 67, +C4<011>;
L_0x60000011d810 .functor NOT 1, L_0x600001b1c5a0, C4<0>, C4<0>, C4<0>;
v0x60000180db90_0 .net *"_ivl_0", 0 0, L_0x600001b1c460;  1 drivers
v0x60000180dc20_0 .net *"_ivl_1", 0 0, L_0x600001b1c5a0;  1 drivers
v0x60000180dcb0_0 .net *"_ivl_2", 0 0, L_0x60000011d810;  1 drivers
S_0x131e4c060 .scope module, "sr" "SR" 3 36, 7 1 0, S_0x131e04ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CFG";
    .port_info 2 /OUTPUT 27 "FF_CHAIN";
P_0x600003f12680 .param/l "LEN" 0 7 2, +C4<00000000000000000000000000011011>;
v0x60000180dd40_0 .net "CFG", 0 0, v0x60000180e760_0;  alias, 1 drivers
v0x60000180ddd0_0 .net "CLK", 0 0, v0x60000180e640_0;  alias, 1 drivers
v0x60000180de60_0 .var "FF_CHAIN", 26 0;
E_0x600003f12900 .event posedge, v0x60000180ddd0_0;
    .scope S_0x131e4c060;
T_0 ;
    %wait E_0x600003f12900;
    %load/vec4 v0x60000180de60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x60000180de60_0, 0;
    %load/vec4 v0x60000180dd40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x60000180de60_0, 4, 5;
    %jmp T_0;
    .thread T_0;
    .scope S_0x131e04a30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000180e6d0_0, 0, 1;
T_1.0 ;
    %delay 2, 0;
    %load/vec4 v0x60000180e6d0_0;
    %inv;
    %store/vec4 v0x60000180e6d0_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x131e04a30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000180e640_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000180e7f0_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v0x60000180e7f0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x60000180e5b0_0;
    %load/vec4 v0x60000180e7f0_0;
    %part/s 1;
    %store/vec4 v0x60000180e760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000180e640_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000180e640_0, 0, 1;
T_2.2 ; for-loop step statement
    %load/vec4 v0x60000180e7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000180e7f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000180e640_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x131e04a30;
T_3 ;
    %vpi_call 2 68 "$dumpfile", "../output/SIM.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x131e04a30 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x60000180e880_0, 0, 4;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60000180e880_0, 0, 4;
    %delay 1000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x60000180e880_0, 0, 4;
    %delay 1000, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../testbenches/testbench.v";
    "../PAL.v";
    "../crosspoint.v";
    "../REDUCE.v";
    "../STRIDE.v";
    "../SR.v";
