module AND32(X,Y,S);
    input[31:0] X,Y;
    output [31:0]S;
    and a0 (S[0],X[0],Y[0]);
    and a1 (S[1],X[1],Y[1]);
    and a2 (S[2],X[2],Y[2]);
    and a3 (S[3],X[3],Y[3]);
    and a4 (S[4],X[4],Y[4]);
    and a5 (S[5],X[5],Y[5]);
    and a6 (S[6],X[6],Y[6]);
    and a7 (S[7],X[7],Y[7]);
    and a8 (S[8],X[8],Y[8]);
    and a9 (S[9],X[9],Y[9]);
    and a10 (S[10],X[10],Y[10]);
    and a11 (S[11],X[11],Y[11]);
    and a12 (S[12],X[12],Y[12]);
    and a13 (S[13],X[13],Y[13]);
    and a14 (S[14],X[14],Y[14]);
    and a15 (S[15],X[15],Y[15]);
    and a16 (S[16],X[16],Y[16]);
    and a17 (S[17],X[17],Y[17]);
    and a18 (S[18],X[18],Y[18]);
    and a19 (S[19],X[19],Y[19]);
    and a20 (S[20],X[20],Y[20]);
    and a21 (S[21],X[21],Y[21]);
    and a22 (S[22],X[22],Y[22]);
    and a23 (S[23],X[23],Y[23]);
    and a24 (S[24],X[24],Y[24]);
    and a25 (S[25],X[25],Y[25]);
    and a26 (S[26],X[26],Y[26]);
    and a27 (S[27],X[27],Y[27]);
    and a28 (S[28],X[28],Y[28]);
    and a29 (S[29],X[29],Y[29]);
    and a30 (S[30],X[30],Y[30]);
    and a31 (S[31],X[31],Y[31]);
endmodule