$date
	Tue Oct 31 20:31:28 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module stimulus $end
$var wire 1 ! carryout $end
$var wire 1 " flag1 $end
$var wire 1 # flag2 $end
$var wire 1 $ out $end
$var reg 1 % carryin $end
$var reg 1 & input1 $end
$var reg 1 ' input2 $end
$var reg 3 ( opcode [3:1] $end
$scope module inst $end
$var wire 1 ) carryin $end
$var wire 1 * input1 $end
$var wire 1 + input2 $end
$var wire 3 , opcode [2:0] $end
$var reg 1 - carryout $end
$var reg 1 . flag1 $end
$var reg 1 / flag2 $end
$var reg 1 0 out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
1.
0-
b0 ,
0+
0*
0)
b0 (
0'
0&
0%
0$
0#
1"
0!
$end
#50
0.
0"
10
1$
1%
1)
#100
0%
0)
1'
1+
#150
1.
1"
1-
1!
00
0$
1%
1)
#200
0.
0"
0-
0!
10
1$
1/
1#
0%
0)
0'
0+
1&
1*
#250
1.
1"
1-
1!
00
0$
1%
1)
#300
0/
0#
0%
0)
1'
1+
#350
0.
0"
10
1$
1%
1)
#450
1.
1"
0-
0!
00
0$
0%
0)
0'
0+
0&
0*
b1 (
b1 ,
#500
0.
0"
1-
1!
10
1$
1%
1)
#550
0%
0)
1'
1+
#600
1.
1"
00
0$
1%
1)
#650
0.
0"
0-
0!
10
1$
1/
1#
0%
0)
0'
0+
1&
1*
#700
1.
1"
00
0$
1%
1)
#750
0/
0#
0%
0)
1'
1+
#800
0.
0"
1-
1!
10
1$
1%
1)
#900
1.
1"
00
0$
0'
0+
0&
0*
b10 (
b10 ,
x%
x)
#950
1'
1+
#1000
1/
1#
0'
0+
1&
1*
#1050
0.
0"
10
1$
0/
0#
1'
1+
#1150
1.
1"
00
0$
0'
0+
0&
0*
b11 (
b11 ,
#1200
0.
0"
10
1$
1'
1+
#1250
1/
1#
0'
0+
1&
1*
#1300
0/
0#
1'
1+
#1400
0'
0+
0&
0*
b100 (
b100 ,
#1450
1'
1+
#1500
1/
1#
0'
0+
1&
1*
#1550
1.
1"
00
0$
0/
0#
1'
1+
#1650
0.
0"
10
1$
0'
0+
0&
0*
b101 (
b101 ,
#1700
1.
1"
00
0$
1'
1+
#1750
1/
1#
0'
0+
1&
1*
#1800
0/
0#
1'
1+
#1850
