core :0 line number 0: cycle 1: $s0 = 1000
core :1 line number 0: cycle 1: $s0 = 5
core :2 line number 0: cycle 1: $t0 = 900
core :0 line number 1: cycle 2: $s1 = 0
core :1 line number 1: cycle 2: $s1 = 0
core :2 line number 1: cycle 2: $t3 = 1
core :0 line number 2: cycle 3: $s2 = 10
core :1 line number 2: cycle 3: $s2 = 1
core :2 line number 2 : cycle 3: DRAM request issued 
core :2 line number 2 : cycle 4 - 15: $t4 = 0
core :0 line number 3: cycle 4: $t1 = 0
core :1 line number 3: cycle 4: $s3 = 1
core :2 line number 3: cycle 4: jumped to line number 5
core :0 line number 4: cycle 5: $t1 = 1
core :1 line number 4: cycle 5: $s4 = 1
core :2 line number 5: cycle 5: $t0 = 19
core :1 line number 5: cycle 6: $t0 = 0
core :0 line number 6: cycle 7: $s0 = 1004
core :1 line number 6: cycle 7: jumped to line number 8
core :0 line number 7: cycle 8: $s1 = 1
core :1 line number 8: cycle 8: $s1 = 5
core :0 line number 8: cycle 9: $s3 = 1
core :1 line number 9: cycle 9: $s3 = 5
core :0 line number 9: cycle 10: jumped to line number 4
core :1 line number 10: cycle 10: $s0 = 4
core :1 line number 11: cycle 11: jumped to line number 5
core :1 line number 5: cycle 12: $t0 = 0
core :1 line number 6: cycle 13: jumped to line number 8
core :1 line number 8: cycle 14: $s1 = 9
core :1 line number 9: cycle 15: $s3 = 20
core :0 line number 5 : cycle 16 - 17: memory address 1000-1003 = 150
core :1 line number 10: cycle 16: $s0 = 3
core :1 line number 11: cycle 17: jumped to line number 5
core :0 line number 4: cycle 18: $t1 = 2
core :1 line number 5: cycle 18: $t0 = 0
core :1 line number 6: cycle 18: jumped to line number 8
core :0 line number 5 : cycle 19 - 20: memory address 1004-1007 = 150
core :0 line number 6: cycle 19: $s0 = 1008
core :1 line number 8: cycle 19: $s1 = 12
core :0 line number 7: cycle 20: $s1 = 2
core :1 line number 9: cycle 20: $s3 = 60
core :0 line number 8: cycle 21: $s3 = 1
core :1 line number 10: cycle 21: $s0 = 2
core :0 line number 9: cycle 22: jumped to line number 4
core :1 line number 11: cycle 22: jumped to line number 5
core :0 line number 4: cycle 23: $t1 = 3
core :1 line number 5: cycle 23: $t0 = 0
core :1 line number 6: cycle 23: jumped to line number 8
core :0 line number 5 : cycle 24 - 25: memory address 1008-1011 = 150
core :0 line number 6: cycle 24: $s0 = 1012
core :1 line number 8: cycle 24: $s1 = 14
core :0 line number 7: cycle 25: $s1 = 3
core :1 line number 9: cycle 25: $s3 = 120
core :0 line number 8: cycle 26: $s3 = 1
core :1 line number 10: cycle 26: $s0 = 1
core :0 line number 9: cycle 27: jumped to line number 4
core :1 line number 11: cycle 27: jumped to line number 5
core :0 line number 4: cycle 28: $t1 = 4
core :1 line number 5: cycle 28: $t0 = 0
core :1 line number 6: cycle 28: jumped to line number 8
core :0 line number 5 : cycle 29 - 30: memory address 1012-1015 = 150
core :0 line number 6: cycle 29: $s0 = 1016
core :1 line number 8: cycle 29: $s1 = 15
core :0 line number 7: cycle 30: $s1 = 4
core :1 line number 9: cycle 30: $s3 = 120
core :0 line number 8: cycle 31: $s3 = 1
core :1 line number 10: cycle 31: $s0 = 0
core :0 line number 9: cycle 32: jumped to line number 4
core :1 line number 11: cycle 32: jumped to line number 5
core :0 line number 4: cycle 33: $t1 = 5
core :1 line number 5: cycle 33: $t0 = 1
core :1 line number 6: cycle 33: jumped to line number 7
core :0 line number 5 : cycle 34 - 35: memory address 1016-1019 = 150
core :0 line number 6: cycle 34: $s0 = 1020
core :1 line number 7: cycle 34: jumped to line number 12
core :0 line number 7: cycle 35: $s1 = 5
core :1 line number 12: cycle 35: $s1 = 15
core :0 line number 8: cycle 36: $s3 = 1
core :1 line number 13: cycle 36: $s3 = 120
core :0 line number 9: cycle 37: jumped to line number 4
core :0 line number 4: cycle 38: $t1 = 6
core :0 line number 5 : cycle 39 - 40: memory address 1020-1023 = 150
core :0 line number 6: cycle 39: $s0 = 1024
core :0 line number 7: cycle 40: $s1 = 6
core :0 line number 8: cycle 41: $s3 = 1
core :0 line number 9: cycle 42: jumped to line number 4
core :0 line number 4: cycle 43: $t1 = 7
core :0 line number 5 : cycle 44: DRAM request issued 
core :0 line number 5 : cycle 45 - 66: memory address 1024-1027 = 150
core :0 line number 6: cycle 44: $s0 = 1028
core :0 line number 7: cycle 45: $s1 = 7
core :0 line number 8: cycle 46: $s3 = 1
core :0 line number 9: cycle 47: jumped to line number 4
core :0 line number 4: cycle 67: $t1 = 8
core :0 line number 5 : cycle 68 - 69: memory address 1028-1031 = 150
core :0 line number 6: cycle 68: $s0 = 1032
core :0 line number 7: cycle 69: $s1 = 8
core :0 line number 8: cycle 70: $s3 = 1
core :0 line number 9: cycle 71: jumped to line number 4
core :0 line number 4: cycle 72: $t1 = 9
core :0 line number 5 : cycle 73 - 74: memory address 1032-1035 = 150
core :0 line number 6: cycle 73: $s0 = 1036
core :0 line number 7: cycle 74: $s1 = 9
core :0 line number 8: cycle 75: $s3 = 1
core :0 line number 9: cycle 76: jumped to line number 4
core :0 line number 4: cycle 77: $t1 = 10
core :0 line number 5 : cycle 78 - 79: memory address 1036-1039 = 150
core :0 line number 6: cycle 78: $s0 = 1040
core :0 line number 7: cycle 79: $s1 = 10
core :0 line number 8: cycle 80: $s3 = 0
core :0 line number 9: cycle 81: jumped to line number 10
core :0 line number 10: cycle 82: $s0 = 1000
core :0 line number 11: cycle 83: $s1 = 0
core :0 line number 12: cycle 84: $s3 = 0
core :0 line number 13: cycle 85: $s2 = 9
core :0 line number 14 : cycle 86: DRAM request issued 
core :0 line number 14 : cycle 87 - 108: $t0 = 0
core :0 line number 15: cycle 86: $s0 = 1004
core :0 line number 16 : cycle 109 - 110: $t1 = 0
core :0 line number 17: cycle 111: $t2 = 2
core :0 line number 18 : cycle 112 - 113: memory address 1004-1007 = 0
core :0 line number 19: cycle 112: $s1 = 1
core :0 line number 20: cycle 113: $s3 = 1
core :0 line number 21: cycle 114: jumped to line number 14
core :0 line number 14 : cycle 115 - 116: $t0 = 0
core :0 line number 15: cycle 115: $s0 = 1008
core :0 line number 16 : cycle 117 - 118: $t1 = 0
core :0 line number 17: cycle 119: $t2 = 5
core :0 line number 18 : cycle 120 - 121: memory address 1008-1011 = 0
core :0 line number 19: cycle 120: $s1 = 2
core :0 line number 20: cycle 121: $s3 = 1
core :0 line number 21: cycle 122: jumped to line number 14
core :0 line number 14 : cycle 123 - 124: $t0 = 0
core :0 line number 15: cycle 123: $s0 = 1012
core :0 line number 16 : cycle 125 - 126: $t1 = 0
core :0 line number 17: cycle 127: $t2 = 9
core :0 line number 18 : cycle 128 - 129: memory address 1012-1015 = 0
core :0 line number 19: cycle 128: $s1 = 3
core :0 line number 20: cycle 129: $s3 = 1
core :0 line number 21: cycle 130: jumped to line number 14
core :0 line number 14 : cycle 131 - 132: $t0 = 0
core :0 line number 15: cycle 131: $s0 = 1016
core :0 line number 16 : cycle 133 - 134: $t1 = 0
core :0 line number 17: cycle 135: $t2 = 14
core :0 line number 18 : cycle 136 - 137: memory address 1016-1019 = 0
core :0 line number 19: cycle 136: $s1 = 4
core :0 line number 20: cycle 137: $s3 = 1
core :0 line number 21: cycle 138: jumped to line number 14
core :0 line number 14 : cycle 139 - 140: $t0 = 0
core :0 line number 15: cycle 139: $s0 = 1020
core :0 line number 16 : cycle 141 - 142: $t1 = 0
core :0 line number 17: cycle 143: $t2 = 20
core :0 line number 18 : cycle 144 - 145: memory address 1020-1023 = 0
core :0 line number 19: cycle 144: $s1 = 5
core :0 line number 20: cycle 145: $s3 = 1
core :0 line number 21: cycle 146: jumped to line number 14
core :0 line number 14 : cycle 147 - 148: $t0 = 0
core :0 line number 15: cycle 147: $s0 = 1024

Instruction : 16 of core : 0 has not completed in execution and will finish at cycle : 172
The instructions remaining in dram which have not been executed are 
NONE

Remaining number of instructions in core :0 were 5
Core : 1 completed successfully
Core : 2 completed successfully

Total number of cycles : 150
Total number of row buffer updates : 18
