<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - testbench/dpram.vhd</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">testbench</a> - dpram.vhd<span style="font-size: 80%;"> (source / <a href="dpram.vhd.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">12</td>
            <td class="headerCovTableEntry">13</td>
            <td class="headerCovTableEntryHi">92.3 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-02-13 17:41:06</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntry">9</td>
            <td class="headerCovTableEntryMed">88.9 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span><span class="lineCov">         21 : -- @author Hipólito Guzmán-Miranda</span></a>
<a name="2"><span class="lineNum">       2 </span>            : -- This code infers a Dual-Port RAM when synthesized</a>
<a name="3"><span class="lineNum">       3 </span>            : -- Input addresses have been defined as ``unsigned`` for convenience, but could also be defined as ``std_logic_vector`` if needed</a>
<a name="4"><span class="lineNum">       4 </span>            : library ieee;</a>
<a name="5"><span class="lineNum">       5 </span>            : use ieee.std_logic_1164.all;</a>
<a name="6"><span class="lineNum">       6 </span>            : use ieee.numeric_std.all;</a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span><span class="lineCov">      43025 : entity dpram is</span></a>
<a name="9"><span class="lineNum">       9 </span>            :   generic (</a>
<a name="10"><span class="lineNum">      10 </span>            :     DATA_WIDTH : integer := 20;  -- Width of the data bus</a>
<a name="11"><span class="lineNum">      11 </span>            :     ADDR_WIDTH : integer := 11   -- Width of the address bus</a>
<a name="12"><span class="lineNum">      12 </span>            :     );</a>
<a name="13"><span class="lineNum">      13 </span>            :   port (clk_a   : in  std_logic;                                 -- Clock signal for port A, active on rising edge</a>
<a name="14"><span class="lineNum">      14 </span>            :         clk_b   : in  std_logic;                                 -- Clock signal for port A, active on rising edge</a>
<a name="15"><span class="lineNum">      15 </span>            :         addri_a : in  unsigned (ADDR_WIDTH-1 downto 0);          -- Address for port A</a>
<a name="16"><span class="lineNum">      16 </span>            :         datai_a : in  std_logic_vector (DATA_WIDTH-1 downto 0);  -- Input data for port A</a>
<a name="17"><span class="lineNum">      17 </span>            :         we_a    : in  std_logic;                                 -- Write enable for port A</a>
<a name="18"><span class="lineNum">      18 </span>            :         datao_a : out std_logic_vector (DATA_WIDTH-1 downto 0);  -- Output data for port A</a>
<a name="19"><span class="lineNum">      19 </span>            :         addri_b : in  unsigned (ADDR_WIDTH-1 downto 0);          -- Address for port B</a>
<a name="20"><span class="lineNum">      20 </span>            :         datai_b : in  std_logic_vector (DATA_WIDTH-1 downto 0);  -- Input data for port B</a>
<a name="21"><span class="lineNum">      21 </span>            :         we_b    : in  std_logic;                                 -- Write enable for port B</a>
<a name="22"><span class="lineNum">      22 </span>            :         datao_b : out std_logic_vector (DATA_WIDTH-1 downto 0)   -- Output data for port B</a>
<a name="23"><span class="lineNum">      23 </span>            :         );</a>
<a name="24"><span class="lineNum">      24 </span>            : end dpram;</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span><span class="lineCov">          7 : architecture dpram_arch of dpram is</span></a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            :   type ram_type is array ((2**ADDR_WIDTH)-1 downto 0) of std_logic_vector (DATA_WIDTH-1 downto 0);  -- Data type for memory contents</a>
<a name="29"><span class="lineNum">      29 </span><span class="lineCov">     301070 :   signal ram : ram_type;  -- Memory contents</span></a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : begin</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            :   -- When synthesizing this process, the synthesizer infers a BRAM </a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">     301623 :   process(clk_a, clk_b)</span></a>
<a name="35"><span class="lineNum">      35 </span>            :   begin</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">      42262 :     if (rising_edge(clk_a)) then</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">      21124 :       if (we_a = '1') then</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">     443604 :         ram(to_integer(addri_a)) &lt;= datai_a;</span></a>
<a name="40"><span class="lineNum">      40 </span>            :       end if;</a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">     443604 :       datao_a &lt;= ram(to_integer(addri_a));</span></a>
<a name="42"><span class="lineNum">      42 </span>            :     end if;</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">      42262 :     if (rising_edge(clk_b)) then</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">      21124 :       if (we_b = '1') then</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :         ram(to_integer(addri_b)) &lt;= datai_b;</span></a>
<a name="47"><span class="lineNum">      47 </span>            :       end if;</a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">     443611 :       datao_b &lt;= ram(to_integer(addri_b));</span></a>
<a name="49"><span class="lineNum">      49 </span>            :     end if;</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            :   end process;</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : end dpram_arch;</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
