Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jul 17 10:42:34 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Test_timing_summary_routed.rpt -pb top_MAC_Test_timing_summary_routed.pb -rpx top_MAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      22          
TIMING-16  Warning   Large setup violation          82          
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.027     -155.327                    157                  718        0.132        0.000                      0                  718        1.500        0.000                       0                   444  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.027     -155.327                    157                  718        0.132        0.000                      0                  718        1.500        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          157  Failing Endpoints,  Worst Slack       -2.027ns,  Total Violation     -155.327ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/r_mant_2_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.100ns  (logic 3.555ns (58.277%)  route 2.545ns (41.723%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 9.018 - 4.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.627     5.230    add_inst/CLK
    SLICE_X11Y74         FDCE                                         r  add_inst/aligned_x_1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  add_inst/aligned_x_1_reg[2]_replica/Q
                         net (fo=3, routed)           0.812     6.498    add_inst/aligned_x_1[2]_repN
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.622 r  add_inst/r_mant_21_carry_i_7/O
                         net (fo=1, routed)           0.000     6.622    add_inst/r_mant_21_carry_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.009     7.164    add_inst/r_mant_21_carry_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    add_inst/r_mant_21_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    add_inst/r_mant_21_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    add_inst/r_mant_21_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.120     8.752    add_inst/r_mant_21_carry__3_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.876 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.595     9.471    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.072 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.300 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.309    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.107 r  add_inst/r_mant_2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.107    add_inst/r_mant_2_reg[39]_i_1_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.330 r  add_inst/r_mant_2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.330    add_inst/r_mant_2_reg[40]_i_1_n_7
    SLICE_X7Y82          FDCE                                         r  add_inst/r_mant_2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.595     9.018    add_inst/CLK
    SLICE_X7Y82          FDCE                                         r  add_inst/r_mant_2_reg[40]/C
                         clock pessimism              0.259     9.277    
                         clock uncertainty           -0.035     9.241    
    SLICE_X7Y82          FDCE (Setup_fdce_C_D)        0.062     9.303    add_inst/r_mant_2_reg[40]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -2.026ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/r_mant_2_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 3.552ns (58.256%)  route 2.545ns (41.744%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 9.016 - 4.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.627     5.230    add_inst/CLK
    SLICE_X11Y74         FDCE                                         r  add_inst/aligned_x_1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  add_inst/aligned_x_1_reg[2]_replica/Q
                         net (fo=3, routed)           0.812     6.498    add_inst/aligned_x_1[2]_repN
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.622 r  add_inst/r_mant_21_carry_i_7/O
                         net (fo=1, routed)           0.000     6.622    add_inst/r_mant_21_carry_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.009     7.164    add_inst/r_mant_21_carry_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    add_inst/r_mant_21_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    add_inst/r_mant_21_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    add_inst/r_mant_21_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.120     8.752    add_inst/r_mant_21_carry__3_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.876 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.595     9.471    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.072 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.300 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.309    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.327 r  add_inst/r_mant_2_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.327    add_inst/r_mant_2_reg[39]_i_1_n_6
    SLICE_X7Y81          FDCE                                         r  add_inst/r_mant_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.593     9.016    add_inst/CLK
    SLICE_X7Y81          FDCE                                         r  add_inst/r_mant_2_reg[37]/C
                         clock pessimism              0.259     9.275    
                         clock uncertainty           -0.035     9.239    
    SLICE_X7Y81          FDCE (Setup_fdce_C_D)        0.062     9.301    add_inst/r_mant_2_reg[37]
  -------------------------------------------------------------------
                         required time                          9.301    
                         arrival time                         -11.327    
  -------------------------------------------------------------------
                         slack                                 -2.026    

Slack (VIOLATED) :        -2.005ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/r_mant_2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 3.531ns (58.112%)  route 2.545ns (41.888%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 9.016 - 4.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.627     5.230    add_inst/CLK
    SLICE_X11Y74         FDCE                                         r  add_inst/aligned_x_1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  add_inst/aligned_x_1_reg[2]_replica/Q
                         net (fo=3, routed)           0.812     6.498    add_inst/aligned_x_1[2]_repN
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.622 r  add_inst/r_mant_21_carry_i_7/O
                         net (fo=1, routed)           0.000     6.622    add_inst/r_mant_21_carry_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.009     7.164    add_inst/r_mant_21_carry_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    add_inst/r_mant_21_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    add_inst/r_mant_21_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    add_inst/r_mant_21_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.120     8.752    add_inst/r_mant_21_carry__3_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.876 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.595     9.471    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.072 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.300 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.309    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.306 r  add_inst/r_mant_2_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.306    add_inst/r_mant_2_reg[39]_i_1_n_4
    SLICE_X7Y81          FDCE                                         r  add_inst/r_mant_2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.593     9.016    add_inst/CLK
    SLICE_X7Y81          FDCE                                         r  add_inst/r_mant_2_reg[39]/C
                         clock pessimism              0.259     9.275    
                         clock uncertainty           -0.035     9.239    
    SLICE_X7Y81          FDCE (Setup_fdce_C_D)        0.062     9.301    add_inst/r_mant_2_reg[39]
  -------------------------------------------------------------------
                         required time                          9.301    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 -2.005    

Slack (VIOLATED) :        -1.931ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/r_mant_2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 3.457ns (57.595%)  route 2.545ns (42.405%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 9.016 - 4.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.627     5.230    add_inst/CLK
    SLICE_X11Y74         FDCE                                         r  add_inst/aligned_x_1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  add_inst/aligned_x_1_reg[2]_replica/Q
                         net (fo=3, routed)           0.812     6.498    add_inst/aligned_x_1[2]_repN
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.622 r  add_inst/r_mant_21_carry_i_7/O
                         net (fo=1, routed)           0.000     6.622    add_inst/r_mant_21_carry_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.009     7.164    add_inst/r_mant_21_carry_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    add_inst/r_mant_21_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    add_inst/r_mant_21_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    add_inst/r_mant_21_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.120     8.752    add_inst/r_mant_21_carry__3_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.876 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.595     9.471    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.072 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.300 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.309    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.232 r  add_inst/r_mant_2_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.232    add_inst/r_mant_2_reg[39]_i_1_n_5
    SLICE_X7Y81          FDCE                                         r  add_inst/r_mant_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.593     9.016    add_inst/CLK
    SLICE_X7Y81          FDCE                                         r  add_inst/r_mant_2_reg[38]/C
                         clock pessimism              0.259     9.275    
                         clock uncertainty           -0.035     9.239    
    SLICE_X7Y81          FDCE (Setup_fdce_C_D)        0.062     9.301    add_inst/r_mant_2_reg[38]
  -------------------------------------------------------------------
                         required time                          9.301    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                 -1.931    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/r_mant_2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 3.441ns (57.482%)  route 2.545ns (42.518%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 9.016 - 4.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.627     5.230    add_inst/CLK
    SLICE_X11Y74         FDCE                                         r  add_inst/aligned_x_1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  add_inst/aligned_x_1_reg[2]_replica/Q
                         net (fo=3, routed)           0.812     6.498    add_inst/aligned_x_1[2]_repN
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.622 r  add_inst/r_mant_21_carry_i_7/O
                         net (fo=1, routed)           0.000     6.622    add_inst/r_mant_21_carry_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.009     7.164    add_inst/r_mant_21_carry_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    add_inst/r_mant_21_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    add_inst/r_mant_21_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    add_inst/r_mant_21_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.120     8.752    add_inst/r_mant_21_carry__3_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.876 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.595     9.471    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.072 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.300 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.309    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.993 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.216 r  add_inst/r_mant_2_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.216    add_inst/r_mant_2_reg[39]_i_1_n_7
    SLICE_X7Y81          FDCE                                         r  add_inst/r_mant_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.593     9.016    add_inst/CLK
    SLICE_X7Y81          FDCE                                         r  add_inst/r_mant_2_reg[36]/C
                         clock pessimism              0.259     9.275    
                         clock uncertainty           -0.035     9.239    
    SLICE_X7Y81          FDCE (Setup_fdce_C_D)        0.062     9.301    add_inst/r_mant_2_reg[36]
  -------------------------------------------------------------------
                         required time                          9.301    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                 -1.915    

Slack (VIOLATED) :        -1.913ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/r_mant_2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 3.438ns (57.461%)  route 2.545ns (42.539%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.627     5.230    add_inst/CLK
    SLICE_X11Y74         FDCE                                         r  add_inst/aligned_x_1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  add_inst/aligned_x_1_reg[2]_replica/Q
                         net (fo=3, routed)           0.812     6.498    add_inst/aligned_x_1[2]_repN
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.622 r  add_inst/r_mant_21_carry_i_7/O
                         net (fo=1, routed)           0.000     6.622    add_inst/r_mant_21_carry_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.009     7.164    add_inst/r_mant_21_carry_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    add_inst/r_mant_21_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    add_inst/r_mant_21_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    add_inst/r_mant_21_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.120     8.752    add_inst/r_mant_21_carry__3_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.876 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.595     9.471    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.072 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.300 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.309    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  add_inst/r_mant_2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.213    add_inst/r_mant_2_reg[35]_i_1_n_6
    SLICE_X7Y80          FDCE                                         r  add_inst/r_mant_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.592     9.015    add_inst/CLK
    SLICE_X7Y80          FDCE                                         r  add_inst/r_mant_2_reg[33]/C
                         clock pessimism              0.259     9.274    
                         clock uncertainty           -0.035     9.238    
    SLICE_X7Y80          FDCE (Setup_fdce_C_D)        0.062     9.300    add_inst/r_mant_2_reg[33]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                 -1.913    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/r_mant_2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 3.417ns (57.311%)  route 2.545ns (42.689%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.627     5.230    add_inst/CLK
    SLICE_X11Y74         FDCE                                         r  add_inst/aligned_x_1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  add_inst/aligned_x_1_reg[2]_replica/Q
                         net (fo=3, routed)           0.812     6.498    add_inst/aligned_x_1[2]_repN
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.622 r  add_inst/r_mant_21_carry_i_7/O
                         net (fo=1, routed)           0.000     6.622    add_inst/r_mant_21_carry_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.009     7.164    add_inst/r_mant_21_carry_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    add_inst/r_mant_21_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    add_inst/r_mant_21_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    add_inst/r_mant_21_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.120     8.752    add_inst/r_mant_21_carry__3_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.876 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.595     9.471    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.072 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.300 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.309    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.192 r  add_inst/r_mant_2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.192    add_inst/r_mant_2_reg[35]_i_1_n_4
    SLICE_X7Y80          FDCE                                         r  add_inst/r_mant_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.592     9.015    add_inst/CLK
    SLICE_X7Y80          FDCE                                         r  add_inst/r_mant_2_reg[35]/C
                         clock pessimism              0.259     9.274    
                         clock uncertainty           -0.035     9.238    
    SLICE_X7Y80          FDCE (Setup_fdce_C_D)        0.062     9.300    add_inst/r_mant_2_reg[35]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                 -1.892    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/r_mant_2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 3.343ns (56.774%)  route 2.545ns (43.226%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.627     5.230    add_inst/CLK
    SLICE_X11Y74         FDCE                                         r  add_inst/aligned_x_1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  add_inst/aligned_x_1_reg[2]_replica/Q
                         net (fo=3, routed)           0.812     6.498    add_inst/aligned_x_1[2]_repN
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.622 r  add_inst/r_mant_21_carry_i_7/O
                         net (fo=1, routed)           0.000     6.622    add_inst/r_mant_21_carry_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.009     7.164    add_inst/r_mant_21_carry_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    add_inst/r_mant_21_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    add_inst/r_mant_21_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    add_inst/r_mant_21_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.120     8.752    add_inst/r_mant_21_carry__3_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.876 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.595     9.471    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.072 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.300 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.309    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.118 r  add_inst/r_mant_2_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.118    add_inst/r_mant_2_reg[35]_i_1_n_5
    SLICE_X7Y80          FDCE                                         r  add_inst/r_mant_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.592     9.015    add_inst/CLK
    SLICE_X7Y80          FDCE                                         r  add_inst/r_mant_2_reg[34]/C
                         clock pessimism              0.259     9.274    
                         clock uncertainty           -0.035     9.238    
    SLICE_X7Y80          FDCE (Setup_fdce_C_D)        0.062     9.300    add_inst/r_mant_2_reg[34]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                 -1.818    

Slack (VIOLATED) :        -1.802ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/r_mant_2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 3.327ns (56.657%)  route 2.545ns (43.343%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.627     5.230    add_inst/CLK
    SLICE_X11Y74         FDCE                                         r  add_inst/aligned_x_1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  add_inst/aligned_x_1_reg[2]_replica/Q
                         net (fo=3, routed)           0.812     6.498    add_inst/aligned_x_1[2]_repN
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.622 r  add_inst/r_mant_21_carry_i_7/O
                         net (fo=1, routed)           0.000     6.622    add_inst/r_mant_21_carry_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.009     7.164    add_inst/r_mant_21_carry_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    add_inst/r_mant_21_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    add_inst/r_mant_21_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    add_inst/r_mant_21_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.120     8.752    add_inst/r_mant_21_carry__3_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.876 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.595     9.471    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.072 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.300 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.309    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.879    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.102 r  add_inst/r_mant_2_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.102    add_inst/r_mant_2_reg[35]_i_1_n_7
    SLICE_X7Y80          FDCE                                         r  add_inst/r_mant_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.592     9.015    add_inst/CLK
    SLICE_X7Y80          FDCE                                         r  add_inst/r_mant_2_reg[32]/C
                         clock pessimism              0.259     9.274    
                         clock uncertainty           -0.035     9.238    
    SLICE_X7Y80          FDCE (Setup_fdce_C_D)        0.062     9.300    add_inst/r_mant_2_reg[32]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                 -1.802    

Slack (VIOLATED) :        -1.799ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/r_mant_2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin rise@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 3.324ns (56.634%)  route 2.545ns (43.366%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 9.015 - 4.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.627     5.230    add_inst/CLK
    SLICE_X11Y74         FDCE                                         r  add_inst/aligned_x_1_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  add_inst/aligned_x_1_reg[2]_replica/Q
                         net (fo=3, routed)           0.812     6.498    add_inst/aligned_x_1[2]_repN
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.622 r  add_inst/r_mant_21_carry_i_7/O
                         net (fo=1, routed)           0.000     6.622    add_inst/r_mant_21_carry_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.155 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.009     7.164    add_inst/r_mant_21_carry_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.281    add_inst/r_mant_21_carry__0_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.398    add_inst/r_mant_21_carry__1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    add_inst/r_mant_21_carry__2_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.632 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          1.120     8.752    add_inst/r_mant_21_carry__3_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I1_O)        0.124     8.876 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.595     9.471    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    10.072 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.072    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.186 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.186    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.300 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.309    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.423    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.537    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.651 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.651    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.765 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.099 r  add_inst/r_mant_2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.099    add_inst/r_mant_2_reg[31]_i_1_n_6
    SLICE_X7Y79          FDCE                                         r  add_inst/r_mant_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.000     4.000 r  
    E3                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.592     9.015    add_inst/CLK
    SLICE_X7Y79          FDCE                                         r  add_inst/r_mant_2_reg[29]/C
                         clock pessimism              0.259     9.274    
                         clock uncertainty           -0.035     9.238    
    SLICE_X7Y79          FDCE (Setup_fdce_C_D)        0.062     9.300    add_inst/r_mant_2_reg[29]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 -1.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mult_inst/final_exp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_inst/rounded_exp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.596     1.515    mult_inst/CLK
    SLICE_X4Y68          FDCE                                         r  mult_inst/final_exp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  mult_inst/final_exp_reg[4]/Q
                         net (fo=1, routed)           0.051     1.707    mult_inst/final_exp[4]
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  mult_inst/rounded_exp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    mult_inst/rounded_exp[4]
    SLICE_X5Y68          FDCE                                         r  mult_inst/rounded_exp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    mult_inst/CLK
    SLICE_X5Y68          FDCE                                         r  mult_inst/rounded_exp_reg[4]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X5Y68          FDCE (Hold_fdce_C_D)         0.092     1.620    mult_inst/rounded_exp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 reg_in_b_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_inst/exp_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  reg_in_b_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  reg_in_b_reg[13]/Q
                         net (fo=1, routed)           0.117     1.775    mult_inst/Q[12]
    SLICE_X5Y67          FDCE                                         r  mult_inst/exp_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.866     2.031    mult_inst/CLK
    SLICE_X5Y67          FDCE                                         r  mult_inst/exp_y_reg_reg[3]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X5Y67          FDCE (Hold_fdce_C_D)         0.076     1.627    mult_inst/exp_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mult_inst/mult_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_mult_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.595     1.514    mult_inst/CLK
    SLICE_X5Y69          FDCE                                         r  mult_inst/mult_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mult_inst/mult_result_reg[10]/Q
                         net (fo=1, routed)           0.102     1.758    mult_result[10]
    SLICE_X6Y69          FDCE                                         r  reg_mult_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.864     2.029    clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  reg_mult_reg[10]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          FDCE (Hold_fdce_C_D)         0.075     1.603    reg_mult_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mult_inst/mult_result_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_mult_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.595     1.514    mult_inst/CLK
    SLICE_X4Y69          FDCE                                         r  mult_inst/mult_result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mult_inst/mult_result_reg[13]/Q
                         net (fo=1, routed)           0.118     1.774    mult_result[13]
    SLICE_X3Y69          FDCE                                         r  reg_mult_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    clk_IBUF_BUFG
    SLICE_X3Y69          FDCE                                         r  reg_mult_reg[13]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X3Y69          FDCE (Hold_fdce_C_D)         0.066     1.618    reg_mult_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/mant_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.130     1.784    add_inst/signe_x_reg_1[8]
    SLICE_X4Y71          FDCE                                         r  add_inst/mant_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.027    add_inst/CLK
    SLICE_X4Y71          FDCE                                         r  add_inst/mant_x_reg[8]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.072     1.619    add_inst/mant_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult_inst/mult_result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_mult_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.595     1.514    mult_inst/CLK
    SLICE_X5Y69          FDCE                                         r  mult_inst/mult_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mult_inst/mult_result_reg[1]/Q
                         net (fo=1, routed)           0.110     1.765    mult_result[1]
    SLICE_X5Y70          FDCE                                         r  reg_mult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.028    clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  reg_mult_reg[1]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y70          FDCE (Hold_fdce_C_D)         0.070     1.597    reg_mult_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 add_inst/final_mant_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/mantissa_rounded_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    add_inst/CLK
    SLICE_X0Y74          FDCE                                         r  add_inst/final_mant_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  add_inst/final_mant_reg[4]/Q
                         net (fo=4, routed)           0.087     1.738    add_inst/final_mant[4]
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.045     1.783 r  add_inst/mantissa_rounded[5]_i_1/O
                         net (fo=1, routed)           0.000     1.783    add_inst/mantissa_rounded[5]_i_1_n_0
    SLICE_X1Y74          FDCE                                         r  add_inst/mantissa_rounded_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.861     2.026    add_inst/CLK
    SLICE_X1Y74          FDCE                                         r  add_inst/mantissa_rounded_reg[5]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y74          FDCE (Hold_fdce_C_D)         0.092     1.615    add_inst/mantissa_rounded_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 add_inst/final_mant_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_inst/mantissa_rounded_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.192ns (66.421%)  route 0.097ns (33.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    add_inst/CLK
    SLICE_X0Y75          FDCE                                         r  add_inst/final_mant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  add_inst/final_mant_reg[0]/Q
                         net (fo=8, routed)           0.097     1.748    add_inst/final_mant[0]
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.051     1.799 r  add_inst/mantissa_rounded[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    add_inst/mantissa_rounded[2]_i_1_n_0
    SLICE_X1Y75          FDCE                                         r  add_inst/mantissa_rounded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.861     2.026    add_inst/CLK
    SLICE_X1Y75          FDCE                                         r  add_inst/mantissa_rounded_reg[2]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y75          FDCE (Hold_fdce_C_D)         0.107     1.630    add_inst/mantissa_rounded_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult_inst/mult_result_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_mult_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.595     1.514    mult_inst/CLK
    SLICE_X4Y69          FDCE                                         r  mult_inst/mult_result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mult_inst/mult_result_reg[11]/Q
                         net (fo=1, routed)           0.112     1.767    mult_result[11]
    SLICE_X5Y70          FDCE                                         r  reg_mult_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.028    clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  reg_mult_reg[11]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y70          FDCE (Hold_fdce_C_D)         0.070     1.597    reg_mult_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 reg_in_b_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mult_inst/exp_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X7Y66          FDCE                                         r  reg_in_b_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  reg_in_b_reg[14]/Q
                         net (fo=1, routed)           0.112     1.770    mult_inst/Q[13]
    SLICE_X7Y67          FDCE                                         r  mult_inst/exp_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.866     2.031    mult_inst/CLK
    SLICE_X7Y67          FDCE                                         r  mult_inst/exp_y_reg_reg[4]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X7Y67          FDCE (Hold_fdce_C_D)         0.070     1.600    mult_inst/exp_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         4.000       1.846      DSP48_X0Y28     mult_inst/mant_r0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         4.000       3.000      SLICE_X2Y67     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.000       3.000      SLICE_X2Y68     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.000       3.000      SLICE_X2Y67     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.000       3.000      SLICE_X2Y69     add_start_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         4.000       3.000      SLICE_X2Y68     done_add_prev_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         4.000       3.000      SLICE_X0Y68     index_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.000       3.000      SLICE_X0Y68     index_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         4.000       3.000      SLICE_X1Y68     index_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y67     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y67     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y68     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y68     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y67     FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y67     FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y69     add_start_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y69     add_start_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y68     done_add_prev_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y68     done_add_prev_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y67     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y67     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y68     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y68     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y67     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y67     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y69     add_start_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y69     add_start_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y68     done_add_prev_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         2.000       1.500      SLICE_X2Y68     done_add_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.011ns  (logic 5.162ns (51.563%)  route 4.849ns (48.437%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.018     3.503    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     3.627 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.831     6.458    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    10.011 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.011    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 5.372ns (56.354%)  route 4.161ns (43.646%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.513     2.999    stop_IBUF
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.150     3.149 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.647     5.796    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737     9.533 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.533    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.512ns  (logic 5.161ns (54.257%)  route 4.351ns (45.743%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.055     3.540    stop_IBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.124     3.664 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.296     5.960    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     9.512 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.512    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.505ns  (logic 5.390ns (56.706%)  route 4.115ns (43.294%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.018     3.503    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.152     3.655 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.097     5.752    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.753     9.505 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.505    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.428ns  (logic 5.130ns (54.410%)  route 4.298ns (45.590%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.513     2.999    stop_IBUF
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.124     3.123 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.785     5.907    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     9.428 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.428    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.395ns  (logic 5.410ns (57.583%)  route 3.985ns (42.417%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.899     3.384    stop_IBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.153     3.537 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.086     5.623    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.772     9.395 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.395    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.333ns  (logic 5.394ns (57.802%)  route 3.938ns (42.198%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.062     3.547    stop_IBUF
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.152     3.699 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.876     5.575    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.757     9.333 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.333    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 5.395ns (57.907%)  route 3.922ns (42.093%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.055     3.540    stop_IBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.150     3.690 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.867     5.557    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.760     9.317 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.317    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.225ns  (logic 5.397ns (58.507%)  route 3.828ns (41.493%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.691     3.176    stop_IBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.150     3.326 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.137     5.463    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.762     9.225 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.225    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.156ns  (logic 5.179ns (56.572%)  route 3.976ns (43.428%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.899     3.384    stop_IBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.124     3.508 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.077     5.585    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     9.156 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.156    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.550ns (59.016%)  route 1.077ns (40.984%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.719     0.972    stop_IBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.017 r  Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.375    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.627 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.627    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.546ns (58.543%)  route 1.095ns (41.457%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.717     0.970    stop_IBUF
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.015 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.378     1.393    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.641 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.641    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.620ns (60.448%)  route 1.060ns (39.552%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.717     0.970    stop_IBUF
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.015 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.343     1.358    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.322     2.680 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.680    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 1.593ns (58.643%)  route 1.124ns (41.357%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.728     0.981    stop_IBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.046     1.027 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.422    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.294     2.717 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.717    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.551ns (55.337%)  route 1.252ns (44.663%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.728     0.981    stop_IBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.026 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.523     1.550    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.803 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.803    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.554ns (54.964%)  route 1.273ns (45.036%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.856     1.109    stop_IBUF
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.154 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.571    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.827 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.827    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.569ns (54.645%)  route 1.302ns (45.355%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.796     1.049    stop_IBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.094 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.506     1.600    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.871 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.871    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.615ns (56.071%)  route 1.265ns (43.929%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.856     1.109    stop_IBUF
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.044     1.153 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.562    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     2.880 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.880    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.620ns (56.192%)  route 1.263ns (43.808%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.719     0.972    stop_IBUF
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.017 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.544     1.561    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.322     2.882 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.882    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.519ns (52.582%)  route 1.370ns (47.418%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.602     0.855    stop_IBUF
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     0.900 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.768     1.668    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.889 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.889    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.321ns  (logic 4.345ns (52.221%)  route 3.976ns (47.779%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  reg_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_acc_reg[1]/Q
                         net (fo=2, routed)           1.328     7.095    reg_acc_reg_n_0_[1]
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.152     7.247 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.647     9.894    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737    13.632 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.632    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.679ns  (logic 4.271ns (55.615%)  route 3.408ns (44.385%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.419     5.730 r  reg_acc_reg[2]/Q
                         net (fo=2, routed)           0.577     6.307    reg_acc_reg_n_0_[2]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.299     6.606 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.831     9.437    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.990 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.990    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 4.100ns (54.739%)  route 3.390ns (45.261%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_acc_reg[0]/Q
                         net (fo=2, routed)           0.606     6.373    reg_acc_reg_n_0_[0]
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     6.497 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.785     9.281    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.801 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.801    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 4.494ns (60.706%)  route 2.909ns (39.294%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  reg_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.419     5.730 r  reg_acc_reg[3]/Q
                         net (fo=2, routed)           0.811     6.541    reg_acc_reg_n_0_[3]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.322     6.863 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.097     8.960    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.753    12.713 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.713    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.262ns  (logic 4.132ns (56.898%)  route 3.130ns (43.102%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.834     6.604    reg_acc_reg_n_0_[4]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.728 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.296     9.024    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.575 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.575    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 4.370ns (60.870%)  route 2.809ns (39.129%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  reg_acc_reg[13]/Q
                         net (fo=2, routed)           0.673     6.442    reg_acc_reg_n_0_[13]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.152     6.594 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.137     8.731    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.762    12.493 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.493    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 4.363ns (61.005%)  route 2.789ns (38.995%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.913     6.683    reg_acc_reg_n_0_[7]
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.150     6.833 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.876     8.709    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.757    12.466 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.466    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 4.381ns (62.045%)  route 2.680ns (37.955%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.594     6.360    reg_acc_reg_n_0_[15]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.153     6.513 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.086     8.600    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.772    12.372 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.372    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 4.341ns (62.334%)  route 2.623ns (37.666%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.811     6.578    reg_acc_reg_n_0_[11]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.152     6.730 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.812     8.542    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.733    12.275 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.275    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.901ns  (logic 4.197ns (60.815%)  route 2.704ns (39.185%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.518     5.832 r  reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.802     6.634    reg_acc_reg_n_0_[6]
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.758 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.902     8.660    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.215 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.215    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_inst/done_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            add_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.382ns (77.300%)  route 0.406ns (22.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    add_inst/CLK
    SLICE_X2Y74          FDCE                                         r  add_inst/done_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  add_inst/done_internal_reg/Q
                         net (fo=7, routed)           0.406     2.080    add_done_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.299 r  add_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.299    add_done
    N15                                                               r  add_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.438ns (75.475%)  route 0.467ns (24.525%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  reg_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[12]/Q
                         net (fo=2, routed)           0.110     1.764    reg_acc_reg_n_0_[12]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.045     1.809 r  Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.167    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.419 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.419    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.552ns (77.742%)  route 0.444ns (22.258%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.102     1.743    reg_acc_reg_n_0_[9]
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.102     1.845 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.343     2.188    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.322     3.510 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.510    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.434ns (68.188%)  route 0.669ns (31.812%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.292     1.946    reg_acc_reg_n_0_[8]
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.045     1.991 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.378     2.368    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.617 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.617    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.502ns (71.371%)  route 0.603ns (28.629%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.173     1.827    reg_acc_reg_n_0_[5]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.042     1.869 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.430     2.299    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.319     3.619 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.619    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.457ns (68.460%)  route 0.671ns (31.540%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[14]/Q
                         net (fo=2, routed)           0.165     1.819    reg_acc_reg_n_0_[14]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.045     1.864 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.371    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.641 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.641    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.439ns (66.977%)  route 0.710ns (33.023%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.186     1.840    reg_acc_reg_n_0_[10]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.045     1.885 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.409    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.662 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.662    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.465ns (67.875%)  route 0.693ns (32.125%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.276     1.954    reg_acc_reg_n_0_[6]
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.045     1.999 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.416    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.671 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.671    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.479ns (68.436%)  route 0.682ns (31.564%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.287     1.942    reg_acc_reg_n_0_[11]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.044     1.986 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.381    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.294     3.675 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.675    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.520ns (67.564%)  route 0.730ns (32.436%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.213     1.867    reg_acc_reg_n_0_[15]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.045     1.912 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.517     2.429    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.334     3.764 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.764    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           448 Endpoints
Min Delay           448 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/shift_count_computed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.945ns  (logic 1.728ns (21.745%)  route 6.217ns (78.255%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=436, routed)         5.533     7.013    add_inst/rst_IBUF
    SLICE_X4Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.137 r  add_inst/shift_count_computed[3]_i_2/O
                         net (fo=1, routed)           0.684     7.821    add_inst/shift_count_computed[3]_i_2_n_0
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.945 r  add_inst/shift_count_computed[3]_i_1/O
                         net (fo=1, routed)           0.000     7.945    add_inst/shift_count_computed[3]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  add_inst/shift_count_computed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.597     5.020    add_inst/CLK
    SLICE_X2Y82          FDRE                                         r  add_inst/shift_count_computed_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.480ns (20.908%)  route 5.597ns (79.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.597     7.077    mult_inst/AR[0]
    SLICE_X12Y72         FDCE                                         f  mult_inst/mant_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.510     4.933    mult_inst/CLK
    SLICE_X12Y72         FDCE                                         r  mult_inst/mant_x_reg_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.480ns (20.908%)  route 5.597ns (79.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.597     7.077    mult_inst/AR[0]
    SLICE_X12Y72         FDCE                                         f  mult_inst/mant_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.510     4.933    mult_inst/CLK
    SLICE_X12Y72         FDCE                                         r  mult_inst/mant_x_reg_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_y_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.480ns (20.908%)  route 5.597ns (79.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.597     7.077    mult_inst/AR[0]
    SLICE_X12Y72         FDCE                                         f  mult_inst/mant_y_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.510     4.933    mult_inst/CLK
    SLICE_X12Y72         FDCE                                         r  mult_inst/mant_y_reg_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_y_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.480ns (20.908%)  route 5.597ns (79.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.597     7.077    mult_inst/AR[0]
    SLICE_X12Y72         FDCE                                         f  mult_inst/mant_y_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.510     4.933    mult_inst/CLK
    SLICE_X12Y72         FDCE                                         r  mult_inst/mant_y_reg_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.077ns  (logic 1.480ns (20.908%)  route 5.597ns (79.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.597     7.077    mult_inst/AR[0]
    SLICE_X13Y72         FDCE                                         f  mult_inst/mant_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.510     4.933    mult_inst/CLK
    SLICE_X13Y72         FDCE                                         r  mult_inst/mant_y_reg_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reg_in_a_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.049ns  (logic 1.480ns (20.991%)  route 5.569ns (79.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.569     7.049    rst_IBUF
    SLICE_X8Y67          FDCE                                         f  reg_in_a_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X8Y67          FDCE                                         r  reg_in_a_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reg_in_b_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.049ns  (logic 1.480ns (20.991%)  route 5.569ns (79.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.569     7.049    rst_IBUF
    SLICE_X9Y67          FDCE                                         f  reg_in_b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.516     4.939    clk_IBUF_BUFG
    SLICE_X9Y67          FDCE                                         r  reg_in_b_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.931ns  (logic 1.480ns (21.348%)  route 5.451ns (78.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.451     6.931    mult_inst/AR[0]
    SLICE_X12Y71         FDCE                                         f  mult_inst/mant_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.512     4.935    mult_inst/CLK
    SLICE_X12Y71         FDCE                                         r  mult_inst/mant_x_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.931ns  (logic 1.480ns (21.348%)  route 5.451ns (78.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.451     6.931    mult_inst/AR[0]
    SLICE_X12Y71         FDCE                                         f  mult_inst/mant_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.512     4.935    mult_inst/CLK
    SLICE_X12Y71         FDCE                                         r  mult_inst/mant_x_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.247ns (29.215%)  route 0.599ns (70.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.599     0.847    add_inst/rst_IBUF
    SLICE_X0Y80          FDCE                                         f  add_inst/final_mant_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X0Y80          FDCE                                         r  add_inst/final_mant_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.247ns (27.735%)  route 0.645ns (72.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.645     0.892    add_inst/rst_IBUF
    SLICE_X1Y79          FDCE                                         f  add_inst/r_mant_3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.866     2.031    add_inst/CLK
    SLICE_X1Y79          FDCE                                         r  add_inst/r_mant_3_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.247ns (27.735%)  route 0.645ns (72.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.645     0.892    add_inst/rst_IBUF
    SLICE_X1Y79          FDCE                                         f  add_inst/r_mant_3_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.866     2.031    add_inst/CLK
    SLICE_X1Y79          FDCE                                         r  add_inst/r_mant_3_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.247ns (27.735%)  route 0.645ns (72.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.645     0.892    add_inst/rst_IBUF
    SLICE_X1Y79          FDCE                                         f  add_inst/r_mant_3_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.866     2.031    add_inst/CLK
    SLICE_X1Y79          FDCE                                         r  add_inst/r_mant_3_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.247ns (27.735%)  route 0.645ns (72.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.645     0.892    add_inst/rst_IBUF
    SLICE_X1Y79          FDCE                                         f  add_inst/r_mant_3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.866     2.031    add_inst/CLK
    SLICE_X1Y79          FDCE                                         r  add_inst/r_mant_3_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.247ns (25.578%)  route 0.720ns (74.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.720     0.967    add_inst/rst_IBUF
    SLICE_X3Y82          FDCE                                         f  add_inst/r_mant_3_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.869     2.034    add_inst/CLK
    SLICE_X3Y82          FDCE                                         r  add_inst/r_mant_3_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[35]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.247ns (25.578%)  route 0.720ns (74.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.720     0.967    add_inst/rst_IBUF
    SLICE_X3Y82          FDCE                                         f  add_inst/r_mant_3_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.869     2.034    add_inst/CLK
    SLICE_X3Y82          FDCE                                         r  add_inst/r_mant_3_reg[35]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[36]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.247ns (25.578%)  route 0.720ns (74.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.720     0.967    add_inst/rst_IBUF
    SLICE_X3Y82          FDCE                                         f  add_inst/r_mant_3_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.869     2.034    add_inst/CLK
    SLICE_X3Y82          FDCE                                         r  add_inst/r_mant_3_reg[36]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.247ns (25.578%)  route 0.720ns (74.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.720     0.967    add_inst/rst_IBUF
    SLICE_X3Y82          FDCE                                         f  add_inst/r_mant_3_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.869     2.034    add_inst/CLK
    SLICE_X3Y82          FDCE                                         r  add_inst/r_mant_3_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.247ns (25.031%)  route 0.741ns (74.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.741     0.988    add_inst/rst_IBUF
    SLICE_X0Y78          FDCE                                         f  add_inst/final_mant_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    add_inst/CLK
    SLICE_X0Y78          FDCE                                         r  add_inst/final_mant_reg[5]/C





