// Seed: 854401335
module module_0;
  reg id_2, id_3 = id_2;
  assign id_3 = 1;
  reg id_4, id_5;
  assign id_4 = 1'h0;
  wire id_6;
  assign module_2.type_9 = 0;
  always
    wait (id_6) if ("") @(posedge id_1 ? $display(1, 1, id_4, 1 % 1, id_2, 1, 1) : "") id_2 <= id_3;
endmodule
module module_1;
  always #1 id_1 <= 1;
  module_0 modCall_1 ();
  wire id_2;
  wire id_3;
endmodule
module module_2 (
    output uwire id_0,
    output wire  id_1,
    input  uwire id_2
);
  assign id_1 = id_2 & id_2 != 1;
  uwire id_4;
  module_0 modCall_1 ();
  assign id_4 = 1'b0;
  wire id_5, id_6 = id_6, id_7;
endmodule
