Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 23 19:21:38 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/rv32i_npp_ip_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------+
|      Characteristics      |            Path #1            |
+---------------------------+-------------------------------+
| Requirement               | 10.000                        |
| Path Delay                | 9.796                         |
| Logic Delay               | 0.718(8%)                     |
| Net Delay                 | 9.078(92%)                    |
| Clock Skew                | -0.049                        |
| Slack                     | 0.197                         |
| Clock Uncertainty         | 0.035                         |
| Clock Relationship        | Safely Timed                  |
| Clock Delay Group         | Same Clock                    |
| Logic Levels              | 1                             |
| Routes                    | 1                             |
| Logical Path              | FDSE/C-(1112)-LUT4-(1)-FDRE/D |
| Start Point Clock         | ap_clk                        |
| End Point Clock           | ap_clk                        |
| DSP Block                 | None                          |
| RAM Registers             | None-None                     |
| IO Crossings              | 0                             |
| Config Crossings          | 0                             |
| SLR Crossings             | 0                             |
| PBlocks                   | 0                             |
| High Fanout               | 1112                          |
| Dont Touch                | 0                             |
| Mark Debug                | 0                             |
| Start Point Pin Primitive | FDSE/C                        |
| End Point Pin Primitive   | FDRE/D                        |
| Start Point Pin           | ap_CS_fsm_reg[0]/C            |
| End Point Pin             | ap_CS_fsm_reg[1]_rep__20/D    |
+---------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+-----+-----+-----+
| End Point Clock | Requirement |  1 |  2 |  3 |  4 |  5 |  7 |  8  |  9  |  10 |
+-----------------+-------------+----+----+----+----+----+----+-----+-----+-----+
| ap_clk          | 10.000ns    | 73 | 13 | 24 | 67 | 87 | 77 | 215 | 223 | 221 |
+-----------------+-------------+----+----+----+----+----+----+-----+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


