{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 08:26:58 2010 " "Info: Processing started: Wed Jul 21 08:26:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off beg -c beg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off beg -c beg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "G:/5/beg/Shifter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "G:/5/beg/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extent.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Extent.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extent " "Info: Found entity 1: Extent" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "G:/5/beg/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.v" "" { Text "G:/5/beg/Reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Info: Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "G:/5/beg/Regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file beg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 beg " "Info: Found entity 1: beg" {  } { { "beg.bdf" "" { Schematic "G:/5/beg/beg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "beg " "Info: Elaborating entity \"beg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "beg.bdf" "inst" { Schematic "G:/5/beg/beg.bdf" { { 296 1248 1456 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "M4.v 1 1 " "Warning: Using design file M4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M4 " "Info: Found entity 1: M4" {  } { { "M4.v" "" { Text "G:/5/beg/M4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M4 M4:inst7 " "Info: Elaborating entity \"M4\" for hierarchy \"M4:inst7\"" {  } { { "beg.bdf" "inst7" { Schematic "G:/5/beg/beg.bdf" { { 32 1064 1216 112 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux M4:inst7\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"M4:inst7\|lpm_mux:lpm_mux_component\"" {  } { { "M4.v" "lpm_mux_component" { Text "G:/5/beg/M4.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "M4:inst7\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"M4:inst7\|lpm_mux:lpm_mux_component\"" {  } { { "M4.v" "" { Text "G:/5/beg/M4.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ngc " "Info: Found entity 1: mux_ngc" {  } { { "db/mux_ngc.tdf" "" { Text "G:/5/beg/db/mux_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ngc M4:inst7\|lpm_mux:lpm_mux_component\|mux_ngc:auto_generated " "Info: Elaborating entity \"mux_ngc\" for hierarchy \"M4:inst7\|lpm_mux:lpm_mux_component\|mux_ngc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst6 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst6\"" {  } { { "beg.bdf" "inst6" { Schematic "G:/5/beg/beg.bdf" { { 152 32 232 344 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:inst5 " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:inst5\"" {  } { { "beg.bdf" "inst5" { Schematic "G:/5/beg/beg.bdf" { { 464 1464 1560 648 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile Regfile:inst2 " "Info: Elaborating entity \"Regfile\" for hierarchy \"Regfile:inst2\"" {  } { { "beg.bdf" "inst2" { Schematic "G:/5/beg/beg.bdf" { { 80 504 704 240 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "M5.v 1 1 " "Warning: Using design file M5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M5 " "Info: Found entity 1: M5" {  } { { "M5.v" "" { Text "G:/5/beg/M5.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M5 M5:inst8 " "Info: Elaborating entity \"M5\" for hierarchy \"M5:inst8\"" {  } { { "beg.bdf" "inst8" { Schematic "G:/5/beg/beg.bdf" { { 296 1016 1168 408 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux M5:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"M5:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "M5.v" "lpm_mux_component" { Text "G:/5/beg/M5.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "M5:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"M5:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "M5.v" "" { Text "G:/5/beg/M5.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qgc " "Info: Found entity 1: mux_qgc" {  } { { "db/mux_qgc.tdf" "" { Text "G:/5/beg/db/mux_qgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qgc M5:inst8\|lpm_mux:lpm_mux_component\|mux_qgc:auto_generated " "Info: Elaborating entity \"mux_qgc\" for hierarchy \"M5:inst8\|lpm_mux:lpm_mux_component\|mux_qgc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:inst3 " "Info: Elaborating entity \"Shifter\" for hierarchy \"Shifter:inst3\"" {  } { { "beg.bdf" "inst3" { Schematic "G:/5/beg/beg.bdf" { { 432 752 896 528 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extent Extent:inst1 " "Info: Elaborating entity \"Extent\" for hierarchy \"Extent:inst1\"" {  } { { "beg.bdf" "inst1" { Schematic "G:/5/beg/beg.bdf" { { 432 392 592 528 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ExImm32 Extent.v(17) " "Warning (10240): Verilog HDL Always Construct warning at Extent.v(17): inferring latch(es) for variable \"ExImm32\", which holds its previous value in one or more paths through the always construct" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[0\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[0\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[1\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[1\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[2\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[2\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[3\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[3\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[4\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[4\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[5\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[5\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[6\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[6\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[7\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[7\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[8\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[8\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[9\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[9\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[10\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[10\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[11\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[11\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[12\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[12\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[13\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[13\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[14\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[14\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[15\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[15\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[16\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[16\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[17\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[17\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[18\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[18\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[19\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[19\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[20\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[20\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[21\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[21\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[22\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[22\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[23\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[23\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[24\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[24\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[25\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[25\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[26\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[26\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[27\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[27\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[28\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[28\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[29\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[29\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[30\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[30\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExImm32\[31\] Extent.v(17) " "Info (10041): Inferred latch for \"ExImm32\[31\]\" at Extent.v(17)" {  } { { "Extent.v" "" { Text "G:/5/beg/Extent.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "Regfile:inst2\|RF__dual " "Info: RAM logic \"Regfile:inst2\|RF__dual\" uninferred due to asynchronous read logic" {  } { { "Regfile.v" "RF__dual" { Text "G:/5/beg/Regfile.v" 6 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" uninferred due to asynchronous read logic" 0 0 "" 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "Regfile:inst2\|RF~32 " "Info: Inferred altsyncram megafunction from the following design logic: \"Regfile:inst2\|RF~32\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "Regfile.v" "RF~32" { Text "G:/5/beg/Regfile.v" 6 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Regfile:inst2\|altsyncram:RF_rtl_0 " "Info: Elaborated megafunction instantiation \"Regfile:inst2\|altsyncram:RF_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
