Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Apr 09 19:38:28 2015

All signals are completely routed.

WARNING:ParHelpers:362 - There are 13 sourceless signals in this design. This design will not pass the DRC check run by
   Bitgen.

   led<10>_OBUF
   led<11>_OBUF
   led<12>_OBUF
   led<13>_OBUF
   led<14>_OBUF
   led<15>_OBUF
   led<3>_OBUF
   led<4>_OBUF
   led<5>_OBUF
   led<6>_OBUF
   led<7>_OBUF
   led<8>_OBUF
   led<9>_OBUF


