#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fba1190b820 .scope module, "testbenchINTERUPT" "testbenchINTERUPT" 2 3;
 .timescale 0 0;
v0x7fba11925e40_0 .var "clk", 0 0;
v0x7fba11925f00_0 .net "en_regfile", 0 0, v0x7fba11925740_0;  1 drivers
v0x7fba11925f90_0 .var "interupt_signanl", 0 0;
v0x7fba11926040_0 .var "pc_next", 31 0;
v0x7fba11926110_0 .net "pc_next_final", 31 0, v0x7fba11925430_0;  1 drivers
v0x7fba11926220_0 .net "pc_next_regfile", 31 0, L_0x7fba119263d0;  1 drivers
v0x7fba119262b0_0 .var "reset", 0 0;
v0x7fba11926340_0 .var "return_from_isr", 0 0;
S_0x7fba1190b990 .scope module, "ic" "interupt_control" 2 10, 3 3 0, S_0x7fba1190b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /INPUT 1 "interupt_signanl";
    .port_info 4 /INPUT 1 "return_from_isr";
    .port_info 5 /OUTPUT 32 "pc_next_final";
    .port_info 6 /OUTPUT 32 "pc_next_regfile";
    .port_info 7 /OUTPUT 1 "en_regfile";
P_0x7fba11915ed0 .param/l "ISR_INIT_STATE" 1 3 21, +C4<00000000000000000000000000000001>;
P_0x7fba11915f10 .param/l "ISR_PC" 1 3 15, +C4<00000000000000000000000111110100>;
P_0x7fba11915f50 .param/l "ISR_STATE" 1 3 22, +C4<00000000000000000000000000000010>;
P_0x7fba11915f90 .param/l "NORMAL_STATE" 1 3 20, +C4<00000000000000000000000000000000>;
L_0x7fba119263d0 .functor BUFZ 32, v0x7fba11926040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fba119255f0_0 .net "clk", 0 0, v0x7fba11925e40_0;  1 drivers
v0x7fba119256a0_0 .var "current_state", 1 0;
v0x7fba11925740_0 .var "en_regfile", 0 0;
v0x7fba119257f0_0 .net "interupt_signanl", 0 0, v0x7fba11925f90_0;  1 drivers
v0x7fba11925880_0 .var "mux_sel", 0 0;
v0x7fba11925950_0 .var "next_state", 1 0;
v0x7fba119259f0_0 .net "pc_next", 31 0, v0x7fba11926040_0;  1 drivers
v0x7fba11925ab0_0 .net "pc_next_final", 31 0, v0x7fba11925430_0;  alias, 1 drivers
v0x7fba11925b60_0 .net "pc_next_regfile", 31 0, L_0x7fba119263d0;  alias, 1 drivers
v0x7fba11925c80_0 .net "reset", 0 0, v0x7fba119262b0_0;  1 drivers
v0x7fba11925d20_0 .net "return_from_isr", 0 0, v0x7fba11926340_0;  1 drivers
E_0x7fba11912cf0 .event negedge, v0x7fba119255f0_0;
E_0x7fba11912330 .event edge, v0x7fba119256a0_0;
E_0x7fba1190cc10 .event edge, v0x7fba119256a0_0, v0x7fba119257f0_0, v0x7fba11925d20_0;
S_0x7fba11904dd0 .scope module, "pcMux" "mux2to1_32bit" 3 27, 4 1 0, S_0x7fba1190b990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7fba11906fa0_0 .net "INPUT1", 31 0, v0x7fba11926040_0;  alias, 1 drivers
L_0x7fba11863008 .functor BUFT 1, C4<00000000000000000000000111110100>, C4<0>, C4<0>, C4<0>;
v0x7fba11925380_0 .net "INPUT2", 31 0, L_0x7fba11863008;  1 drivers
v0x7fba11925430_0 .var "RESULT", 31 0;
v0x7fba119254f0_0 .net "SELECT", 0 0, v0x7fba11925880_0;  1 drivers
E_0x7fba11905560 .event edge, v0x7fba119254f0_0, v0x7fba11925380_0, v0x7fba11906fa0_0;
    .scope S_0x7fba11904dd0;
T_0 ;
    %wait E_0x7fba11905560;
    %load/vec4 v0x7fba119254f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fba11925380_0;
    %store/vec4 v0x7fba11925430_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fba11906fa0_0;
    %store/vec4 v0x7fba11925430_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fba1190b990;
T_1 ;
    %wait E_0x7fba1190cc10;
    %load/vec4 v0x7fba119256a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x7fba119257f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fba11925950_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fba11925950_0, 0, 2;
T_1.5 ;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fba11925950_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fba11925d20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fba11925950_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fba11925950_0, 0, 2;
T_1.7 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fba1190b990;
T_2 ;
    %wait E_0x7fba11912330;
    %load/vec4 v0x7fba119256a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba11925880_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba11925880_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba11925880_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fba1190b990;
T_3 ;
    %wait E_0x7fba11912cf0;
    %load/vec4 v0x7fba11925c80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fba119256a0_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fba11925950_0;
    %store/vec4 v0x7fba119256a0_0, 0, 2;
    %load/vec4 v0x7fba119256a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba11925740_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba11925740_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fba1190b820;
T_4 ;
    %vpi_call 2 13 "$dumpfile", "icu_wavedata.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fba1190b820 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fba1190b820;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba11925e40_0, 0, 1;
    %pushi/vec4 44, 0, 32;
    %store/vec4 v0x7fba11926040_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba11925f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba11926340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba119262b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba119262b0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba11925f90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba11925f90_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba11926340_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba11926340_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fba1190b820;
T_6 ;
    %delay 10, 0;
    %load/vec4 v0x7fba11925e40_0;
    %inv;
    %store/vec4 v0x7fba11925e40_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbenchINTERUPT.v";
    "./../interupt_control_unit/interupt_control.v";
    "./../supported_modules/mux2to1_32bit.v";
