#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 10 12:41:30 2021
# Process ID: 63358
# Current directory: /home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.runs/synth_1/top.vds
# Journal file: /home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 63384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1397.367 ; gain = 51.898 ; free physical = 6030 ; free virtual = 11576
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/top.vhd:19]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/debounce.vhd:13' bound to instance 'deb_btn_up' of component 'debounce' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/debounce.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/debounce.vhd:19]
INFO: [Synth 8-3491] module 'debounce' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/debounce.vhd:13' bound to instance 'deb_btn_down' of component 'debounce' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/top.vhd:49]
INFO: [Synth 8-3491] module 'levelshift' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/levelshift.vhd:13' bound to instance 'level_shift' of component 'levelshift' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/top.vhd:53]
INFO: [Synth 8-638] synthesizing module 'levelshift' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/levelshift.vhd:19]
WARNING: [Synth 8-614] signal 'frequency' is read in the process but is not in the sensitivity list [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/levelshift.vhd:27]
WARNING: [Synth 8-614] signal 'prev_up' is read in the process but is not in the sensitivity list [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/levelshift.vhd:27]
WARNING: [Synth 8-614] signal 'prev_down' is read in the process but is not in the sensitivity list [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/levelshift.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'levelshift' (2#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/levelshift.vhd:19]
INFO: [Synth 8-3491] module 'running_leds' declared at '/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/imports/Desktop/running_leds.vhd:6' bound to instance 'runner' of component 'running_leds' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/top.vhd:57]
INFO: [Synth 8-638] synthesizing module 'running_leds' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/imports/Desktop/running_leds.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'running_leds' (3#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/imports/Desktop/running_leds.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/top.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1443.117 ; gain = 97.648 ; free physical = 6046 ; free virtual = 11593
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1443.117 ; gain = 97.648 ; free physical = 6046 ; free virtual = 11593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1443.117 ; gain = 97.648 ; free physical = 6046 ; free virtual = 11593
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/constrs_1/imports/Desktop/Master2.xdc]
Finished Parsing XDC File [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/constrs_1/imports/Desktop/Master2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/constrs_1/imports/Desktop/Master2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.258 ; gain = 0.000 ; free physical = 5794 ; free virtual = 11340
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.258 ; gain = 0.000 ; free physical = 5795 ; free virtual = 11341
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.258 ; gain = 0.000 ; free physical = 5795 ; free virtual = 11341
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.258 ; gain = 0.000 ; free physical = 5795 ; free virtual = 11341
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5872 ; free virtual = 11418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5872 ; free virtual = 11418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5873 ; free virtual = 11420
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'frequency_reg' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/levelshift.vhd:31]
WARNING: [Synth 8-327] inferring latch for variable 'prev_down_reg' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/levelshift.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'prev_up_reg' [/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.srcs/sources_1/new/levelshift.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5865 ; free virtual = 11412
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module levelshift 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module running_leds 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5852 ; free virtual = 11401
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5726 ; free virtual = 11275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5725 ; free virtual = 11273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5725 ; free virtual = 11273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5725 ; free virtual = 11273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5725 ; free virtual = 11273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5725 ; free virtual = 11273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5725 ; free virtual = 11273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5725 ; free virtual = 11273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5725 ; free virtual = 11273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     4|
|4     |LUT2   |     4|
|5     |LUT4   |     4|
|6     |LUT5   |     4|
|7     |LUT6   |    10|
|8     |FDRE   |    86|
|9     |LD     |     4|
|10    |IBUF   |     3|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |   143|
|2     |  deb_btn_down |debounce     |    42|
|3     |  deb_btn_up   |debounce_0   |    42|
|4     |  level_shift  |levelshift   |     9|
|5     |  runner       |running_leds |    42|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5725 ; free virtual = 11273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1800.258 ; gain = 97.648 ; free physical = 5781 ; free virtual = 11329
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1800.258 ; gain = 454.789 ; free physical = 5781 ; free virtual = 11329
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.258 ; gain = 0.000 ; free physical = 5712 ; free virtual = 11260
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1800.258 ; gain = 454.891 ; free physical = 5767 ; free virtual = 11316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1800.258 ; gain = 0.000 ; free physical = 5767 ; free virtual = 11316
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/EmbeddedSystems/Workshop3/Workshop3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 10 12:41:55 2021...
