INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sources_1/imports/post_synthesis_SOFA_counter/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.srcs/sim_1/imports/post_synthesis_SOFA_counter/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day4/post_synthesis_SOFA_counter/post_synth_sofa_counter/post_synth_sofa_counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
