{
    "DESIGN_NAME": "icache",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v", 
        "dir::../../verilog/rtl/ppcpu/rtl/icache/icache.v",
        "dir::../../verilog/rtl/ppcpu/rtl/icache/icache_ram.v"
    ],
    "VERILOG_INCLUDE_DIRS": ["dir::../../verilog/rtl/ppcpu/rtl/"],
    "CLOCK_PERIOD": 24,
    "CLOCK_PORT": "i_clk",
    "CLOCK_NET": "i_clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 700 2200",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.43,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "RUN_CVC": 1,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.7,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.7,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 1.5,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 2,
    "ROUTING_CORES": 16,
    "STRATEGY": "AREA 3"
}
