run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc5vfx30tff665-1
-top dip_switches_8bit_wrapper
-ifmt MIXED
-ifn dip_switches_8bit_wrapper_xst.prj
-ofn ../implementation/dip_switches_8bit_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation/dip_switches_8bit_wrapper}
-vlgincdir {"M:\MASTER\COMPET\Trigger\HW\HDL\EDK\pcores\" "C:\Xilinx\12.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }
