// Seed: 4274643213
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_12;
  initial id_7 = id_3;
  assign id_10 = 1;
  assign id_7 = id_2 * 'b0 * id_8;
  assign id_10.id_11 = id_12;
endmodule
module module_1 (
    output tri0  id_0,
    output wire  id_1,
    input  tri1  id_2,
    output uwire id_3,
    output tri   id_4
);
  logic [7:0] id_6 = id_6[1].id_6, id_7;
  supply1 id_8 = 1;
  wire id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_8, id_9, id_9, id_8, id_10, id_10, id_10, id_9, id_8
  );
  wire id_11, id_12;
endmodule
