<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: MSPI0_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_m_s_p_i0___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">MSPI0_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Multi-bit SPI Master (MSPI0)  
 <a href="struct_m_s_p_i0___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a074d70a002332af040055cc75e4eb645"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac81efc171e9852a36caeb47122bfec5b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ac81efc171e9852a36caeb47122bfec5b">CTRL</a></td></tr>
<tr class="separator:ac81efc171e9852a36caeb47122bfec5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b91e2f3c39c6cbae0a64007d4f51e4f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9fa7a98884b05081e75f4e74bd2d94fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a9fa7a98884b05081e75f4e74bd2d94fd">START</a>: 1</td></tr>
<tr class="separator:a9fa7a98884b05081e75f4e74bd2d94fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04196528d26d25cfa38ab4de2dde0b91"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a04196528d26d25cfa38ab4de2dde0b91">STATUS</a>: 1</td></tr>
<tr class="separator:a04196528d26d25cfa38ab4de2dde0b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ad843c32e29ccc59b41f6b4c837330"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ab4ad843c32e29ccc59b41f6b4c837330">BUSY</a>: 1</td></tr>
<tr class="separator:ab4ad843c32e29ccc59b41f6b4c837330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea10c3e67f3bc39c770639580ee047f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6ea10c3e67f3bc39c770639580ee047f">CONT</a>: 1</td></tr>
<tr class="separator:a6ea10c3e67f3bc39c770639580ee047f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b4bc3c598b3b33f9539237543ef861"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ac5b4bc3c598b3b33f9539237543ef861">PIODEV</a>: 1</td></tr>
<tr class="separator:ac5b4bc3c598b3b33f9539237543ef861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa29aa9171f74ebac0acc8ea58941738a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa29aa9171f74ebac0acc8ea58941738a">SENDA</a>: 1</td></tr>
<tr class="separator:aa29aa9171f74ebac0acc8ea58941738a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab95d6c879ee94bea9c9dad7db593360"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aab95d6c879ee94bea9c9dad7db593360">SENDI</a>: 1</td></tr>
<tr class="separator:aab95d6c879ee94bea9c9dad7db593360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf215631b4a687500802cd47919891f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adbf215631b4a687500802cd47919891f">TXRX</a>: 1</td></tr>
<tr class="separator:adbf215631b4a687500802cd47919891f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17444098b1df49eafa2efcf2a0f9919b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a17444098b1df49eafa2efcf2a0f9919b">BIGENDIAN</a>: 1</td></tr>
<tr class="separator:a17444098b1df49eafa2efcf2a0f9919b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55cc4ace82b7b9b29a034c5542f3406"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae55cc4ace82b7b9b29a034c5542f3406">PIOSCRAMBLE</a>: 1</td></tr>
<tr class="separator:ae55cc4ace82b7b9b29a034c5542f3406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413a3f0b79c60e1961507cf86421c1de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a413a3f0b79c60e1961507cf86421c1de">ENTURN</a>: 1</td></tr>
<tr class="separator:a413a3f0b79c60e1961507cf86421c1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb2b34ca5d24437e46660c009a0b7ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a9eb2b34ca5d24437e46660c009a0b7ae">ENDCX</a>: 1</td></tr>
<tr class="separator:a9eb2b34ca5d24437e46660c009a0b7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e97c55d5520deaa71cbd27b94c2dac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a36e97c55d5520deaa71cbd27b94c2dac">ENWLAT</a>: 1</td></tr>
<tr class="separator:a36e97c55d5520deaa71cbd27b94c2dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46253a054c2c9b7b2a5ea0e4e8445edd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a46253a054c2c9b7b2a5ea0e4e8445edd">XFERBYTES</a>: 16</td></tr>
<tr class="separator:a46253a054c2c9b7b2a5ea0e4e8445edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b91e2f3c39c6cbae0a64007d4f51e4f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a2b91e2f3c39c6cbae0a64007d4f51e4f">CTRL_b</a></td></tr>
<tr class="separator:a2b91e2f3c39c6cbae0a64007d4f51e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074d70a002332af040055cc75e4eb645"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a074d70a002332af040055cc75e4eb645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1550c0e2723faf8bb5bc96307bd98624"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab91354f6ec10151eb7c2746080a073ba"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ab91354f6ec10151eb7c2746080a073ba">CTRL1</a></td></tr>
<tr class="separator:ab91354f6ec10151eb7c2746080a073ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460eaf1907bd13df7312da1b769e94f4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad60827bf95f13daf30d15a8b46aea4ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad60827bf95f13daf30d15a8b46aea4ba">PIOMIXED</a>: 4</td></tr>
<tr class="separator:ad60827bf95f13daf30d15a8b46aea4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460eaf1907bd13df7312da1b769e94f4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a460eaf1907bd13df7312da1b769e94f4">CTRL1_b</a></td></tr>
<tr class="separator:a460eaf1907bd13df7312da1b769e94f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1550c0e2723faf8bb5bc96307bd98624"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1550c0e2723faf8bb5bc96307bd98624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7640c87daf4fbd7fff5b32ba8f952e40"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6be77082ce1487a61447a4762ab02833"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6be77082ce1487a61447a4762ab02833">ADDR</a></td></tr>
<tr class="separator:a6be77082ce1487a61447a4762ab02833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a35bf972106b1ea6fbb5915535de4f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6be77082ce1487a61447a4762ab02833"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6be77082ce1487a61447a4762ab02833">ADDR</a>: 32</td></tr>
<tr class="separator:a6be77082ce1487a61447a4762ab02833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a35bf972106b1ea6fbb5915535de4f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a53a35bf972106b1ea6fbb5915535de4f">ADDR_b</a></td></tr>
<tr class="separator:a53a35bf972106b1ea6fbb5915535de4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7640c87daf4fbd7fff5b32ba8f952e40"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7640c87daf4fbd7fff5b32ba8f952e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234b3e7e3c5515735d1ad0f7441545ae"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a62069c3b452d711919de19d6f06eeae4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a62069c3b452d711919de19d6f06eeae4">INSTR</a></td></tr>
<tr class="separator:a62069c3b452d711919de19d6f06eeae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf635d79073ca9c2198a0e12c7505d2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a62069c3b452d711919de19d6f06eeae4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a62069c3b452d711919de19d6f06eeae4">INSTR</a>: 16</td></tr>
<tr class="separator:a62069c3b452d711919de19d6f06eeae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf635d79073ca9c2198a0e12c7505d2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#accf635d79073ca9c2198a0e12c7505d2">INSTR_b</a></td></tr>
<tr class="separator:accf635d79073ca9c2198a0e12c7505d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234b3e7e3c5515735d1ad0f7441545ae"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a234b3e7e3c5515735d1ad0f7441545ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a78b85351ce485174985f151c8ab406"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af5164dc2c2d2e4838934193e32ad04e0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#af5164dc2c2d2e4838934193e32ad04e0">TXFIFO</a></td></tr>
<tr class="separator:af5164dc2c2d2e4838934193e32ad04e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca8728c700ea2fda1079fdfd1d26806"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af5164dc2c2d2e4838934193e32ad04e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#af5164dc2c2d2e4838934193e32ad04e0">TXFIFO</a>: 32</td></tr>
<tr class="separator:af5164dc2c2d2e4838934193e32ad04e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca8728c700ea2fda1079fdfd1d26806"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acca8728c700ea2fda1079fdfd1d26806">TXFIFO_b</a></td></tr>
<tr class="separator:acca8728c700ea2fda1079fdfd1d26806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a78b85351ce485174985f151c8ab406"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7a78b85351ce485174985f151c8ab406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5700dc9162316d81ad322ef2bb34366e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0ce7bae149b4d5eb161a9d8aae60032c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a0ce7bae149b4d5eb161a9d8aae60032c">RXFIFO</a></td></tr>
<tr class="separator:a0ce7bae149b4d5eb161a9d8aae60032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f0bdb56267b4a7750beccc822f4286"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0ce7bae149b4d5eb161a9d8aae60032c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a0ce7bae149b4d5eb161a9d8aae60032c">RXFIFO</a>: 32</td></tr>
<tr class="separator:a0ce7bae149b4d5eb161a9d8aae60032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f0bdb56267b4a7750beccc822f4286"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ab2f0bdb56267b4a7750beccc822f4286">RXFIFO_b</a></td></tr>
<tr class="separator:ab2f0bdb56267b4a7750beccc822f4286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5700dc9162316d81ad322ef2bb34366e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5700dc9162316d81ad322ef2bb34366e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da794054e4a6bf51cc2e05988e5a4cd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a116991ba459011b10c3fceb9dc7dc3c4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a116991ba459011b10c3fceb9dc7dc3c4">TXENTRIES</a></td></tr>
<tr class="separator:a116991ba459011b10c3fceb9dc7dc3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae71f217a041c0b3ac83cf217a07e7d70"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a116991ba459011b10c3fceb9dc7dc3c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a116991ba459011b10c3fceb9dc7dc3c4">TXENTRIES</a>: 6</td></tr>
<tr class="separator:a116991ba459011b10c3fceb9dc7dc3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae71f217a041c0b3ac83cf217a07e7d70"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae71f217a041c0b3ac83cf217a07e7d70">TXENTRIES_b</a></td></tr>
<tr class="separator:ae71f217a041c0b3ac83cf217a07e7d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da794054e4a6bf51cc2e05988e5a4cd"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7da794054e4a6bf51cc2e05988e5a4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883884688299afe96f49532465422481"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a37d60741d23879e0742a872eb8dc6e5e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a37d60741d23879e0742a872eb8dc6e5e">RXENTRIES</a></td></tr>
<tr class="separator:a37d60741d23879e0742a872eb8dc6e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb6a1f2b6f3f989c6907a90721bbd58c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a37d60741d23879e0742a872eb8dc6e5e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a37d60741d23879e0742a872eb8dc6e5e">RXENTRIES</a>: 6</td></tr>
<tr class="separator:a37d60741d23879e0742a872eb8dc6e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb6a1f2b6f3f989c6907a90721bbd58c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aeb6a1f2b6f3f989c6907a90721bbd58c">RXENTRIES_b</a></td></tr>
<tr class="separator:aeb6a1f2b6f3f989c6907a90721bbd58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883884688299afe96f49532465422481"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a883884688299afe96f49532465422481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70209badc557a2b0301614af6ecc2cc7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa31198ce16c8dfaf1a8813452f1a6bae"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa31198ce16c8dfaf1a8813452f1a6bae">THRESHOLD</a></td></tr>
<tr class="separator:aa31198ce16c8dfaf1a8813452f1a6bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebe7f826387d6a547871a65225b0595"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5f9cdb62f0fac3713bc44766fe4f27a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5f9cdb62f0fac3713bc44766fe4f27a1">TXTHRESH</a>: 6</td></tr>
<tr class="separator:a5f9cdb62f0fac3713bc44766fe4f27a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0ee5bd5a3419e702699c97082750a3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3d0ee5bd5a3419e702699c97082750a3">RXTHRESH</a>: 6</td></tr>
<tr class="separator:a3d0ee5bd5a3419e702699c97082750a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 18</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebe7f826387d6a547871a65225b0595"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a0ebe7f826387d6a547871a65225b0595">THRESHOLD_b</a></td></tr>
<tr class="separator:a0ebe7f826387d6a547871a65225b0595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70209badc557a2b0301614af6ecc2cc7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a70209badc557a2b0301614af6ecc2cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d9e4242a53a9f2e895343e4f6f2b3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_p_i0___type.html#af6d9e4242a53a9f2e895343e4f6f2b3b">RESERVED</a> [3]</td></tr>
<tr class="separator:af6d9e4242a53a9f2e895343e4f6f2b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644a2bf72523b0f6c2b14d02ff4c747f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a650396f7758f1122bfa8bd0cb300cdf2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a650396f7758f1122bfa8bd0cb300cdf2">MSPICFG</a></td></tr>
<tr class="separator:a650396f7758f1122bfa8bd0cb300cdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131d0bc2ec6f60012eeb3799f026f3ba"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a72743dc6e9a1cc8bc2ce38fd3e3beb3e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a72743dc6e9a1cc8bc2ce38fd3e3beb3e">APBCLK</a>: 1</td></tr>
<tr class="separator:a72743dc6e9a1cc8bc2ce38fd3e3beb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765b1841466d7a8514a1736acade7189"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a765b1841466d7a8514a1736acade7189">IOMSEL</a>: 4</td></tr>
<tr class="separator:a765b1841466d7a8514a1736acade7189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 21</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad246553fd954cfa6930ddf7af8aa0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3ad246553fd954cfa6930ddf7af8aa0c">FIFORESET</a>: 1</td></tr>
<tr class="separator:a3ad246553fd954cfa6930ddf7af8aa0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a24afede7c8ecdc9000cd635265a27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad9a24afede7c8ecdc9000cd635265a27">IPRSTN</a>: 1</td></tr>
<tr class="separator:ad9a24afede7c8ecdc9000cd635265a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78673cd006caebb646def05b5ceb74c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a78673cd006caebb646def05b5ceb74c8">PRSTN</a>: 1</td></tr>
<tr class="separator:a78673cd006caebb646def05b5ceb74c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131d0bc2ec6f60012eeb3799f026f3ba"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a131d0bc2ec6f60012eeb3799f026f3ba">MSPICFG_b</a></td></tr>
<tr class="separator:a131d0bc2ec6f60012eeb3799f026f3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644a2bf72523b0f6c2b14d02ff4c747f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a644a2bf72523b0f6c2b14d02ff4c747f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e4b76754270689366aac0c8c2528b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_p_i0___type.html#a39e4b76754270689366aac0c8c2528b7">RESERVED1</a> [4]</td></tr>
<tr class="separator:a39e4b76754270689366aac0c8c2528b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f8f1319097e1538d0e692587bdbb39"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aee1d51c7692cbdd59b6f04a3f4580351"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aee1d51c7692cbdd59b6f04a3f4580351">PADOUTEN</a></td></tr>
<tr class="separator:aee1d51c7692cbdd59b6f04a3f4580351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6624d0545cac118551378e4ba9f0ef3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aac33050d9125c0182803125a6ac43f76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aac33050d9125c0182803125a6ac43f76">OUTEN</a>: 20</td></tr>
<tr class="separator:aac33050d9125c0182803125a6ac43f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 10</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f44bc8d0d001c1fa06a94d7851154e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a02f44bc8d0d001c1fa06a94d7851154e">PADSET1</a>: 1</td></tr>
<tr class="separator:a02f44bc8d0d001c1fa06a94d7851154e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1738adb4ce84ac8cb558bee12b16da6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a1738adb4ce84ac8cb558bee12b16da6f">CLKOND4</a>: 1</td></tr>
<tr class="separator:a1738adb4ce84ac8cb558bee12b16da6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6624d0545cac118551378e4ba9f0ef3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ab6624d0545cac118551378e4ba9f0ef3">PADOUTEN_b</a></td></tr>
<tr class="separator:ab6624d0545cac118551378e4ba9f0ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f8f1319097e1538d0e692587bdbb39"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a75f8f1319097e1538d0e692587bdbb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25709ab38ec589b1aa3a8a0a90ca10c9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abb3cea296ca64edfdefc23be997294bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#abb3cea296ca64edfdefc23be997294bd">PADOVEREN</a></td></tr>
<tr class="separator:abb3cea296ca64edfdefc23be997294bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe234d964a73b0e59ca6cfa17df3ddb4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a519a84a67df6ee5d3dd79bc6a79e8a4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a519a84a67df6ee5d3dd79bc6a79e8a4e">OVERRIDEEN</a>: 20</td></tr>
<tr class="separator:a519a84a67df6ee5d3dd79bc6a79e8a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 12</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe234d964a73b0e59ca6cfa17df3ddb4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#afe234d964a73b0e59ca6cfa17df3ddb4">PADOVEREN_b</a></td></tr>
<tr class="separator:afe234d964a73b0e59ca6cfa17df3ddb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25709ab38ec589b1aa3a8a0a90ca10c9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a25709ab38ec589b1aa3a8a0a90ca10c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24e6a7cc241d5b44203f5b3c64b45da"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a803f267a608acdc71b6d5de14cdd35d6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a803f267a608acdc71b6d5de14cdd35d6">PADOVER</a></td></tr>
<tr class="separator:a803f267a608acdc71b6d5de14cdd35d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee17a6b6b34ae86867e31828deef0d5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a16ce4c4a046ca1e34c5238842e2ab340"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a16ce4c4a046ca1e34c5238842e2ab340">OVERRIDE</a>: 20</td></tr>
<tr class="separator:a16ce4c4a046ca1e34c5238842e2ab340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 12</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee17a6b6b34ae86867e31828deef0d5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acee17a6b6b34ae86867e31828deef0d5">PADOVER_b</a></td></tr>
<tr class="separator:acee17a6b6b34ae86867e31828deef0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24e6a7cc241d5b44203f5b3c64b45da"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af24e6a7cc241d5b44203f5b3c64b45da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8452019f50721ea8b2427920bf57bca9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_p_i0___type.html#a8452019f50721ea8b2427920bf57bca9">RESERVED2</a> [12]</td></tr>
<tr class="separator:a8452019f50721ea8b2427920bf57bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917a3e98d02fba8434f5f1f4d21b0bd6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5ec91187083a0ea0c092c14928fa7b52"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5ec91187083a0ea0c092c14928fa7b52">DEV0AXI</a></td></tr>
<tr class="separator:a5ec91187083a0ea0c092c14928fa7b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4421c0ed3dbcb3f2ee9c19c04c98a8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adc299ebfd8dd201f3bc4a7e0de8b36fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adc299ebfd8dd201f3bc4a7e0de8b36fb">SIZE0</a>: 4</td></tr>
<tr class="separator:adc299ebfd8dd201f3bc4a7e0de8b36fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae254da20d29a406694d8885f2f6e1a32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae254da20d29a406694d8885f2f6e1a32">READONLY0</a>: 1</td></tr>
<tr class="separator:ae254da20d29a406694d8885f2f6e1a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 11</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c026120302204523d74f0bf0c95d713"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a9c026120302204523d74f0bf0c95d713">BASE0</a>: 10</td></tr>
<tr class="separator:a9c026120302204523d74f0bf0c95d713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 6</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4421c0ed3dbcb3f2ee9c19c04c98a8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a2f4421c0ed3dbcb3f2ee9c19c04c98a8">DEV0AXI_b</a></td></tr>
<tr class="separator:a2f4421c0ed3dbcb3f2ee9c19c04c98a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917a3e98d02fba8434f5f1f4d21b0bd6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a917a3e98d02fba8434f5f1f4d21b0bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329c6bcdd2a0936c9817bd550290a02c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a94311c409412c35ed45da8a171e5dcab"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a94311c409412c35ed45da8a171e5dcab">DEV0CFG</a></td></tr>
<tr class="separator:a94311c409412c35ed45da8a171e5dcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2409eede398b8e868de3d195715d66"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a84b6295f4bee1055b26b0659371db413"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a84b6295f4bee1055b26b0659371db413">DEVCFG0</a>: 5</td></tr>
<tr class="separator:a84b6295f4bee1055b26b0659371db413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4597a932154cc2fa58e02c24d0c96067"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a4597a932154cc2fa58e02c24d0c96067">ASIZE0</a>: 2</td></tr>
<tr class="separator:a4597a932154cc2fa58e02c24d0c96067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f7a2697d32058a4b1d46c0a530e706"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ac0f7a2697d32058a4b1d46c0a530e706">ISIZE0</a>: 1</td></tr>
<tr class="separator:ac0f7a2697d32058a4b1d46c0a530e706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea2ee3ea63669f0146c3f1e15535f53"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a8ea2ee3ea63669f0146c3f1e15535f53">TURNAROUND0</a>: 6</td></tr>
<tr class="separator:a8ea2ee3ea63669f0146c3f1e15535f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a2ef55c5370e895d49b7787d755cc7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae1a2ef55c5370e895d49b7787d755cc7">CPHA0</a>: 1</td></tr>
<tr class="separator:ae1a2ef55c5370e895d49b7787d755cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a87f1adcbddedf58ff4f352197bcfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae4a87f1adcbddedf58ff4f352197bcfc">CPOL0</a>: 1</td></tr>
<tr class="separator:ae4a87f1adcbddedf58ff4f352197bcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620677c6b280c1e79b31514601095d6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a620677c6b280c1e79b31514601095d6e">CLKDIV0</a>: 6</td></tr>
<tr class="separator:a620677c6b280c1e79b31514601095d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba8ba8e7460c0b27f0b486fa57fd0e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5ba8ba8e7460c0b27f0b486fa57fd0e8">RXCAP0</a>: 1</td></tr>
<tr class="separator:a5ba8ba8e7460c0b27f0b486fa57fd0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac173a5cea79022a5d4ad608b11567dd1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ac173a5cea79022a5d4ad608b11567dd1">RXNEG0</a>: 1</td></tr>
<tr class="separator:ac173a5cea79022a5d4ad608b11567dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5765cdffc3e945ce5b7d1ac9dba4792"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad5765cdffc3e945ce5b7d1ac9dba4792">TXNEG0</a>: 1</td></tr>
<tr class="separator:ad5765cdffc3e945ce5b7d1ac9dba4792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e788c22cf7f9bc285fe4d84d33cd3cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a8e788c22cf7f9bc285fe4d84d33cd3cc">SEPIO0</a>: 1</td></tr>
<tr class="separator:a8e788c22cf7f9bc285fe4d84d33cd3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997d1214d88e6ef305afb9b3302caab9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a997d1214d88e6ef305afb9b3302caab9">WRITELATENCY0</a>: 6</td></tr>
<tr class="separator:a997d1214d88e6ef305afb9b3302caab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2409eede398b8e868de3d195715d66"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6b2409eede398b8e868de3d195715d66">DEV0CFG_b</a></td></tr>
<tr class="separator:a6b2409eede398b8e868de3d195715d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329c6bcdd2a0936c9817bd550290a02c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a329c6bcdd2a0936c9817bd550290a02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548e9881e0571993fdda18f7e2100364"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aaa1c91c12c1059e8d94e80fc9ddef4f0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aaa1c91c12c1059e8d94e80fc9ddef4f0">DEV0DDR</a></td></tr>
<tr class="separator:aaa1c91c12c1059e8d94e80fc9ddef4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03404ca649f9e268abba8eb0525e13"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5244b4e18c1dec85dff3ee7f0d7affd6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5244b4e18c1dec85dff3ee7f0d7affd6">EMULATEDDR0</a>: 1</td></tr>
<tr class="separator:a5244b4e18c1dec85dff3ee7f0d7affd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cb07a5fcb8a301ff00bea28b7e72d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ac6cb07a5fcb8a301ff00bea28b7e72d1">QUADDDR0</a>: 1</td></tr>
<tr class="separator:ac6cb07a5fcb8a301ff00bea28b7e72d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200ef135e7a91863aab0284337a14022"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a200ef135e7a91863aab0284337a14022">ENABLEDQS0</a>: 1</td></tr>
<tr class="separator:a200ef135e7a91863aab0284337a14022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5685dea309f8c1a785b39f95e31399"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5a5685dea309f8c1a785b39f95e31399">DQSSYNCNEG0</a>: 1</td></tr>
<tr class="separator:a5a5685dea309f8c1a785b39f95e31399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6106abc3599cf1886311f50e753901"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a9c6106abc3599cf1886311f50e753901">ENABLEFINEDELAY0</a>: 1</td></tr>
<tr class="separator:a9c6106abc3599cf1886311f50e753901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df647cf6b145f5156aa22d3b9ad96e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a1df647cf6b145f5156aa22d3b9ad96e5">TXDQSDELAY0</a>: 5</td></tr>
<tr class="separator:a1df647cf6b145f5156aa22d3b9ad96e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04629aaf0eb0892951608acb67c6b442"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a04629aaf0eb0892951608acb67c6b442">RXDQSDELAY0</a>: 5</td></tr>
<tr class="separator:a04629aaf0eb0892951608acb67c6b442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99d64f7d568169898b2ceb7e0967acf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#af99d64f7d568169898b2ceb7e0967acf">RXDQSDELAYNEG0</a>: 5</td></tr>
<tr class="separator:af99d64f7d568169898b2ceb7e0967acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28478bfd9d231f21c6ebcf96712dbd2f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a28478bfd9d231f21c6ebcf96712dbd2f">RXDQSDELAYNEGEN0</a>: 1</td></tr>
<tr class="separator:a28478bfd9d231f21c6ebcf96712dbd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7ae87ee4996ac1f5d73c18e9468fe2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a8c7ae87ee4996ac1f5d73c18e9468fe2">RXDQSDELAYHI0</a>: 5</td></tr>
<tr class="separator:a8c7ae87ee4996ac1f5d73c18e9468fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a38cdbea81815163006fb591e6a44b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6a38cdbea81815163006fb591e6a44b1">RXDQSDELAYNEGHI0</a>: 5</td></tr>
<tr class="separator:a6a38cdbea81815163006fb591e6a44b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd609518f53f1aebcf1bfed35513796"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#abfd609518f53f1aebcf1bfed35513796">RXDQSDELAYHIEN0</a>: 1</td></tr>
<tr class="separator:abfd609518f53f1aebcf1bfed35513796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03404ca649f9e268abba8eb0525e13"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a8d03404ca649f9e268abba8eb0525e13">DEV0DDR_b</a></td></tr>
<tr class="separator:a8d03404ca649f9e268abba8eb0525e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548e9881e0571993fdda18f7e2100364"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a548e9881e0571993fdda18f7e2100364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac1574e2f6bd7bf488556c484f2236b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3d62177375d6a499b7f8bc6cd1fd2266"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3d62177375d6a499b7f8bc6cd1fd2266">DEV0CFG1</a></td></tr>
<tr class="separator:a3d62177375d6a499b7f8bc6cd1fd2266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9acfffabcb5ee7117975af20799365"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8c4511db9165b49d8eee9f98776b6b04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a8c4511db9165b49d8eee9f98776b6b04">SFTURN0</a>: 4</td></tr>
<tr class="separator:a8c4511db9165b49d8eee9f98776b6b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57c747819f83f4c7f93693ae68a8752"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad57c747819f83f4c7f93693ae68a8752">RXCAPEXT0</a>: 1</td></tr>
<tr class="separator:ad57c747819f83f4c7f93693ae68a8752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81f36b1c81b523a8796781eb2848a03"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa81f36b1c81b523a8796781eb2848a03">SCLKRXHALT0</a>: 1</td></tr>
<tr class="separator:aa81f36b1c81b523a8796781eb2848a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc578b82953355fefa5afae112d2d65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a2bc578b82953355fefa5afae112d2d65">WBX0</a>: 1</td></tr>
<tr class="separator:a2bc578b82953355fefa5afae112d2d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cfadc0031253f8e9a2050d0755a2355"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3cfadc0031253f8e9a2050d0755a2355">RBX0</a>: 1</td></tr>
<tr class="separator:a3cfadc0031253f8e9a2050d0755a2355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda1f03000efe74ec0a1bfcbb06c16aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acda1f03000efe74ec0a1bfcbb06c16aa">RXSMP0</a>: 2</td></tr>
<tr class="separator:acda1f03000efe74ec0a1bfcbb06c16aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20d4a32520c64847bf8abd781f09a50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae20d4a32520c64847bf8abd781f09a50">HYPERIO0</a>: 1</td></tr>
<tr class="separator:ae20d4a32520c64847bf8abd781f09a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d223ab7b40fbc57b1ef06f629f7b9d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a9d223ab7b40fbc57b1ef06f629f7b9d3">TAFOURTH0</a>: 1</td></tr>
<tr class="separator:a9d223ab7b40fbc57b1ef06f629f7b9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab1835ad029b5152047db0417dd3c41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a0ab1835ad029b5152047db0417dd3c41">RXHI0</a>: 1</td></tr>
<tr class="separator:a0ab1835ad029b5152047db0417dd3c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f2bd002e85d91de5c1be9da7cd74cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a49f2bd002e85d91de5c1be9da7cd74cc">DQSTURN0</a>: 3</td></tr>
<tr class="separator:a49f2bd002e85d91de5c1be9da7cd74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 15</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9acfffabcb5ee7117975af20799365"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aac9acfffabcb5ee7117975af20799365">DEV0CFG1_b</a></td></tr>
<tr class="separator:aac9acfffabcb5ee7117975af20799365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac1574e2f6bd7bf488556c484f2236b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acac1574e2f6bd7bf488556c484f2236b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ee9d097f8be91cf41661d7f1cac96a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a769facf3b4d135ec1591554845793464"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a769facf3b4d135ec1591554845793464">DEV0XIP</a></td></tr>
<tr class="separator:a769facf3b4d135ec1591554845793464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c442813393518053f1c0085f65e3b21"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5248f2a7cbe7d8e83db44cffcc38eb22"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5248f2a7cbe7d8e83db44cffcc38eb22">XIPEN0</a>: 1</td></tr>
<tr class="separator:a5248f2a7cbe7d8e83db44cffcc38eb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69755cae7fe755464ee0e2b5317e11e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a69755cae7fe755464ee0e2b5317e11e0">XIPACK0</a>: 2</td></tr>
<tr class="separator:a69755cae7fe755464ee0e2b5317e11e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64b5e64f4e3b88471e80981ce87c116"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae64b5e64f4e3b88471e80981ce87c116">XIPBIGENDIAN0</a>: 1</td></tr>
<tr class="separator:ae64b5e64f4e3b88471e80981ce87c116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9dff86bed196f1ceb56440e0cc374e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a9c9dff86bed196f1ceb56440e0cc374e">XIPENTURN0</a>: 1</td></tr>
<tr class="separator:a9c9dff86bed196f1ceb56440e0cc374e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc43d9018e4d46165d42e6f50ceb131"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a1fc43d9018e4d46165d42e6f50ceb131">XIPSENDA0</a>: 1</td></tr>
<tr class="separator:a1fc43d9018e4d46165d42e6f50ceb131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af265207eb1e6cc2e6e6e081525f28a6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#af265207eb1e6cc2e6e6e081525f28a6a">XIPSENDI0</a>: 1</td></tr>
<tr class="separator:af265207eb1e6cc2e6e6e081525f28a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a2acf9267f60dc10b5e0ec8300d533"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a55a2acf9267f60dc10b5e0ec8300d533">XIPMIXED0</a>: 4</td></tr>
<tr class="separator:a55a2acf9267f60dc10b5e0ec8300d533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad105c88566276b59ee938f0762f9dce6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad105c88566276b59ee938f0762f9dce6">XIPENDCX0</a>: 1</td></tr>
<tr class="separator:ad105c88566276b59ee938f0762f9dce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f861e6f35d14596dc921dbb03680cdd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a9f861e6f35d14596dc921dbb03680cdd">XIPENWLAT0</a>: 1</td></tr>
<tr class="separator:a9f861e6f35d14596dc921dbb03680cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa018bae6cf994c72fc85e9986c24ae51"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa018bae6cf994c72fc85e9986c24ae51">XIPTURNAROUND0</a>: 6</td></tr>
<tr class="separator:aa018bae6cf994c72fc85e9986c24ae51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac439052928e1173f4445156f5c69457"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aac439052928e1173f4445156f5c69457">XIPWRITELATENCY0</a>: 6</td></tr>
<tr class="separator:aac439052928e1173f4445156f5c69457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 6</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c442813393518053f1c0085f65e3b21"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7c442813393518053f1c0085f65e3b21">DEV0XIP_b</a></td></tr>
<tr class="separator:a7c442813393518053f1c0085f65e3b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ee9d097f8be91cf41661d7f1cac96a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a68ee9d097f8be91cf41661d7f1cac96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95812258dcffe8978d2347ebb0bb66f2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9d21d8010a6b3161c316279675bd22f2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a9d21d8010a6b3161c316279675bd22f2">DEV0INSTR</a></td></tr>
<tr class="separator:a9d21d8010a6b3161c316279675bd22f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfad814c0d73a2298ba962ae3151354"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3765f9cd64e6e7af19feff655599b0fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3765f9cd64e6e7af19feff655599b0fb">WRITEINSTR0</a>: 16</td></tr>
<tr class="separator:a3765f9cd64e6e7af19feff655599b0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6263dfe1cd7cf6bd01951ff84da4f664"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6263dfe1cd7cf6bd01951ff84da4f664">READINSTR0</a>: 16</td></tr>
<tr class="separator:a6263dfe1cd7cf6bd01951ff84da4f664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfad814c0d73a2298ba962ae3151354"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a4bfad814c0d73a2298ba962ae3151354">DEV0INSTR_b</a></td></tr>
<tr class="separator:a4bfad814c0d73a2298ba962ae3151354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95812258dcffe8978d2347ebb0bb66f2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a95812258dcffe8978d2347ebb0bb66f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dcc9e5b2757ca30bc63e246de3bb0a3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0335c60ea81d82e5adfad976e8ef9eb5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a0335c60ea81d82e5adfad976e8ef9eb5">DEV0BOUNDARY</a></td></tr>
<tr class="separator:a0335c60ea81d82e5adfad976e8ef9eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc80f34d66b67539c519b9fb60384cfc"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1a28269d3626dd47c2c1fad401020cec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a1a28269d3626dd47c2c1fad401020cec">DMATIMELIMIT0</a>: 12</td></tr>
<tr class="separator:a1a28269d3626dd47c2c1fad401020cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b26e6d344082749a52fd044df0a213a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a4b26e6d344082749a52fd044df0a213a">DMABOUND0</a>: 4</td></tr>
<tr class="separator:a4b26e6d344082749a52fd044df0a213a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc80f34d66b67539c519b9fb60384cfc"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acc80f34d66b67539c519b9fb60384cfc">DEV0BOUNDARY_b</a></td></tr>
<tr class="separator:acc80f34d66b67539c519b9fb60384cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dcc9e5b2757ca30bc63e246de3bb0a3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0dcc9e5b2757ca30bc63e246de3bb0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02016875f4866a5d93cf089562f0eaa4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa9f116e9624d9091d7483f757ba59c88"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa9f116e9624d9091d7483f757ba59c88">DEV0SCRAMBLING</a></td></tr>
<tr class="separator:aa9f116e9624d9091d7483f757ba59c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f01fb1a44573b068e1b8005f1a0e6e0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaa4316870ec410f775bfa094669069ce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aaa4316870ec410f775bfa094669069ce">SCRSTART0</a>: 10</td></tr>
<tr class="separator:aaa4316870ec410f775bfa094669069ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae87ea48cf79f6d1e690880a2b93eddb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aae87ea48cf79f6d1e690880a2b93eddb">SCREND0</a>: 10</td></tr>
<tr class="separator:aae87ea48cf79f6d1e690880a2b93eddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 5</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4879e83ea37e91bd5804946110ba5144"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a4879e83ea37e91bd5804946110ba5144">SCRENABLE0</a>: 1</td></tr>
<tr class="separator:a4879e83ea37e91bd5804946110ba5144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f01fb1a44573b068e1b8005f1a0e6e0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a9f01fb1a44573b068e1b8005f1a0e6e0">DEV0SCRAMBLING_b</a></td></tr>
<tr class="separator:a9f01fb1a44573b068e1b8005f1a0e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02016875f4866a5d93cf089562f0eaa4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a02016875f4866a5d93cf089562f0eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9037ef6553a2c2b83f8c7b283aa9dae2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac33d604c26bc53b278cb9826695150eb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ac33d604c26bc53b278cb9826695150eb">DEV0XIPMISC</a></td></tr>
<tr class="separator:ac33d604c26bc53b278cb9826695150eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bb3ed2df01b3ff78beb43dd78026ee"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad7e1de49b79a91690193cc802238bed7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad7e1de49b79a91690193cc802238bed7">CEBREAK0</a>: 12</td></tr>
<tr class="separator:ad7e1de49b79a91690193cc802238bed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3abbd6bb55bf1038daca05381e9ef32e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3abbd6bb55bf1038daca05381e9ef32e">XIPODD0</a>: 1</td></tr>
<tr class="separator:a3abbd6bb55bf1038daca05381e9ef32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801d1ee45888350cb1039ccad203c7de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a801d1ee45888350cb1039ccad203c7de">BEPOL0</a>: 1</td></tr>
<tr class="separator:a801d1ee45888350cb1039ccad203c7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd6e31bb23312b43243d3b729ae295d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a4fd6e31bb23312b43243d3b729ae295d">BEON0</a>: 1</td></tr>
<tr class="separator:a4fd6e31bb23312b43243d3b729ae295d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54f581710c8c83f3d3eb122521ea5f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ac54f581710c8c83f3d3eb122521ea5f9">XIPBOUNDARY0</a>: 1</td></tr>
<tr class="separator:ac54f581710c8c83f3d3eb122521ea5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 5</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad477d8893cfc854b1b124be356ba8222"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad477d8893cfc854b1b124be356ba8222">APNDODD0</a>: 1</td></tr>
<tr class="separator:ad477d8893cfc854b1b124be356ba8222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 10</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bb3ed2df01b3ff78beb43dd78026ee"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a42bb3ed2df01b3ff78beb43dd78026ee">DEV0XIPMISC_b</a></td></tr>
<tr class="separator:a42bb3ed2df01b3ff78beb43dd78026ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9037ef6553a2c2b83f8c7b283aa9dae2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9037ef6553a2c2b83f8c7b283aa9dae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7241477a8db0a225d3dad99da6b9fdb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_p_i0___type.html#a7241477a8db0a225d3dad99da6b9fdb0">RESERVED3</a> [23]</td></tr>
<tr class="separator:a7241477a8db0a225d3dad99da6b9fdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9fd3f06089319bd0c4fdb44700eeae1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8c05b251df0f61b4eb7cb1a4a67cde57"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a8c05b251df0f61b4eb7cb1a4a67cde57">DMACFG</a></td></tr>
<tr class="separator:a8c05b251df0f61b4eb7cb1a4a67cde57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b556d5b4a24d8fa1427a4cc86cc23e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa6a5c08428a102eb6b8b0a27076c474e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa6a5c08428a102eb6b8b0a27076c474e">DMAEN</a>: 2</td></tr>
<tr class="separator:aa6a5c08428a102eb6b8b0a27076c474e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab590054ed24f0f1cdbf5eb67cea38a62"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ab590054ed24f0f1cdbf5eb67cea38a62">DMADIR</a>: 1</td></tr>
<tr class="separator:ab590054ed24f0f1cdbf5eb67cea38a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb7c73967e922b54fdef759c797e4b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#abcb7c73967e922b54fdef759c797e4b0">DMADEV</a>: 1</td></tr>
<tr class="separator:abcb7c73967e922b54fdef759c797e4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3468774c0e59b6fd41c7daf5254b2302"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3468774c0e59b6fd41c7daf5254b2302">DMAPRI</a>: 2</td></tr>
<tr class="separator:a3468774c0e59b6fd41c7daf5254b2302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 11</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8abedc7dd216212ab1db044dc9dba5df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a8abedc7dd216212ab1db044dc9dba5df">DMATXEMPT</a>: 1</td></tr>
<tr class="separator:a8abedc7dd216212ab1db044dc9dba5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4093662f932d702b3711c1ab9e03dd03"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a4093662f932d702b3711c1ab9e03dd03">DMAPWROFF</a>: 1</td></tr>
<tr class="separator:a4093662f932d702b3711c1ab9e03dd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 13</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b556d5b4a24d8fa1427a4cc86cc23e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad7b556d5b4a24d8fa1427a4cc86cc23e">DMACFG_b</a></td></tr>
<tr class="separator:ad7b556d5b4a24d8fa1427a4cc86cc23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9fd3f06089319bd0c4fdb44700eeae1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa9fd3f06089319bd0c4fdb44700eeae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ad6b86299444252d9dc448f27a5964"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0bee0573c3bff963f74ceb8f5cb0f3e4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a0bee0573c3bff963f74ceb8f5cb0f3e4">DMASTAT</a></td></tr>
<tr class="separator:a0bee0573c3bff963f74ceb8f5cb0f3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeacff7cd44af1638d56274584536a466"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a619e7d86aa6b463d6fd598e49ffac412"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a619e7d86aa6b463d6fd598e49ffac412">DMATIP</a>: 1</td></tr>
<tr class="separator:a619e7d86aa6b463d6fd598e49ffac412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f2defb77214ab81e5879a2752a5cf8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad9f2defb77214ab81e5879a2752a5cf8">DMACPL</a>: 1</td></tr>
<tr class="separator:ad9f2defb77214ab81e5879a2752a5cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e3e7724ffa375d9bd06133cd5a58b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ac4e3e7724ffa375d9bd06133cd5a58b8">DMAERR</a>: 1</td></tr>
<tr class="separator:ac4e3e7724ffa375d9bd06133cd5a58b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1ef43ca0ff7c3f05d29ef0905f7f83"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acb1ef43ca0ff7c3f05d29ef0905f7f83">SCRERR</a>: 1</td></tr>
<tr class="separator:acb1ef43ca0ff7c3f05d29ef0905f7f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeacff7cd44af1638d56274584536a466"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aeacff7cd44af1638d56274584536a466">DMASTAT_b</a></td></tr>
<tr class="separator:aeacff7cd44af1638d56274584536a466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ad6b86299444252d9dc448f27a5964"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a89ad6b86299444252d9dc448f27a5964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa339cc5082638cc7ed1854f43889b80a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5f28d006b45035ef5b3e27b8a01ad416"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5f28d006b45035ef5b3e27b8a01ad416">DMATARGADDR</a></td></tr>
<tr class="separator:a5f28d006b45035ef5b3e27b8a01ad416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2938c2e86429d692a351e7d1c9a0ec4b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4f2da104e0f9f321ab609375f7ef84f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a4f2da104e0f9f321ab609375f7ef84f9">TARGADDR</a>: 32</td></tr>
<tr class="separator:a4f2da104e0f9f321ab609375f7ef84f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2938c2e86429d692a351e7d1c9a0ec4b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a2938c2e86429d692a351e7d1c9a0ec4b">DMATARGADDR_b</a></td></tr>
<tr class="separator:a2938c2e86429d692a351e7d1c9a0ec4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa339cc5082638cc7ed1854f43889b80a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa339cc5082638cc7ed1854f43889b80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c24fa6fb65dda1487ba6af747fdd82e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af8c83efd79ec8a3485750ceba99900bc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#af8c83efd79ec8a3485750ceba99900bc">DMADEVADDR</a></td></tr>
<tr class="separator:af8c83efd79ec8a3485750ceba99900bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4512e3f79bffb0ad9487b3c9cf9c1e9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3253b0687410fbc91426c7680cead96d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3253b0687410fbc91426c7680cead96d">DEVADDR</a>: 32</td></tr>
<tr class="separator:a3253b0687410fbc91426c7680cead96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4512e3f79bffb0ad9487b3c9cf9c1e9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ac4512e3f79bffb0ad9487b3c9cf9c1e9">DMADEVADDR_b</a></td></tr>
<tr class="separator:ac4512e3f79bffb0ad9487b3c9cf9c1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c24fa6fb65dda1487ba6af747fdd82e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3c24fa6fb65dda1487ba6af747fdd82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e2e53edca8140d6d59bccbe7c372d6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab4ae122be6202e97102e4ccfb3efb0dc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ab4ae122be6202e97102e4ccfb3efb0dc">DMATOTCOUNT</a></td></tr>
<tr class="separator:ab4ae122be6202e97102e4ccfb3efb0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c49b6072b30b3b99f00e8a070eb113b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:affa33fd1a216c72e9f3abdad6f577e9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#affa33fd1a216c72e9f3abdad6f577e9f">TOTCOUNT</a>: 24</td></tr>
<tr class="separator:affa33fd1a216c72e9f3abdad6f577e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 8</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c49b6072b30b3b99f00e8a070eb113b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5c49b6072b30b3b99f00e8a070eb113b">DMATOTCOUNT_b</a></td></tr>
<tr class="separator:a5c49b6072b30b3b99f00e8a070eb113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e2e53edca8140d6d59bccbe7c372d6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a00e2e53edca8140d6d59bccbe7c372d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0556b4bdf78684edf12887107dd9d99f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7650ae81f72c4480650fdfc3fcdd91e8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7650ae81f72c4480650fdfc3fcdd91e8">DMABCOUNT</a></td></tr>
<tr class="separator:a7650ae81f72c4480650fdfc3fcdd91e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d2720fbb5d4c1be1429935654771be"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a33651e41406c27c2e7e7e2749121f32a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a33651e41406c27c2e7e7e2749121f32a">BCOUNT</a>: 8</td></tr>
<tr class="separator:a33651e41406c27c2e7e7e2749121f32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d2720fbb5d4c1be1429935654771be"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad3d2720fbb5d4c1be1429935654771be">DMABCOUNT_b</a></td></tr>
<tr class="separator:ad3d2720fbb5d4c1be1429935654771be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0556b4bdf78684edf12887107dd9d99f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0556b4bdf78684edf12887107dd9d99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c81bfa2eb074276963c8fae7216878"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6f850b6d652b2ed7b27357324f5befc7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6f850b6d652b2ed7b27357324f5befc7">DMATHRESH</a></td></tr>
<tr class="separator:a6f850b6d652b2ed7b27357324f5befc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa739478656400f83ff5806bd09b2da2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a142228c406e4afe71a2f8528228e2613"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a142228c406e4afe71a2f8528228e2613">DMATXTHRESH</a>: 5</td></tr>
<tr class="separator:a142228c406e4afe71a2f8528228e2613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f802dd46df9e72300cf94c59aaba96b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5f802dd46df9e72300cf94c59aaba96b">DMARXTHRESH</a>: 5</td></tr>
<tr class="separator:a5f802dd46df9e72300cf94c59aaba96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 19</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa739478656400f83ff5806bd09b2da2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aaa739478656400f83ff5806bd09b2da2">DMATHRESH_b</a></td></tr>
<tr class="separator:aaa739478656400f83ff5806bd09b2da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c81bfa2eb074276963c8fae7216878"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad7c81bfa2eb074276963c8fae7216878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7500b9bd769103fa0cf06f38707ed063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_p_i0___type.html#a7500b9bd769103fa0cf06f38707ed063">RESERVED4</a> [57]</td></tr>
<tr class="separator:a7500b9bd769103fa0cf06f38707ed063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c434dae8a3bb57580f6c88bcd1acfac"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae882b3f7e12b9f3b74cf834193554d32"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae882b3f7e12b9f3b74cf834193554d32">INTEN</a></td></tr>
<tr class="separator:ae882b3f7e12b9f3b74cf834193554d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adf969d3bf1fd7d3e32f24d14bba70f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adb659ecfee47972c72087f869b906fa9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adb659ecfee47972c72087f869b906fa9">CMDCMP</a>: 1</td></tr>
<tr class="separator:adb659ecfee47972c72087f869b906fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47282e29842701777ebaaa4c2256115d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a47282e29842701777ebaaa4c2256115d">TXE</a>: 1</td></tr>
<tr class="separator:a47282e29842701777ebaaa4c2256115d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5ac911a91b653adbb630c6bf52153d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aba5ac911a91b653adbb630c6bf52153d">TXO</a>: 1</td></tr>
<tr class="separator:aba5ac911a91b653adbb630c6bf52153d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ec8a1f664954b76d28648fa78d7953"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae5ec8a1f664954b76d28648fa78d7953">RXU</a>: 1</td></tr>
<tr class="separator:ae5ec8a1f664954b76d28648fa78d7953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaabd287ce7c18153d2d784bbedf3023"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#afaabd287ce7c18153d2d784bbedf3023">RXO</a>: 1</td></tr>
<tr class="separator:afaabd287ce7c18153d2d784bbedf3023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebcf1d88dc1946e20ce93336eb4b7d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7ebcf1d88dc1946e20ce93336eb4b7d4">RXF</a>: 1</td></tr>
<tr class="separator:a7ebcf1d88dc1946e20ce93336eb4b7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c75671d16be19f6fabdba82074ef955"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5c75671d16be19f6fabdba82074ef955">CQCMP</a>: 1</td></tr>
<tr class="separator:a5c75671d16be19f6fabdba82074ef955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae8cc13473d0be260507ba90d1bbb0ade">CQUPD</a>: 1</td></tr>
<tr class="separator:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a5db50fa68824b28965448981abd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adc8a5db50fa68824b28965448981abd5">CQPAUSED</a>: 1</td></tr>
<tr class="separator:adc8a5db50fa68824b28965448981abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae822ddf6620360c92909b06356bf05dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae822ddf6620360c92909b06356bf05dc">CQERR</a>: 1</td></tr>
<tr class="separator:ae822ddf6620360c92909b06356bf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1ef43ca0ff7c3f05d29ef0905f7f83"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acb1ef43ca0ff7c3f05d29ef0905f7f83">SCRERR</a>: 1</td></tr>
<tr class="separator:acb1ef43ca0ff7c3f05d29ef0905f7f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed31aef81d1c84227c0c9a48cfad837"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aeed31aef81d1c84227c0c9a48cfad837">APBDMAERR</a>: 1</td></tr>
<tr class="separator:aeed31aef81d1c84227c0c9a48cfad837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 18</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adf969d3bf1fd7d3e32f24d14bba70f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a0adf969d3bf1fd7d3e32f24d14bba70f">INTEN_b</a></td></tr>
<tr class="separator:a0adf969d3bf1fd7d3e32f24d14bba70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c434dae8a3bb57580f6c88bcd1acfac"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7c434dae8a3bb57580f6c88bcd1acfac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1edfb6ee126a9d536047d47a3240507f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a018e25a3318304b4037c938e89a1f929"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a018e25a3318304b4037c938e89a1f929">INTSTAT</a></td></tr>
<tr class="separator:a018e25a3318304b4037c938e89a1f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ebd556eaab90fcab7563efa8fbe86b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adb659ecfee47972c72087f869b906fa9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adb659ecfee47972c72087f869b906fa9">CMDCMP</a>: 1</td></tr>
<tr class="separator:adb659ecfee47972c72087f869b906fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47282e29842701777ebaaa4c2256115d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a47282e29842701777ebaaa4c2256115d">TXE</a>: 1</td></tr>
<tr class="separator:a47282e29842701777ebaaa4c2256115d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5ac911a91b653adbb630c6bf52153d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aba5ac911a91b653adbb630c6bf52153d">TXO</a>: 1</td></tr>
<tr class="separator:aba5ac911a91b653adbb630c6bf52153d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ec8a1f664954b76d28648fa78d7953"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae5ec8a1f664954b76d28648fa78d7953">RXU</a>: 1</td></tr>
<tr class="separator:ae5ec8a1f664954b76d28648fa78d7953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaabd287ce7c18153d2d784bbedf3023"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#afaabd287ce7c18153d2d784bbedf3023">RXO</a>: 1</td></tr>
<tr class="separator:afaabd287ce7c18153d2d784bbedf3023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebcf1d88dc1946e20ce93336eb4b7d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7ebcf1d88dc1946e20ce93336eb4b7d4">RXF</a>: 1</td></tr>
<tr class="separator:a7ebcf1d88dc1946e20ce93336eb4b7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c75671d16be19f6fabdba82074ef955"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5c75671d16be19f6fabdba82074ef955">CQCMP</a>: 1</td></tr>
<tr class="separator:a5c75671d16be19f6fabdba82074ef955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae8cc13473d0be260507ba90d1bbb0ade">CQUPD</a>: 1</td></tr>
<tr class="separator:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a5db50fa68824b28965448981abd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adc8a5db50fa68824b28965448981abd5">CQPAUSED</a>: 1</td></tr>
<tr class="separator:adc8a5db50fa68824b28965448981abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae822ddf6620360c92909b06356bf05dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae822ddf6620360c92909b06356bf05dc">CQERR</a>: 1</td></tr>
<tr class="separator:ae822ddf6620360c92909b06356bf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1ef43ca0ff7c3f05d29ef0905f7f83"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acb1ef43ca0ff7c3f05d29ef0905f7f83">SCRERR</a>: 1</td></tr>
<tr class="separator:acb1ef43ca0ff7c3f05d29ef0905f7f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed31aef81d1c84227c0c9a48cfad837"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aeed31aef81d1c84227c0c9a48cfad837">APBDMAERR</a>: 1</td></tr>
<tr class="separator:aeed31aef81d1c84227c0c9a48cfad837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 18</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ebd556eaab90fcab7563efa8fbe86b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa8ebd556eaab90fcab7563efa8fbe86b">INTSTAT_b</a></td></tr>
<tr class="separator:aa8ebd556eaab90fcab7563efa8fbe86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1edfb6ee126a9d536047d47a3240507f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1edfb6ee126a9d536047d47a3240507f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2f303dcaca89ca965e212afe27a704"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6257a1dba4f7f3f833c7fe9c66a5713f">INTCLR</a></td></tr>
<tr class="separator:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131cff1ac0e2734be6ad55dad0f33b45"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adb659ecfee47972c72087f869b906fa9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adb659ecfee47972c72087f869b906fa9">CMDCMP</a>: 1</td></tr>
<tr class="separator:adb659ecfee47972c72087f869b906fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47282e29842701777ebaaa4c2256115d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a47282e29842701777ebaaa4c2256115d">TXE</a>: 1</td></tr>
<tr class="separator:a47282e29842701777ebaaa4c2256115d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5ac911a91b653adbb630c6bf52153d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aba5ac911a91b653adbb630c6bf52153d">TXO</a>: 1</td></tr>
<tr class="separator:aba5ac911a91b653adbb630c6bf52153d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ec8a1f664954b76d28648fa78d7953"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae5ec8a1f664954b76d28648fa78d7953">RXU</a>: 1</td></tr>
<tr class="separator:ae5ec8a1f664954b76d28648fa78d7953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaabd287ce7c18153d2d784bbedf3023"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#afaabd287ce7c18153d2d784bbedf3023">RXO</a>: 1</td></tr>
<tr class="separator:afaabd287ce7c18153d2d784bbedf3023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebcf1d88dc1946e20ce93336eb4b7d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7ebcf1d88dc1946e20ce93336eb4b7d4">RXF</a>: 1</td></tr>
<tr class="separator:a7ebcf1d88dc1946e20ce93336eb4b7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c75671d16be19f6fabdba82074ef955"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5c75671d16be19f6fabdba82074ef955">CQCMP</a>: 1</td></tr>
<tr class="separator:a5c75671d16be19f6fabdba82074ef955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae8cc13473d0be260507ba90d1bbb0ade">CQUPD</a>: 1</td></tr>
<tr class="separator:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a5db50fa68824b28965448981abd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adc8a5db50fa68824b28965448981abd5">CQPAUSED</a>: 1</td></tr>
<tr class="separator:adc8a5db50fa68824b28965448981abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae822ddf6620360c92909b06356bf05dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae822ddf6620360c92909b06356bf05dc">CQERR</a>: 1</td></tr>
<tr class="separator:ae822ddf6620360c92909b06356bf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1ef43ca0ff7c3f05d29ef0905f7f83"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acb1ef43ca0ff7c3f05d29ef0905f7f83">SCRERR</a>: 1</td></tr>
<tr class="separator:acb1ef43ca0ff7c3f05d29ef0905f7f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed31aef81d1c84227c0c9a48cfad837"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aeed31aef81d1c84227c0c9a48cfad837">APBDMAERR</a>: 1</td></tr>
<tr class="separator:aeed31aef81d1c84227c0c9a48cfad837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 18</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131cff1ac0e2734be6ad55dad0f33b45"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a131cff1ac0e2734be6ad55dad0f33b45">INTCLR_b</a></td></tr>
<tr class="separator:a131cff1ac0e2734be6ad55dad0f33b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2f303dcaca89ca965e212afe27a704"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0c2f303dcaca89ca965e212afe27a704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d45eba89e5b80c9d5040acc887fff6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7ce37f8a0506128fce8bc02da7c259c6">INTSET</a></td></tr>
<tr class="separator:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f72ce95ef3638a382a924485ae6138"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adb659ecfee47972c72087f869b906fa9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adb659ecfee47972c72087f869b906fa9">CMDCMP</a>: 1</td></tr>
<tr class="separator:adb659ecfee47972c72087f869b906fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47282e29842701777ebaaa4c2256115d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a47282e29842701777ebaaa4c2256115d">TXE</a>: 1</td></tr>
<tr class="separator:a47282e29842701777ebaaa4c2256115d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5ac911a91b653adbb630c6bf52153d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aba5ac911a91b653adbb630c6bf52153d">TXO</a>: 1</td></tr>
<tr class="separator:aba5ac911a91b653adbb630c6bf52153d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ec8a1f664954b76d28648fa78d7953"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae5ec8a1f664954b76d28648fa78d7953">RXU</a>: 1</td></tr>
<tr class="separator:ae5ec8a1f664954b76d28648fa78d7953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaabd287ce7c18153d2d784bbedf3023"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#afaabd287ce7c18153d2d784bbedf3023">RXO</a>: 1</td></tr>
<tr class="separator:afaabd287ce7c18153d2d784bbedf3023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebcf1d88dc1946e20ce93336eb4b7d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7ebcf1d88dc1946e20ce93336eb4b7d4">RXF</a>: 1</td></tr>
<tr class="separator:a7ebcf1d88dc1946e20ce93336eb4b7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c75671d16be19f6fabdba82074ef955"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a5c75671d16be19f6fabdba82074ef955">CQCMP</a>: 1</td></tr>
<tr class="separator:a5c75671d16be19f6fabdba82074ef955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae8cc13473d0be260507ba90d1bbb0ade">CQUPD</a>: 1</td></tr>
<tr class="separator:ae8cc13473d0be260507ba90d1bbb0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a5db50fa68824b28965448981abd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adc8a5db50fa68824b28965448981abd5">CQPAUSED</a>: 1</td></tr>
<tr class="separator:adc8a5db50fa68824b28965448981abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae822ddf6620360c92909b06356bf05dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae822ddf6620360c92909b06356bf05dc">CQERR</a>: 1</td></tr>
<tr class="separator:ae822ddf6620360c92909b06356bf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1ef43ca0ff7c3f05d29ef0905f7f83"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acb1ef43ca0ff7c3f05d29ef0905f7f83">SCRERR</a>: 1</td></tr>
<tr class="separator:acb1ef43ca0ff7c3f05d29ef0905f7f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed31aef81d1c84227c0c9a48cfad837"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aeed31aef81d1c84227c0c9a48cfad837">APBDMAERR</a>: 1</td></tr>
<tr class="separator:aeed31aef81d1c84227c0c9a48cfad837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 18</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f72ce95ef3638a382a924485ae6138"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a58f72ce95ef3638a382a924485ae6138">INTSET_b</a></td></tr>
<tr class="separator:a58f72ce95ef3638a382a924485ae6138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d45eba89e5b80c9d5040acc887fff6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab4d45eba89e5b80c9d5040acc887fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affc70c6d642f2e00f63a9f6fca53bdd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_p_i0___type.html#affc70c6d642f2e00f63a9f6fca53bdd1">RESERVED5</a> [36]</td></tr>
<tr class="separator:affc70c6d642f2e00f63a9f6fca53bdd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e833bd77f74d26b8bac28156977601"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afa831c2c945a1adb8a0bf7e1d5c72390"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#afa831c2c945a1adb8a0bf7e1d5c72390">CQCFG</a></td></tr>
<tr class="separator:afa831c2c945a1adb8a0bf7e1d5c72390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a99cdef4e53a6fd78e6dc2e3f670332"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab9e9a37ff53b5007d74bf504b9f2c863"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ab9e9a37ff53b5007d74bf504b9f2c863">CQEN</a>: 1</td></tr>
<tr class="separator:ab9e9a37ff53b5007d74bf504b9f2c863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a290d7ff379b4dcda20249c74af362452"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a290d7ff379b4dcda20249c74af362452">CQPRI</a>: 1</td></tr>
<tr class="separator:a290d7ff379b4dcda20249c74af362452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b1cbfa96ce6edc75a328ccb399b127"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a65b1cbfa96ce6edc75a328ccb399b127">CQPWROFF</a>: 1</td></tr>
<tr class="separator:a65b1cbfa96ce6edc75a328ccb399b127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae556d5d998f0977acc9a8c928479e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acae556d5d998f0977acc9a8c928479e5">CQAUTOCLEARMASK</a>: 1</td></tr>
<tr class="separator:acae556d5d998f0977acc9a8c928479e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee23a4df240207ced9fc04b28036e72"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7ee23a4df240207ced9fc04b28036e72">CQPAUSEOP</a>: 1</td></tr>
<tr class="separator:a7ee23a4df240207ced9fc04b28036e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a99cdef4e53a6fd78e6dc2e3f670332"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7a99cdef4e53a6fd78e6dc2e3f670332">CQCFG_b</a></td></tr>
<tr class="separator:a7a99cdef4e53a6fd78e6dc2e3f670332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e833bd77f74d26b8bac28156977601"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a90e833bd77f74d26b8bac28156977601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0da5582219488da4ca46eb41f6fa74f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_p_i0___type.html#ad0da5582219488da4ca46eb41f6fa74f">RESERVED6</a></td></tr>
<tr class="separator:ad0da5582219488da4ca46eb41f6fa74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616c7cee0e867a7f094672d727b2742d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab853561c81c67a7a2d72898e80ce6f54"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ab853561c81c67a7a2d72898e80ce6f54">CQADDR</a></td></tr>
<tr class="separator:ab853561c81c67a7a2d72898e80ce6f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7593ff2d3965f715145ff23b3f7ba7cc"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab853561c81c67a7a2d72898e80ce6f54"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ab853561c81c67a7a2d72898e80ce6f54">CQADDR</a>: 29</td></tr>
<tr class="separator:ab853561c81c67a7a2d72898e80ce6f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7593ff2d3965f715145ff23b3f7ba7cc"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7593ff2d3965f715145ff23b3f7ba7cc">CQADDR_b</a></td></tr>
<tr class="separator:a7593ff2d3965f715145ff23b3f7ba7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616c7cee0e867a7f094672d727b2742d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a616c7cee0e867a7f094672d727b2742d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57ba426c955046ff905a46ac92500f1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acd77c5022781aa4335696a134aee4036"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#acd77c5022781aa4335696a134aee4036">CQSTAT</a></td></tr>
<tr class="separator:acd77c5022781aa4335696a134aee4036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e31a6cfec70d81bc8ac8286ee0d6c84"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa37906d3ee69d62907e9a94a73f899c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa37906d3ee69d62907e9a94a73f899c0">CQTIP</a>: 1</td></tr>
<tr class="separator:aa37906d3ee69d62907e9a94a73f899c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b34f03aab660e6abeb91c1aeb766cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a53b34f03aab660e6abeb91c1aeb766cd">CQCPL</a>: 1</td></tr>
<tr class="separator:a53b34f03aab660e6abeb91c1aeb766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae822ddf6620360c92909b06356bf05dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ae822ddf6620360c92909b06356bf05dc">CQERR</a>: 1</td></tr>
<tr class="separator:ae822ddf6620360c92909b06356bf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8a5db50fa68824b28965448981abd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#adc8a5db50fa68824b28965448981abd5">CQPAUSED</a>: 1</td></tr>
<tr class="separator:adc8a5db50fa68824b28965448981abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e31a6cfec70d81bc8ac8286ee0d6c84"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a6e31a6cfec70d81bc8ac8286ee0d6c84">CQSTAT_b</a></td></tr>
<tr class="separator:a6e31a6cfec70d81bc8ac8286ee0d6c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57ba426c955046ff905a46ac92500f1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af57ba426c955046ff905a46ac92500f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e892613672c61ebb7805fdc4dfb864"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa25565ed7720fd93a2485f57c284eded"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa25565ed7720fd93a2485f57c284eded">CQFLAGS</a></td></tr>
<tr class="separator:aa25565ed7720fd93a2485f57c284eded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2f22a3fb74133f0998157b920db57c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa25565ed7720fd93a2485f57c284eded"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa25565ed7720fd93a2485f57c284eded">CQFLAGS</a>: 16</td></tr>
<tr class="separator:aa25565ed7720fd93a2485f57c284eded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2f22a3fb74133f0998157b920db57c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a1f2f22a3fb74133f0998157b920db57c">CQFLAGS_b</a></td></tr>
<tr class="separator:a1f2f22a3fb74133f0998157b920db57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e892613672c61ebb7805fdc4dfb864"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac2e892613672c61ebb7805fdc4dfb864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada75cdee2ede2959ce9399a8c840e4cf"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa85c3e7f65562daa3e973c15ab4fc222"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa85c3e7f65562daa3e973c15ab4fc222">CQSETCLEAR</a></td></tr>
<tr class="separator:aa85c3e7f65562daa3e973c15ab4fc222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa530b6820f1486aecd2c21959d314a21"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:addae87808ddc2881e18b500a812573f7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#addae87808ddc2881e18b500a812573f7">CQFSET</a>: 8</td></tr>
<tr class="separator:addae87808ddc2881e18b500a812573f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad876aa091bd6b4b3c69851e26fdba0ce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ad876aa091bd6b4b3c69851e26fdba0ce">CQFTOGGLE</a>: 8</td></tr>
<tr class="separator:ad876aa091bd6b4b3c69851e26fdba0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f9456f0294b69ab75bd69f66278091"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a06f9456f0294b69ab75bd69f66278091">CQFCLR</a>: 8</td></tr>
<tr class="separator:a06f9456f0294b69ab75bd69f66278091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 8</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa530b6820f1486aecd2c21959d314a21"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa530b6820f1486aecd2c21959d314a21">CQSETCLEAR_b</a></td></tr>
<tr class="separator:aa530b6820f1486aecd2c21959d314a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada75cdee2ede2959ce9399a8c840e4cf"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ada75cdee2ede2959ce9399a8c840e4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d282be5ac06e075395d334a3def548d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7b510c909c31b16a4196e97407e9018c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7b510c909c31b16a4196e97407e9018c">CQPAUSE</a></td></tr>
<tr class="separator:a7b510c909c31b16a4196e97407e9018c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af904ca7ea7ad8ac1ae565fa488f20c4a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a99dd1c3a0fbb51045b2d00f73458e270"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a99dd1c3a0fbb51045b2d00f73458e270">CQMASK</a>: 16</td></tr>
<tr class="separator:a99dd1c3a0fbb51045b2d00f73458e270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af904ca7ea7ad8ac1ae565fa488f20c4a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#af904ca7ea7ad8ac1ae565fa488f20c4a">CQPAUSE_b</a></td></tr>
<tr class="separator:af904ca7ea7ad8ac1ae565fa488f20c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d282be5ac06e075395d334a3def548d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8d282be5ac06e075395d334a3def548d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706f356db0076a44685c0e4caa8eaf8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_p_i0___type.html#a706f356db0076a44685c0e4caa8eaf8f">RESERVED7</a></td></tr>
<tr class="separator:a706f356db0076a44685c0e4caa8eaf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399094caa00bffd9e6a942cb50ab9540"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3d45475f88ffc621c8822c88f0edb888"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3d45475f88ffc621c8822c88f0edb888">CQCURIDX</a></td></tr>
<tr class="separator:a3d45475f88ffc621c8822c88f0edb888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa38f3d997b449857ddfd29b46947e1b9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3d45475f88ffc621c8822c88f0edb888"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3d45475f88ffc621c8822c88f0edb888">CQCURIDX</a>: 8</td></tr>
<tr class="separator:a3d45475f88ffc621c8822c88f0edb888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa38f3d997b449857ddfd29b46947e1b9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#aa38f3d997b449857ddfd29b46947e1b9">CQCURIDX_b</a></td></tr>
<tr class="separator:aa38f3d997b449857ddfd29b46947e1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399094caa00bffd9e6a942cb50ab9540"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a399094caa00bffd9e6a942cb50ab9540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1cc701c00b2fd17ee270c4cb409160"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a309814cfc05f3e39f042c23d25114721"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a309814cfc05f3e39f042c23d25114721">CQENDIDX</a></td></tr>
<tr class="separator:a309814cfc05f3e39f042c23d25114721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f3d401c39c07a3adf488a35b29812e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a309814cfc05f3e39f042c23d25114721"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a309814cfc05f3e39f042c23d25114721">CQENDIDX</a>: 8</td></tr>
<tr class="separator:a309814cfc05f3e39f042c23d25114721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f3d401c39c07a3adf488a35b29812e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#ac5f3d401c39c07a3adf488a35b29812e">CQENDIDX_b</a></td></tr>
<tr class="separator:ac5f3d401c39c07a3adf488a35b29812e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1cc701c00b2fd17ee270c4cb409160"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0d1cc701c00b2fd17ee270c4cb409160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa734165b7b2e65a94c090581de74e5fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_s_p_i0___type.html#aa734165b7b2e65a94c090581de74e5fa">RESERVED8</a> [18]</td></tr>
<tr class="separator:aa734165b7b2e65a94c090581de74e5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f61ac10a5bc361840ba2b89678e243"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7e996758789798d653080b119978500f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a7e996758789798d653080b119978500f">STATXIPDMA</a></td></tr>
<tr class="separator:a7e996758789798d653080b119978500f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9244dffde71a18eaba296d9c2fd27dc1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3d3e4c5afa424ebfcb16f2783f9ffc12"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a3d3e4c5afa424ebfcb16f2783f9ffc12">FLD32</a>: 32</td></tr>
<tr class="separator:a3d3e4c5afa424ebfcb16f2783f9ffc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9244dffde71a18eaba296d9c2fd27dc1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_m_s_p_i0___type.html#a9244dffde71a18eaba296d9c2fd27dc1">STATXIPDMA_b</a></td></tr>
<tr class="separator:a9244dffde71a18eaba296d9c2fd27dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f61ac10a5bc361840ba2b89678e243"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a22f61ac10a5bc361840ba2b89678e243"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Multi-bit SPI Master (MSPI0) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a074d70a002332af040055cc75e4eb645" name="a074d70a002332af040055cc75e4eb645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074d70a002332af040055cc75e4eb645">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3271</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40060000) MSPI0 Structure <br  />
 </p>

</div>
</div>
<a id="a1550c0e2723faf8bb5bc96307bd98624" name="a1550c0e2723faf8bb5bc96307bd98624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1550c0e2723faf8bb5bc96307bd98624">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3273</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7640c87daf4fbd7fff5b32ba8f952e40" name="a7640c87daf4fbd7fff5b32ba8f952e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7640c87daf4fbd7fff5b32ba8f952e40">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3275</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a234b3e7e3c5515735d1ad0f7441545ae" name="a234b3e7e3c5515735d1ad0f7441545ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a234b3e7e3c5515735d1ad0f7441545ae">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3277</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a78b85351ce485174985f151c8ab406" name="a7a78b85351ce485174985f151c8ab406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a78b85351ce485174985f151c8ab406">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3279</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5700dc9162316d81ad322ef2bb34366e" name="a5700dc9162316d81ad322ef2bb34366e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5700dc9162316d81ad322ef2bb34366e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3281</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7da794054e4a6bf51cc2e05988e5a4cd" name="a7da794054e4a6bf51cc2e05988e5a4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da794054e4a6bf51cc2e05988e5a4cd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3283</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a883884688299afe96f49532465422481" name="a883884688299afe96f49532465422481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883884688299afe96f49532465422481">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3285</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70209badc557a2b0301614af6ecc2cc7" name="a70209badc557a2b0301614af6ecc2cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70209badc557a2b0301614af6ecc2cc7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3287</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a644a2bf72523b0f6c2b14d02ff4c747f" name="a644a2bf72523b0f6c2b14d02ff4c747f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644a2bf72523b0f6c2b14d02ff4c747f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3289</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f8f1319097e1538d0e692587bdbb39" name="a75f8f1319097e1538d0e692587bdbb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f8f1319097e1538d0e692587bdbb39">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3291</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25709ab38ec589b1aa3a8a0a90ca10c9" name="a25709ab38ec589b1aa3a8a0a90ca10c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25709ab38ec589b1aa3a8a0a90ca10c9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3293</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af24e6a7cc241d5b44203f5b3c64b45da" name="af24e6a7cc241d5b44203f5b3c64b45da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24e6a7cc241d5b44203f5b3c64b45da">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3295</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a917a3e98d02fba8434f5f1f4d21b0bd6" name="a917a3e98d02fba8434f5f1f4d21b0bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917a3e98d02fba8434f5f1f4d21b0bd6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3297</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a329c6bcdd2a0936c9817bd550290a02c" name="a329c6bcdd2a0936c9817bd550290a02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329c6bcdd2a0936c9817bd550290a02c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3299</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a548e9881e0571993fdda18f7e2100364" name="a548e9881e0571993fdda18f7e2100364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a548e9881e0571993fdda18f7e2100364">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3301</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac1574e2f6bd7bf488556c484f2236b" name="acac1574e2f6bd7bf488556c484f2236b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac1574e2f6bd7bf488556c484f2236b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3303</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68ee9d097f8be91cf41661d7f1cac96a" name="a68ee9d097f8be91cf41661d7f1cac96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ee9d097f8be91cf41661d7f1cac96a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3305</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95812258dcffe8978d2347ebb0bb66f2" name="a95812258dcffe8978d2347ebb0bb66f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95812258dcffe8978d2347ebb0bb66f2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3307</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dcc9e5b2757ca30bc63e246de3bb0a3" name="a0dcc9e5b2757ca30bc63e246de3bb0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dcc9e5b2757ca30bc63e246de3bb0a3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3309</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02016875f4866a5d93cf089562f0eaa4" name="a02016875f4866a5d93cf089562f0eaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02016875f4866a5d93cf089562f0eaa4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3311</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9037ef6553a2c2b83f8c7b283aa9dae2" name="a9037ef6553a2c2b83f8c7b283aa9dae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9037ef6553a2c2b83f8c7b283aa9dae2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3313</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9fd3f06089319bd0c4fdb44700eeae1" name="aa9fd3f06089319bd0c4fdb44700eeae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9fd3f06089319bd0c4fdb44700eeae1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3315</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89ad6b86299444252d9dc448f27a5964" name="a89ad6b86299444252d9dc448f27a5964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89ad6b86299444252d9dc448f27a5964">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3317</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa339cc5082638cc7ed1854f43889b80a" name="aa339cc5082638cc7ed1854f43889b80a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa339cc5082638cc7ed1854f43889b80a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3319</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c24fa6fb65dda1487ba6af747fdd82e" name="a3c24fa6fb65dda1487ba6af747fdd82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c24fa6fb65dda1487ba6af747fdd82e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3321</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00e2e53edca8140d6d59bccbe7c372d6" name="a00e2e53edca8140d6d59bccbe7c372d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e2e53edca8140d6d59bccbe7c372d6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3323</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0556b4bdf78684edf12887107dd9d99f" name="a0556b4bdf78684edf12887107dd9d99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0556b4bdf78684edf12887107dd9d99f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3325</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7c81bfa2eb074276963c8fae7216878" name="ad7c81bfa2eb074276963c8fae7216878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c81bfa2eb074276963c8fae7216878">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3327</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c434dae8a3bb57580f6c88bcd1acfac" name="a7c434dae8a3bb57580f6c88bcd1acfac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c434dae8a3bb57580f6c88bcd1acfac">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3329</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1edfb6ee126a9d536047d47a3240507f" name="a1edfb6ee126a9d536047d47a3240507f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1edfb6ee126a9d536047d47a3240507f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3331</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c2f303dcaca89ca965e212afe27a704" name="a0c2f303dcaca89ca965e212afe27a704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2f303dcaca89ca965e212afe27a704">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3333</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4d45eba89e5b80c9d5040acc887fff6" name="ab4d45eba89e5b80c9d5040acc887fff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d45eba89e5b80c9d5040acc887fff6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3335</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90e833bd77f74d26b8bac28156977601" name="a90e833bd77f74d26b8bac28156977601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e833bd77f74d26b8bac28156977601">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3337</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a616c7cee0e867a7f094672d727b2742d" name="a616c7cee0e867a7f094672d727b2742d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616c7cee0e867a7f094672d727b2742d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3339</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af57ba426c955046ff905a46ac92500f1" name="af57ba426c955046ff905a46ac92500f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57ba426c955046ff905a46ac92500f1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3341</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2e892613672c61ebb7805fdc4dfb864" name="ac2e892613672c61ebb7805fdc4dfb864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e892613672c61ebb7805fdc4dfb864">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3343</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada75cdee2ede2959ce9399a8c840e4cf" name="ada75cdee2ede2959ce9399a8c840e4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada75cdee2ede2959ce9399a8c840e4cf">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3345</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d282be5ac06e075395d334a3def548d" name="a8d282be5ac06e075395d334a3def548d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d282be5ac06e075395d334a3def548d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3347</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a399094caa00bffd9e6a942cb50ab9540" name="a399094caa00bffd9e6a942cb50ab9540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399094caa00bffd9e6a942cb50ab9540">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3349</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d1cc701c00b2fd17ee270c4cb409160" name="a0d1cc701c00b2fd17ee270c4cb409160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1cc701c00b2fd17ee270c4cb409160">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3351</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22f61ac10a5bc361840ba2b89678e243" name="a22f61ac10a5bc361840ba2b89678e243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f61ac10a5bc361840ba2b89678e243">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3353</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6be77082ce1487a61447a4762ab02833" name="a6be77082ce1487a61447a4762ab02833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be77082ce1487a61447a4762ab02833">&#9670;&nbsp;</a></span>ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) Optional Address field to send for PIO transfers <br  />
</p>
<p >[31..0] Optional Address field to send (after optional instruction field) - qualified by ASIZE in CMD register. NOTE: This register is aliased to DMADEVADDR. <br  />
 </p>

</div>
</div>
<a id="a53a35bf972106b1ea6fbb5915535de4f" name="a53a35bf972106b1ea6fbb5915535de4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a35bf972106b1ea6fbb5915535de4f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72743dc6e9a1cc8bc2ce38fd3e3beb3e" name="a72743dc6e9a1cc8bc2ce38fd3e3beb3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72743dc6e9a1cc8bc2ce38fd3e3beb3e">&#9670;&nbsp;</a></span>APBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t APBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable continuous APB clock. For power-efficient operation, APBCLK should be set to 0. <br  />
 </p>

</div>
</div>
<a id="aeed31aef81d1c84227c0c9a48cfad837" name="aeed31aef81d1c84227c0c9a48cfad837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed31aef81d1c84227c0c9a48cfad837">&#9670;&nbsp;</a></span>APBDMAERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t APBDMAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] MSPI is dma target as well as dma source, which may result in deadlock. <br  />
 </p>

</div>
</div>
<a id="ad477d8893cfc854b1b124be356ba8222" name="ad477d8893cfc854b1b124be356ba8222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad477d8893cfc854b1b124be356ba8222">&#9670;&nbsp;</a></span>APNDODD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t APNDODD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Append dummy byte to odd number of write <br  />
 </p>

</div>
</div>
<a id="a4597a932154cc2fa58e02c24d0c96067" name="a4597a932154cc2fa58e02c24d0c96067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4597a932154cc2fa58e02c24d0c96067">&#9670;&nbsp;</a></span>ASIZE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ASIZE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..5] Address Size. Address bytes to send from ADDR register <br  />
 </p>

</div>
</div>
<a id="a9c026120302204523d74f0bf0c95d713" name="a9c026120302204523d74f0bf0c95d713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c026120302204523d74f0bf0c95d713">&#9670;&nbsp;</a></span>BASE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BASE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..16] XIPEN has to be enabled to enable aperture. The BASE address needs to be SIZE aligned. <br  />
 </p>

</div>
</div>
<a id="a33651e41406c27c2e7e7e2749121f32a" name="a33651e41406c27c2e7e7e2749121f32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33651e41406c27c2e7e7e2749121f32a">&#9670;&nbsp;</a></span>BCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Burst transfer size in bytes. This is the number of bytes transferred when a FIFO trigger event occurs. Recommended value is 32. <br  />
 </p>

</div>
</div>
<a id="a4fd6e31bb23312b43243d3b729ae295d" name="a4fd6e31bb23312b43243d3b729ae295d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd6e31bb23312b43243d3b729ae295d">&#9670;&nbsp;</a></span>BEON0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BEON0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Byte enable always on for all lanes <br  />
 </p>

</div>
</div>
<a id="a801d1ee45888350cb1039ccad203c7de" name="a801d1ee45888350cb1039ccad203c7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801d1ee45888350cb1039ccad203c7de">&#9670;&nbsp;</a></span>BEPOL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BEPOL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] byte mask polarity to MSPI xfer <br  />
 </p>

</div>
</div>
<a id="a17444098b1df49eafa2efcf2a0f9919b" name="a17444098b1df49eafa2efcf2a0f9919b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17444098b1df49eafa2efcf2a0f9919b">&#9670;&nbsp;</a></span>BIGENDIAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BIGENDIAN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] 1 indicates data in FIFO is in big endian format (MSB first); 0 indicates little endian data (default, LSB first). <br  />
 </p>

</div>
</div>
<a id="ab4ad843c32e29ccc59b41f6b4c837330" name="ab4ad843c32e29ccc59b41f6b4c837330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ad843c32e29ccc59b41f6b4c837330">&#9670;&nbsp;</a></span>BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUSY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Command status: 1 indicates controller is busy (command in progress) <br  />
 </p>

</div>
</div>
<a id="ad7e1de49b79a91690193cc802238bed7" name="ad7e1de49b79a91690193cc802238bed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e1de49b79a91690193cc802238bed7">&#9670;&nbsp;</a></span>CEBREAK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CEBREAK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..0] CEBREAK0 field description needed. <br  />
 </p>

</div>
</div>
<a id="a620677c6b280c1e79b31514601095d6e" name="a620677c6b280c1e79b31514601095d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a620677c6b280c1e79b31514601095d6e">&#9670;&nbsp;</a></span>CLKDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKDIV0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] Clock Divider. Allows dividing 96 MHz base clock by integer multiples. Enumerations are provided for common frequency, but any integer divide from 96 MHz is allowed. Odd divide ratios will result in a 33/66 percent duty cycle with a long low clock pulse (to allow longer round-trip for read data). <br  />
 </p>

</div>
</div>
<a id="a1738adb4ce84ac8cb558bee12b16da6f" name="a1738adb4ce84ac8cb558bee12b16da6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1738adb4ce84ac8cb558bee12b16da6f">&#9670;&nbsp;</a></span>CLKOND4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKOND4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Output clock on MSPI data[4] <br  />
 </p>

</div>
</div>
<a id="adb659ecfee47972c72087f869b906fa9" name="adb659ecfee47972c72087f869b906fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb659ecfee47972c72087f869b906fa9">&#9670;&nbsp;</a></span>CMDCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CMDCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Transfer complete. Note that DMA and CQ operations are layered, so CMDCMP, DCMP, and CQ* can all be signaled simultaneously. <br  />
 </p>

</div>
</div>
<a id="a6ea10c3e67f3bc39c770639580ee047f" name="a6ea10c3e67f3bc39c770639580ee047f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea10c3e67f3bc39c770639580ee047f">&#9670;&nbsp;</a></span>CONT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CONT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Continuation transfer. When 1, indicates that the MSPI will hold CE low after the transaction completes. This is included for compatibility with IOM module since the MSPI transfer module can handle most cases in a single transfer. NOTE: CONT functionality only works with CLKDIV=2 (24 MHz). <br  />
 </p>

</div>
</div>
<a id="ae1a2ef55c5370e895d49b7787d755cc7" name="ae1a2ef55c5370e895d49b7787d755cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a2ef55c5370e895d49b7787d755cc7">&#9670;&nbsp;</a></span>CPHA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPHA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Serial clock phase. <br  />
 </p>

</div>
</div>
<a id="ae4a87f1adcbddedf58ff4f352197bcfc" name="ae4a87f1adcbddedf58ff4f352197bcfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a87f1adcbddedf58ff4f352197bcfc">&#9670;&nbsp;</a></span>CPOL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CPOL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Serial clock polarity. <br  />
 </p>

</div>
</div>
<a id="ab853561c81c67a7a2d72898e80ce6f54" name="ab853561c81c67a7a2d72898e80ce6f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab853561c81c67a7a2d72898e80ce6f54">&#9670;&nbsp;</a></span>CQADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002A8) Location of the command queue in SRAM or flash memory. This register will increment as CQ operations commence. Software should only write CQADDR when CQEN is disabled, however the command queue script itself may update CQADDR in order to perform queue management functions (like resetting the pointers) <br  />
</p>
<p >[28..0] Address of command queue buffer in SRAM or flash. The buffer address must be aligned to a word boundary. <br  />
 </p>

</div>
</div>
<a id="a7593ff2d3965f715145ff23b3f7ba7cc" name="a7593ff2d3965f715145ff23b3f7ba7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7593ff2d3965f715145ff23b3f7ba7cc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acae556d5d998f0977acc9a8c928479e5" name="acae556d5d998f0977acc9a8c928479e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acae556d5d998f0977acc9a8c928479e5">&#9670;&nbsp;</a></span>CQAUTOCLEARMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQAUTOCLEARMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Enable clear of CQMASK after each pause operation. This may be useful when using software flags to pause CQ. <br  />
 </p>

</div>
</div>
<a id="afa831c2c945a1adb8a0bf7e1d5c72390" name="afa831c2c945a1adb8a0bf7e1d5c72390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa831c2c945a1adb8a0bf7e1d5c72390">&#9670;&nbsp;</a></span>CQCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002A0) This register controls Command Queuing (CQ) operations in a manner similar to the DMACFG register. <br  />
 </p>

</div>
</div>
<a id="a7a99cdef4e53a6fd78e6dc2e3f670332" name="a7a99cdef4e53a6fd78e6dc2e3f670332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a99cdef4e53a6fd78e6dc2e3f670332">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c75671d16be19f6fabdba82074ef955" name="a5c75671d16be19f6fabdba82074ef955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c75671d16be19f6fabdba82074ef955">&#9670;&nbsp;</a></span>CQCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Command Queue Complete Interrupt <br  />
 </p>

</div>
</div>
<a id="a53b34f03aab660e6abeb91c1aeb766cd" name="a53b34f03aab660e6abeb91c1aeb766cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53b34f03aab660e6abeb91c1aeb766cd">&#9670;&nbsp;</a></span>CQCPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQCPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Command queue operation Complete. This signals the end of the command queue operation. <br  />
 </p>

</div>
</div>
<a id="a3d45475f88ffc621c8822c88f0edb888" name="a3d45475f88ffc621c8822c88f0edb888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d45475f88ffc621c8822c88f0edb888">&#9670;&nbsp;</a></span>CQCURIDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQCURIDX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002C0) This register can be used in conjunction with the CQENDIDX register to manage the command queue. Typically software will initialize the CQCURIDX and CQENDIDX to the same value, which will cause the CQ to be paused when enabled. Software may then add entries to the command queue (in SRAM) and update CQENDIDX. The command queue operations will then increment CQCURIDX as it processes operations. Once CQCURIDX==CQENDIDX, the command queue hardware will automatically pause since no additional ope <br  />
</p>
<p >[7..0] Can be used to indicate the current position of the command queue by having CQ operations write this field. A CQ hardware status flag indicates when CURIDX and ENDIDX are not equal, allowing SW to pause the CQ processing until the end index is updated. <br  />
 </p>

</div>
</div>
<a id="aa38f3d997b449857ddfd29b46947e1b9" name="aa38f3d997b449857ddfd29b46947e1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa38f3d997b449857ddfd29b46947e1b9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQCURIDX_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9e9a37ff53b5007d74bf504b9f2c863" name="ab9e9a37ff53b5007d74bf504b9f2c863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e9a37ff53b5007d74bf504b9f2c863">&#9670;&nbsp;</a></span>CQEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Command queue enable. When set, will enable the processing of the command queue <br  />
 </p>

</div>
</div>
<a id="a309814cfc05f3e39f042c23d25114721" name="a309814cfc05f3e39f042c23d25114721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309814cfc05f3e39f042c23d25114721">&#9670;&nbsp;</a></span>CQENDIDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQENDIDX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002C4) Command Queue End Index <br  />
</p>
<p >[7..0] Can be used to indicate the end position of the command queue. A CQ hardware status bit indices when CURIDX != ENDIDX so that the CQ can be paused when it reaches the end pointer. <br  />
 </p>

</div>
</div>
<a id="ac5f3d401c39c07a3adf488a35b29812e" name="ac5f3d401c39c07a3adf488a35b29812e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f3d401c39c07a3adf488a35b29812e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQENDIDX_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae822ddf6620360c92909b06356bf05dc" name="ae822ddf6620360c92909b06356bf05dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae822ddf6620360c92909b06356bf05dc">&#9670;&nbsp;</a></span>CQERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Command Queue Error Interrupt <br  />
</p>
<p >[2..2] Command queue processing Error. This active high bit signals that an error was encountered during the CQ operation. <br  />
 </p>

</div>
</div>
<a id="a06f9456f0294b69ab75bd69f66278091" name="a06f9456f0294b69ab75bd69f66278091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f9456f0294b69ab75bd69f66278091">&#9670;&nbsp;</a></span>CQFCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQFCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..16] Clear CQFlag status bits. <br  />
 </p>

</div>
</div>
<a id="aa25565ed7720fd93a2485f57c284eded" name="aa25565ed7720fd93a2485f57c284eded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25565ed7720fd93a2485f57c284eded">&#9670;&nbsp;</a></span>CQFLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002B0) Command Queue Flags <br  />
</p>
<p >[15..0] Current flag status (read-only). Bits [7:0] are software controllable and bits [15:8] are hardware status. <br  />
 </p>

</div>
</div>
<a id="a1f2f22a3fb74133f0998157b920db57c" name="a1f2f22a3fb74133f0998157b920db57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2f22a3fb74133f0998157b920db57c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQFLAGS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addae87808ddc2881e18b500a812573f7" name="addae87808ddc2881e18b500a812573f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addae87808ddc2881e18b500a812573f7">&#9670;&nbsp;</a></span>CQFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Set CQFlag status bits. Set has priority over clear if both are high. <br  />
 </p>

</div>
</div>
<a id="ad876aa091bd6b4b3c69851e26fdba0ce" name="ad876aa091bd6b4b3c69851e26fdba0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad876aa091bd6b4b3c69851e26fdba0ce">&#9670;&nbsp;</a></span>CQFTOGGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQFTOGGLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] Toggle CQFlag status bits <br  />
 </p>

</div>
</div>
<a id="a99dd1c3a0fbb51045b2d00f73458e270" name="a99dd1c3a0fbb51045b2d00f73458e270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99dd1c3a0fbb51045b2d00f73458e270">&#9670;&nbsp;</a></span>CQMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] CQ will pause processing when ALL specified events are satisfied &ndash; i.e. when (CQMASK and CQPAUSE)==CQMASK. <br  />
 </p>

</div>
</div>
<a id="a7b510c909c31b16a4196e97407e9018c" name="a7b510c909c31b16a4196e97407e9018c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b510c909c31b16a4196e97407e9018c">&#9670;&nbsp;</a></span>CQPAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQPAUSE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002B8) Command Queue Pause Mask <br  />
 </p>

</div>
</div>
<a id="af904ca7ea7ad8ac1ae565fa488f20c4a" name="af904ca7ea7ad8ac1ae565fa488f20c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af904ca7ea7ad8ac1ae565fa488f20c4a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQPAUSE_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc8a5db50fa68824b28965448981abd5" name="adc8a5db50fa68824b28965448981abd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc8a5db50fa68824b28965448981abd5">&#9670;&nbsp;</a></span>CQPAUSED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQPAUSED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Command Queue is Paused. <br  />
</p>
<p >[3..3] Command queue is currently paused status. <br  />
 </p>

</div>
</div>
<a id="a7ee23a4df240207ced9fc04b28036e72" name="a7ee23a4df240207ced9fc04b28036e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ee23a4df240207ced9fc04b28036e72">&#9670;&nbsp;</a></span>CQPAUSEOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQPAUSEOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] CQPAUSEOP register description needed. <br  />
 </p>

</div>
</div>
<a id="a290d7ff379b4dcda20249c74af362452" name="a290d7ff379b4dcda20249c74af362452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a290d7ff379b4dcda20249c74af362452">&#9670;&nbsp;</a></span>CQPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQPRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Sets the Priority of the command queue DMA request <br  />
 </p>

</div>
</div>
<a id="a65b1cbfa96ce6edc75a328ccb399b127" name="a65b1cbfa96ce6edc75a328ccb399b127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b1cbfa96ce6edc75a328ccb399b127">&#9670;&nbsp;</a></span>CQPWROFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQPWROFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Power off MSPI domain upon completion of DMA operation. <br  />
 </p>

</div>
</div>
<a id="aa85c3e7f65562daa3e973c15ab4fc222" name="aa85c3e7f65562daa3e973c15ab4fc222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85c3e7f65562daa3e973c15ab4fc222">&#9670;&nbsp;</a></span>CQSETCLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQSETCLEAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002B4) Command Queue Flag Set/Clear <br  />
 </p>

</div>
</div>
<a id="aa530b6820f1486aecd2c21959d314a21" name="aa530b6820f1486aecd2c21959d314a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa530b6820f1486aecd2c21959d314a21">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQSETCLEAR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd77c5022781aa4335696a134aee4036" name="acd77c5022781aa4335696a134aee4036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd77c5022781aa4335696a134aee4036">&#9670;&nbsp;</a></span>CQSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002AC) Command Queue Status <br  />
 </p>

</div>
</div>
<a id="a6e31a6cfec70d81bc8ac8286ee0d6c84" name="a6e31a6cfec70d81bc8ac8286ee0d6c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e31a6cfec70d81bc8ac8286ee0d6c84">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CQSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa37906d3ee69d62907e9a94a73f899c0" name="aa37906d3ee69d62907e9a94a73f899c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa37906d3ee69d62907e9a94a73f899c0">&#9670;&nbsp;</a></span>CQTIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQTIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Command queue Transfer In Progress indicator. 1 will indicate that a CQ transfer is active and this will remain active even when paused waiting for external event. <br  />
 </p>

</div>
</div>
<a id="ae8cc13473d0be260507ba90d1bbb0ade" name="ae8cc13473d0be260507ba90d1bbb0ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8cc13473d0be260507ba90d1bbb0ade">&#9670;&nbsp;</a></span>CQUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CQUPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Command Queue Update Interrupt. Issued whenever the CQ performs an operation where address bit[0] is set. Useful for triggering CURIDX interrupts. <br  />
 </p>

</div>
</div>
<a id="ac81efc171e9852a36caeb47122bfec5b" name="ac81efc171e9852a36caeb47122bfec5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81efc171e9852a36caeb47122bfec5b">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) This register is used to enable individual PIO based transactions to a device on the bus. The CFG register must be programmed properly for the transfer, and the ADDR and INSTR registers should be programmed if the SENDI and SENDA fields are enabled. <br  />
 </p>

</div>
</div>
<a id="ab91354f6ec10151eb7c2746080a073ba" name="ab91354f6ec10151eb7c2746080a073ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab91354f6ec10151eb7c2746080a073ba">&#9670;&nbsp;</a></span>CTRL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTRL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) These registers are used to enable individual PIO based transactions to a device on the bus. The CFG register must be programmed properly for the transfer, and the ADDR and INSTR registers should be programmed if the SENDI and SENDA fields are enabled. <br  />
 </p>

</div>
</div>
<a id="a460eaf1907bd13df7312da1b769e94f4" name="a460eaf1907bd13df7312da1b769e94f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a460eaf1907bd13df7312da1b769e94f4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CTRL1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b91e2f3c39c6cbae0a64007d4f51e4f" name="a2b91e2f3c39c6cbae0a64007d4f51e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b91e2f3c39c6cbae0a64007d4f51e4f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93bb97be47f99559f718d7426a6690ef" name="a93bb97be47f99559f718d7426a6690ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93bb97be47f99559f718d7426a6690ef">&#9670;&nbsp;</a></span>DCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] DMA Complete Interrupt <br  />
 </p>

</div>
</div>
<a id="a976a7aae58ad530647c0759fe18f02d5" name="a976a7aae58ad530647c0759fe18f02d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976a7aae58ad530647c0759fe18f02d5">&#9670;&nbsp;</a></span>DERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] DMA Error Interrupt <br  />
 </p>

</div>
</div>
<a id="a5ec91187083a0ea0c092c14928fa7b52" name="a5ec91187083a0ea0c092c14928fa7b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec91187083a0ea0c092c14928fa7b52">&#9670;&nbsp;</a></span>DEV0AXI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEV0AXI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000080) Specifies the base address and aperture range of the device as mapped onto the AXI bus <br  />
 </p>

</div>
</div>
<a id="a2f4421c0ed3dbcb3f2ee9c19c04c98a8" name="a2f4421c0ed3dbcb3f2ee9c19c04c98a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4421c0ed3dbcb3f2ee9c19c04c98a8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEV0AXI_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0335c60ea81d82e5adfad976e8ef9eb5" name="a0335c60ea81d82e5adfad976e8ef9eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0335c60ea81d82e5adfad976e8ef9eb5">&#9670;&nbsp;</a></span>DEV0BOUNDARY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEV0BOUNDARY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000098) Allows large transfers to be broken up into smaller ones in hardware to accommodate needs of external devices and allow XIP/XIPMM. Only applicable for memory-mapped devices (PSRAM, Flash, etc) where address can be retransmitted without side effects. <br  />
 </p>

</div>
</div>
<a id="acc80f34d66b67539c519b9fb60384cfc" name="acc80f34d66b67539c519b9fb60384cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc80f34d66b67539c519b9fb60384cfc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEV0BOUNDARY_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94311c409412c35ed45da8a171e5dcab" name="a94311c409412c35ed45da8a171e5dcab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94311c409412c35ed45da8a171e5dcab">&#9670;&nbsp;</a></span>DEV0CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEV0CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000084) Command formatting for PIO based transactions (initiated by writes to CTRL register) <br  />
 </p>

</div>
</div>
<a id="a3d62177375d6a499b7f8bc6cd1fd2266" name="a3d62177375d6a499b7f8bc6cd1fd2266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d62177375d6a499b7f8bc6cd1fd2266">&#9670;&nbsp;</a></span>DEV0CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEV0CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000008C) Timing and mode configuration bits for the MSPI module. <br  />
 </p>

</div>
</div>
<a id="aac9acfffabcb5ee7117975af20799365" name="aac9acfffabcb5ee7117975af20799365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac9acfffabcb5ee7117975af20799365">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEV0CFG1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b2409eede398b8e868de3d195715d66" name="a6b2409eede398b8e868de3d195715d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b2409eede398b8e868de3d195715d66">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEV0CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa1c91c12c1059e8d94e80fc9ddef4f0" name="aaa1c91c12c1059e8d94e80fc9ddef4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa1c91c12c1059e8d94e80fc9ddef4f0">&#9670;&nbsp;</a></span>DEV0DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEV0DDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000088) Timing configuration bits for DDR operation of the MSPI module. <br  />
 </p>

</div>
</div>
<a id="a8d03404ca649f9e268abba8eb0525e13" name="a8d03404ca649f9e268abba8eb0525e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d03404ca649f9e268abba8eb0525e13">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEV0DDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d21d8010a6b3161c316279675bd22f2" name="a9d21d8010a6b3161c316279675bd22f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d21d8010a6b3161c316279675bd22f2">&#9670;&nbsp;</a></span>DEV0INSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEV0INSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000094) When any SPI flash is configured, this register must be properly programmed before XIP or AUTO DMA operations commence. <br  />
 </p>

</div>
</div>
<a id="a4bfad814c0d73a2298ba962ae3151354" name="a4bfad814c0d73a2298ba962ae3151354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bfad814c0d73a2298ba962ae3151354">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEV0INSTR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9f116e9624d9091d7483f757ba59c88" name="aa9f116e9624d9091d7483f757ba59c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f116e9624d9091d7483f757ba59c88">&#9670;&nbsp;</a></span>DEV0SCRAMBLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEV0SCRAMBLING</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000009C) Enables data scrambling for the specified range external flash addresses. Scrambling does not impact flash access performance. <br  />
 </p>

</div>
</div>
<a id="a9f01fb1a44573b068e1b8005f1a0e6e0" name="a9f01fb1a44573b068e1b8005f1a0e6e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f01fb1a44573b068e1b8005f1a0e6e0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEV0SCRAMBLING_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a769facf3b4d135ec1591554845793464" name="a769facf3b4d135ec1591554845793464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769facf3b4d135ec1591554845793464">&#9670;&nbsp;</a></span>DEV0XIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEV0XIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000090) When any SPI flash is configured, this register must be properly programmed before XIP or AUTO DMA operations commence. <br  />
 </p>

</div>
</div>
<a id="a7c442813393518053f1c0085f65e3b21" name="a7c442813393518053f1c0085f65e3b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c442813393518053f1c0085f65e3b21">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEV0XIP_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac33d604c26bc53b278cb9826695150eb" name="ac33d604c26bc53b278cb9826695150eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac33d604c26bc53b278cb9826695150eb">&#9670;&nbsp;</a></span>DEV0XIPMISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEV0XIPMISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000A0) Miscellaneous XIP control registers for AXI logic <br  />
 </p>

</div>
</div>
<a id="a42bb3ed2df01b3ff78beb43dd78026ee" name="a42bb3ed2df01b3ff78beb43dd78026ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42bb3ed2df01b3ff78beb43dd78026ee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEV0XIPMISC_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3253b0687410fbc91426c7680cead96d" name="a3253b0687410fbc91426c7680cead96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3253b0687410fbc91426c7680cead96d">&#9670;&nbsp;</a></span>DEVADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEVADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] SPI Device address for automated DMA transactions (both read and write). <br  />
 </p>

</div>
</div>
<a id="a84b6295f4bee1055b26b0659371db413" name="a84b6295f4bee1055b26b0659371db413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b6295f4bee1055b26b0659371db413">&#9670;&nbsp;</a></span>DEVCFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEVCFG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..0] Flash configuration for XIP and AUTO DMA operations. Controls value for SER (Slave Enable) for XIP operations and address generation for DMA/XIP modes. Also used to configure SPIFRF (frame format). <br  />
 </p>

</div>
</div>
<a id="a7650ae81f72c4480650fdfc3fcdd91e8" name="a7650ae81f72c4480650fdfc3fcdd91e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7650ae81f72c4480650fdfc3fcdd91e8">&#9670;&nbsp;</a></span>DMABCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMABCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000114) DMA BYTE Transfer Count <br  />
 </p>

</div>
</div>
<a id="ad3d2720fbb5d4c1be1429935654771be" name="ad3d2720fbb5d4c1be1429935654771be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d2720fbb5d4c1be1429935654771be">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMABCOUNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b26e6d344082749a52fd044df0a213a" name="a4b26e6d344082749a52fd044df0a213a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b26e6d344082749a52fd044df0a213a">&#9670;&nbsp;</a></span>DMABOUND0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMABOUND0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] DMA Address boundary <br  />
 </p>

</div>
</div>
<a id="a8c05b251df0f61b4eb7cb1a4a67cde57" name="a8c05b251df0f61b4eb7cb1a4a67cde57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c05b251df0f61b4eb7cb1a4a67cde57">&#9670;&nbsp;</a></span>DMACFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMACFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000100) DMA Configuration <br  />
 </p>

</div>
</div>
<a id="ad7b556d5b4a24d8fa1427a4cc86cc23e" name="ad7b556d5b4a24d8fa1427a4cc86cc23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7b556d5b4a24d8fa1427a4cc86cc23e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMACFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9f2defb77214ab81e5879a2752a5cf8" name="ad9f2defb77214ab81e5879a2752a5cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f2defb77214ab81e5879a2752a5cf8">&#9670;&nbsp;</a></span>DMACPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMACPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] DMA Transfer Complete. This signals the end of the DMA operation. <br  />
 </p>

</div>
</div>
<a id="abcb7c73967e922b54fdef759c797e4b0" name="abcb7c73967e922b54fdef759c797e4b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb7c73967e922b54fdef759c797e4b0">&#9670;&nbsp;</a></span>DMADEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMADEV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] DMA Device Select <br  />
 </p>

</div>
</div>
<a id="af8c83efd79ec8a3485750ceba99900bc" name="af8c83efd79ec8a3485750ceba99900bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c83efd79ec8a3485750ceba99900bc">&#9670;&nbsp;</a></span>DMADEVADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMADEVADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000010C) DMA Device Address <br  />
 </p>

</div>
</div>
<a id="ac4512e3f79bffb0ad9487b3c9cf9c1e9" name="ac4512e3f79bffb0ad9487b3c9cf9c1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4512e3f79bffb0ad9487b3c9cf9c1e9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMADEVADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab590054ed24f0f1cdbf5eb67cea38a62" name="ab590054ed24f0f1cdbf5eb67cea38a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab590054ed24f0f1cdbf5eb67cea38a62">&#9670;&nbsp;</a></span>DMADIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMADIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Direction <br  />
 </p>

</div>
</div>
<a id="aa6a5c08428a102eb6b8b0a27076c474e" name="aa6a5c08428a102eb6b8b0a27076c474e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a5c08428a102eb6b8b0a27076c474e">&#9670;&nbsp;</a></span>DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] DMA Enable. Setting this bit to EN will start the DMA operation <br  />
 </p>

</div>
</div>
<a id="ac4e3e7724ffa375d9bd06133cd5a58b8" name="ac4e3e7724ffa375d9bd06133cd5a58b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e3e7724ffa375d9bd06133cd5a58b8">&#9670;&nbsp;</a></span>DMAERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] DMA Error. This active high bit signals that an error was encountered during the DMA operation. <br  />
 </p>

</div>
</div>
<a id="a3468774c0e59b6fd41c7daf5254b2302" name="a3468774c0e59b6fd41c7daf5254b2302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3468774c0e59b6fd41c7daf5254b2302">&#9670;&nbsp;</a></span>DMAPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAPRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..4] Sets the Priority of the DMA request <br  />
 </p>

</div>
</div>
<a id="a4093662f932d702b3711c1ab9e03dd03" name="a4093662f932d702b3711c1ab9e03dd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4093662f932d702b3711c1ab9e03dd03">&#9670;&nbsp;</a></span>DMAPWROFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAPWROFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Power off MSPI domain upon completion of DMA operation. <br  />
 </p>

</div>
</div>
<a id="a5f802dd46df9e72300cf94c59aaba96b" name="a5f802dd46df9e72300cf94c59aaba96b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f802dd46df9e72300cf94c59aaba96b">&#9670;&nbsp;</a></span>DMARXTHRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMARXTHRESH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..8] DMA transfer FIFO level trigger. For read operations, DMA is triggered when the FIFO level is greater than this value. For write operations, DMA is triggered when the FIFO level is less than this level. Each DMA operation will consist of BCOUNT bytes. This value should not be set more than ALTRXFIFOFULL. <br  />
 </p>

</div>
</div>
<a id="a0bee0573c3bff963f74ceb8f5cb0f3e4" name="a0bee0573c3bff963f74ceb8f5cb0f3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bee0573c3bff963f74ceb8f5cb0f3e4">&#9670;&nbsp;</a></span>DMASTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMASTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000104) DMA Status <br  />
 </p>

</div>
</div>
<a id="aeacff7cd44af1638d56274584536a466" name="aeacff7cd44af1638d56274584536a466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeacff7cd44af1638d56274584536a466">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMASTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f28d006b45035ef5b3e27b8a01ad416" name="a5f28d006b45035ef5b3e27b8a01ad416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f28d006b45035ef5b3e27b8a01ad416">&#9670;&nbsp;</a></span>DMATARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000108) DMA Target Address <br  />
 </p>

</div>
</div>
<a id="a2938c2e86429d692a351e7d1c9a0ec4b" name="a2938c2e86429d692a351e7d1c9a0ec4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2938c2e86429d692a351e7d1c9a0ec4b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATARGADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f850b6d652b2ed7b27357324f5befc7" name="a6f850b6d652b2ed7b27357324f5befc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f850b6d652b2ed7b27357324f5befc7">&#9670;&nbsp;</a></span>DMATHRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATHRESH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000118) Indicates FIFO level at which a DMA should be triggered. For most configurations, a setting of 8 is recommended for both read and write operations. <br  />
 </p>

</div>
</div>
<a id="aaa739478656400f83ff5806bd09b2da2" name="aaa739478656400f83ff5806bd09b2da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa739478656400f83ff5806bd09b2da2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATHRESH_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a28269d3626dd47c2c1fad401020cec" name="a1a28269d3626dd47c2c1fad401020cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a28269d3626dd47c2c1fad401020cec">&#9670;&nbsp;</a></span>DMATIMELIMIT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATIMELIMIT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..0] DMA time limit. Can be used to limit the transaction time on the MSPI bus. The count is in ~100 ns increments for the 96 MHz clock input. A value of 0 disables the counter. <br  />
 </p>

</div>
</div>
<a id="a619e7d86aa6b463d6fd598e49ffac412" name="a619e7d86aa6b463d6fd598e49ffac412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619e7d86aa6b463d6fd598e49ffac412">&#9670;&nbsp;</a></span>DMATIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DMA Transfer In Progress indicator. 1 will indicate that a DMA transfer is active. The DMA transfer may be waiting on data, transferring data, or waiting for priority. All of these will be indicated with a 1. A 0 will indicate that the DMA is fully complete and no further transactions will be done. <br  />
 </p>

</div>
</div>
<a id="ab4ae122be6202e97102e4ccfb3efb0dc" name="ab4ae122be6202e97102e4ccfb3efb0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ae122be6202e97102e4ccfb3efb0dc">&#9670;&nbsp;</a></span>DMATOTCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATOTCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000110) DMA Total Transfer Count <br  />
 </p>

</div>
</div>
<a id="a5c49b6072b30b3b99f00e8a070eb113b" name="a5c49b6072b30b3b99f00e8a070eb113b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c49b6072b30b3b99f00e8a070eb113b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATOTCOUNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8abedc7dd216212ab1db044dc9dba5df" name="a8abedc7dd216212ab1db044dc9dba5df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8abedc7dd216212ab1db044dc9dba5df">&#9670;&nbsp;</a></span>DMATXEMPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATXEMPT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] For DMA_M2P, only start when DMA fifo is not empty. <br  />
 </p>

</div>
</div>
<a id="a142228c406e4afe71a2f8528228e2613" name="a142228c406e4afe71a2f8528228e2613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142228c406e4afe71a2f8528228e2613">&#9670;&nbsp;</a></span>DMATXTHRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATXTHRESH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..0] DMA transfer FIFO level trigger. For read operations, DMA is triggered when the FIFO level is greater than this value. For write operations, DMA is triggered when the FIFO level is less than this level. Each DMA operation will consist of BCOUNT bytes. <br  />
 </p>

</div>
</div>
<a id="a5a5685dea309f8c1a785b39f95e31399" name="a5a5685dea309f8c1a785b39f95e31399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a5685dea309f8c1a785b39f95e31399">&#9670;&nbsp;</a></span>DQSSYNCNEG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DQSSYNCNEG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Use negative edge of clock for DDR data sync <br  />
 </p>

</div>
</div>
<a id="a49f2bd002e85d91de5c1be9da7cd74cc" name="a49f2bd002e85d91de5c1be9da7cd74cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49f2bd002e85d91de5c1be9da7cd74cc">&#9670;&nbsp;</a></span>DQSTURN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DQSTURN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..14] In DQS mode, the internal cycle count to enable DQS path. <br  />
 </p>

</div>
</div>
<a id="a5244b4e18c1dec85dff3ee7f0d7affd6" name="a5244b4e18c1dec85dff3ee7f0d7affd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5244b4e18c1dec85dff3ee7f0d7affd6">&#9670;&nbsp;</a></span>EMULATEDDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMULATEDDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Drive external clock at 1/2 rate to emulate DDR mode <br  />
 </p>

</div>
</div>
<a id="a200ef135e7a91863aab0284337a14022" name="a200ef135e7a91863aab0284337a14022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a200ef135e7a91863aab0284337a14022">&#9670;&nbsp;</a></span>ENABLEDQS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENABLEDQS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] In EMULATEDDR mode, enable DQS for read capture <br  />
 </p>

</div>
</div>
<a id="a9c6106abc3599cf1886311f50e753901" name="a9c6106abc3599cf1886311f50e753901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6106abc3599cf1886311f50e753901">&#9670;&nbsp;</a></span>ENABLEFINEDELAY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENABLEFINEDELAY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Enables use of delay line to provide fine control over traditional RX capture clock. <br  />
 </p>

</div>
</div>
<a id="a9eb2b34ca5d24437e46660c009a0b7ae" name="a9eb2b34ca5d24437e46660c009a0b7ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb2b34ca5d24437e46660c009a0b7ae">&#9670;&nbsp;</a></span>ENDCX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENDCX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Enable DCX signal on data [1] <br  />
 </p>

</div>
</div>
<a id="a413a3f0b79c60e1961507cf86421c1de" name="a413a3f0b79c60e1961507cf86421c1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413a3f0b79c60e1961507cf86421c1de">&#9670;&nbsp;</a></span>ENTURN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENTURN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Indicates whether TX-&gt;RX turnaround cycles should be enabled for this operation (see TURNAROUND field in CFG register). <br  />
 </p>

</div>
</div>
<a id="a36e97c55d5520deaa71cbd27b94c2dac" name="a36e97c55d5520deaa71cbd27b94c2dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e97c55d5520deaa71cbd27b94c2dac">&#9670;&nbsp;</a></span>ENWLAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENWLAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Enable Write Latency Counter (time between address and first data byte). Counter value is WRITELATENCY. <br  />
 </p>

</div>
</div>
<a id="a3ad246553fd954cfa6930ddf7af8aa0c" name="a3ad246553fd954cfa6930ddf7af8aa0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ad246553fd954cfa6930ddf7af8aa0c">&#9670;&nbsp;</a></span>FIFORESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFORESET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] Reset MSPI FIFO (active high). 1=reset FIFO, 0=normal operation. May be used to manually flush the FIFO in error handling. <br  />
 </p>

</div>
</div>
<a id="a3d3e4c5afa424ebfcb16f2783f9ffc12" name="a3d3e4c5afa424ebfcb16f2783f9ffc12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d3e4c5afa424ebfcb16f2783f9ffc12">&#9670;&nbsp;</a></span>FLD32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FLD32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] XIP/DMA module debug <br  />
 </p>

</div>
</div>
<a id="ae20d4a32520c64847bf8abd781f09a50" name="ae20d4a32520c64847bf8abd781f09a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20d4a32520c64847bf8abd781f09a50">&#9670;&nbsp;</a></span>HYPERIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HYPERIO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] When using Windbond, set this bit to 1 to generate CA[47:0] in hardware. <br  />
 </p>

</div>
</div>
<a id="a62069c3b452d711919de19d6f06eeae4" name="a62069c3b452d711919de19d6f06eeae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62069c3b452d711919de19d6f06eeae4">&#9670;&nbsp;</a></span>INSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) Optional Instruction field to send for PIO transfers <br  />
</p>
<p >[15..0] Optional Instruction field to send (1st byte) - qualified by ISEND/ISIZE <br  />
 </p>

</div>
</div>
<a id="accf635d79073ca9c2198a0e12c7505d2" name="accf635d79073ca9c2198a0e12c7505d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accf635d79073ca9c2198a0e12c7505d2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INSTR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6257a1dba4f7f3f833c7fe9c66a5713f" name="a6257a1dba4f7f3f833c7fe9c66a5713f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6257a1dba4f7f3f833c7fe9c66a5713f">&#9670;&nbsp;</a></span>INTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000208) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a131cff1ac0e2734be6ad55dad0f33b45" name="a131cff1ac0e2734be6ad55dad0f33b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a131cff1ac0e2734be6ad55dad0f33b45">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae882b3f7e12b9f3b74cf834193554d32" name="ae882b3f7e12b9f3b74cf834193554d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae882b3f7e12b9f3b74cf834193554d32">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000200) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a0adf969d3bf1fd7d3e32f24d14bba70f" name="a0adf969d3bf1fd7d3e32f24d14bba70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0adf969d3bf1fd7d3e32f24d14bba70f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ce37f8a0506128fce8bc02da7c259c6" name="a7ce37f8a0506128fce8bc02da7c259c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce37f8a0506128fce8bc02da7c259c6">&#9670;&nbsp;</a></span>INTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000020C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a58f72ce95ef3638a382a924485ae6138" name="a58f72ce95ef3638a382a924485ae6138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f72ce95ef3638a382a924485ae6138">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a018e25a3318304b4037c938e89a1f929" name="a018e25a3318304b4037c938e89a1f929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018e25a3318304b4037c938e89a1f929">&#9670;&nbsp;</a></span>INTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000204) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="aa8ebd556eaab90fcab7563efa8fbe86b" name="aa8ebd556eaab90fcab7563efa8fbe86b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ebd556eaab90fcab7563efa8fbe86b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a765b1841466d7a8514a1736acade7189" name="a765b1841466d7a8514a1736acade7189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765b1841466d7a8514a1736acade7189">&#9670;&nbsp;</a></span>IOMSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOMSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Selects which IOM is selected for CQ handshake status. <br  />
 </p>

</div>
</div>
<a id="ad9a24afede7c8ecdc9000cd635265a27" name="ad9a24afede7c8ecdc9000cd635265a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a24afede7c8ecdc9000cd635265a27">&#9670;&nbsp;</a></span>IPRSTN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IPRSTN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] IP block reset. Write to 0 to put the transfer module in reset or 1 for normal operation. This may be required after error conditions to clear the transfer on the bus. <br  />
 </p>

</div>
</div>
<a id="ac0f7a2697d32058a4b1d46c0a530e706" name="ac0f7a2697d32058a4b1d46c0a530e706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f7a2697d32058a4b1d46c0a530e706">&#9670;&nbsp;</a></span>ISIZE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ISIZE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Instruction Size <br  />
 </p>

</div>
</div>
<a id="a650396f7758f1122bfa8bd0cb300cdf2" name="a650396f7758f1122bfa8bd0cb300cdf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650396f7758f1122bfa8bd0cb300cdf2">&#9670;&nbsp;</a></span>MSPICFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MSPICFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000030) Timing configuration bits for the MSPI module. PRSTN, IPRSTN, and FIFORESET can be used to reset portions of the MSPI interface in order to clear error conditions. The remaining bits control clock frequency and TX/RX capture timings. <br  />
 </p>

</div>
</div>
<a id="a131d0bc2ec6f60012eeb3799f026f3ba" name="a131d0bc2ec6f60012eeb3799f026f3ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a131d0bc2ec6f60012eeb3799f026f3ba">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MSPICFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac33050d9125c0182803125a6ac43f76" name="aac33050d9125c0182803125a6ac43f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac33050d9125c0182803125a6ac43f76">&#9670;&nbsp;</a></span>OUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..0] Output pad enable configuration. Indicates which pads should be driven. Bits [3:0] are Quad0 data. Bits [7:4] are Quad1 data. Bit [8] is clock. Bit [9] is BM/DQS. Bit [10:17] are data for 16-bit. Bit[18] is BM/DQS for 16-bit. Bit[19] is not used. <br  />
 </p>

</div>
</div>
<a id="a16ce4c4a046ca1e34c5238842e2ab340" name="a16ce4c4a046ca1e34c5238842e2ab340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ce4c4a046ca1e34c5238842e2ab340">&#9670;&nbsp;</a></span>OVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..0] Output pad override value. [7:0]=data [8]=clock [9]=DM <br  />
 </p>

</div>
</div>
<a id="a519a84a67df6ee5d3dd79bc6a79e8a4e" name="a519a84a67df6ee5d3dd79bc6a79e8a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a519a84a67df6ee5d3dd79bc6a79e8a4e">&#9670;&nbsp;</a></span>OVERRIDEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OVERRIDEEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..0] Output pad override enable. Bit mask for pad outputs. When set to 1, the values in the OVERRIDE field are driven on the pad (output enable is implicitly set in this mode). [7:0]=data [8]=clock [9]=DM <br  />
 </p>

</div>
</div>
<a id="aee1d51c7692cbdd59b6f04a3f4580351" name="aee1d51c7692cbdd59b6f04a3f4580351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1d51c7692cbdd59b6f04a3f4580351">&#9670;&nbsp;</a></span>PADOUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PADOUTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000044) Enable bits for the MSPI output pads. Each active MSPI line should be set to 1 in the OUTEN field below. <br  />
 </p>

</div>
</div>
<a id="ab6624d0545cac118551378e4ba9f0ef3" name="ab6624d0545cac118551378e4ba9f0ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6624d0545cac118551378e4ba9f0ef3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PADOUTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a803f267a608acdc71b6d5de14cdd35d6" name="a803f267a608acdc71b6d5de14cdd35d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a803f267a608acdc71b6d5de14cdd35d6">&#9670;&nbsp;</a></span>PADOVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PADOVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000004C) Override data value <br  />
 </p>

</div>
</div>
<a id="acee17a6b6b34ae86867e31828deef0d5" name="acee17a6b6b34ae86867e31828deef0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee17a6b6b34ae86867e31828deef0d5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PADOVER_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb3cea296ca64edfdefc23be997294bd" name="abb3cea296ca64edfdefc23be997294bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb3cea296ca64edfdefc23be997294bd">&#9670;&nbsp;</a></span>PADOVEREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PADOVEREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000048) Enables PIO-like pad override control <br  />
 </p>

</div>
</div>
<a id="afe234d964a73b0e59ca6cfa17df3ddb4" name="afe234d964a73b0e59ca6cfa17df3ddb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe234d964a73b0e59ca6cfa17df3ddb4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PADOVEREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02f44bc8d0d001c1fa06a94d7851154e" name="a02f44bc8d0d001c1fa06a94d7851154e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f44bc8d0d001c1fa06a94d7851154e">&#9670;&nbsp;</a></span>PADSET1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PADSET1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] Only applicable on mspi1. When set, use gpio95 .. gpio 104 as the pads. This extra set of pads is to run mspi0 on HEX and mspi1 concurrently. Note that the timing of this extra pads may not be as good as the origianl pads. <br  />
 </p>

</div>
</div>
<a id="ac5b4bc3c598b3b33f9539237543ef861" name="ac5b4bc3c598b3b33f9539237543ef861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b4bc3c598b3b33f9539237543ef861">&#9670;&nbsp;</a></span>PIODEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PIODEV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Selects the Device configutation to use for PIO requests <br  />
 </p>

</div>
</div>
<a id="ad60827bf95f13daf30d15a8b46aea4ba" name="ad60827bf95f13daf30d15a8b46aea4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60827bf95f13daf30d15a8b46aea4ba">&#9670;&nbsp;</a></span>PIOMIXED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PIOMIXED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Provides override controls for data operations where instruction, address, and data may transfer in different rates. <br  />
 </p>

</div>
</div>
<a id="ae55cc4ace82b7b9b29a034c5542f3406" name="ae55cc4ace82b7b9b29a034c5542f3406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55cc4ace82b7b9b29a034c5542f3406">&#9670;&nbsp;</a></span>PIOSCRAMBLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PIOSCRAMBLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Enables data scrambling for PIO opertions. This should only be used for data operations and never for commands to a device. <br  />
 </p>

</div>
</div>
<a id="a78673cd006caebb646def05b5ceb74c8" name="a78673cd006caebb646def05b5ceb74c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78673cd006caebb646def05b5ceb74c8">&#9670;&nbsp;</a></span>PRSTN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRSTN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Peripheral reset. Master reset to the entire MSPI module (DMA, XIP, and transfer state machines). 1=normal operation, 0=in reset. <br  />
 </p>

</div>
</div>
<a id="ac6cb07a5fcb8a301ff00bea28b7e72d1" name="ac6cb07a5fcb8a301ff00bea28b7e72d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6cb07a5fcb8a301ff00bea28b7e72d1">&#9670;&nbsp;</a></span>QUADDDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t QUADDDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Deprecated. No effect on RevC. <br  />
 </p>

</div>
</div>
<a id="a3cfadc0031253f8e9a2050d0755a2355" name="a3cfadc0031253f8e9a2050d0755a2355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cfadc0031253f8e9a2050d0755a2355">&#9670;&nbsp;</a></span>RBX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RBX0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Enable the support of RBX ( page boundary crossing on read ) <br  />
 </p>

</div>
</div>
<a id="a6263dfe1cd7cf6bd01951ff84da4f664" name="a6263dfe1cd7cf6bd01951ff84da4f664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6263dfe1cd7cf6bd01951ff84da4f664">&#9670;&nbsp;</a></span>READINSTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t READINSTR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..16] Read command sent to flash for DMA/XIP operations <br  />
 </p>

</div>
</div>
<a id="ae254da20d29a406694d8885f2f6e1a32" name="ae254da20d29a406694d8885f2f6e1a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae254da20d29a406694d8885f2f6e1a32">&#9670;&nbsp;</a></span>READONLY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t READONLY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Indicates the AXI aperture is read-only <br  />
 </p>

</div>
</div>
<a id="af6d9e4242a53a9f2e895343e4f6f2b3b" name="af6d9e4242a53a9f2e895343e4f6f2b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d9e4242a53a9f2e895343e4f6f2b3b">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39e4b76754270689366aac0c8c2528b7" name="a39e4b76754270689366aac0c8c2528b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e4b76754270689366aac0c8c2528b7">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8452019f50721ea8b2427920bf57bca9" name="a8452019f50721ea8b2427920bf57bca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8452019f50721ea8b2427920bf57bca9">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7241477a8db0a225d3dad99da6b9fdb0" name="a7241477a8db0a225d3dad99da6b9fdb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7241477a8db0a225d3dad99da6b9fdb0">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED3[23]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7500b9bd769103fa0cf06f38707ed063" name="a7500b9bd769103fa0cf06f38707ed063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7500b9bd769103fa0cf06f38707ed063">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED4[57]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affc70c6d642f2e00f63a9f6fca53bdd1" name="affc70c6d642f2e00f63a9f6fca53bdd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affc70c6d642f2e00f63a9f6fca53bdd1">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED5[36]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0da5582219488da4ca46eb41f6fa74f" name="ad0da5582219488da4ca46eb41f6fa74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0da5582219488da4ca46eb41f6fa74f">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a706f356db0076a44685c0e4caa8eaf8f" name="a706f356db0076a44685c0e4caa8eaf8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706f356db0076a44685c0e4caa8eaf8f">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa734165b7b2e65a94c090581de74e5fa" name="aa734165b7b2e65a94c090581de74e5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa734165b7b2e65a94c090581de74e5fa">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED8[18]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ba8ba8e7460c0b27f0b486fa57fd0e8" name="a5ba8ba8e7460c0b27f0b486fa57fd0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba8ba8e7460c0b27f0b486fa57fd0e8">&#9670;&nbsp;</a></span>RXCAP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXCAP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Controls RX data capture phase. A setting of 0 (NORMAL) captures read data at the normal capture point relative to the internal clock launch point. However, to accomodate chip/pad/board delays, a setting of RXCAP of 1 is expected to be used to align the capture point with the return data window. This bit is used in conjunction with RXNEG to provide 4 unique capture points, all about 10ns apart. <br  />
 </p>

</div>
</div>
<a id="ad57c747819f83f4c7f93693ae68a8752" name="ad57c747819f83f4c7f93693ae68a8752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57c747819f83f4c7f93693ae68a8752">&#9670;&nbsp;</a></span>RXCAPEXT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXCAPEXT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Specify the number of apb_clk of RX capture phse {RXCAPEXT, RXCAP} <br  />
 </p>

</div>
</div>
<a id="a04629aaf0eb0892951608acb67c6b442" name="a04629aaf0eb0892951608acb67c6b442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04629aaf0eb0892951608acb67c6b442">&#9670;&nbsp;</a></span>RXDQSDELAY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDQSDELAY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..10] This acts as an offset to the computed value (should be set to 0 by default) <br  />
 </p>

</div>
</div>
<a id="a8c7ae87ee4996ac1f5d73c18e9468fe2" name="a8c7ae87ee4996ac1f5d73c18e9468fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7ae87ee4996ac1f5d73c18e9468fe2">&#9670;&nbsp;</a></span>RXDQSDELAYHI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDQSDELAYHI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..21] This acts as an offset to the computed value (should be set to 0 by default) for 2nd DQS on HEX mode. <br  />
 </p>

</div>
</div>
<a id="abfd609518f53f1aebcf1bfed35513796" name="abfd609518f53f1aebcf1bfed35513796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd609518f53f1aebcf1bfed35513796">&#9670;&nbsp;</a></span>RXDQSDELAYHIEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDQSDELAYHIEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] When 1, RXDQSDELAYHI and RXDQSDELAYNEGHI is used for falling edge of the clock. <br  />
 </p>

</div>
</div>
<a id="af99d64f7d568169898b2ceb7e0967acf" name="af99d64f7d568169898b2ceb7e0967acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af99d64f7d568169898b2ceb7e0967acf">&#9670;&nbsp;</a></span>RXDQSDELAYNEG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDQSDELAYNEG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..15] This acts as an offset to the computed value (should be set to 0 by default) of falling edge. <br  />
 </p>

</div>
</div>
<a id="a28478bfd9d231f21c6ebcf96712dbd2f" name="a28478bfd9d231f21c6ebcf96712dbd2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28478bfd9d231f21c6ebcf96712dbd2f">&#9670;&nbsp;</a></span>RXDQSDELAYNEGEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDQSDELAYNEGEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] When 1, RXDQSDELAYNEG is used for falling edge of the clock. <br  />
 </p>

</div>
</div>
<a id="a6a38cdbea81815163006fb591e6a44b1" name="a6a38cdbea81815163006fb591e6a44b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a38cdbea81815163006fb591e6a44b1">&#9670;&nbsp;</a></span>RXDQSDELAYNEGHI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXDQSDELAYNEGHI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..26] This acts as an offset to the computed value (should be set to 0 by default) of falling edge for 2nd DQS on HEX mode. <br  />
 </p>

</div>
</div>
<a id="a37d60741d23879e0742a872eb8dc6e5e" name="a37d60741d23879e0742a872eb8dc6e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d60741d23879e0742a872eb8dc6e5e">&#9670;&nbsp;</a></span>RXENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXENTRIES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000001C) Number of words in RX FIFO <br  />
</p>
<p >[5..0] Number of 32-bit words/entries in RX FIFO <br  />
 </p>

</div>
</div>
<a id="aeb6a1f2b6f3f989c6907a90721bbd58c" name="aeb6a1f2b6f3f989c6907a90721bbd58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb6a1f2b6f3f989c6907a90721bbd58c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RXENTRIES_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ebcf1d88dc1946e20ce93336eb4b7d4" name="a7ebcf1d88dc1946e20ce93336eb4b7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebcf1d88dc1946e20ce93336eb4b7d4">&#9670;&nbsp;</a></span>RXF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Receive FIFO full <br  />
 </p>

</div>
</div>
<a id="a0ce7bae149b4d5eb161a9d8aae60032c" name="a0ce7bae149b4d5eb161a9d8aae60032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ce7bae149b4d5eb161a9d8aae60032c">&#9670;&nbsp;</a></span>RXFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) RX Data FIFO <br  />
</p>
<p >[31..0] Receive data. Data is aligned to the LSB (padded zeros on upper bits) unless BIGENDIAN is set. <br  />
 </p>

</div>
</div>
<a id="ab2f0bdb56267b4a7750beccc822f4286" name="ab2f0bdb56267b4a7750beccc822f4286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f0bdb56267b4a7750beccc822f4286">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RXFIFO_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ab1835ad029b5152047db0417dd3c41" name="a0ab1835ad029b5152047db0417dd3c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab1835ad029b5152047db0417dd3c41">&#9670;&nbsp;</a></span>RXHI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXHI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Force st_rx to start at clock high of mspi_clk <br  />
 </p>

</div>
</div>
<a id="ac173a5cea79022a5d4ad608b11567dd1" name="ac173a5cea79022a5d4ad608b11567dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac173a5cea79022a5d4ad608b11567dd1">&#9670;&nbsp;</a></span>RXNEG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXNEG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Adjusts the RX capture phase to the negedge of the 48MHz internal clock (~10ns early). For normal operation, it is expected that RXNEG will be set to 0. <br  />
 </p>

</div>
</div>
<a id="afaabd287ce7c18153d2d784bbedf3023" name="afaabd287ce7c18153d2d784bbedf3023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaabd287ce7c18153d2d784bbedf3023">&#9670;&nbsp;</a></span>RXO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Receive FIFO overflow (cannot happen in MSPI design &ndash; MSPI bus pins will stall) <br  />
 </p>

</div>
</div>
<a id="acda1f03000efe74ec0a1bfcbb06c16aa" name="acda1f03000efe74ec0a1bfcbb06c16aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda1f03000efe74ec0a1bfcbb06c16aa">&#9670;&nbsp;</a></span>RXSMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXSMP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..9] Sampling edge based on sclk edge. No effect when div1 <br  />
 </p>

</div>
</div>
<a id="a3d0ee5bd5a3419e702699c97082750a3" name="a3d0ee5bd5a3419e702699c97082750a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0ee5bd5a3419e702699c97082750a3">&#9670;&nbsp;</a></span>RXTHRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXTHRESH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..8] Number of entries in TX FIFO that cause RXE interrupt <br  />
 </p>

</div>
</div>
<a id="ae5ec8a1f664954b76d28648fa78d7953" name="ae5ec8a1f664954b76d28648fa78d7953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ec8a1f664954b76d28648fa78d7953">&#9670;&nbsp;</a></span>RXU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Receive FIFO underflow (only occurs when SW reads from an empty FIFO) <br  />
 </p>

</div>
</div>
<a id="aa81f36b1c81b523a8796781eb2848a03" name="aa81f36b1c81b523a8796781eb2848a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa81f36b1c81b523a8796781eb2848a03">&#9670;&nbsp;</a></span>SCLKRXHALT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCLKRXHALT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Halt sclk based on xfer_count <br  />
 </p>

</div>
</div>
<a id="a4879e83ea37e91bd5804946110ba5144" name="a4879e83ea37e91bd5804946110ba5144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4879e83ea37e91bd5804946110ba5144">&#9670;&nbsp;</a></span>SCRENABLE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCRENABLE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Enables Data Scrambling Region. When 1 reads and writes to the range will be scrambled. When 0, data will be read/written unmodified. Address range is specified in 64K granularity and the START/END ranges are included within the range. <br  />
 </p>

</div>
</div>
<a id="aae87ea48cf79f6d1e690880a2b93eddb" name="aae87ea48cf79f6d1e690880a2b93eddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae87ea48cf79f6d1e690880a2b93eddb">&#9670;&nbsp;</a></span>SCREND0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCREND0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..16] Scrambling region end address [25:16] (64K block granularity). The END block is the LAST block included in the scrambled address range. <br  />
 </p>

</div>
</div>
<a id="acb1ef43ca0ff7c3f05d29ef0905f7f83" name="acb1ef43ca0ff7c3f05d29ef0905f7f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1ef43ca0ff7c3f05d29ef0905f7f83">&#9670;&nbsp;</a></span>SCRERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCRERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Scrambling Access Alignment Error. This active high bit signals that a scrambling operation was specified for a non-word aligned DEVADDR. <br  />
</p>
<p >[12..12] Scrambling Alignment Error. Scrambling operations must be aligned to word (4-byte) start address. <br  />
 </p>

</div>
</div>
<a id="aaa4316870ec410f775bfa094669069ce" name="aaa4316870ec410f775bfa094669069ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa4316870ec410f775bfa094669069ce">&#9670;&nbsp;</a></span>SCRSTART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCRSTART0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..0] Scrambling region start address [25:16] (64K block granularity). The START block is the FIRST block included in the scrambled address range. <br  />
 </p>

</div>
</div>
<a id="aa29aa9171f74ebac0acc8ea58941738a" name="aa29aa9171f74ebac0acc8ea58941738a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa29aa9171f74ebac0acc8ea58941738a">&#9670;&nbsp;</a></span>SENDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SENDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Indicates whether an address phase should be sent (see ADDR register and ASIZE field in CFG register) <br  />
 </p>

</div>
</div>
<a id="aab95d6c879ee94bea9c9dad7db593360" name="aab95d6c879ee94bea9c9dad7db593360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab95d6c879ee94bea9c9dad7db593360">&#9670;&nbsp;</a></span>SENDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SENDI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Indicates whether an instruction phase should be sent (see INSTR field and ISIZE field in CFG register) <br  />
 </p>

</div>
</div>
<a id="a8e788c22cf7f9bc285fe4d84d33cd3cc" name="a8e788c22cf7f9bc285fe4d84d33cd3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e788c22cf7f9bc285fe4d84d33cd3cc">&#9670;&nbsp;</a></span>SEPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SEPIO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Separate IO configuration. This bit should be set when the target device has separate MOSI and MISO pins. Respective IN/OUT bits below should be set to map pins. <br  />
 </p>

</div>
</div>
<a id="a8c4511db9165b49d8eee9f98776b6b04" name="a8c4511db9165b49d8eee9f98776b6b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4511db9165b49d8eee9f98776b6b04">&#9670;&nbsp;</a></span>SFTURN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SFTURN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Subtract from internal counter of write latency and turnaround <br  />
 </p>

</div>
</div>
<a id="adc299ebfd8dd201f3bc4a7e0de8b36fb" name="adc299ebfd8dd201f3bc4a7e0de8b36fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc299ebfd8dd201f3bc4a7e0de8b36fb">&#9670;&nbsp;</a></span>SIZE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIZE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Indicates the AXI aperture size <br  />
 </p>

</div>
</div>
<a id="a9fa7a98884b05081e75f4e74bd2d94fd" name="a9fa7a98884b05081e75f4e74bd2d94fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fa7a98884b05081e75f4e74bd2d94fd">&#9670;&nbsp;</a></span>START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t START</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Write to 1 to initiate a PIO transaction on the bus (typically the entire register should be written at once with this bit set). <br  />
 </p>

</div>
</div>
<a id="a04196528d26d25cfa38ab4de2dde0b91" name="a04196528d26d25cfa38ab4de2dde0b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04196528d26d25cfa38ab4de2dde0b91">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Command status: 1 indicates command has completed. Cleared by writing 1 to this bit or starting a new transfer. <br  />
 </p>

</div>
</div>
<a id="a7e996758789798d653080b119978500f" name="a7e996758789798d653080b119978500f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e996758789798d653080b119978500f">&#9670;&nbsp;</a></span>STATXIPDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STATXIPDMA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000310) Debug XIP DMA State <br  />
 </p>

</div>
</div>
<a id="a9244dffde71a18eaba296d9c2fd27dc1" name="a9244dffde71a18eaba296d9c2fd27dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9244dffde71a18eaba296d9c2fd27dc1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  STATXIPDMA_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d223ab7b40fbc57b1ef06f629f7b9d3" name="a9d223ab7b40fbc57b1ef06f629f7b9d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d223ab7b40fbc57b1ef06f629f7b9d3">&#9670;&nbsp;</a></span>TAFOURTH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TAFOURTH0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Add 1/4th mspi_clk in DDR to turnaround. Recommended set this to 1 when EMULATEDDR is set in non-DQS mode (ENABLEDQS = 0). <br  />
 </p>

</div>
</div>
<a id="a4f2da104e0f9f321ab609375f7ef84f9" name="a4f2da104e0f9f321ab609375f7ef84f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f2da104e0f9f321ab609375f7ef84f9">&#9670;&nbsp;</a></span>TARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] Target byte address for source of DMA (either read or write). In cases of non-word aligned addresses, the DMA logic will take care for ensuring only the target bytes are read/written. <br  />
 </p>

</div>
</div>
<a id="aa31198ce16c8dfaf1a8813452f1a6bae" name="aa31198ce16c8dfaf1a8813452f1a6bae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa31198ce16c8dfaf1a8813452f1a6bae">&#9670;&nbsp;</a></span>THRESHOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t THRESHOLD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) Threshold levels that trigger RXFull and TXEmpty interrupts <br  />
 </p>

</div>
</div>
<a id="a0ebe7f826387d6a547871a65225b0595" name="a0ebe7f826387d6a547871a65225b0595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ebe7f826387d6a547871a65225b0595">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  THRESHOLD_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affa33fd1a216c72e9f3abdad6f577e9f" name="affa33fd1a216c72e9f3abdad6f577e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affa33fd1a216c72e9f3abdad6f577e9f">&#9670;&nbsp;</a></span>TOTCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TOTCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..0] Total Transfer Count in bytes. <br  />
 </p>

</div>
</div>
<a id="a8ea2ee3ea63669f0146c3f1e15535f53" name="a8ea2ee3ea63669f0146c3f1e15535f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea2ee3ea63669f0146c3f1e15535f53">&#9670;&nbsp;</a></span>TURNAROUND0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TURNAROUND0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..8] Number of turnaound cycles (for TX-&gt;RX transitions). Qualified by ENTURN bit field. <br  />
 </p>

</div>
</div>
<a id="a1df647cf6b145f5156aa22d3b9ad96e5" name="a1df647cf6b145f5156aa22d3b9ad96e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df647cf6b145f5156aa22d3b9ad96e5">&#9670;&nbsp;</a></span>TXDQSDELAY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXDQSDELAY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..5] This acts as an offset to the computed value (should be set to 0 by default) <br  />
 </p>

</div>
</div>
<a id="a47282e29842701777ebaaa4c2256115d" name="a47282e29842701777ebaaa4c2256115d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47282e29842701777ebaaa4c2256115d">&#9670;&nbsp;</a></span>TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Transmit FIFO empty. <br  />
 </p>

</div>
</div>
<a id="a116991ba459011b10c3fceb9dc7dc3c4" name="a116991ba459011b10c3fceb9dc7dc3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a116991ba459011b10c3fceb9dc7dc3c4">&#9670;&nbsp;</a></span>TXENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXENTRIES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) Number of words in TX FIFO <br  />
</p>
<p >[5..0] Number of 32-bit words/entries in TX FIFO <br  />
 </p>

</div>
</div>
<a id="ae71f217a041c0b3ac83cf217a07e7d70" name="ae71f217a041c0b3ac83cf217a07e7d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae71f217a041c0b3ac83cf217a07e7d70">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TXENTRIES_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5164dc2c2d2e4838934193e32ad04e0" name="af5164dc2c2d2e4838934193e32ad04e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5164dc2c2d2e4838934193e32ad04e0">&#9670;&nbsp;</a></span>TXFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) TX Data FIFO <br  />
</p>
<p >[31..0] Data to be transmitted. Data should normally be aligned to the LSB (pad the upper bits with zeros) unless BIGENDIAN is set. <br  />
 </p>

</div>
</div>
<a id="acca8728c700ea2fda1079fdfd1d26806" name="acca8728c700ea2fda1079fdfd1d26806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca8728c700ea2fda1079fdfd1d26806">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  TXFIFO_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5765cdffc3e945ce5b7d1ac9dba4792" name="ad5765cdffc3e945ce5b7d1ac9dba4792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5765cdffc3e945ce5b7d1ac9dba4792">&#9670;&nbsp;</a></span>TXNEG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXNEG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Launches TX data a half clock cycle (~10ns) early. This should normally be programmed to zero (NORMAL). <br  />
 </p>

</div>
</div>
<a id="aba5ac911a91b653adbb630c6bf52153d" name="aba5ac911a91b653adbb630c6bf52153d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5ac911a91b653adbb630c6bf52153d">&#9670;&nbsp;</a></span>TXO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Transmit FIFO Overflow (only occurs when SW writes to a full FIFO). <br  />
 </p>

</div>
</div>
<a id="adbf215631b4a687500802cd47919891f" name="adbf215631b4a687500802cd47919891f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf215631b4a687500802cd47919891f">&#9670;&nbsp;</a></span>TXRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXRX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] 1 Indicates a TX operation, 0 indicates an RX operation of XFERBYTES <br  />
 </p>

</div>
</div>
<a id="a5f9cdb62f0fac3713bc44766fe4f27a1" name="a5f9cdb62f0fac3713bc44766fe4f27a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9cdb62f0fac3713bc44766fe4f27a1">&#9670;&nbsp;</a></span>TXTHRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXTHRESH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] Number of entries in TX FIFO that cause TXF interrupt <br  />
 </p>

</div>
</div>
<a id="a2bc578b82953355fefa5afae112d2d65" name="a2bc578b82953355fefa5afae112d2d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bc578b82953355fefa5afae112d2d65">&#9670;&nbsp;</a></span>WBX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WBX0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Enable the support of WBX ( page boundary crossing on write ) <br  />
 </p>

</div>
</div>
<a id="a3765f9cd64e6e7af19feff655599b0fb" name="a3765f9cd64e6e7af19feff655599b0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3765f9cd64e6e7af19feff655599b0fb">&#9670;&nbsp;</a></span>WRITEINSTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WRITEINSTR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] Write command sent for DMA operations <br  />
 </p>

</div>
</div>
<a id="a997d1214d88e6ef305afb9b3302caab9" name="a997d1214d88e6ef305afb9b3302caab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a997d1214d88e6ef305afb9b3302caab9">&#9670;&nbsp;</a></span>WRITELATENCY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WRITELATENCY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..26] Number of write Latency cycles. Qualified by ENTURN bit field. <br  />
 </p>

</div>
</div>
<a id="a46253a054c2c9b7b2a5ea0e4e8445edd" name="a46253a054c2c9b7b2a5ea0e4e8445edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46253a054c2c9b7b2a5ea0e4e8445edd">&#9670;&nbsp;</a></span>XFERBYTES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XFERBYTES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..16] Number of bytes to transmit or receive (based on TXRX bit) <br  />
 </p>

</div>
</div>
<a id="a69755cae7fe755464ee0e2b5317e11e0" name="a69755cae7fe755464ee0e2b5317e11e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69755cae7fe755464ee0e2b5317e11e0">&#9670;&nbsp;</a></span>XIPACK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPACK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..2] Controls transmission of Micron XIP acknowledge cycles (Micron Flash devices only) <br  />
 </p>

</div>
</div>
<a id="ae64b5e64f4e3b88471e80981ce87c116" name="ae64b5e64f4e3b88471e80981ce87c116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64b5e64f4e3b88471e80981ce87c116">&#9670;&nbsp;</a></span>XIPBIGENDIAN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPBIGENDIAN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Indicates whether XIP/AUTO DMA data transfers are in big or little endian format <br  />
 </p>

</div>
</div>
<a id="ac54f581710c8c83f3d3eb122521ea5f9" name="ac54f581710c8c83f3d3eb122521ea5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac54f581710c8c83f3d3eb122521ea5f9">&#9670;&nbsp;</a></span>XIPBOUNDARY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPBOUNDARY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Deprecated. No effect on RevC. <br  />
 </p>

</div>
</div>
<a id="a5248f2a7cbe7d8e83db44cffcc38eb22" name="a5248f2a7cbe7d8e83db44cffcc38eb22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5248f2a7cbe7d8e83db44cffcc38eb22">&#9670;&nbsp;</a></span>XIPEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable the XIP (eXecute In Place) function which effectively enables the address decoding of the MSPI device in the flash/cache address space at address 0x04000000-0x07FFFFFF. <br  />
 </p>

</div>
</div>
<a id="ad105c88566276b59ee938f0762f9dce6" name="ad105c88566276b59ee938f0762f9dce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad105c88566276b59ee938f0762f9dce6">&#9670;&nbsp;</a></span>XIPENDCX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPENDCX0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Enable DCX signal on data [1] for XIP/DMA operations <br  />
 </p>

</div>
</div>
<a id="a9c9dff86bed196f1ceb56440e0cc374e" name="a9c9dff86bed196f1ceb56440e0cc374e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9dff86bed196f1ceb56440e0cc374e">&#9670;&nbsp;</a></span>XIPENTURN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPENTURN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Indicates whether XIP/AUTO DMA operations should enable TX-&gt;RX turnaround cycles <br  />
 </p>

</div>
</div>
<a id="a9f861e6f35d14596dc921dbb03680cdd" name="a9f861e6f35d14596dc921dbb03680cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f861e6f35d14596dc921dbb03680cdd">&#9670;&nbsp;</a></span>XIPENWLAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPENWLAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Enable Write Latency counter for XIP write transactions <br  />
 </p>

</div>
</div>
<a id="a55a2acf9267f60dc10b5e0ec8300d533" name="a55a2acf9267f60dc10b5e0ec8300d533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55a2acf9267f60dc10b5e0ec8300d533">&#9670;&nbsp;</a></span>XIPMIXED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPMIXED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Provides override controls for data operations where instruction, address, and data may transfer in different rates. <br  />
 </p>

</div>
</div>
<a id="a3abbd6bb55bf1038daca05381e9ef32e" name="a3abbd6bb55bf1038daca05381e9ef32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3abbd6bb55bf1038daca05381e9ef32e">&#9670;&nbsp;</a></span>XIPODD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPODD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Convert odd starting address to word-aligned starting address with byte-enables for holes. For example, an AXI transaction with wstrb of 0x0600 results in mspi transaction of addr=8 and BE=0b1001 ( active low ). <br  />
 </p>

</div>
</div>
<a id="a1fc43d9018e4d46165d42e6f50ceb131" name="a1fc43d9018e4d46165d42e6f50ceb131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fc43d9018e4d46165d42e6f50ceb131">&#9670;&nbsp;</a></span>XIPSENDA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPSENDA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Indicates whether XIP/AUTO DMA operations should send an an address phase (see DMADEVADDR register and ASIZE field in CFG) <br  />
 </p>

</div>
</div>
<a id="af265207eb1e6cc2e6e6e081525f28a6a" name="af265207eb1e6cc2e6e6e081525f28a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af265207eb1e6cc2e6e6e081525f28a6a">&#9670;&nbsp;</a></span>XIPSENDI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPSENDI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Indicates whether XIP/AUTO DMA operations should send an instruction (see READINSTR field and ISIZE field in CFG) <br  />
 </p>

</div>
</div>
<a id="aa018bae6cf994c72fc85e9986c24ae51" name="aa018bae6cf994c72fc85e9986c24ae51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa018bae6cf994c72fc85e9986c24ae51">&#9670;&nbsp;</a></span>XIPTURNAROUND0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPTURNAROUND0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..14] Number of turnaound cycles (for TX-&gt;RX transitions). Qualified by XIPENTURN bit field. <br  />
 </p>

</div>
</div>
<a id="aac439052928e1173f4445156f5c69457" name="aac439052928e1173f4445156f5c69457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac439052928e1173f4445156f5c69457">&#9670;&nbsp;</a></span>XIPWRITELATENCY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t XIPWRITELATENCY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..20] Number of write Latency cycles. Qualified by XIPENWLAT bit field. <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_m_s_p_i0___type.html">MSPI0_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
