#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 25 14:23:38 2023
# Process ID: 14928
# Current directory: D:/Study/Xlinx/FPGA/uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19948 D:\Study\Xlinx\FPGA\uart\uart.xpr
# Log file: D:/Study/Xlinx/FPGA/uart/vivado.log
# Journal file: D:/Study/Xlinx/FPGA/uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Study/Xlinx/FPGA/uart/uart.xpr
update_compile_order -fileset sources_1
launch_simulation -install_path D:/SoftWare/Modelsim/win64
synth_design -rtl -name rtl_1
close_design
