<stg><name>backprop</name>


<trans_list>

<trans id="1028" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="4" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="14" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="15" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="19" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="20" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="50" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="51" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="52" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="61" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="62" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="66" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="67" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="97" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="98" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="99" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="107" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="108" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="109" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="114" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="115" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="143" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="144" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="158" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="159" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="159" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="183" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="184" to="193">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="192" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="193" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="193" to="199">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="195" to="196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="195" to="193">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="198" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="199" to="200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="199" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="200" to="201">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="200" to="209">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="208" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="212" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="213" to="214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="213" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="215" to="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="215" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="220" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="221" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="221" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="222" to="223">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="222" to="232">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="231" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="235" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="236" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="236" to="243">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="238" to="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="238" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="242" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="243" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %activations3_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="activations3_0_0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry:3 %activations3_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="activations3_1_0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:4 %activations3_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="activations3_2_0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %dactivations3_0_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations3_0_04"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %dactivations3_1_05 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations3_1_05"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %dactivations3_2_06 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations3_2_06"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %net_outputs_0_07 = alloca i32 1

]]></Node>
<StgValue><ssdm name="net_outputs_0_07"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %net_outputs_1_08 = alloca i32 1

]]></Node>
<StgValue><ssdm name="net_outputs_1_08"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
entry:10 %net_outputs_2_09 = alloca i32 1

]]></Node>
<StgValue><ssdm name="net_outputs_2_09"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
entry:11 %output_difference_0_023 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference_0_023"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %output_difference_1_024 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference_1_024"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
entry:13 %output_difference_2_025 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference_2_025"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:14 %spectopmodule_ln330 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln330"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %training_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %training_targets

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
entry:31 %activations1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="activations1"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
entry:32 %activations2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="activations2"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
entry:33 %dactivations1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dactivations1"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
entry:34 %dactivations2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dactivations2"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
entry:35 %delta_weights1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="delta_weights1"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
entry:36 %delta_weights2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="delta_weights2"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
entry:37 %delta_weights3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="delta_weights3"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
entry:38 %oracle_activations1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="oracle_activations1"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
entry:39 %oracle_activations2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="oracle_activations2"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:40 %store_ln338 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:41 %store_ln0 = store i12 0, i12 %phi_mul1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
entry:42 %br_ln356 = br void %backprop_loop1_1

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
backprop_loop1_1:0 %phi_mul1_load = load i12 %phi_mul1

]]></Node>
<StgValue><ssdm name="phi_mul1_load"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
backprop_loop1_1:1 %i_29 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
backprop_loop1_1:2 %activations3_0_0_load = load i64 %activations3_0_0

]]></Node>
<StgValue><ssdm name="activations3_0_0_load"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
backprop_loop1_1:3 %activations3_1_0_load = load i64 %activations3_1_0

]]></Node>
<StgValue><ssdm name="activations3_1_0_load"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
backprop_loop1_1:4 %activations3_2_0_load = load i64 %activations3_2_0

]]></Node>
<StgValue><ssdm name="activations3_2_0_load"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
backprop_loop1_1:5 %add_ln356_1 = add i12 %phi_mul1_load, i12 13

]]></Node>
<StgValue><ssdm name="add_ln356_1"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
backprop_loop1_1:6 %icmp_ln356 = icmp_eq  i8 %i_29, i8 163

]]></Node>
<StgValue><ssdm name="icmp_ln356"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
backprop_loop1_1:7 %add_ln356 = add i8 %i_29, i8 1

]]></Node>
<StgValue><ssdm name="add_ln356"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
backprop_loop1_1:8 %br_ln356 = br i1 %icmp_ln356, void %backprop_loop1_1.split, void %for.end54

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="8">
<![CDATA[
backprop_loop1_1.split:0 %zext_ln356 = zext i8 %i_29

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
backprop_loop1_1.split:1 %speclooptripcount_ln357 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 163, i64 163, i64 163

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln357"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
backprop_loop1_1.split:2 %specloopname_ln382 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln382"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
backprop_loop1_1.split:3 %br_ln359 = br void %for.body3

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln356" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0">
<![CDATA[
for.end54:0 %ret_ln383 = ret

]]></Node>
<StgValue><ssdm name="ret_ln383"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body3:0 %activations3_2_1 = phi i64 %activations3_2_0_load, void %backprop_loop1_1.split, i64 %select_ln363, void %for.body3.split_ifconv

]]></Node>
<StgValue><ssdm name="activations3_2_1"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body3:1 %activations3_1_1 = phi i64 %activations3_1_0_load, void %backprop_loop1_1.split, i64 %select_ln363_1, void %for.body3.split_ifconv

]]></Node>
<StgValue><ssdm name="activations3_1_1"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.body3:2 %activations3_0_1 = phi i64 %activations3_0_0_load, void %backprop_loop1_1.split, i64 %select_ln363_2, void %for.body3.split_ifconv

]]></Node>
<StgValue><ssdm name="activations3_0_1"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.body3:3 %j = phi i7 0, void %backprop_loop1_1.split, i7 %add_ln359, void %for.body3.split_ifconv

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body3:4 %icmp_ln359 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln359"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body3:5 %add_ln359 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln359"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body3:6 %br_ln359 = br i1 %icmp_ln359, void %for.body3.split_ifconv, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="7">
<![CDATA[
for.body3.split_ifconv:0 %zext_ln359 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln359"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body3.split_ifconv:1 %speclooptripcount_ln360 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln360"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body3.split_ifconv:2 %specloopname_ln366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln366"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.split_ifconv:3 %activations1_addr = getelementptr i64 %activations1, i64 0, i64 %zext_ln359

]]></Node>
<StgValue><ssdm name="activations1_addr"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.body3.split_ifconv:4 %store_ln361 = store i64 0, i6 %activations1_addr

]]></Node>
<StgValue><ssdm name="store_ln361"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.split_ifconv:5 %activations2_addr = getelementptr i64 %activations2, i64 0, i64 %zext_ln359

]]></Node>
<StgValue><ssdm name="activations2_addr"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.body3.split_ifconv:6 %store_ln362 = store i64 0, i6 %activations2_addr

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body3.split_ifconv:7 %icmp_ln363 = icmp_ult  i7 %j, i7 3

]]></Node>
<StgValue><ssdm name="icmp_ln363"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="7">
<![CDATA[
for.body3.split_ifconv:8 %trunc_ln364 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln364"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body3.split_ifconv:9 %icmp_ln364 = icmp_eq  i2 %trunc_ln364, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln364"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body3.split_ifconv:10 %icmp_ln364_1 = icmp_eq  i2 %trunc_ln364, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln364_1"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body3.split_ifconv:11 %or_ln364 = or i1 %icmp_ln364, i1 %icmp_ln364_1

]]></Node>
<StgValue><ssdm name="or_ln364"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.split_ifconv:12 %select_ln364 = select i1 %or_ln364, i64 %activations3_2_1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln364"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.split_ifconv:13 %select_ln364_1 = select i1 %icmp_ln364_1, i64 0, i64 %activations3_1_1

]]></Node>
<StgValue><ssdm name="select_ln364_1"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.split_ifconv:14 %select_ln364_2 = select i1 %icmp_ln364, i64 0, i64 %activations3_0_1

]]></Node>
<StgValue><ssdm name="select_ln364_2"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.split_ifconv:15 %select_ln363 = select i1 %icmp_ln363, i64 %select_ln364, i64 %activations3_2_1

]]></Node>
<StgValue><ssdm name="select_ln363"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.split_ifconv:16 %select_ln363_1 = select i1 %icmp_ln363, i64 %select_ln364_1, i64 %activations3_1_1

]]></Node>
<StgValue><ssdm name="select_ln363_1"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body3.split_ifconv:17 %select_ln363_2 = select i1 %icmp_ln363, i64 %select_ln364_2, i64 %activations3_0_1

]]></Node>
<StgValue><ssdm name="select_ln363_2"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
for.body3.split_ifconv:18 %br_ln359 = br void %for.body3

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i.preheader:0 %br_ln60 = br void %matrix_vector_product_with_bias_input_layer_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i:0 %j_6 = phi i7 %add_ln60, void %for.inc12.i, i7 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i:1 %phi_mul = phi i10 %add_ln60_1, void %for.inc12.i, i10 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i:2 %add_ln60_1 = add i10 %phi_mul, i10 13

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i:3 %icmp_ln60 = icmp_eq  i7 %j_6, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i:4 %add_ln60 = add i7 %j_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i:5 %br_ln60 = br i1 %icmp_ln60, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.split, void %for.inc.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="7">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i.split:0 %zext_ln60 = zext i7 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i.split:1 %speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln61"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i.split:2 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i.split:3 %activations1_addr_1 = getelementptr i64 %activations1, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="activations1_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer_loop1_1.i.split:4 %br_ln64 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.preheader:0 %br_ln48 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.i:0 %i_13 = phi i4 %add_ln64, void %for.inc.i.split, i4 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i:1 %add113_i = phi i64 %add11_i, void %for.inc.i.split, i64 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="add113_i"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:2 %icmp_ln64 = icmp_eq  i4 %i_13, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:3 %add_ln64 = add i4 %i_13, i4 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln64 = br i1 %icmp_ln64, void %for.inc.i.split, void %for.inc12.i

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="4">
<![CDATA[
for.inc.i.split:0 %zext_ln64 = zext i4 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="4">
<![CDATA[
for.inc.i.split:1 %zext_ln64_1 = zext i4 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:4 %add_ln66 = add i10 %zext_ln64_1, i10 %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i.split:9 %add_ln66_1 = add i12 %zext_ln64, i12 %phi_mul1_load

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i.split:10 %zext_ln66_1 = zext i12 %add_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:11 %training_data_addr = getelementptr i64 %training_data, i64 0, i64 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="training_data_addr"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i.split:12 %training_data_load = load i12 %training_data_addr

]]></Node>
<StgValue><ssdm name="training_data_load"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc12.i:0 %store_ln66 = store i64 %add113_i, i6 %activations1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.i:1 %br_ln60 = br void %matrix_vector_product_with_bias_input_layer_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:5 %zext_ln66 = zext i10 %add_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:6 %weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="weights1_addr"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:7 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i.split:12 %training_data_load = load i12 %training_data_addr

]]></Node>
<StgValue><ssdm name="training_data_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="358" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:7 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i.split:8 %bitcast_ln66 = bitcast i64 %weights1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln66"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i.split:13 %bitcast_ln66_1 = bitcast i64 %training_data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln66_1"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:14 %mul8_i = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="362" st_id="8" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:14 %mul8_i = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="363" st_id="9" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:14 %mul8_i = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="364" st_id="10" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:14 %mul8_i = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="365" st_id="11" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %add11_i = dadd i64 %add113_i, i64 %mul8_i

]]></Node>
<StgValue><ssdm name="add11_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="366" st_id="12" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %add11_i = dadd i64 %add113_i, i64 %mul8_i

]]></Node>
<StgValue><ssdm name="add11_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="367" st_id="13" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %add11_i = dadd i64 %add113_i, i64 %mul8_i

]]></Node>
<StgValue><ssdm name="add11_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:2 %speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln65"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:3 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %add11_i = dadd i64 %add113_i, i64 %mul8_i

]]></Node>
<StgValue><ssdm name="add11_i"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:16 %br_ln64 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i.i:0 %i_12 = phi i7 %add_ln48, void %for.inc.i.i.split, i7 0, void %for.inc.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i:1 %icmp_ln48 = icmp_eq  i7 %i_12, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i:3 %add_ln48 = add i7 %i_12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:4 %br_ln48 = br i1 %icmp_ln48, void %for.inc.i.i.split, void %for.inc.i12.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i.i.split:0 %zext_ln48 = zext i7 %i_12

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:2 %activations1_addr_2 = getelementptr i64 %activations1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="activations1_addr_2"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i.split:3 %activations1_load = load i6 %activations1_addr_2

]]></Node>
<StgValue><ssdm name="activations1_load"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:4 %biases1_addr = getelementptr i64 %biases1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="biases1_addr"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i.split:5 %biases1_load = load i6 %biases1_addr

]]></Node>
<StgValue><ssdm name="biases1_load"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i12.preheader:0 %br_ln36 = br void %for.inc.i12

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="383" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i.split:3 %activations1_load = load i6 %activations1_addr_2

]]></Node>
<StgValue><ssdm name="activations1_load"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i.split:5 %biases1_load = load i6 %biases1_addr

]]></Node>
<StgValue><ssdm name="biases1_load"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i.i.split:6 %bitcast_ln50 = bitcast i64 %biases1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:7 %add_i_i = dadd i64 %activations1_load, i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="387" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:7 %add_i_i = dadd i64 %activations1_load, i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="388" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:7 %add_i_i = dadd i64 %activations1_load, i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i.split:7 %add_i_i = dadd i64 %activations1_load, i64 %bitcast_ln50

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc.i.i.split:8 %store_ln50 = store i64 %add_i_i, i6 %activations1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:9 %br_ln48 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i12:0 %i_14 = phi i7 %add_ln36, void %for.inc.i12.split, i7 0, void %for.inc.i12.preheader

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i12:1 %icmp_ln36 = icmp_eq  i7 %i_14, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i12:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i12:3 %add_ln36 = add i7 %i_14, i7 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i12:4 %br_ln36 = br i1 %icmp_ln36, void %for.inc.i12.split, void %matrix_vector_product_with_bias_second_layer_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i12.split:0 %zext_ln36 = zext i7 %i_14

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i12.split:2 %activations1_addr_3 = getelementptr i64 %activations1, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="activations1_addr_3"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i12.split:3 %activations1_load_1 = load i6 %activations1_addr_3

]]></Node>
<StgValue><ssdm name="activations1_load_1"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i.preheader:0 %br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="402" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i12.split:3 %activations1_load_1 = load i6 %activations1_addr_3

]]></Node>
<StgValue><ssdm name="activations1_load_1"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:4 %sub_i = dsub i64 1, i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="404" st_id="22" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:4 %sub_i = dsub i64 1, i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i12.split:8 %bitcast_ln39 = bitcast i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln39"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:9 %xor_ln39 = xor i64 %bitcast_ln39, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i12.split:10 %bitcast_ln39_1 = bitcast i64 %xor_ln39

]]></Node>
<StgValue><ssdm name="bitcast_ln39_1"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="10" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="409" st_id="23" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:4 %sub_i = dsub i64 1, i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="9" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="411" st_id="24" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:4 %sub_i = dsub i64 1, i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="8" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="413" st_id="25" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:5 %mul_i = dmul i64 %activations1_load_1, i64 %sub_i

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="7" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="415" st_id="26" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:5 %mul_i = dmul i64 %activations1_load_1, i64 %sub_i

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="416" st_id="26" stage="6" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="417" st_id="27" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:5 %mul_i = dmul i64 %activations1_load_1, i64 %sub_i

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="5" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="419" st_id="28" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:5 %mul_i = dmul i64 %activations1_load_1, i64 %sub_i

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i12.split:6 %dactivations1_addr = getelementptr i64 %dactivations1, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="dactivations1_addr"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc.i12.split:7 %store_ln38 = store i64 %mul_i, i6 %dactivations1_addr

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="4" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="423" st_id="29" stage="3" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="424" st_id="30" stage="2" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="425" st_id="31" stage="1" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="426" st_id="32" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:12 %add_i = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="427" st_id="33" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:12 %add_i = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="428" st_id="34" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:12 %add_i = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="429" st_id="35" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:12 %add_i = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="430" st_id="36" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="431" st_id="37" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="432" st_id="38" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="433" st_id="39" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="434" st_id="40" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="435" st_id="41" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="436" st_id="42" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="437" st_id="43" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="438" st_id="44" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="439" st_id="45" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="440" st_id="46" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="441" st_id="47" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="442" st_id="48" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="443" st_id="49" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i12.split:13 %div_i = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="444" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i12.split:1 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="445" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc.i12.split:14 %store_ln39 = store i64 %div_i, i6 %activations1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="446" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i12.split:15 %br_ln36 = br void %for.inc.i12

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="447" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i:0 %i_15 = phi i7 %add_ln78, void %for.inc12.i26, i7 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="448" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i:1 %icmp_ln78 = icmp_eq  i7 %i_15, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="449" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i:2 %add_ln78 = add i7 %i_15, i7 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="450" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i:3 %br_ln78 = br i1 %icmp_ln78, void %matrix_vector_product_with_bias_second_layer_loop1_1.i.split, void %for.inc.i.i34.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="451" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="7">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i.split:0 %zext_ln78 = zext i7 %i_15

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="452" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i.split:1 %speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln79"/></StgValue>
</operation>

<operation id="453" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i.split:2 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="454" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i.split:3 %activations2_addr_1 = getelementptr i64 %activations2, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="activations2_addr_1"/></StgValue>
</operation>

<operation id="455" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="7">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i.split:4 %empty = trunc i7 %i_15

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="456" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i.split:5 %tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="457" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.i.split:6 %br_ln82 = br void %for.inc.i23

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="458" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i34.preheader:0 %br_ln48 = br void %for.inc.i.i34

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="459" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i23:0 %j_7 = phi i7 %add_ln82, void %for.inc.i23.split, i7 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="460" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i23:1 %add113_i16 = phi i64 %add11_i1, void %for.inc.i23.split, i64 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="add113_i16"/></StgValue>
</operation>

<operation id="461" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i23:2 %icmp_ln82 = icmp_eq  i7 %j_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="462" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i23:3 %add_ln82 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="463" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i23:4 %br_ln82 = br i1 %icmp_ln82, void %for.inc.i23.split, void %for.inc12.i26

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="464" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="7">
<![CDATA[
for.inc.i23.split:1 %zext_ln82_1 = zext i7 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="465" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i23.split:4 %add_ln84 = add i12 %zext_ln82_1, i12 %tmp_12

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="466" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i23.split:5 %zext_ln84 = zext i12 %add_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="467" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i23.split:6 %weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="weights2_addr"/></StgValue>
</operation>

<operation id="468" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i23.split:7 %weights2_load = load i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="weights2_load"/></StgValue>
</operation>

<operation id="469" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc12.i26:0 %store_ln84 = store i64 %add113_i16, i6 %activations2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="470" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.i26:1 %br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="471" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i23.split:0 %zext_ln82 = zext i7 %j_7

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="472" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i23.split:7 %weights2_load = load i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="weights2_load"/></StgValue>
</operation>

<operation id="473" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i23.split:9 %activations1_addr_4 = getelementptr i64 %activations1, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="activations1_addr_4"/></StgValue>
</operation>

<operation id="474" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i23.split:10 %activations1_load_2 = load i6 %activations1_addr_4

]]></Node>
<StgValue><ssdm name="activations1_load_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="475" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i23.split:8 %bitcast_ln84 = bitcast i64 %weights2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln84"/></StgValue>
</operation>

<operation id="476" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i23.split:10 %activations1_load_2 = load i6 %activations1_addr_4

]]></Node>
<StgValue><ssdm name="activations1_load_2"/></StgValue>
</operation>

<operation id="477" st_id="54" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i23.split:11 %mul8_i1 = dmul i64 %bitcast_ln84, i64 %activations1_load_2

]]></Node>
<StgValue><ssdm name="mul8_i1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="478" st_id="55" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i23.split:11 %mul8_i1 = dmul i64 %bitcast_ln84, i64 %activations1_load_2

]]></Node>
<StgValue><ssdm name="mul8_i1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="479" st_id="56" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i23.split:11 %mul8_i1 = dmul i64 %bitcast_ln84, i64 %activations1_load_2

]]></Node>
<StgValue><ssdm name="mul8_i1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="480" st_id="57" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i23.split:11 %mul8_i1 = dmul i64 %bitcast_ln84, i64 %activations1_load_2

]]></Node>
<StgValue><ssdm name="mul8_i1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="481" st_id="58" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i23.split:12 %add11_i1 = dadd i64 %add113_i16, i64 %mul8_i1

]]></Node>
<StgValue><ssdm name="add11_i1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="482" st_id="59" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i23.split:12 %add11_i1 = dadd i64 %add113_i16, i64 %mul8_i1

]]></Node>
<StgValue><ssdm name="add11_i1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="483" st_id="60" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i23.split:12 %add11_i1 = dadd i64 %add113_i16, i64 %mul8_i1

]]></Node>
<StgValue><ssdm name="add11_i1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="484" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i23.split:2 %speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln83"/></StgValue>
</operation>

<operation id="485" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i23.split:3 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="486" st_id="61" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i23.split:12 %add11_i1 = dadd i64 %add113_i16, i64 %mul8_i1

]]></Node>
<StgValue><ssdm name="add11_i1"/></StgValue>
</operation>

<operation id="487" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i23.split:13 %br_ln82 = br void %for.inc.i23

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="488" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i.i34:0 %i_16 = phi i7 %add_ln48_1, void %for.inc.i.i34.split, i7 0, void %for.inc.i.i34.preheader

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="489" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i34:1 %icmp_ln48_1 = icmp_eq  i7 %i_16, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln48_1"/></StgValue>
</operation>

<operation id="490" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i34:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="491" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i34:3 %add_ln48_1 = add i7 %i_16, i7 1

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="492" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i34:4 %br_ln48 = br i1 %icmp_ln48_1, void %for.inc.i.i34.split, void %for.inc.i45.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="493" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i.i34.split:0 %zext_ln48_1 = zext i7 %i_16

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="494" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i34.split:2 %activations2_addr_2 = getelementptr i64 %activations2, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="activations2_addr_2"/></StgValue>
</operation>

<operation id="495" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i34.split:3 %activations2_load = load i6 %activations2_addr_2

]]></Node>
<StgValue><ssdm name="activations2_load"/></StgValue>
</operation>

<operation id="496" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i34.split:4 %biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="biases2_addr"/></StgValue>
</operation>

<operation id="497" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i34.split:5 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>

<operation id="498" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i45.preheader:0 %br_ln36 = br void %for.inc.i45

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="499" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i34.split:3 %activations2_load = load i6 %activations2_addr_2

]]></Node>
<StgValue><ssdm name="activations2_load"/></StgValue>
</operation>

<operation id="500" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i34.split:5 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>

<operation id="501" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i.i34.split:6 %bitcast_ln50_1 = bitcast i64 %biases2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln50_1"/></StgValue>
</operation>

<operation id="502" st_id="63" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i34.split:7 %add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln50_1

]]></Node>
<StgValue><ssdm name="add_i_i1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="503" st_id="64" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i34.split:7 %add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln50_1

]]></Node>
<StgValue><ssdm name="add_i_i1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="504" st_id="65" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i34.split:7 %add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln50_1

]]></Node>
<StgValue><ssdm name="add_i_i1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="505" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i34.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="506" st_id="66" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i34.split:7 %add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln50_1

]]></Node>
<StgValue><ssdm name="add_i_i1"/></StgValue>
</operation>

<operation id="507" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc.i.i34.split:8 %store_ln50 = store i64 %add_i_i1, i6 %activations2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="508" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i34.split:9 %br_ln48 = br void %for.inc.i.i34

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="509" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i45:0 %i_17 = phi i7 %add_ln36_1, void %for.inc.i45.split, i7 0, void %for.inc.i45.preheader

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="510" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i45:1 %icmp_ln36_1 = icmp_eq  i7 %i_17, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln36_1"/></StgValue>
</operation>

<operation id="511" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i45:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="512" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i45:3 %add_ln36_1 = add i7 %i_17, i7 1

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="513" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i45:4 %br_ln36 = br i1 %icmp_ln36_1, void %for.inc.i45.split, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="514" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i45.split:0 %zext_ln36_1 = zext i7 %i_17

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="515" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i45.split:2 %activations2_addr_3 = getelementptr i64 %activations2, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="activations2_addr_3"/></StgValue>
</operation>

<operation id="516" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i45.split:3 %activations2_load_1 = load i6 %activations2_addr_3

]]></Node>
<StgValue><ssdm name="activations2_load_1"/></StgValue>
</operation>

<operation id="517" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader:0 %br_ln96 = br void %matrix_vector_product_with_bias_output_layer_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="518" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i45.split:3 %activations2_load_1 = load i6 %activations2_addr_3

]]></Node>
<StgValue><ssdm name="activations2_load_1"/></StgValue>
</operation>

<operation id="519" st_id="68" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:4 %sub_i1 = dsub i64 1, i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="520" st_id="69" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:4 %sub_i1 = dsub i64 1, i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="521" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i45.split:8 %bitcast_ln39_2 = bitcast i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln39_2"/></StgValue>
</operation>

<operation id="522" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:9 %xor_ln39_1 = xor i64 %bitcast_ln39_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln39_1"/></StgValue>
</operation>

<operation id="523" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i45.split:10 %bitcast_ln39_3 = bitcast i64 %xor_ln39_1

]]></Node>
<StgValue><ssdm name="bitcast_ln39_3"/></StgValue>
</operation>

<operation id="524" st_id="69" stage="10" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="525" st_id="70" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:4 %sub_i1 = dsub i64 1, i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="526" st_id="70" stage="9" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="527" st_id="71" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:4 %sub_i1 = dsub i64 1, i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="528" st_id="71" stage="8" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="529" st_id="72" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:5 %mul_i1 = dmul i64 %activations2_load_1, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="530" st_id="72" stage="7" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="531" st_id="73" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:5 %mul_i1 = dmul i64 %activations2_load_1, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="532" st_id="73" stage="6" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="533" st_id="74" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:5 %mul_i1 = dmul i64 %activations2_load_1, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="534" st_id="74" stage="5" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="535" st_id="75" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:5 %mul_i1 = dmul i64 %activations2_load_1, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="536" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i45.split:6 %dactivations2_addr = getelementptr i64 %dactivations2, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="dactivations2_addr"/></StgValue>
</operation>

<operation id="537" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc.i45.split:7 %store_ln38 = store i64 %mul_i1, i6 %dactivations2_addr

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="538" st_id="75" stage="4" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="539" st_id="76" stage="3" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="540" st_id="77" stage="2" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="541" st_id="78" stage="1" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="542" st_id="79" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:12 %add_i1 = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="543" st_id="80" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:12 %add_i1 = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="544" st_id="81" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:12 %add_i1 = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="545" st_id="82" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:12 %add_i1 = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="546" st_id="83" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="547" st_id="84" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="548" st_id="85" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="549" st_id="86" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="550" st_id="87" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="551" st_id="88" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="552" st_id="89" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="553" st_id="90" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="554" st_id="91" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="555" st_id="92" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="556" st_id="93" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="557" st_id="94" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="558" st_id="95" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="559" st_id="96" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i45.split:13 %div_i1 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="560" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i45.split:1 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="561" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
for.inc.i45.split:14 %store_ln39 = store i64 %div_i1, i6 %activations2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="562" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i45.split:15 %br_ln36 = br void %for.inc.i45

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="563" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i:0 %activations3_2_4 = phi i64 %activations3_2_5, void %for.inc12.i6019, i64 %activations3_2_1, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="activations3_2_4"/></StgValue>
</operation>

<operation id="564" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i:1 %activations3_1_4 = phi i64 %activations3_1_5, void %for.inc12.i6019, i64 %activations3_1_1, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="activations3_1_4"/></StgValue>
</operation>

<operation id="565" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i:2 %activations3_0_41 = phi i64 %activations3_0_52, void %for.inc12.i6019, i64 %activations3_0_1, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="activations3_0_41"/></StgValue>
</operation>

<operation id="566" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i:3 %j_8 = phi i2 %add_ln96, void %for.inc12.i6019, i2 0, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="567" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i:4 %icmp_ln96 = icmp_eq  i2 %j_8, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="568" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i:5 %add_ln96 = add i2 %j_8, i2 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="569" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i:6 %br_ln96 = br i1 %icmp_ln96, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.split, void %for.inc.i.i68.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="570" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i.split:0 %speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln97"/></StgValue>
</operation>

<operation id="571" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i.split:1 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="572" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i.split:2 %tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %j_8, i6 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="573" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer_loop1_1.i.split:3 %br_ln100 = br void %for.inc.i57

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="574" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i68.preheader:0 %br_ln48 = br void %for.inc.i.i68

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="575" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i57:0 %i_19 = phi i7 %add_ln100, void %for.inc.i57.split, i7 0, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="576" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i57:1 %activations3_0 = phi i64 %add11_i2, void %for.inc.i57.split, i64 0, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="activations3_0"/></StgValue>
</operation>

<operation id="577" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i57:2 %icmp_ln100 = icmp_eq  i7 %i_19, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="578" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i57:3 %add_ln100 = add i7 %i_19, i7 1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="579" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i57:4 %br_ln100 = br i1 %icmp_ln100, void %for.inc.i57.split, void %for.inc12.i60

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="580" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i57.split:0 %zext_ln102 = zext i7 %i_19

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="581" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="7">
<![CDATA[
for.inc.i57.split:1 %zext_ln102_1 = zext i7 %i_19

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="582" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i57.split:4 %add_ln102 = add i8 %zext_ln102_1, i8 %tmp_13

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="583" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i57.split:5 %zext_ln102_2 = zext i8 %add_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102_2"/></StgValue>
</operation>

<operation id="584" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i57.split:6 %weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln102_2

]]></Node>
<StgValue><ssdm name="weights3_addr"/></StgValue>
</operation>

<operation id="585" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i57.split:7 %weights3_load = load i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="weights3_load"/></StgValue>
</operation>

<operation id="586" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i57.split:9 %activations2_addr_4 = getelementptr i64 %activations2, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="activations2_addr_4"/></StgValue>
</operation>

<operation id="587" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i57.split:10 %activations2_load_2 = load i6 %activations2_addr_4

]]></Node>
<StgValue><ssdm name="activations2_load_2"/></StgValue>
</operation>

<operation id="588" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc12.i60:0 %switch_ln102 = switch i2 %j_8, void %branch8, i2 0, void %for.inc12.i6019, i2 1, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln102"/></StgValue>
</operation>

<operation id="589" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
<literal name="j_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch7:0 %br_ln102 = br void %for.inc12.i6019

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="590" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
<literal name="j_8" val="!0"/>
<literal name="j_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch8:0 %br_ln102 = br void %for.inc12.i6019

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="591" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i57.split:7 %weights3_load = load i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="weights3_load"/></StgValue>
</operation>

<operation id="592" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i57.split:8 %bitcast_ln102 = bitcast i64 %weights3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln102"/></StgValue>
</operation>

<operation id="593" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i57.split:10 %activations2_load_2 = load i6 %activations2_addr_4

]]></Node>
<StgValue><ssdm name="activations2_load_2"/></StgValue>
</operation>

<operation id="594" st_id="100" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i57.split:11 %mul8_i2 = dmul i64 %bitcast_ln102, i64 %activations2_load_2

]]></Node>
<StgValue><ssdm name="mul8_i2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="595" st_id="101" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i57.split:11 %mul8_i2 = dmul i64 %bitcast_ln102, i64 %activations2_load_2

]]></Node>
<StgValue><ssdm name="mul8_i2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="596" st_id="102" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i57.split:11 %mul8_i2 = dmul i64 %bitcast_ln102, i64 %activations2_load_2

]]></Node>
<StgValue><ssdm name="mul8_i2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="597" st_id="103" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i57.split:11 %mul8_i2 = dmul i64 %bitcast_ln102, i64 %activations2_load_2

]]></Node>
<StgValue><ssdm name="mul8_i2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="598" st_id="104" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i57.split:12 %add11_i2 = dadd i64 %activations3_0, i64 %mul8_i2

]]></Node>
<StgValue><ssdm name="add11_i2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="599" st_id="105" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i57.split:12 %add11_i2 = dadd i64 %activations3_0, i64 %mul8_i2

]]></Node>
<StgValue><ssdm name="add11_i2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="600" st_id="106" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i57.split:12 %add11_i2 = dadd i64 %activations3_0, i64 %mul8_i2

]]></Node>
<StgValue><ssdm name="add11_i2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="601" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i57.split:2 %speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln101"/></StgValue>
</operation>

<operation id="602" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i57.split:3 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="603" st_id="107" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i57.split:12 %add11_i2 = dadd i64 %activations3_0, i64 %mul8_i2

]]></Node>
<StgValue><ssdm name="add11_i2"/></StgValue>
</operation>

<operation id="604" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i57.split:13 %br_ln100 = br void %for.inc.i57

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="605" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc12.i6019:0 %activations3_2_5 = phi i64 %activations3_0, void %branch8, i64 %activations3_2_4, void %branch7, i64 %activations3_2_4, void %for.inc12.i60

]]></Node>
<StgValue><ssdm name="activations3_2_5"/></StgValue>
</operation>

<operation id="606" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc12.i6019:1 %activations3_1_5 = phi i64 %activations3_1_4, void %branch8, i64 %activations3_0, void %branch7, i64 %activations3_1_4, void %for.inc12.i60

]]></Node>
<StgValue><ssdm name="activations3_1_5"/></StgValue>
</operation>

<operation id="607" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc12.i6019:2 %activations3_0_52 = phi i64 %activations3_0_41, void %branch8, i64 %activations3_0_41, void %branch7, i64 %activations3_0, void %for.inc12.i60

]]></Node>
<StgValue><ssdm name="activations3_0_52"/></StgValue>
</operation>

<operation id="608" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
for.inc12.i6019:3 %br_ln96 = br void %matrix_vector_product_with_bias_output_layer_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="609" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i.i68:0 %activations3_2_6 = phi i64 %activations3_2_7, void %for.inc.i.i68.split15, i64 %activations3_2_4, void %for.inc.i.i68.preheader

]]></Node>
<StgValue><ssdm name="activations3_2_6"/></StgValue>
</operation>

<operation id="610" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i.i68:1 %activations3_1_6 = phi i64 %activations3_1_7, void %for.inc.i.i68.split15, i64 %activations3_1_4, void %for.inc.i.i68.preheader

]]></Node>
<StgValue><ssdm name="activations3_1_6"/></StgValue>
</operation>

<operation id="611" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i.i68:2 %activations3_0_63 = phi i64 %activations3_0_7, void %for.inc.i.i68.split15, i64 %activations3_0_41, void %for.inc.i.i68.preheader

]]></Node>
<StgValue><ssdm name="activations3_0_63"/></StgValue>
</operation>

<operation id="612" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc.i.i68:3 %i_30 = phi i2 %add_ln48_2, void %for.inc.i.i68.split15, i2 0, void %for.inc.i.i68.preheader

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="613" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i.i68:4 %icmp_ln48_2 = icmp_eq  i2 %i_30, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln48_2"/></StgValue>
</operation>

<operation id="614" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i68:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="615" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i.i68:6 %add_ln48_2 = add i2 %i_30, i2 1

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="616" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i68:7 %br_ln48 = br i1 %icmp_ln48_2, void %for.inc.i.i68.split, void %for.inc.i79.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="617" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="2">
<![CDATA[
for.inc.i.i68.split:0 %zext_ln48_2 = zext i2 %i_30

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="618" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i68.split:3 %biases3_addr = getelementptr i64 %biases3, i64 0, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="biases3_addr"/></StgValue>
</operation>

<operation id="619" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="2">
<![CDATA[
for.inc.i.i68.split:4 %biases3_load = load i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="biases3_load"/></StgValue>
</operation>

<operation id="620" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i79.preheader:0 %br_ln36 = br void %for.inc.i79

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="621" st_id="110" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.i.i68.split:2 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_63, i64 %activations3_1_6, i64 %activations3_2_6, i2 %i_30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="622" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="2">
<![CDATA[
for.inc.i.i68.split:4 %biases3_load = load i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="biases3_load"/></StgValue>
</operation>

<operation id="623" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i.i68.split:5 %bitcast_ln50_2 = bitcast i64 %biases3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln50_2"/></StgValue>
</operation>

<operation id="624" st_id="110" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i68.split:6 %activations3_0_3 = dadd i64 %tmp_5, i64 %bitcast_ln50_2

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="625" st_id="111" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i68.split:6 %activations3_0_3 = dadd i64 %tmp_5, i64 %bitcast_ln50_2

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="626" st_id="112" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i68.split:6 %activations3_0_3 = dadd i64 %tmp_5, i64 %bitcast_ln50_2

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="627" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i68.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="628" st_id="113" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i68.split:6 %activations3_0_3 = dadd i64 %tmp_5, i64 %bitcast_ln50_2

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>

<operation id="629" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.i.i68.split:7 %switch_ln50 = switch i2 %i_30, void %branch5, i2 0, void %for.inc.i.i68.split15, i2 1, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln50"/></StgValue>
</operation>

<operation id="630" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch4:0 %br_ln50 = br void %for.inc.i.i68.split15

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="631" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_30" val="!0"/>
<literal name="i_30" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch5:0 %br_ln50 = br void %for.inc.i.i68.split15

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="632" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc.i.i68.split15:0 %activations3_2_7 = phi i64 %activations3_0_3, void %branch5, i64 %activations3_2_6, void %branch4, i64 %activations3_2_6, void %for.inc.i.i68.split

]]></Node>
<StgValue><ssdm name="activations3_2_7"/></StgValue>
</operation>

<operation id="633" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc.i.i68.split15:1 %activations3_1_7 = phi i64 %activations3_1_6, void %branch5, i64 %activations3_0_3, void %branch4, i64 %activations3_1_6, void %for.inc.i.i68.split

]]></Node>
<StgValue><ssdm name="activations3_1_7"/></StgValue>
</operation>

<operation id="634" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc.i.i68.split15:2 %activations3_0_7 = phi i64 %activations3_0_63, void %branch5, i64 %activations3_0_63, void %branch4, i64 %activations3_0_3, void %for.inc.i.i68.split

]]></Node>
<StgValue><ssdm name="activations3_0_7"/></StgValue>
</operation>

<operation id="635" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i68.split15:3 %br_ln48 = br void %for.inc.i.i68

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="636" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i79:0 %activations3_2_8 = phi i64 %activations3_2_9, void %for.inc.i79.split11, i64 %activations3_2_6, void %for.inc.i79.preheader

]]></Node>
<StgValue><ssdm name="activations3_2_8"/></StgValue>
</operation>

<operation id="637" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i79:1 %activations3_1_8 = phi i64 %activations3_1_9, void %for.inc.i79.split11, i64 %activations3_1_6, void %for.inc.i79.preheader

]]></Node>
<StgValue><ssdm name="activations3_1_8"/></StgValue>
</operation>

<operation id="638" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i79:2 %activations3_0_8 = phi i64 %activations3_0_9, void %for.inc.i79.split11, i64 %activations3_0_63, void %for.inc.i79.preheader

]]></Node>
<StgValue><ssdm name="activations3_0_8"/></StgValue>
</operation>

<operation id="639" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc.i79:3 %i_31 = phi i2 %add_ln36_2, void %for.inc.i79.split11, i2 0, void %for.inc.i79.preheader

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="640" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i79:4 %icmp_ln36_2 = icmp_eq  i2 %i_31, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln36_2"/></StgValue>
</operation>

<operation id="641" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i79:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="642" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i79:6 %add_ln36_2 = add i2 %i_31, i2 1

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="643" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i79:7 %br_ln36 = br i1 %icmp_ln36_2, void %for.inc.i79.split, void %for.inc.i84.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="644" st_id="115" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.i79.split:1 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="645" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i84.preheader:0 %br_ln22 = br void %for.inc.i84

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="646" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i79.split:4 %bitcast_ln39_4 = bitcast i64 %tmp_6

]]></Node>
<StgValue><ssdm name="bitcast_ln39_4"/></StgValue>
</operation>

<operation id="647" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:5 %xor_ln39_2 = xor i64 %bitcast_ln39_4, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln39_2"/></StgValue>
</operation>

<operation id="648" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i79.split:6 %bitcast_ln39_5 = bitcast i64 %xor_ln39_2

]]></Node>
<StgValue><ssdm name="bitcast_ln39_5"/></StgValue>
</operation>

<operation id="649" st_id="116" stage="10" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="650" st_id="117" stage="9" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="651" st_id="118" stage="8" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="652" st_id="119" stage="7" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="653" st_id="120" stage="6" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="654" st_id="121" stage="5" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="655" st_id="122" stage="4" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="656" st_id="123" stage="3" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="657" st_id="124" stage="2" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="658" st_id="125" stage="1" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="659" st_id="126" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:8 %add_i2 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="660" st_id="127" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:8 %add_i2 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="661" st_id="128" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:8 %add_i2 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="662" st_id="129" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:8 %add_i2 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="663" st_id="130" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="664" st_id="131" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="665" st_id="132" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="666" st_id="133" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="667" st_id="134" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="668" st_id="135" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="669" st_id="136" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:2 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="670" st_id="136" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="671" st_id="137" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:2 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="672" st_id="137" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="673" st_id="138" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:2 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="674" st_id="138" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="675" st_id="139" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:2 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="676" st_id="139" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="677" st_id="140" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:3 %dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_0"/></StgValue>
</operation>

<operation id="678" st_id="140" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="679" st_id="141" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:3 %dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_0"/></StgValue>
</operation>

<operation id="680" st_id="141" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="681" st_id="142" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:3 %dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_0"/></StgValue>
</operation>

<operation id="682" st_id="142" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="683" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i79.split:0 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="684" st_id="143" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:3 %dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_0"/></StgValue>
</operation>

<operation id="685" st_id="143" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split:9 %activations3_0_4 = ddiv i64 1, i64 %add_i2

]]></Node>
<StgValue><ssdm name="activations3_0_4"/></StgValue>
</operation>

<operation id="686" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.i79.split:10 %switch_ln38 = switch i2 %i_31, void %branch14, i2 0, void %for.inc.i79.split.for.inc.i79.split11_crit_edge, i2 1, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln38"/></StgValue>
</operation>

<operation id="687" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch13:0 %store_ln38 = store i64 %dactivations3_0, i64 %dactivations3_1_05

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="688" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln0 = br void %for.inc.i79.split11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="689" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i79.split.for.inc.i79.split11_crit_edge:0 %store_ln38 = store i64 %dactivations3_0, i64 %dactivations3_0_04

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="690" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i79.split.for.inc.i79.split11_crit_edge:1 %br_ln38 = br void %for.inc.i79.split11

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="691" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_31" val="!0"/>
<literal name="i_31" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch14:0 %store_ln38 = store i64 %dactivations3_0, i64 %dactivations3_2_06

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="692" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_31" val="!0"/>
<literal name="i_31" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln0 = br void %for.inc.i79.split11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="693" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc.i79.split11:0 %activations3_2_9 = phi i64 %activations3_0_4, void %branch14, i64 %activations3_2_8, void %branch13, i64 %activations3_2_8, void %for.inc.i79.split.for.inc.i79.split11_crit_edge

]]></Node>
<StgValue><ssdm name="activations3_2_9"/></StgValue>
</operation>

<operation id="694" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc.i79.split11:1 %activations3_1_9 = phi i64 %activations3_1_8, void %branch14, i64 %activations3_0_4, void %branch13, i64 %activations3_1_8, void %for.inc.i79.split.for.inc.i79.split11_crit_edge

]]></Node>
<StgValue><ssdm name="activations3_1_9"/></StgValue>
</operation>

<operation id="695" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc.i79.split11:2 %activations3_0_9 = phi i64 %activations3_0_8, void %branch14, i64 %activations3_0_8, void %branch13, i64 %activations3_0_4, void %for.inc.i79.split.for.inc.i79.split11_crit_edge

]]></Node>
<StgValue><ssdm name="activations3_0_9"/></StgValue>
</operation>

<operation id="696" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i79.split11:3 %br_ln36 = br void %for.inc.i79

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="697" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc.i84:0 %i_32 = phi i2 %add_ln22, void %for.inc.i84.split, i2 0, void %for.inc.i84.preheader

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="698" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i84:1 %sum = phi i64 %sum_1, void %for.inc.i84.split, i64 0, void %for.inc.i84.preheader

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="699" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i84:2 %icmp_ln22 = icmp_eq  i2 %i_32, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="700" st_id="144" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i84:3 %add_ln22 = add i2 %i_32, i2 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="701" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i84:4 %br_ln22 = br i1 %icmp_ln22, void %for.inc.i84.split, void %for.inc9.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="702" st_id="144" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.i84.split:2 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="703" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i.preheader:0 %br_ln27 = br void %for.inc9.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="704" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i84.split:3 %bitcast_ln24 = bitcast i64 %tmp_7

]]></Node>
<StgValue><ssdm name="bitcast_ln24"/></StgValue>
</operation>

<operation id="705" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:4 %xor_ln24 = xor i64 %bitcast_ln24, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="706" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i84.split:5 %bitcast_ln24_1 = bitcast i64 %xor_ln24

]]></Node>
<StgValue><ssdm name="bitcast_ln24_1"/></StgValue>
</operation>

<operation id="707" st_id="145" stage="10" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:6 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="708" st_id="146" stage="9" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:6 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="709" st_id="147" stage="8" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:6 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="710" st_id="148" stage="7" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:6 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="711" st_id="149" stage="6" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:6 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="712" st_id="150" stage="5" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:6 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="713" st_id="151" stage="4" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:6 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="714" st_id="152" stage="3" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:6 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="715" st_id="153" stage="2" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:6 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="716" st_id="154" stage="1" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:6 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="717" st_id="155" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:7 %sum_1 = dadd i64 %sum, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="718" st_id="156" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:7 %sum_1 = dadd i64 %sum, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="719" st_id="157" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:7 %sum_1 = dadd i64 %sum, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="720" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i84.split:0 %speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln23"/></StgValue>
</operation>

<operation id="721" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i84.split:1 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="722" st_id="158" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i84.split:7 %sum_1 = dadd i64 %sum, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="723" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i84.split:8 %br_ln22 = br void %for.inc.i84

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="724" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc9.i:0 %i_33 = phi i2 %add_ln27, void %for.inc9.i.split40, i2 0, void %for.inc9.i.preheader

]]></Node>
<StgValue><ssdm name="i_33"/></StgValue>
</operation>

<operation id="725" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc9.i:1 %icmp_ln27 = icmp_eq  i2 %i_33, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="726" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc9.i:2 %add_ln27 = add i2 %i_33, i2 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="727" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc9.i:3 %br_ln27 = br i1 %icmp_ln27, void %for.inc9.i.split, void %soft_max.exit

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="728" st_id="159" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc9.i.split:2 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_33

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="729" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="8">
<![CDATA[
soft_max.exit:0 %trunc_ln374 = trunc i8 %i_29

]]></Node>
<StgValue><ssdm name="trunc_ln374"/></StgValue>
</operation>

<operation id="730" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
soft_max.exit:1 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln374, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="731" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
soft_max.exit:2 %sub_ln374 = sub i9 %shl_ln, i9 %zext_ln356

]]></Node>
<StgValue><ssdm name="sub_ln374"/></StgValue>
</operation>

<operation id="732" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
soft_max.exit:3 %br_ln114 = br void %for.inc.i98

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="733" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64">
<![CDATA[
for.inc9.i.split:3 %bitcast_ln29 = bitcast i64 %tmp_8

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="734" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:4 %xor_ln29 = xor i64 %bitcast_ln29, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="735" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64">
<![CDATA[
for.inc9.i.split:5 %bitcast_ln29_1 = bitcast i64 %xor_ln29

]]></Node>
<StgValue><ssdm name="bitcast_ln29_1"/></StgValue>
</operation>

<operation id="736" st_id="160" stage="10" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:6 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="737" st_id="161" stage="9" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:6 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="738" st_id="162" stage="8" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:6 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="739" st_id="163" stage="7" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:6 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="740" st_id="164" stage="6" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:6 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="741" st_id="165" stage="5" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:6 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="742" st_id="166" stage="4" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:6 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="743" st_id="167" stage="3" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:6 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="744" st_id="168" stage="2" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:6 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="745" st_id="169" stage="1" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:6 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="746" st_id="170" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="747" st_id="171" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="748" st_id="172" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="749" st_id="173" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="750" st_id="174" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="751" st_id="175" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="752" st_id="176" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="753" st_id="177" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="754" st_id="178" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="755" st_id="179" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="756" st_id="180" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="757" st_id="181" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="758" st_id="182" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="759" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc9.i.split:0 %speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln28"/></StgValue>
</operation>

<operation id="760" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.i.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="761" st_id="183" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>

<operation id="762" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc9.i.split:8 %switch_ln29 = switch i2 %i_33, void %branch17, i2 0, void %for.inc9.i.split.for.inc9.i.split40_crit_edge, i2 1, void %branch16

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="763" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch16:0 %store_ln29 = store i64 %net_outputs_0, i64 %net_outputs_1_08

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="764" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln29 = br void %for.inc9.i.split40

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="765" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split.for.inc9.i.split40_crit_edge:0 %store_ln29 = store i64 %net_outputs_0, i64 %net_outputs_0_07

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="766" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i.split.for.inc9.i.split40_crit_edge:1 %br_ln29 = br void %for.inc9.i.split40

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="767" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_33" val="!0"/>
<literal name="i_33" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch17:0 %store_ln29 = store i64 %net_outputs_0, i64 %net_outputs_2_09

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="768" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_33" val="!0"/>
<literal name="i_33" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln29 = br void %for.inc9.i.split40

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="769" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i.split40:0 %br_ln27 = br void %for.inc9.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="770" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc.i98:0 %i_34 = phi i2 0, void %soft_max.exit, i2 %add_ln114, void %for.inc.i98.split51

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="771" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i98:1 %icmp_ln114 = icmp_eq  i2 %i_34, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="772" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i98:2 %add_ln114 = add i2 %i_34, i2 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="773" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i98:3 %br_ln114 = br i1 %icmp_ln114, void %for.inc.i98.split, void %get_delta_matrix_weights3_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="774" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="2">
<![CDATA[
for.inc.i98.split:6 %zext_ln114 = zext i2 %i_34

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="775" st_id="184" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i98.split:10 %add_ln116 = add i9 %zext_ln114, i9 %sub_ln374

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="776" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i98.split:11 %zext_ln116 = zext i9 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="777" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i98.split:12 %training_targets_addr = getelementptr i64 %training_targets, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="training_targets_addr"/></StgValue>
</operation>

<operation id="778" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i98.split:13 %training_targets_load = load i9 %training_targets_addr

]]></Node>
<StgValue><ssdm name="training_targets_load"/></StgValue>
</operation>

<operation id="779" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.preheader:0 %br_ln125 = br void %get_delta_matrix_weights3_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="780" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i98.split:3 %net_outputs_0_07_load = load i64 %net_outputs_0_07

]]></Node>
<StgValue><ssdm name="net_outputs_0_07_load"/></StgValue>
</operation>

<operation id="781" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i98.split:4 %net_outputs_1_08_load = load i64 %net_outputs_1_08

]]></Node>
<StgValue><ssdm name="net_outputs_1_08_load"/></StgValue>
</operation>

<operation id="782" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i98.split:5 %net_outputs_2_09_load = load i64 %net_outputs_2_09

]]></Node>
<StgValue><ssdm name="net_outputs_2_09_load"/></StgValue>
</operation>

<operation id="783" st_id="185" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.i98.split:9 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %net_outputs_0_07_load, i64 %net_outputs_1_08_load, i64 %net_outputs_2_09_load, i2 %i_34

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="784" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i98.split:13 %training_targets_load = load i9 %training_targets_addr

]]></Node>
<StgValue><ssdm name="training_targets_load"/></StgValue>
</operation>

<operation id="785" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i98.split:14 %bitcast_ln116 = bitcast i64 %training_targets_load

]]></Node>
<StgValue><ssdm name="bitcast_ln116"/></StgValue>
</operation>

<operation id="786" st_id="185" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i98.split:15 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln116

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="787" st_id="186" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i98.split:15 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln116

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="788" st_id="187" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i98.split:15 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln116

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="789" st_id="188" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i98.split:15 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln116

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="790" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i98.split:0 %dactivations3_0_04_load = load i64 %dactivations3_0_04

]]></Node>
<StgValue><ssdm name="dactivations3_0_04_load"/></StgValue>
</operation>

<operation id="791" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i98.split:1 %dactivations3_1_05_load = load i64 %dactivations3_1_05

]]></Node>
<StgValue><ssdm name="dactivations3_1_05_load"/></StgValue>
</operation>

<operation id="792" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i98.split:2 %dactivations3_2_06_load = load i64 %dactivations3_2_06

]]></Node>
<StgValue><ssdm name="dactivations3_2_06_load"/></StgValue>
</operation>

<operation id="793" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i98.split:16 %bitcast_ln116_1 = bitcast i64 %sub_i4

]]></Node>
<StgValue><ssdm name="bitcast_ln116_1"/></StgValue>
</operation>

<operation id="794" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i98.split:17 %xor_ln116 = xor i64 %bitcast_ln116_1, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln116"/></StgValue>
</operation>

<operation id="795" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i98.split:18 %bitcast_ln116_2 = bitcast i64 %xor_ln116

]]></Node>
<StgValue><ssdm name="bitcast_ln116_2"/></StgValue>
</operation>

<operation id="796" st_id="189" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.i98.split:19 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %dactivations3_0_04_load, i64 %dactivations3_1_05_load, i64 %dactivations3_2_06_load, i2 %i_34

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="797" st_id="189" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i98.split:20 %output_difference_0 = dmul i64 %bitcast_ln116_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_0"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="798" st_id="190" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i98.split:20 %output_difference_0 = dmul i64 %bitcast_ln116_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_0"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="799" st_id="191" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i98.split:20 %output_difference_0 = dmul i64 %bitcast_ln116_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_0"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="800" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i98.split:7 %speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln115"/></StgValue>
</operation>

<operation id="801" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i98.split:8 %specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln117"/></StgValue>
</operation>

<operation id="802" st_id="192" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i98.split:20 %output_difference_0 = dmul i64 %bitcast_ln116_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_0"/></StgValue>
</operation>

<operation id="803" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.i98.split:21 %switch_ln116 = switch i2 %i_34, void %branch20, i2 0, void %for.inc.i98.split.for.inc.i98.split51_crit_edge, i2 1, void %branch19

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>

<operation id="804" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch19:0 %store_ln116 = store i64 %output_difference_0, i64 %output_difference_1_024

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="805" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln116 = br void %for.inc.i98.split51

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="806" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i98.split.for.inc.i98.split51_crit_edge:0 %store_ln116 = store i64 %output_difference_0, i64 %output_difference_0_023

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="807" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i98.split.for.inc.i98.split51_crit_edge:1 %br_ln116 = br void %for.inc.i98.split51

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="808" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_34" val="!0"/>
<literal name="i_34" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch20:0 %store_ln116 = store i64 %output_difference_0, i64 %output_difference_2_025

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="809" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_34" val="!0"/>
<literal name="i_34" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln116 = br void %for.inc.i98.split51

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="810" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i98.split51:0 %br_ln114 = br void %for.inc.i98

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="811" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i:0 %i_24 = phi i7 %add_ln125, void %for.inc9.i109, i7 0, void %get_delta_matrix_weights3_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="812" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i:1 %icmp_ln125 = icmp_eq  i7 %i_24, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="813" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i:2 %add_ln125 = add i7 %i_24, i7 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="814" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i:3 %br_ln125 = br i1 %icmp_ln125, void %get_delta_matrix_weights3_loop1_1.i.split, void %get_oracle_activations2_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="815" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="7">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:0 %zext_ln125 = zext i7 %i_24

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="816" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:4 %activations2_addr_5 = getelementptr i64 %activations2, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="activations2_addr_5"/></StgValue>
</operation>

<operation id="817" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="6">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:5 %activations2_load_3 = load i6 %activations2_addr_5

]]></Node>
<StgValue><ssdm name="activations2_load_3"/></StgValue>
</operation>

<operation id="818" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
get_oracle_activations2_loop1_1.i.preheader:0 %br_ln141 = br void %get_oracle_activations2_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="819" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="7">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:1 %zext_ln125_1 = zext i7 %i_24

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="820" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:2 %speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln126"/></StgValue>
</operation>

<operation id="821" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:3 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="822" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="6">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:5 %activations2_load_3 = load i6 %activations2_addr_5

]]></Node>
<StgValue><ssdm name="activations2_load_3"/></StgValue>
</operation>

<operation id="823" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="7">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:6 %empty_51 = trunc i7 %i_24

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="824" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:7 %p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_51, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="825" st_id="194" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:8 %empty_52 = sub i8 %p_shl1, i8 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="826" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
get_delta_matrix_weights3_loop1_1.i.split:9 %br_ln128 = br void %for.inc.i107

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="827" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc.i107:0 %j_9 = phi i2 %add_ln128, void %for.inc.i107.split, i2 0, void %get_delta_matrix_weights3_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="828" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i107:1 %icmp_ln128 = icmp_eq  i2 %j_9, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="829" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i107:2 %add_ln128 = add i2 %j_9, i2 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="830" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i107:3 %br_ln128 = br i1 %icmp_ln128, void %for.inc.i107.split, void %for.inc9.i109

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="831" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i107.split:0 %output_difference_0_023_load = load i64 %output_difference_0_023

]]></Node>
<StgValue><ssdm name="output_difference_0_023_load"/></StgValue>
</operation>

<operation id="832" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i107.split:1 %output_difference_1_024_load = load i64 %output_difference_1_024

]]></Node>
<StgValue><ssdm name="output_difference_1_024_load"/></StgValue>
</operation>

<operation id="833" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i107.split:2 %output_difference_2_025_load = load i64 %output_difference_2_025

]]></Node>
<StgValue><ssdm name="output_difference_2_025_load"/></StgValue>
</operation>

<operation id="834" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="2">
<![CDATA[
for.inc.i107.split:3 %zext_ln128 = zext i2 %j_9

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="835" st_id="195" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.i107.split:6 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %output_difference_0_023_load, i64 %output_difference_1_024_load, i64 %output_difference_2_025_load, i2 %j_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="836" st_id="195" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i107.split:7 %mul_i4 = dmul i64 %activations2_load_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="837" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i107.split:8 %add_ln130 = add i8 %zext_ln128, i8 %empty_52

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="838" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i109:0 %br_ln125 = br void %get_delta_matrix_weights3_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="839" st_id="196" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i107.split:7 %mul_i4 = dmul i64 %activations2_load_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="840" st_id="197" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i107.split:7 %mul_i4 = dmul i64 %activations2_load_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="841" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i107.split:4 %speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln129"/></StgValue>
</operation>

<operation id="842" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i107.split:5 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="843" st_id="198" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i107.split:7 %mul_i4 = dmul i64 %activations2_load_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="844" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i107.split:9 %zext_ln130 = zext i8 %add_ln130

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="845" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i107.split:10 %delta_weights3_addr = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="delta_weights3_addr"/></StgValue>
</operation>

<operation id="846" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
for.inc.i107.split:11 %store_ln130 = store i64 %mul_i4, i8 %delta_weights3_addr

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="847" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i107.split:12 %br_ln128 = br void %for.inc.i107

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="848" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
get_oracle_activations2_loop1_1.i:0 %i_25 = phi i7 %add_ln141, void %for.inc19.i, i7 0, void %get_oracle_activations2_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="849" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_oracle_activations2_loop1_1.i:1 %icmp_ln141 = icmp_eq  i7 %i_25, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="850" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_oracle_activations2_loop1_1.i:2 %add_ln141 = add i7 %i_25, i7 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="851" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_oracle_activations2_loop1_1.i:3 %br_ln141 = br i1 %icmp_ln141, void %get_oracle_activations2_loop1_1.i.split, void %get_delta_matrix_weights2_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="852" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="7">
<![CDATA[
get_oracle_activations2_loop1_1.i.split:0 %zext_ln141 = zext i7 %i_25

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="853" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="7">
<![CDATA[
get_oracle_activations2_loop1_1.i.split:1 %zext_ln141_1 = zext i7 %i_25

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="854" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_oracle_activations2_loop1_1.i.split:2 %speclooptripcount_ln142 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln142"/></StgValue>
</operation>

<operation id="855" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_oracle_activations2_loop1_1.i.split:3 %specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln150"/></StgValue>
</operation>

<operation id="856" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_oracle_activations2_loop1_1.i.split:4 %oracle_activations2_addr = getelementptr i64 %oracle_activations2, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr"/></StgValue>
</operation>

<operation id="857" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="7">
<![CDATA[
get_oracle_activations2_loop1_1.i.split:5 %empty_53 = trunc i7 %i_25

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="858" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
get_oracle_activations2_loop1_1.i.split:6 %p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_53, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="859" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
get_oracle_activations2_loop1_1.i.split:7 %empty_54 = sub i8 %p_shl2, i8 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="860" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
get_oracle_activations2_loop1_1.i.split:8 %br_ln145 = br void %for.inc.i120

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="861" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i.preheader:0 %br_ln158 = br void %get_delta_matrix_weights2_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="862" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc.i120:0 %j_10 = phi i2 %add_ln145, void %for.inc.i120.split, i2 0, void %get_oracle_activations2_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="863" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i120:1 %add113_i113 = phi i64 %add11_i3, void %for.inc.i120.split, i64 0, void %get_oracle_activations2_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="add113_i113"/></StgValue>
</operation>

<operation id="864" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i120:2 %icmp_ln145 = icmp_eq  i2 %j_10, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="865" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i120:3 %add_ln145 = add i2 %j_10, i2 1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="866" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i120:4 %br_ln145 = br i1 %icmp_ln145, void %for.inc.i120.split, void %for.inc19.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="867" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="2">
<![CDATA[
for.inc.i120.split:3 %zext_ln145 = zext i2 %j_10

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="868" st_id="200" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i120.split:7 %add_ln147 = add i8 %zext_ln145, i8 %empty_54

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="869" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i120.split:8 %zext_ln147 = zext i8 %add_ln147

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="870" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i120.split:9 %weights3_addr_2 = getelementptr i64 %weights3, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="weights3_addr_2"/></StgValue>
</operation>

<operation id="871" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i120.split:10 %weights3_load_2 = load i8 %weights3_addr_2

]]></Node>
<StgValue><ssdm name="weights3_load_2"/></StgValue>
</operation>

<operation id="872" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i:0 %dactivations2_addr_1 = getelementptr i64 %dactivations2, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="dactivations2_addr_1"/></StgValue>
</operation>

<operation id="873" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="6">
<![CDATA[
for.inc19.i:1 %dactivations2_load = load i6 %dactivations2_addr_1

]]></Node>
<StgValue><ssdm name="dactivations2_load"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="874" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i120.split:0 %output_difference_0_023_load_1 = load i64 %output_difference_0_023

]]></Node>
<StgValue><ssdm name="output_difference_0_023_load_1"/></StgValue>
</operation>

<operation id="875" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i120.split:1 %output_difference_1_024_load_1 = load i64 %output_difference_1_024

]]></Node>
<StgValue><ssdm name="output_difference_1_024_load_1"/></StgValue>
</operation>

<operation id="876" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i120.split:2 %output_difference_2_025_load_1 = load i64 %output_difference_2_025

]]></Node>
<StgValue><ssdm name="output_difference_2_025_load_1"/></StgValue>
</operation>

<operation id="877" st_id="201" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.i120.split:6 %tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %output_difference_0_023_load_1, i64 %output_difference_1_024_load_1, i64 %output_difference_2_025_load_1, i2 %j_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="878" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i120.split:10 %weights3_load_2 = load i8 %weights3_addr_2

]]></Node>
<StgValue><ssdm name="weights3_load_2"/></StgValue>
</operation>

<operation id="879" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i120.split:11 %bitcast_ln147 = bitcast i64 %weights3_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln147"/></StgValue>
</operation>

<operation id="880" st_id="201" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i120.split:12 %mul8_i3 = dmul i64 %tmp_11, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="mul8_i3"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="881" st_id="202" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i120.split:12 %mul8_i3 = dmul i64 %tmp_11, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="mul8_i3"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="882" st_id="203" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i120.split:12 %mul8_i3 = dmul i64 %tmp_11, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="mul8_i3"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="883" st_id="204" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i120.split:12 %mul8_i3 = dmul i64 %tmp_11, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="mul8_i3"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="884" st_id="205" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i120.split:13 %add11_i3 = dadd i64 %add113_i113, i64 %mul8_i3

]]></Node>
<StgValue><ssdm name="add11_i3"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="885" st_id="206" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i120.split:13 %add11_i3 = dadd i64 %add113_i113, i64 %mul8_i3

]]></Node>
<StgValue><ssdm name="add11_i3"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="886" st_id="207" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i120.split:13 %add11_i3 = dadd i64 %add113_i113, i64 %mul8_i3

]]></Node>
<StgValue><ssdm name="add11_i3"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="887" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i120.split:4 %speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln146"/></StgValue>
</operation>

<operation id="888" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i120.split:5 %specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln148"/></StgValue>
</operation>

<operation id="889" st_id="208" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i120.split:13 %add11_i3 = dadd i64 %add113_i113, i64 %mul8_i3

]]></Node>
<StgValue><ssdm name="add11_i3"/></StgValue>
</operation>

<operation id="890" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i120.split:14 %br_ln145 = br void %for.inc.i120

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="891" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="6">
<![CDATA[
for.inc19.i:1 %dactivations2_load = load i6 %dactivations2_addr_1

]]></Node>
<StgValue><ssdm name="dactivations2_load"/></StgValue>
</operation>

<operation id="892" st_id="209" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.i:2 %mul16_i = dmul i64 %add113_i113, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul16_i"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="893" st_id="210" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.i:2 %mul16_i = dmul i64 %add113_i113, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul16_i"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="894" st_id="211" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.i:2 %mul16_i = dmul i64 %add113_i113, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul16_i"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="895" st_id="212" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.i:2 %mul16_i = dmul i64 %add113_i113, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul16_i"/></StgValue>
</operation>

<operation id="896" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc19.i:3 %store_ln149 = store i64 %mul16_i, i6 %oracle_activations2_addr

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="897" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
for.inc19.i:4 %br_ln141 = br void %get_oracle_activations2_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="898" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i:0 %i_26 = phi i7 %add_ln158, void %for.inc9.i134, i7 0, void %get_delta_matrix_weights2_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="899" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i:1 %icmp_ln158 = icmp_eq  i7 %i_26, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="900" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i:2 %add_ln158 = add i7 %i_26, i7 1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="901" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i:3 %br_ln158 = br i1 %icmp_ln158, void %get_delta_matrix_weights2_loop1_1.i.split, void %get_oracle_activations1_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="902" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="7">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i.split:0 %zext_ln158 = zext i7 %i_26

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="903" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i.split:3 %activations1_addr_5 = getelementptr i64 %activations1, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="activations1_addr_5"/></StgValue>
</operation>

<operation id="904" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="6">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i.split:4 %activations1_load_3 = load i6 %activations1_addr_5

]]></Node>
<StgValue><ssdm name="activations1_load_3"/></StgValue>
</operation>

<operation id="905" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="7">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i.split:5 %empty_55 = trunc i7 %i_26

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="906" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
get_oracle_activations1_loop1_1.i.preheader:0 %br_ln174 = br void %get_oracle_activations1_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="907" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i.split:1 %speclooptripcount_ln159 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln159"/></StgValue>
</operation>

<operation id="908" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i.split:2 %specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln165"/></StgValue>
</operation>

<operation id="909" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="6">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i.split:4 %activations1_load_3 = load i6 %activations1_addr_5

]]></Node>
<StgValue><ssdm name="activations1_load_3"/></StgValue>
</operation>

<operation id="910" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i.split:6 %tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_55, i6 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="911" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
get_delta_matrix_weights2_loop1_1.i.split:7 %br_ln161 = br void %for.inc.i131

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="912" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i131:0 %j_11 = phi i7 %add_ln161, void %for.inc.i131.split, i7 0, void %get_delta_matrix_weights2_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="913" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i131:1 %icmp_ln161 = icmp_eq  i7 %j_11, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="914" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i131:2 %add_ln161 = add i7 %j_11, i7 1

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="915" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i131:3 %br_ln161 = br i1 %icmp_ln161, void %for.inc.i131.split, void %for.inc9.i134

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="916" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i131.split:0 %zext_ln161 = zext i7 %j_11

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="917" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="7">
<![CDATA[
for.inc.i131.split:1 %zext_ln161_1 = zext i7 %j_11

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="918" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i131.split:4 %oracle_activations2_addr_1 = getelementptr i64 %oracle_activations2, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_1"/></StgValue>
</operation>

<operation id="919" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i131.split:5 %oracle_activations2_load = load i6 %oracle_activations2_addr_1

]]></Node>
<StgValue><ssdm name="oracle_activations2_load"/></StgValue>
</operation>

<operation id="920" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i131.split:7 %add_ln163 = add i12 %zext_ln161_1, i12 %tmp_14

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="921" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i134:0 %br_ln158 = br void %get_delta_matrix_weights2_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="922" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i131.split:5 %oracle_activations2_load = load i6 %oracle_activations2_addr_1

]]></Node>
<StgValue><ssdm name="oracle_activations2_load"/></StgValue>
</operation>

<operation id="923" st_id="216" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i131.split:6 %mul_i5 = dmul i64 %activations1_load_3, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="924" st_id="217" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i131.split:6 %mul_i5 = dmul i64 %activations1_load_3, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="925" st_id="218" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i131.split:6 %mul_i5 = dmul i64 %activations1_load_3, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="926" st_id="219" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i131.split:6 %mul_i5 = dmul i64 %activations1_load_3, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="927" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i131.split:2 %speclooptripcount_ln162 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln162"/></StgValue>
</operation>

<operation id="928" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i131.split:3 %specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln164"/></StgValue>
</operation>

<operation id="929" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i131.split:8 %zext_ln163 = zext i12 %add_ln163

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="930" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i131.split:9 %delta_weights2_addr = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="delta_weights2_addr"/></StgValue>
</operation>

<operation id="931" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
for.inc.i131.split:10 %store_ln163 = store i64 %mul_i5, i12 %delta_weights2_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="932" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i131.split:11 %br_ln161 = br void %for.inc.i131

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="933" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
get_oracle_activations1_loop1_1.i:0 %i_27 = phi i7 %add_ln174, void %for.inc19.i150, i7 0, void %get_oracle_activations1_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="934" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_oracle_activations1_loop1_1.i:1 %icmp_ln174 = icmp_eq  i7 %i_27, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="935" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_oracle_activations1_loop1_1.i:2 %add_ln174 = add i7 %i_27, i7 1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="936" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_oracle_activations1_loop1_1.i:3 %br_ln174 = br i1 %icmp_ln174, void %get_oracle_activations1_loop1_1.i.split, void %get_delta_matrix_weights1_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="937" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="7">
<![CDATA[
get_oracle_activations1_loop1_1.i.split:0 %zext_ln174 = zext i7 %i_27

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="938" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_oracle_activations1_loop1_1.i.split:1 %speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln175"/></StgValue>
</operation>

<operation id="939" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_oracle_activations1_loop1_1.i.split:2 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="940" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_oracle_activations1_loop1_1.i.split:3 %oracle_activations1_addr = getelementptr i64 %oracle_activations1, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr"/></StgValue>
</operation>

<operation id="941" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="7">
<![CDATA[
get_oracle_activations1_loop1_1.i.split:4 %empty_56 = trunc i7 %i_27

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="942" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
get_oracle_activations1_loop1_1.i.split:5 %tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_56, i6 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="943" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
get_oracle_activations1_loop1_1.i.split:6 %br_ln178 = br void %for.inc.i145

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="944" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.preheader:0 %br_ln191 = br void %get_delta_matrix_weights1_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="945" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i145:0 %j_12 = phi i7 %add_ln178, void %for.inc.i145.split, i7 0, void %get_oracle_activations1_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="946" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i145:1 %add113_i138 = phi i64 %add11_i4, void %for.inc.i145.split, i64 0, void %get_oracle_activations1_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="add113_i138"/></StgValue>
</operation>

<operation id="947" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i145:2 %icmp_ln178 = icmp_eq  i7 %j_12, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="948" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i145:3 %add_ln178 = add i7 %j_12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="949" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i145:4 %br_ln178 = br i1 %icmp_ln178, void %for.inc.i145.split, void %for.inc19.i150

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="950" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="7">
<![CDATA[
for.inc.i145.split:1 %zext_ln178_1 = zext i7 %j_12

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="951" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.i145.split:6 %add_ln180 = add i12 %zext_ln178_1, i12 %tmp_15

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="952" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i145.split:7 %zext_ln180 = zext i12 %add_ln180

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="953" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i145.split:8 %weights2_addr_2 = getelementptr i64 %weights2, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="weights2_addr_2"/></StgValue>
</operation>

<operation id="954" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i145.split:9 %weights2_load_2 = load i12 %weights2_addr_2

]]></Node>
<StgValue><ssdm name="weights2_load_2"/></StgValue>
</operation>

<operation id="955" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc19.i150:0 %dactivations1_addr_1 = getelementptr i64 %dactivations1, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="dactivations1_addr_1"/></StgValue>
</operation>

<operation id="956" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="6">
<![CDATA[
for.inc19.i150:1 %dactivations1_load = load i6 %dactivations1_addr_1

]]></Node>
<StgValue><ssdm name="dactivations1_load"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="957" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i145.split:0 %zext_ln178 = zext i7 %j_12

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="958" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i145.split:4 %oracle_activations2_addr_2 = getelementptr i64 %oracle_activations2, i64 0, i64 %zext_ln178

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_2"/></StgValue>
</operation>

<operation id="959" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i145.split:5 %oracle_activations2_load_1 = load i6 %oracle_activations2_addr_2

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_1"/></StgValue>
</operation>

<operation id="960" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="12">
<![CDATA[
for.inc.i145.split:9 %weights2_load_2 = load i12 %weights2_addr_2

]]></Node>
<StgValue><ssdm name="weights2_load_2"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="961" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i145.split:5 %oracle_activations2_load_1 = load i6 %oracle_activations2_addr_2

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_1"/></StgValue>
</operation>

<operation id="962" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i145.split:10 %bitcast_ln180 = bitcast i64 %weights2_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln180"/></StgValue>
</operation>

<operation id="963" st_id="224" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i145.split:11 %mul8_i4 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln180

]]></Node>
<StgValue><ssdm name="mul8_i4"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="964" st_id="225" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i145.split:11 %mul8_i4 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln180

]]></Node>
<StgValue><ssdm name="mul8_i4"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="965" st_id="226" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i145.split:11 %mul8_i4 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln180

]]></Node>
<StgValue><ssdm name="mul8_i4"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="966" st_id="227" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i145.split:11 %mul8_i4 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln180

]]></Node>
<StgValue><ssdm name="mul8_i4"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="967" st_id="228" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i145.split:12 %add11_i4 = dadd i64 %add113_i138, i64 %mul8_i4

]]></Node>
<StgValue><ssdm name="add11_i4"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="968" st_id="229" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i145.split:12 %add11_i4 = dadd i64 %add113_i138, i64 %mul8_i4

]]></Node>
<StgValue><ssdm name="add11_i4"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="969" st_id="230" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i145.split:12 %add11_i4 = dadd i64 %add113_i138, i64 %mul8_i4

]]></Node>
<StgValue><ssdm name="add11_i4"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="970" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i145.split:2 %speclooptripcount_ln179 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln179"/></StgValue>
</operation>

<operation id="971" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i145.split:3 %specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="972" st_id="231" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i145.split:12 %add11_i4 = dadd i64 %add113_i138, i64 %mul8_i4

]]></Node>
<StgValue><ssdm name="add11_i4"/></StgValue>
</operation>

<operation id="973" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i145.split:13 %br_ln178 = br void %for.inc.i145

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="974" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="6">
<![CDATA[
for.inc19.i150:1 %dactivations1_load = load i6 %dactivations1_addr_1

]]></Node>
<StgValue><ssdm name="dactivations1_load"/></StgValue>
</operation>

<operation id="975" st_id="232" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.i150:2 %mul16_i1 = dmul i64 %add113_i138, i64 %dactivations1_load

]]></Node>
<StgValue><ssdm name="mul16_i1"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="976" st_id="233" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.i150:2 %mul16_i1 = dmul i64 %add113_i138, i64 %dactivations1_load

]]></Node>
<StgValue><ssdm name="mul16_i1"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="977" st_id="234" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.i150:2 %mul16_i1 = dmul i64 %add113_i138, i64 %dactivations1_load

]]></Node>
<StgValue><ssdm name="mul16_i1"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="978" st_id="235" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc19.i150:2 %mul16_i1 = dmul i64 %add113_i138, i64 %dactivations1_load

]]></Node>
<StgValue><ssdm name="mul16_i1"/></StgValue>
</operation>

<operation id="979" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc19.i150:3 %store_ln182 = store i64 %mul16_i1, i6 %oracle_activations1_addr

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="980" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
for.inc19.i150:4 %br_ln174 = br void %get_oracle_activations1_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="981" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i:0 %i_28 = phi i4 %add_ln191, void %for.inc9.i162, i4 0, void %get_delta_matrix_weights1_loop1_1.i.preheader

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="982" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i:1 %icmp_ln191 = icmp_eq  i4 %i_28, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="983" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i:2 %add_ln191 = add i4 %i_28, i4 1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="984" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i:3 %br_ln191 = br i1 %icmp_ln191, void %get_delta_matrix_weights1_loop1_1.i.split, void %get_delta_matrix_weights1.exit

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="985" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="4">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:0 %zext_ln191 = zext i4 %i_28

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="986" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:3 %arrayidx10_sum197 = add i12 %zext_ln191, i12 %phi_mul1_load

]]></Node>
<StgValue><ssdm name="arrayidx10_sum197"/></StgValue>
</operation>

<operation id="987" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="12">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:4 %arrayidx10_sum197_cast = zext i12 %arrayidx10_sum197

]]></Node>
<StgValue><ssdm name="arrayidx10_sum197_cast"/></StgValue>
</operation>

<operation id="988" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:5 %training_data_addr_1 = getelementptr i64 %training_data, i64 0, i64 %arrayidx10_sum197_cast

]]></Node>
<StgValue><ssdm name="training_data_addr_1"/></StgValue>
</operation>

<operation id="989" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="12">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:6 %training_data_load_1 = load i12 %training_data_addr_1

]]></Node>
<StgValue><ssdm name="training_data_load_1"/></StgValue>
</operation>

<operation id="990" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64">
<![CDATA[
get_delta_matrix_weights1.exit:0 %output_difference_0_023_load_2 = load i64 %output_difference_0_023

]]></Node>
<StgValue><ssdm name="output_difference_0_023_load_2"/></StgValue>
</operation>

<operation id="991" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64">
<![CDATA[
get_delta_matrix_weights1.exit:1 %output_difference_1_024_load_2 = load i64 %output_difference_1_024

]]></Node>
<StgValue><ssdm name="output_difference_1_024_load_2"/></StgValue>
</operation>

<operation id="992" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64">
<![CDATA[
get_delta_matrix_weights1.exit:2 %output_difference_2_025_load31 = load i64 %output_difference_2_025

]]></Node>
<StgValue><ssdm name="output_difference_2_025_load31"/></StgValue>
</operation>

<operation id="993" st_id="236" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64">
<![CDATA[
get_delta_matrix_weights1.exit:3 %call_ln380 = call void @update_weights.1, i64 %weights1, i64 %weights2, i64 %weights3, i64 %delta_weights1, i64 %delta_weights2, i64 %delta_weights3, i64 %biases1, i64 %biases2, i64 %biases3, i64 %oracle_activations1, i64 %oracle_activations2, i64 %output_difference_0_023_load_2, i64 %output_difference_1_024_load_2, i64 %output_difference_2_025_load31

]]></Node>
<StgValue><ssdm name="call_ln380"/></StgValue>
</operation>

<operation id="994" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
get_delta_matrix_weights1.exit:4 %store_ln39 = store i64 %activations3_2_8, i64 %activations3_2_0

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="995" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
get_delta_matrix_weights1.exit:5 %store_ln39 = store i64 %activations3_1_8, i64 %activations3_1_0

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="996" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
get_delta_matrix_weights1.exit:6 %store_ln39 = store i64 %activations3_0_8, i64 %activations3_0_0

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="997" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
get_delta_matrix_weights1.exit:7 %store_ln338 = store i8 %add_ln356, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="998" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln191" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
get_delta_matrix_weights1.exit:8 %store_ln356 = store i12 %add_ln356_1, i12 %phi_mul1

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="999" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:1 %speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln192"/></StgValue>
</operation>

<operation id="1000" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:2 %specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln198"/></StgValue>
</operation>

<operation id="1001" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="12">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:6 %training_data_load_1 = load i12 %training_data_addr_1

]]></Node>
<StgValue><ssdm name="training_data_load_1"/></StgValue>
</operation>

<operation id="1002" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:7 %empty_57 = bitcast i64 %training_data_load_1

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1003" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:8 %tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_28, i6 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1004" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
get_delta_matrix_weights1_loop1_1.i.split:9 %br_ln194 = br void %for.inc.i159

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1005" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i159:0 %j_13 = phi i7 %add_ln194, void %for.inc.i159.split, i7 0, void %get_delta_matrix_weights1_loop1_1.i.split

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="1006" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i159:1 %icmp_ln194 = icmp_eq  i7 %j_13, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="1007" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i159:2 %add_ln194 = add i7 %j_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>

<operation id="1008" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i159:3 %br_ln194 = br i1 %icmp_ln194, void %for.inc.i159.split, void %for.inc9.i162

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="1009" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i159.split:0 %zext_ln194 = zext i7 %j_13

]]></Node>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</operation>

<operation id="1010" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="7">
<![CDATA[
for.inc.i159.split:1 %zext_ln194_1 = zext i7 %j_13

]]></Node>
<StgValue><ssdm name="zext_ln194_1"/></StgValue>
</operation>

<operation id="1011" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i159.split:4 %oracle_activations1_addr_1 = getelementptr i64 %oracle_activations1, i64 0, i64 %zext_ln194

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_1"/></StgValue>
</operation>

<operation id="1012" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i159.split:5 %oracle_activations1_load = load i6 %oracle_activations1_addr_1

]]></Node>
<StgValue><ssdm name="oracle_activations1_load"/></StgValue>
</operation>

<operation id="1013" st_id="238" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i159.split:7 %add_ln196 = add i10 %zext_ln194_1, i10 %tmp_16

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="1014" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i162:0 %br_ln191 = br void %get_delta_matrix_weights1_loop1_1.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1015" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i159.split:5 %oracle_activations1_load = load i6 %oracle_activations1_addr_1

]]></Node>
<StgValue><ssdm name="oracle_activations1_load"/></StgValue>
</operation>

<operation id="1016" st_id="239" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i159.split:6 %mul_i6 = dmul i64 %empty_57, i64 %oracle_activations1_load

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1017" st_id="240" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i159.split:6 %mul_i6 = dmul i64 %empty_57, i64 %oracle_activations1_load

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1018" st_id="241" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i159.split:6 %mul_i6 = dmul i64 %empty_57, i64 %oracle_activations1_load

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1019" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i159.split:2 %speclooptripcount_ln195 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln195"/></StgValue>
</operation>

<operation id="1020" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i159.split:3 %specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="1021" st_id="242" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i159.split:6 %mul_i6 = dmul i64 %empty_57, i64 %oracle_activations1_load

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="1022" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i159.split:8 %zext_ln196 = zext i10 %add_ln196

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="1023" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i159.split:9 %delta_weights1_addr = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="delta_weights1_addr"/></StgValue>
</operation>

<operation id="1024" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
for.inc.i159.split:10 %store_ln196 = store i64 %mul_i6, i10 %delta_weights1_addr

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="1025" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i159.split:11 %br_ln194 = br void %for.inc.i159

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1026" st_id="243" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64">
<![CDATA[
get_delta_matrix_weights1.exit:3 %call_ln380 = call void @update_weights.1, i64 %weights1, i64 %weights2, i64 %weights3, i64 %delta_weights1, i64 %delta_weights2, i64 %delta_weights3, i64 %biases1, i64 %biases2, i64 %biases3, i64 %oracle_activations1, i64 %oracle_activations2, i64 %output_difference_0_023_load_2, i64 %output_difference_1_024_load_2, i64 %output_difference_2_025_load31

]]></Node>
<StgValue><ssdm name="call_ln380"/></StgValue>
</operation>

<operation id="1027" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
get_delta_matrix_weights1.exit:9 %br_ln356 = br void %backprop_loop1_1

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
