<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_dvp_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_dvp" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="4fs"></ZoomEndTime>
      <Cursor1Time time="61fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="204"></NameColumnWidth>
      <ValueColumnWidth column_width="73"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="50" />
   <wvobject type="divider" fp_name="divider1704">
      <obj_property name="label">Interrupt</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/axi_if/intr" type="logic">
      <obj_property name="ElementShortName">intr</obj_property>
      <obj_property name="ObjectShortName">intr</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider239">
      <obj_property name="label">bm</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_ibuf/start" type="logic">
      <obj_property name="ElementShortName">start</obj_property>
      <obj_property name="ObjectShortName">start</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_ibuf/state" type="array">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_ibuf/dphase" type="array">
      <obj_property name="ElementShortName">dphase[3:0]</obj_property>
      <obj_property name="ObjectShortName">dphase[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_ibuf/op_phase" type="array">
      <obj_property name="ElementShortName">op_phase[2:0]</obj_property>
      <obj_property name="ObjectShortName">op_phase[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_ibuf/op_type" type="array">
      <obj_property name="ElementShortName">op_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">op_type[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_ibuf/add_line" type="array">
      <obj_property name="ElementShortName">add_line[8:0]</obj_property>
      <obj_property name="ObjectShortName">add_line[8:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_ibuf/sub_line" type="array">
      <obj_property name="ElementShortName">sub_line[8:0]</obj_property>
      <obj_property name="ObjectShortName">sub_line[8:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_ibuf/sad_line" type="array">
      <obj_property name="ElementShortName">sad_line[8:0]</obj_property>
      <obj_property name="ObjectShortName">sad_line[8:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1199">
      <obj_property name="label">M_AXI Write</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/arb/axi_awvalid" type="logic">
      <obj_property name="ElementShortName">axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">axi_awvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/arb/axi_awaddr" type="array">
      <obj_property name="ElementShortName">axi_awaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">axi_awaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/arb/axi_wvalid" type="logic">
      <obj_property name="ElementShortName">axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">axi_wvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/m00_axi_wready" type="logic">
      <obj_property name="ElementShortName">m00_axi_wready</obj_property>
      <obj_property name="ObjectShortName">m00_axi_wready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/arb/axi_wdata" type="array">
      <obj_property name="ElementShortName">axi_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">axi_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider4196">
      <obj_property name="label">M_AXI Read</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/arb/axi_arvalid" type="logic">
      <obj_property name="ElementShortName">axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">axi_arvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/arb/axi_araddr" type="array">
      <obj_property name="ElementShortName">axi_araddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">axi_araddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/arb/axi_rvalid" type="logic">
      <obj_property name="ElementShortName">axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">axi_rvalid</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/arb/axi_rready" type="logic">
      <obj_property name="ElementShortName">axi_rready</obj_property>
      <obj_property name="ObjectShortName">axi_rready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/arb/axi_rdata" type="array">
      <obj_property name="ElementShortName">axi_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">axi_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_ibuf/line_end" type="logic">
      <obj_property name="ElementShortName">line_end</obj_property>
      <obj_property name="ObjectShortName">line_end</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_ibuf/bm_ibuf_lr/next_line" type="logic">
      <obj_property name="ElementShortName">next_line</obj_property>
      <obj_property name="ObjectShortName">next_line</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider7711">
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/din" type="array">
      <obj_property name="ElementShortName">din[15:0]</obj_property>
      <obj_property name="ObjectShortName">din[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/wr" type="logic">
      <obj_property name="ElementShortName">wr</obj_property>
      <obj_property name="ObjectShortName">wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/fifo_wr_cnt" type="array">
      <obj_property name="ElementShortName">fifo_wr_cnt[11:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_wr_cnt[11:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/state" type="array">
      <obj_property name="ElementShortName">state[3:0]</obj_property>
      <obj_property name="ObjectShortName">state[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/st_cnt" type="array">
      <obj_property name="ElementShortName">st_cnt[5:0]</obj_property>
      <obj_property name="ObjectShortName">st_cnt[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/col" type="array">
      <obj_property name="ElementShortName">col[9:0]</obj_property>
      <obj_property name="ObjectShortName">col[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/row" type="array">
      <obj_property name="ElementShortName">row[8:0]</obj_property>
      <obj_property name="ObjectShortName">row[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/bank" type="logic">
      <obj_property name="ElementShortName">bank</obj_property>
      <obj_property name="ObjectShortName">bank</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/last_bst" type="logic">
      <obj_property name="ElementShortName">last_bst</obj_property>
      <obj_property name="ObjectShortName">last_bst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/last_bst_o" type="logic">
      <obj_property name="ElementShortName">last_bst_o</obj_property>
      <obj_property name="ObjectShortName">last_bst_o</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/fifo_rd" type="logic">
      <obj_property name="ElementShortName">fifo_rd</obj_property>
      <obj_property name="ObjectShortName">fifo_rd</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/fifo_rd_cnt" type="array">
      <obj_property name="ElementShortName">fifo_rd_cnt[10:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_cnt[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf2/ovf" type="logic">
      <obj_property name="ElementShortName">ovf</obj_property>
      <obj_property name="ObjectShortName">ovf</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider4355">
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf/wr" type="logic">
      <obj_property name="ElementShortName">wr</obj_property>
      <obj_property name="ObjectShortName">wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf/din" type="array">
      <obj_property name="ElementShortName">din[65:0]</obj_property>
      <obj_property name="ObjectShortName">din[65:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf/state" type="array">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf/line_cnt" type="array">
      <obj_property name="ElementShortName">line_cnt[8:0]</obj_property>
      <obj_property name="ObjectShortName">line_cnt[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf/line_end" type="logic">
      <obj_property name="ElementShortName">line_end</obj_property>
      <obj_property name="ObjectShortName">line_end</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf/last_bit" type="logic">
      <obj_property name="ElementShortName">last_bit</obj_property>
      <obj_property name="ObjectShortName">last_bit</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf/last_bit_r" type="logic">
      <obj_property name="ElementShortName">last_bit_r</obj_property>
      <obj_property name="ObjectShortName">last_bit_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf/last_dphase" type="logic">
      <obj_property name="ElementShortName">last_dphase</obj_property>
      <obj_property name="ObjectShortName">last_dphase</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf/frm_end" type="logic">
      <obj_property name="ElementShortName">frm_end</obj_property>
      <obj_property name="ObjectShortName">frm_end</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_dvp/dvp/bm/bm_obuf/bank" type="logic">
      <obj_property name="ElementShortName">bank</obj_property>
      <obj_property name="ObjectShortName">bank</obj_property>
   </wvobject>
</wave_config>
