// Seed: 1078251016
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wor id_4
);
  wire id_6;
  tri1 id_7 = -1;
  assign id_7 = 1;
  assign module_1.id_10 = 0;
  id_8 :
  assert property (@(posedge 1 != id_6) 1)
  else $unsigned(59);
  ;
endmodule
module module_1 #(
    parameter id_18 = 32'd21
) (
    output wand id_0,
    output tri0 id_1,
    input wor id_2,
    output wor id_3,
    input tri0 id_4,
    output wand id_5,
    output supply0 id_6,
    input tri0 id_7,
    output wand id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wor id_11,
    output wand id_12
    , id_21,
    output supply0 id_13,
    input supply0 id_14,
    output wor id_15,
    input wor id_16,
    input tri id_17,
    output tri0 _id_18,
    input supply0 id_19
    , id_22
);
  parameter id_23 = 1;
  logic [1 : (  -1  )] id_24 = 'b0 == id_17;
  logic [1  ==?  1 'b0 : id_18  ==  1] id_25;
  module_0 modCall_1 (
      id_7,
      id_19,
      id_13,
      id_14,
      id_16
  );
endmodule
