{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668095683203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668095683203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 10:54:43 2022 " "Processing started: Thu Nov 10 10:54:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668095683203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668095683203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory_Test -c Memory_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory_Test -c Memory_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668095683203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1668095683692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/digitalesii/puertosout_p/puertosout_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/digitalesii/puertosout_p/puertosout_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PuertosOut_P-PuertosOut_P_arch " "Found design unit 1: PuertosOut_P-PuertosOut_P_arch" {  } { { "../PuertosOut_P/PuertosOut_P.vhd" "" { Text "C:/altera/DigitalesII/PuertosOut_P/PuertosOut_P.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684161 ""} { "Info" "ISGN_ENTITY_NAME" "1 PuertosOut_P " "Found entity 1: PuertosOut_P" {  } { { "../PuertosOut_P/PuertosOut_P.vhd" "" { Text "C:/altera/DigitalesII/PuertosOut_P/PuertosOut_P.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668095684161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/digitalesii/rom_proyecto/rom_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/digitalesii/rom_proyecto/rom_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_P-ROM_P_arch " "Found design unit 1: ROM_P-ROM_P_arch" {  } { { "../ROM_Proyecto/ROM_P.vhd" "" { Text "C:/altera/DigitalesII/ROM_Proyecto/ROM_P.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_P " "Found entity 1: ROM_P" {  } { { "../ROM_Proyecto/ROM_P.vhd" "" { Text "C:/altera/DigitalesII/ROM_Proyecto/ROM_P.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668095684161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/digitalesii/ram_proyecto/ram_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/digitalesii/ram_proyecto/ram_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_P-RAM_P_arch " "Found design unit 1: RAM_P-RAM_P_arch" {  } { { "../RAM_Proyecto/RAM_P.vhd" "" { Text "C:/altera/DigitalesII/RAM_Proyecto/RAM_P.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684161 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_P " "Found entity 1: RAM_P" {  } { { "../RAM_Proyecto/RAM_P.vhd" "" { Text "C:/altera/DigitalesII/RAM_Proyecto/RAM_P.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668095684161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/digitalesii/memoriafull_p/memoriafull_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/digitalesii/memoriafull_p/memoriafull_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaFull_P-MemoriaFull_P_arch " "Found design unit 1: MemoriaFull_P-MemoriaFull_P_arch" {  } { { "../MemoriaFull_P/MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684177 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaFull_P " "Found entity 1: MemoriaFull_P" {  } { { "../MemoriaFull_P/MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668095684177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/digitalesii/bcd/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/digitalesii/bcd/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-structural " "Found design unit 1: BCD-structural" {  } { { "../BCD/BCD.vhd" "" { Text "C:/altera/DigitalesII/BCD/BCD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684177 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "../BCD/BCD.vhd" "" { Text "C:/altera/DigitalesII/BCD/BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668095684177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_Test-Memory_Test_arch " "Found design unit 1: Memory_Test-Memory_Test_arch" {  } { { "Memory_Test.vhd" "" { Text "C:/altera/DigitalesII/Memory_Test/Memory_Test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684177 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_Test " "Found entity 1: Memory_Test" {  } { { "Memory_Test.vhd" "" { Text "C:/altera/DigitalesII/Memory_Test/Memory_Test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668095684177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668095684177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Memory_Test " "Elaborating entity \"Memory_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668095684224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoriaFull_P MemoriaFull_P:X0 " "Elaborating entity \"MemoriaFull_P\" for hierarchy \"MemoriaFull_P:X0\"" {  } { { "Memory_Test.vhd" "X0" { Text "C:/altera/DigitalesII/Memory_Test/Memory_Test.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668095684224 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_out_0 MemoriaFull_P.vhd(11) " "VHDL Signal Declaration warning at MemoriaFull_P.vhd(11): used implicit default value for signal \"port_out_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../MemoriaFull_P/MemoriaFull_P.vhd" "" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1668095684239 "|Memory_Test|MemoriaFull_P:X0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_P MemoriaFull_P:X0\|ROM_P:ROM " "Elaborating entity \"ROM_P\" for hierarchy \"MemoriaFull_P:X0\|ROM_P:ROM\"" {  } { { "../MemoriaFull_P/MemoriaFull_P.vhd" "ROM" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668095684239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN ROM_P.vhd(14) " "Verilog HDL or VHDL warning at ROM_P.vhd(14): object \"EN\" assigned a value but never read" {  } { { "../ROM_Proyecto/ROM_P.vhd" "" { Text "C:/altera/DigitalesII/ROM_Proyecto/ROM_P.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1668095684239 "|Memory_Test|MemoriaFull_P:X0|ROM_P:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_P MemoriaFull_P:X0\|RAM_P:RAM " "Elaborating entity \"RAM_P\" for hierarchy \"MemoriaFull_P:X0\|RAM_P:RAM\"" {  } { { "../MemoriaFull_P/MemoriaFull_P.vhd" "RAM" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668095684239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PuertosOut_P MemoriaFull_P:X0\|PuertosOut_P:PUER " "Elaborating entity \"PuertosOut_P\" for hierarchy \"MemoriaFull_P:X0\|PuertosOut_P:PUER\"" {  } { { "../MemoriaFull_P/MemoriaFull_P.vhd" "PUER" { Text "C:/altera/DigitalesII/MemoriaFull_P/MemoriaFull_P.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668095684239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:Y0 " "Elaborating entity \"BCD\" for hierarchy \"BCD:Y0\"" {  } { { "Memory_Test.vhd" "Y0" { Text "C:/altera/DigitalesII/Memory_Test/Memory_Test.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668095684239 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MemoriaFull_P:X0\|RAM_P:RAM\|RW " "RAM logic \"MemoriaFull_P:X0\|RAM_P:RAM\|RW\" is uninferred due to asynchronous read logic" {  } { { "../RAM_Proyecto/RAM_P.vhd" "RW" { Text "C:/altera/DigitalesII/RAM_Proyecto/RAM_P.vhd" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1668095684520 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1668095684520 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1668095686213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668095690417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668095690417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Memory_Test.vhd" "" { Text "C:/altera/DigitalesII/Memory_Test/Memory_Test.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668095690964 "|Memory_Test|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1668095690964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4009 " "Implemented 4009 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "147 " "Implemented 147 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668095690980 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668095690980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3834 " "Implemented 3834 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668095690980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668095690980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668095691027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 10:54:51 2022 " "Processing ended: Thu Nov 10 10:54:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668095691027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668095691027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668095691027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668095691027 ""}
