# remove\_clock\_latency

## Description

Removes<br /> a clock source latency from the specified clock and from all edges of the clock. If<br /> the specified name does not match a generated clock constraint in the current<br /> scenario, or if the specified ID does not refer to a generated clock constraint,<br /> this command fails.

Do not specify both the clock and port names and the constraint ID.

```
remove_clock_latency -source clock_name | -id constraint_ID
```

## Arguments

|Parameter|Type|Description|
|---------|----|-----------|
|`source`|`string`|Specifies either the clock name or source name of the clock constraint from which to remove the clock source latency. You must specify either a clock name or an ID.|
|`id`|`integer`|Specifies the ID of the clock constraint to<br /> remove<br /> the clock source latency from the current<br /> scenario. You must specify either an ID or a clock name that exists<br /> in the current scenario.|

## Error Codes

|Error Code|Description|
|----------|-----------|
|None|Only one argument is needed.|

## Supported Families

<table id="GUID-56F9E300-6CAB-48D0-9D92-B4EC8F62D904"><tbody><tr><td>

PolarFire®

</td></tr><tr><td>

PolarFire SoC

</td></tr><tr><td>

SmartFusion® 2

</td></tr><tr><td>

IGLOO® 2

</td></tr><tr><td>

RTG4™

</td></tr></tbody>
</table>## Exceptions

You cannot use wildcards when specifying the clock names.

## Example

The following example removes the clock source latency from the specified clock.

```
remove_clock_latency -source [get_clocks {my_clock} ]
```

## Related Examples on GitHub

-   [remove\_clock\_latency](https://github.com/MicrochipTech/Libero-SoC-Design-Suite-Tcl-Examples/tree/basic_tcl_examples/SmartTime/remove_clock_latency)

## See Also

-   [set\_clock\_latency](GUID-ADCD0954-D84B-49D9-B973-0D3C6861F30F.md)

**Parent topic:**[SmartTime Tcl Commands](GUID-96623DD0-9D90-4AFA-90C3-B2BAEEE15670.md)

