// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_operator_div (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read14,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_7621_p_din0,
        grp_fu_7621_p_din1,
        grp_fu_7621_p_opcode,
        grp_fu_7621_p_dout0,
        grp_fu_7621_p_ce,
        grp_fu_7625_p_din0,
        grp_fu_7625_p_din1,
        grp_fu_7625_p_opcode,
        grp_fu_7625_p_dout0,
        grp_fu_7625_p_ce,
        grp_fu_7629_p_din0,
        grp_fu_7629_p_din1,
        grp_fu_7629_p_opcode,
        grp_fu_7629_p_dout0,
        grp_fu_7629_p_ce,
        grp_fu_7633_p_din0,
        grp_fu_7633_p_din1,
        grp_fu_7633_p_dout0,
        grp_fu_7633_p_ce,
        grp_fu_2095_p_din0,
        grp_fu_2095_p_din1,
        grp_fu_2095_p_opcode,
        grp_fu_2095_p_dout0,
        grp_fu_2095_p_ce,
        grp_fu_7617_p_din0,
        grp_fu_7617_p_din1,
        grp_fu_7617_p_opcode,
        grp_fu_7617_p_dout0,
        grp_fu_7617_p_ce
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [127:0] p_read14;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_7621_p_din0;
output  [31:0] grp_fu_7621_p_din1;
output  [1:0] grp_fu_7621_p_opcode;
input  [31:0] grp_fu_7621_p_dout0;
output   grp_fu_7621_p_ce;
output  [31:0] grp_fu_7625_p_din0;
output  [31:0] grp_fu_7625_p_din1;
output  [1:0] grp_fu_7625_p_opcode;
input  [31:0] grp_fu_7625_p_dout0;
output   grp_fu_7625_p_ce;
output  [31:0] grp_fu_7629_p_din0;
output  [31:0] grp_fu_7629_p_din1;
output  [1:0] grp_fu_7629_p_opcode;
input  [31:0] grp_fu_7629_p_dout0;
output   grp_fu_7629_p_ce;
output  [31:0] grp_fu_7633_p_din0;
output  [31:0] grp_fu_7633_p_din1;
input  [31:0] grp_fu_7633_p_dout0;
output   grp_fu_7633_p_ce;
output  [31:0] grp_fu_2095_p_din0;
output  [31:0] grp_fu_2095_p_din1;
output  [4:0] grp_fu_2095_p_opcode;
input  [0:0] grp_fu_2095_p_dout0;
output   grp_fu_2095_p_ce;
output  [31:0] grp_fu_7617_p_din0;
output  [31:0] grp_fu_7617_p_din1;
output  [4:0] grp_fu_7617_p_opcode;
input  [0:0] grp_fu_7617_p_dout0;
output   grp_fu_7617_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_350;
wire    ap_CS_fsm_state5;
wire    grp_p_mul_fu_241_ap_ready;
wire    grp_p_mul_fu_241_ap_done;
wire    ap_CS_fsm_state10;
reg   [31:0] reg_358;
reg   [31:0] reg_366;
reg   [31:0] reg_374;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state16;
reg   [31:0] reg_380;
reg   [31:0] reg_386;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln61_fu_427_p2;
reg   [0:0] and_ln61_reg_720;
wire   [31:0] normalizer_fu_443_p1;
reg   [31:0] normalizer_reg_724;
wire   [31:0] trunc_ln272_fu_448_p1;
reg   [31:0] trunc_ln272_reg_732;
reg   [31:0] eps_tmp_0_reg_750;
wire    ap_CS_fsm_state9;
reg   [31:0] eps_tmp_1_reg_756;
reg   [31:0] eps_tmp_2_reg_762;
reg   [31:0] tmp_45_reg_768;
wire    ap_CS_fsm_state25;
wire   [31:0] grp_fu_315_p2;
reg   [31:0] tmp_46_reg_778;
wire   [31:0] grp_fu_319_p2;
reg   [31:0] tmp_47_reg_786;
wire   [31:0] c_p_2_fu_468_p2;
wire    ap_CS_fsm_state27;
wire   [0:0] and_ln77_fu_508_p2;
reg   [0:0] and_ln77_reg_799;
wire   [1:0] empty_fu_517_p1;
reg   [1:0] empty_reg_803;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln92_fu_522_p2;
reg   [0:0] icmp_ln92_reg_809;
wire   [1:0] xor_ln92_fu_528_p2;
reg   [1:0] xor_ln92_reg_813;
wire   [31:0] tmp_48_fu_568_p2;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln104_fu_574_p2;
reg   [0:0] icmp_ln104_reg_833;
wire   [2:0] select_ln104_fu_596_p3;
reg   [2:0] select_ln104_reg_837;
wire    grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_1_020_out;
wire    grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_1_020_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_2_019_out;
wire    grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_2_019_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_271_out;
wire    grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_271_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_170_out;
wire    grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_170_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_grp_fu_311_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_grp_fu_311_p_din1;
wire    grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_grp_fu_311_p_ce;
wire    grp_p_mul_fu_241_ap_start;
wire    grp_p_mul_fu_241_ap_idle;
reg   [31:0] grp_p_mul_fu_241_num_a_0_read;
reg   [31:0] grp_p_mul_fu_241_num_a_1_read;
reg   [31:0] grp_p_mul_fu_241_num_a_2_read;
reg   [31:0] grp_p_mul_fu_241_num_b_0_read;
reg   [31:0] grp_p_mul_fu_241_num_b_1_read;
reg   [31:0] grp_p_mul_fu_241_num_b_2_read;
reg   [31:0] grp_p_mul_fu_241_num_res_0_read;
reg   [31:0] grp_p_mul_fu_241_num_res_1_read;
reg   [31:0] grp_p_mul_fu_241_num_res_2_read;
wire   [31:0] grp_p_mul_fu_241_ap_return_0;
wire   [31:0] grp_p_mul_fu_241_ap_return_1;
wire   [31:0] grp_p_mul_fu_241_ap_return_2;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_idx_tmp_out;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_din1;
wire   [4:0] grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_opcode;
wire    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_ce;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load_221_out;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load_221_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load15_out;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load15_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_num_res_assign_load9_out;
wire    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_num_res_assign_load9_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load_218_out;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load_218_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load12_out;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load12_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_num_res_assign_load6_out;
wire    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_num_res_assign_load6_out_ap_vld;
reg   [31:0] c_num_load_219_reg_116;
reg   [31:0] c_num_load13_reg_126;
reg   [31:0] num_res_assign_load7_reg_136;
reg   [1:0] ap_phi_mux_base_0_lcssa_i68_phi_fu_150_p4;
reg   [1:0] base_0_lcssa_i68_reg_146;
wire   [1:0] base_fu_552_p2;
reg   [31:0] empty_32_reg_158;
reg   [31:0] ap_phi_mux_agg_result_1_0_0_phi_fu_173_p8;
reg   [31:0] agg_result_1_0_0_reg_169;
wire    ap_CS_fsm_state33;
reg   [31:0] ap_phi_mux_agg_result_1_1_0_phi_fu_188_p8;
reg   [31:0] agg_result_1_1_0_reg_184;
reg   [31:0] ap_phi_mux_agg_result_1_2_0_phi_fu_203_p8;
reg   [31:0] agg_result_1_2_0_reg_199;
reg   [31:0] ap_phi_mux_agg_result_01_0_phi_fu_218_p8;
reg   [31:0] agg_result_01_0_reg_214;
reg    grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_p_mul_fu_241_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_start_reg;
wire    ap_CS_fsm_state28;
reg    grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_start_reg;
wire    ap_CS_fsm_state30;
reg    grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_start_reg;
wire    ap_CS_fsm_state32;
reg   [31:0] grp_fu_297_p0;
reg   [31:0] grp_fu_297_p1;
wire    ap_CS_fsm_state13;
reg   [31:0] grp_fu_301_p0;
reg   [31:0] grp_fu_301_p1;
reg   [31:0] grp_fu_306_p0;
reg   [31:0] grp_fu_306_p1;
reg   [31:0] grp_fu_311_p0;
reg   [31:0] grp_fu_311_p1;
wire    ap_CS_fsm_state17;
reg   [31:0] grp_fu_323_p0;
wire    ap_CS_fsm_state26;
wire   [31:0] bitcast_ln61_fu_392_p1;
wire   [7:0] tmp_s_fu_395_p4;
wire   [22:0] trunc_ln61_fu_405_p1;
wire   [0:0] icmp_ln61_7_fu_415_p2;
wire   [0:0] icmp_ln61_fu_409_p2;
wire   [0:0] or_ln61_fu_421_p2;
wire   [31:0] trunc_ln_fu_433_p4;
wire   [31:0] bitcast_ln77_fu_473_p1;
wire   [7:0] tmp_42_fu_476_p4;
wire   [22:0] trunc_ln77_fu_486_p1;
wire   [0:0] icmp_ln77_3_fu_496_p2;
wire   [0:0] icmp_ln77_fu_490_p2;
wire   [0:0] or_ln77_fu_502_p2;
wire   [1:0] sub_ln92_fu_547_p2;
wire   [31:0] sub_ln100_fu_563_p2;
wire   [31:0] zext_ln100_fu_559_p1;
wire   [2:0] zext_ln104_fu_580_p1;
wire   [0:0] icmp_ln104_3_fu_584_p2;
wire   [2:0] add_ln104_fu_590_p2;
reg    grp_fu_297_ce;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_fu_301_ce;
reg    grp_fu_306_ce;
reg    grp_fu_311_ce;
reg    grp_fu_842_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [32:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
#0 grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_start_reg = 1'b0;
#0 grp_p_mul_fu_241_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_operator_Pipeline_VITIS_LOOP_215_1 grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_ready),
    .p_read14(p_read14),
    .normalizer(normalizer_reg_724),
    .den_norm_1_020_out(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_1_020_out),
    .den_norm_1_020_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_1_020_out_ap_vld),
    .den_norm_2_019_out(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_2_019_out),
    .den_norm_2_019_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_2_019_out_ap_vld),
    .den_norm_271_out(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_271_out),
    .den_norm_271_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_271_out_ap_vld),
    .den_norm_170_out(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_170_out),
    .den_norm_170_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_170_out_ap_vld),
    .grp_fu_311_p_din0(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_grp_fu_311_p_din0),
    .grp_fu_311_p_din1(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_grp_fu_311_p_din1),
    .grp_fu_311_p_dout0(grp_fu_7633_p_dout0),
    .grp_fu_311_p_ce(grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_grp_fu_311_p_ce)
);

ban_interface_p_mul grp_p_mul_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_mul_fu_241_ap_start),
    .ap_done(grp_p_mul_fu_241_ap_done),
    .ap_idle(grp_p_mul_fu_241_ap_idle),
    .ap_ready(grp_p_mul_fu_241_ap_ready),
    .num_a_0_read(grp_p_mul_fu_241_num_a_0_read),
    .num_a_1_read(grp_p_mul_fu_241_num_a_1_read),
    .num_a_2_read(grp_p_mul_fu_241_num_a_2_read),
    .num_b_0_read(grp_p_mul_fu_241_num_b_0_read),
    .num_b_1_read(grp_p_mul_fu_241_num_b_1_read),
    .num_b_2_read(grp_p_mul_fu_241_num_b_2_read),
    .num_res_0_read(grp_p_mul_fu_241_num_res_0_read),
    .num_res_1_read(grp_p_mul_fu_241_num_res_1_read),
    .num_res_2_read(grp_p_mul_fu_241_num_res_2_read),
    .ap_return_0(grp_p_mul_fu_241_ap_return_0),
    .ap_return_1(grp_p_mul_fu_241_ap_return_1),
    .ap_return_2(grp_p_mul_fu_241_ap_return_2)
);

ban_interface_operator_Pipeline_VITIS_LOOP_84_1 grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_ready),
    .tmp_64(tmp_45_reg_768),
    .tmp_65(tmp_46_reg_778),
    .tmp_66(tmp_47_reg_786),
    .idx_tmp_out(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_idx_tmp_out_ap_vld),
    .grp_fu_842_p_din0(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_din0),
    .grp_fu_842_p_din1(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_din1),
    .grp_fu_842_p_opcode(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_opcode),
    .grp_fu_842_p_dout0(grp_fu_7617_p_dout0),
    .grp_fu_842_p_ce(grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_ce)
);

ban_interface_operator_Pipeline_VITIS_LOOP_92_2 grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_ready),
    .tmp_66(tmp_47_reg_786),
    .tmp_65(tmp_46_reg_778),
    .tmp_64(tmp_45_reg_768),
    .zext_ln92(empty_reg_803),
    .xor_ln92(xor_ln92_reg_813),
    .c_num_load_221_out(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load_221_out),
    .c_num_load_221_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load_221_out_ap_vld),
    .c_num_load15_out(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load15_out),
    .c_num_load15_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load15_out_ap_vld),
    .num_res_assign_load9_out(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_num_res_assign_load9_out),
    .num_res_assign_load9_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_num_res_assign_load9_out_ap_vld)
);

ban_interface_operator_Pipeline_VITIS_LOOP_104_3 grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_ready),
    .c_num_load_219(c_num_load_219_reg_116),
    .c_num_load13(c_num_load13_reg_126),
    .num_res_assign_load7(num_res_assign_load7_reg_136),
    .zext_ln104(base_0_lcssa_i68_reg_146),
    .zext_ln104_6(select_ln104_reg_837),
    .c_num_load_218_out(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load_218_out),
    .c_num_load_218_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load_218_out_ap_vld),
    .c_num_load12_out(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load12_out),
    .c_num_load12_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load12_out_ap_vld),
    .num_res_assign_load6_out(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_num_res_assign_load6_out),
    .num_res_assign_load6_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_num_res_assign_load6_out_ap_vld)
);

ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_380),
    .din1(normalizer_reg_724),
    .ce(1'b1),
    .dout(grp_fu_315_p2)
);

ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_386),
    .din1(normalizer_reg_724),
    .ce(1'b1),
    .dout(grp_fu_319_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_218_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_173_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_188_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_203_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln104_fu_574_p2 == 1'd0) | (icmp_ln92_reg_809 == 1'd0)))) begin
            grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln61_fu_427_p2))) begin
            grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state27) & (1'd1 == and_ln77_fu_508_p2))) begin
            grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_522_p2 == 1'd1))) begin
            grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_mul_fu_241_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
            grp_p_mul_fu_241_ap_start_reg <= 1'b1;
        end else if ((grp_p_mul_fu_241_ap_ready == 1'b1)) begin
            grp_p_mul_fu_241_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd1) & (icmp_ln92_reg_809 == 1'd1))) begin
        agg_result_01_0_reg_214 <= tmp_48_fu_568_p2;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln77_fu_508_p2))) begin
        agg_result_01_0_reg_214 <= c_p_2_fu_468_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln61_fu_427_p2))) begin
        agg_result_01_0_reg_214 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_833 == 1'd0) & (1'd1 == and_ln77_reg_799) & (1'd0 == and_ln61_reg_720)) | ((1'd1 == and_ln77_reg_799) & (icmp_ln92_reg_809 == 1'd0) & (1'd0 == and_ln61_reg_720))))) begin
        agg_result_01_0_reg_214 <= empty_32_reg_158;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd1) & (icmp_ln92_reg_809 == 1'd1))) begin
        agg_result_1_0_0_reg_169 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_num_res_assign_load9_out;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln77_fu_508_p2))) begin
        agg_result_1_0_0_reg_169 <= tmp_45_reg_768;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln61_fu_427_p2))) begin
        agg_result_1_0_0_reg_169 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_833 == 1'd0) & (1'd1 == and_ln77_reg_799) & (1'd0 == and_ln61_reg_720)) | ((1'd1 == and_ln77_reg_799) & (icmp_ln92_reg_809 == 1'd0) & (1'd0 == and_ln61_reg_720))))) begin
        agg_result_1_0_0_reg_169 <= grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_num_res_assign_load6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd1) & (icmp_ln92_reg_809 == 1'd1))) begin
        agg_result_1_1_0_reg_184 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load15_out;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln77_fu_508_p2))) begin
        agg_result_1_1_0_reg_184 <= tmp_46_reg_778;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln61_fu_427_p2))) begin
        agg_result_1_1_0_reg_184 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_833 == 1'd0) & (1'd1 == and_ln77_reg_799) & (1'd0 == and_ln61_reg_720)) | ((1'd1 == and_ln77_reg_799) & (icmp_ln92_reg_809 == 1'd0) & (1'd0 == and_ln61_reg_720))))) begin
        agg_result_1_1_0_reg_184 <= grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load12_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd1) & (icmp_ln92_reg_809 == 1'd1))) begin
        agg_result_1_2_0_reg_199 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load_221_out;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln77_fu_508_p2))) begin
        agg_result_1_2_0_reg_199 <= tmp_47_reg_786;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln61_fu_427_p2))) begin
        agg_result_1_2_0_reg_199 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_833 == 1'd0) & (1'd1 == and_ln77_reg_799) & (1'd0 == and_ln61_reg_720)) | ((1'd1 == and_ln77_reg_799) & (icmp_ln92_reg_809 == 1'd0) & (1'd0 == and_ln61_reg_720))))) begin
        agg_result_1_2_0_reg_199 <= grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load_218_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd0) & (icmp_ln92_reg_809 == 1'd1))) begin
        base_0_lcssa_i68_reg_146 <= base_fu_552_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_522_p2 == 1'd0))) begin
        base_0_lcssa_i68_reg_146 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd0) & (icmp_ln92_reg_809 == 1'd1))) begin
        c_num_load13_reg_126 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load15_out;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_522_p2 == 1'd0))) begin
        c_num_load13_reg_126 <= tmp_46_reg_778;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd0) & (icmp_ln92_reg_809 == 1'd1))) begin
        c_num_load_219_reg_116 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_c_num_load_221_out;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_522_p2 == 1'd0))) begin
        c_num_load_219_reg_116 <= tmp_47_reg_786;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd0) & (icmp_ln92_reg_809 == 1'd1))) begin
        empty_32_reg_158 <= tmp_48_fu_568_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_522_p2 == 1'd0))) begin
        empty_32_reg_158 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd0) & (icmp_ln92_reg_809 == 1'd1))) begin
        num_res_assign_load7_reg_136 <= grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_num_res_assign_load9_out;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_522_p2 == 1'd0))) begin
        num_res_assign_load7_reg_136 <= tmp_45_reg_768;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln61_reg_720 <= and_ln61_fu_427_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        and_ln77_reg_799 <= and_ln77_fu_508_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        empty_reg_803 <= empty_fu_517_p1;
        icmp_ln92_reg_809 <= icmp_ln92_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        eps_tmp_0_reg_750 <= grp_p_mul_fu_241_ap_return_0;
        eps_tmp_1_reg_756 <= grp_p_mul_fu_241_ap_return_1;
        eps_tmp_2_reg_762 <= grp_p_mul_fu_241_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln92_reg_809 == 1'd1))) begin
        icmp_ln104_reg_833 <= icmp_ln104_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == and_ln61_fu_427_p2))) begin
        normalizer_reg_724 <= normalizer_fu_443_p1;
        trunc_ln272_reg_732 <= trunc_ln272_fu_448_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        reg_350 <= grp_p_mul_fu_241_ap_return_0;
        reg_358 <= grp_p_mul_fu_241_ap_return_1;
        reg_366 <= grp_p_mul_fu_241_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_374 <= grp_fu_7621_p_dout0;
        reg_380 <= grp_fu_7625_p_dout0;
        reg_386 <= grp_fu_7629_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln104_fu_574_p2 == 1'd0) | (icmp_ln92_reg_809 == 1'd0)))) begin
        select_ln104_reg_837 <= select_ln104_fu_596_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        tmp_45_reg_768 <= grp_fu_7633_p_dout0;
        tmp_46_reg_778 <= grp_fu_315_p2;
        tmp_47_reg_786 <= grp_fu_319_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_522_p2 == 1'd1))) begin
        xor_ln92_reg_813 <= xor_ln92_fu_528_p2;
    end
end

always @ (*) begin
    if ((grp_p_mul_fu_241_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_p_mul_fu_241_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_p_mul_fu_241_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_833 == 1'd0) & (1'd1 == and_ln77_reg_799) & (1'd0 == and_ln61_reg_720)) | ((1'd1 == and_ln77_reg_799) & (icmp_ln92_reg_809 == 1'd0) & (1'd0 == and_ln61_reg_720))))) begin
        ap_phi_mux_agg_result_01_0_phi_fu_218_p8 = empty_32_reg_158;
    end else begin
        ap_phi_mux_agg_result_01_0_phi_fu_218_p8 = agg_result_01_0_reg_214;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_833 == 1'd0) & (1'd1 == and_ln77_reg_799) & (1'd0 == and_ln61_reg_720)) | ((1'd1 == and_ln77_reg_799) & (icmp_ln92_reg_809 == 1'd0) & (1'd0 == and_ln61_reg_720))))) begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_173_p8 = grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_num_res_assign_load6_out;
    end else begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_173_p8 = agg_result_1_0_0_reg_169;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_833 == 1'd0) & (1'd1 == and_ln77_reg_799) & (1'd0 == and_ln61_reg_720)) | ((1'd1 == and_ln77_reg_799) & (icmp_ln92_reg_809 == 1'd0) & (1'd0 == and_ln61_reg_720))))) begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_188_p8 = grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load12_out;
    end else begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_188_p8 = agg_result_1_1_0_reg_184;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((icmp_ln104_reg_833 == 1'd0) & (1'd1 == and_ln77_reg_799) & (1'd0 == and_ln61_reg_720)) | ((1'd1 == and_ln77_reg_799) & (icmp_ln92_reg_809 == 1'd0) & (1'd0 == and_ln61_reg_720))))) begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_203_p8 = grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_c_num_load_218_out;
    end else begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_203_p8 = agg_result_1_2_0_reg_199;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd0) & (icmp_ln92_reg_809 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i68_phi_fu_150_p4 = base_fu_552_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i68_phi_fu_150_p4 = base_0_lcssa_i68_reg_146;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_0 = ap_phi_mux_agg_result_01_0_phi_fu_218_p8;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_0_phi_fu_173_p8;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_2 = ap_phi_mux_agg_result_1_1_0_phi_fu_188_p8;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_3 = ap_phi_mux_agg_result_1_2_0_phi_fu_203_p8;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state13) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_297_ce = 1'b1;
    end else begin
        grp_fu_297_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_297_p0 = reg_374;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_297_p0 = grp_p_mul_fu_241_ap_return_0;
    end else begin
        grp_fu_297_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_297_p1 = reg_350;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_297_p1 = grp_p_mul_fu_241_ap_return_0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_297_p1 = p_read;
    end else begin
        grp_fu_297_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state13) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_301_ce = 1'b1;
    end else begin
        grp_fu_301_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_301_p0 = reg_380;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_301_p0 = grp_p_mul_fu_241_ap_return_1;
    end else begin
        grp_fu_301_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_301_p1 = reg_358;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_301_p1 = grp_p_mul_fu_241_ap_return_1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_301_p1 = 32'd0;
    end else begin
        grp_fu_301_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state13) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_306_ce = 1'b1;
    end else begin
        grp_fu_306_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_306_p0 = reg_386;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_306_p0 = grp_p_mul_fu_241_ap_return_2;
    end else begin
        grp_fu_306_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_306_p1 = reg_366;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_306_p1 = grp_p_mul_fu_241_ap_return_2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_306_p1 = 32'd0;
    end else begin
        grp_fu_306_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_311_ce = grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_grp_fu_311_p_ce;
    end else begin
        grp_fu_311_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_311_p0 = grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_grp_fu_311_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_311_p0 = reg_374;
    end else begin
        grp_fu_311_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_311_p1 = grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_grp_fu_311_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_311_p1 = normalizer_reg_724;
    end else begin
        grp_fu_311_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_323_p0 = tmp_45_reg_768;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_323_p0 = p_read;
    end else begin
        grp_fu_323_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_842_ce = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_ce;
    end else begin
        grp_fu_842_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_fu_241_num_a_0_read = eps_tmp_0_reg_750;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_fu_241_num_a_0_read = reg_350;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_fu_241_num_a_0_read = 32'd0;
    end else begin
        grp_p_mul_fu_241_num_a_0_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_fu_241_num_a_1_read = eps_tmp_1_reg_756;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_fu_241_num_a_1_read = reg_358;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_fu_241_num_a_1_read = grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_1_020_out;
    end else begin
        grp_p_mul_fu_241_num_a_1_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_fu_241_num_a_2_read = eps_tmp_2_reg_762;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_fu_241_num_a_2_read = reg_366;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_fu_241_num_a_2_read = grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_2_019_out;
    end else begin
        grp_p_mul_fu_241_num_a_2_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_fu_241_num_b_0_read = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_fu_241_num_b_0_read = p_read;
    end else begin
        grp_p_mul_fu_241_num_b_0_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_fu_241_num_b_1_read = grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_170_out;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_fu_241_num_b_1_read = 32'd0;
    end else begin
        grp_p_mul_fu_241_num_b_1_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_fu_241_num_b_2_read = grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_den_norm_271_out;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_fu_241_num_b_2_read = 32'd0;
    end else begin
        grp_p_mul_fu_241_num_b_2_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_fu_241_num_res_0_read = reg_350;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_fu_241_num_res_0_read = 32'd0;
    end else begin
        grp_p_mul_fu_241_num_res_0_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_fu_241_num_res_1_read = reg_358;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_fu_241_num_res_1_read = 32'd0;
    end else begin
        grp_p_mul_fu_241_num_res_1_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_fu_241_num_res_2_read = reg_366;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_fu_241_num_res_2_read = 32'd0;
    end else begin
        grp_p_mul_fu_241_num_res_2_read = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln61_fu_427_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_p_mul_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln77_fu_508_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln92_fu_522_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln104_fu_574_p2 == 1'd1) & (icmp_ln92_reg_809 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_590_p2 = (zext_ln104_fu_580_p1 + 3'd1);

assign and_ln61_fu_427_p2 = (or_ln61_fu_421_p2 & grp_fu_2095_p_dout0);

assign and_ln77_fu_508_p2 = (or_ln77_fu_502_p2 & grp_fu_2095_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_552_p2 = (sub_ln92_fu_547_p2 + 2'd1);

assign bitcast_ln61_fu_392_p1 = p_read;

assign bitcast_ln77_fu_473_p1 = tmp_45_reg_768;

assign c_p_2_fu_468_p2 = (32'd0 - trunc_ln272_reg_732);

assign empty_fu_517_p1 = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_idx_tmp_out[1:0];

assign grp_fu_2095_p_ce = 1'b1;

assign grp_fu_2095_p_din0 = grp_fu_323_p0;

assign grp_fu_2095_p_din1 = 32'd0;

assign grp_fu_2095_p_opcode = 5'd1;

assign grp_fu_7617_p_ce = grp_fu_842_ce;

assign grp_fu_7617_p_din0 = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_din0;

assign grp_fu_7617_p_din1 = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_din1;

assign grp_fu_7617_p_opcode = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_grp_fu_842_p_opcode;

assign grp_fu_7621_p_ce = grp_fu_297_ce;

assign grp_fu_7621_p_din0 = grp_fu_297_p0;

assign grp_fu_7621_p_din1 = grp_fu_297_p1;

assign grp_fu_7621_p_opcode = 2'd0;

assign grp_fu_7625_p_ce = grp_fu_301_ce;

assign grp_fu_7625_p_din0 = grp_fu_301_p0;

assign grp_fu_7625_p_din1 = grp_fu_301_p1;

assign grp_fu_7625_p_opcode = 2'd0;

assign grp_fu_7629_p_ce = grp_fu_306_ce;

assign grp_fu_7629_p_din0 = grp_fu_306_p0;

assign grp_fu_7629_p_din1 = grp_fu_306_p1;

assign grp_fu_7629_p_opcode = 2'd0;

assign grp_fu_7633_p_ce = grp_fu_311_ce;

assign grp_fu_7633_p_din0 = grp_fu_311_p0;

assign grp_fu_7633_p_din1 = grp_fu_311_p1;

assign grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_start = grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_start = grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_start = grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_start = grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269_ap_start_reg;

assign grp_p_mul_fu_241_ap_start = grp_p_mul_fu_241_ap_start_reg;

assign icmp_ln104_3_fu_584_p2 = ((ap_phi_mux_base_0_lcssa_i68_phi_fu_150_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_574_p2 = ((base_fu_552_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln61_7_fu_415_p2 = ((trunc_ln61_fu_405_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_409_p2 = ((tmp_s_fu_395_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_3_fu_496_p2 = ((trunc_ln77_fu_486_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_490_p2 = ((tmp_42_fu_476_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_522_p2 = ((grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign normalizer_fu_443_p1 = trunc_ln_fu_433_p4;

assign or_ln61_fu_421_p2 = (icmp_ln61_fu_409_p2 | icmp_ln61_7_fu_415_p2);

assign or_ln77_fu_502_p2 = (icmp_ln77_fu_490_p2 | icmp_ln77_3_fu_496_p2);

assign select_ln104_fu_596_p3 = ((icmp_ln104_3_fu_584_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_590_p2);

assign sub_ln100_fu_563_p2 = ($signed(32'd4294967293) - $signed(trunc_ln272_reg_732));

assign sub_ln92_fu_547_p2 = ($signed(2'd2) - $signed(empty_reg_803));

assign tmp_42_fu_476_p4 = {{bitcast_ln77_fu_473_p1[30:23]}};

assign tmp_48_fu_568_p2 = (sub_ln100_fu_563_p2 + zext_ln100_fu_559_p1);

assign tmp_s_fu_395_p4 = {{bitcast_ln61_fu_392_p1[30:23]}};

assign trunc_ln272_fu_448_p1 = p_read14[31:0];

assign trunc_ln61_fu_405_p1 = bitcast_ln61_fu_392_p1[22:0];

assign trunc_ln77_fu_486_p1 = bitcast_ln77_fu_473_p1[22:0];

assign trunc_ln_fu_433_p4 = {{p_read14[63:32]}};

assign xor_ln92_fu_528_p2 = (empty_fu_517_p1 ^ 2'd3);

assign zext_ln100_fu_559_p1 = base_fu_552_p2;

assign zext_ln104_fu_580_p1 = ap_phi_mux_base_0_lcssa_i68_phi_fu_150_p4;

endmodule //ban_interface_operator_div
