# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../20250418_RISC_V_AMBA_APB.srcs/sources_1/new/APB_Master.sv" \
"../../../../20250418_RISC_V_AMBA_APB.srcs/sources_1/new/APB_Slave.sv" \
"../../../../20250418_RISC_V_AMBA_APB.srcs/sim_1/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
