# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# 12 compiles, 0 failed with no errors.
vsim work.processor_tb
# vsim work.processor_tb 
# Start time: 16:29:28 on Nov 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.processor_tb(fast)
vsim work.processor_tb -voptargs=+acc
# End time: 16:29:45 on Nov 10,2022, Elapsed time: 0:00:17
# Errors: 0, Warnings: 3
# vsim work.processor_tb -voptargs="+acc" 
# Start time: 16:29:45 on Nov 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
add wave -position insertpoint  \
sim:/processor_tb/clk \
sim:/processor_tb/CLK_PERIOD \
sim:/processor_tb/rst
mem load -i *.mem /processor_tb/processor_dut/fetch_stage_dut/instruction_memory
# ** UI-Msg: (vsim-7) Failed to open mem file "*.mem" in read mode.
# Invalid argument. (errno = EINVAL)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/instruction_memory
add wave -position end  sim:/processor_tb/processor_dut/instruction
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
add wave -position end  sim:/processor_tb/processor_dut/instruction
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/instruction_memory
add wave -position end  sim:/processor_tb/processor_dut/reg_file_read_data1
add wave -position end  sim:/processor_tb/processor_dut/reg_file_read_data2
add wave -position end  sim:/processor_tb/processor_dut/ALU_out
add wave -position end  sim:/processor_tb/processor_dut/ALUOp
add wave -position end  sim:/processor_tb/processor_dut/write_back_data
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/instruction_memory
run
run
run
restart
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/fetch/fetch_stage.v(16): Module 'mem_fetch' is not defined.
#  For instance 'mem_fetch_dut' at path 'processor_tb.processor_dut.fetch_stage_dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# Compile of mem_fetch.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# No Design Loaded!
vsim -voptargs=+acc work.processor_tb
# vsim -voptargs="+acc" work.processor_tb 
# Start time: 16:29:45 on Nov 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/instruction_memory
# ** UI-Msg (suppressible): (vsim-4008) Object '/processor_tb/processor_dut/fetch_stage_dut/instruction_memory' not found.
# 
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
run
run
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# Compile of mem_fetch.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/memory/memory_stage.v(12): (vopt-2685) [TFMPC] - Too few port connections for 'var_reg_dut'.  Expected 4, found 3.
# ** Warning: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/memory/memory_stage.v(12): (vopt-2718) [TFMPC] - Missing connection for port 'rst'.
# ** Warning: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/decode_stage/decode_stage.v(25): (vopt-2685) [TFMPC] - Too few port connections for 'var_reg_dut'.  Expected 4, found 3.
# ** Warning: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/decode_stage/decode_stage.v(25): (vopt-2718) [TFMPC] - Missing connection for port 'rst'.
# ** Warning: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/execute_stage/execute_stage.v(12): (vopt-2685) [TFMPC] - Too few port connections for 'pip_EX_MEM'.  Expected 4, found 3.
# ** Warning: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/execute_stage/execute_stage.v(12): (vopt-2718) [TFMPC] - Missing connection for port 'rst'.
# ** Warning: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/fetch/fetch_stage.v(9): (vopt-2685) [TFMPC] - Too few port connections for 'var_reg_dut'.  Expected 4, found 3.
# ** Warning: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/fetch/fetch_stage.v(9): (vopt-2718) [TFMPC] - Missing connection for port 'rst'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=8.
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
add wave -position end  sim:/processor_tb/processor_dut/fetch_stage_dut/var_reg_dut/D
add wave -position end  sim:/processor_tb/processor_dut/fetch_stage_dut/var_reg_dut/Q
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=8.
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# Compile of mem_fetch.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# Compile of mem_fetch.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run
run
run
run
run
run
run
add wave -position end  sim:/processor_tb/processor_dut/decode_stage_dut/RegWrite
add wave -position end  sim:/processor_tb/processor_dut/decode_stage_dut/RegWrite_r
run
run
run
run
run
# Causality operation skipped due to absence of debug database file
add wave -position end  sim:/processor_tb/processor_dut/decode_stage_dut/WB_ALUtoReg
add wave -position end  sim:/processor_tb/processor_dut/decode_stage_dut/WB_ALUtoReg_r
add wave -position end  sim:/processor_tb/processor_dut/execute_stage_dut/result_r
add wave -position end  sim:/processor_tb/processor_dut/decode_stage_dut/reg_file_dut/reg_file
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# Compile of mem_fetch.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/questa/wave.do
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# Compile of mem_fetch.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.var_reg(fast__2)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.var_reg(fast__3)
# Loading work.write_back_stage(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'regFile_write_from_wb'. The port definition is at: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/decode_stage/decode_stage.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/processor_dut/decode_stage_dut File: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor.v Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'RegWrite'. The port definition is at: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/decode_stage/reg_file.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /processor_tb/processor_dut/decode_stage_dut/reg_file_dut File: D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/decode_stage/decode_stage.v Line: 55
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# Compile of mem_fetch.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.var_reg(fast__2)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.var_reg(fast__3)
# Loading work.write_back_stage(fast)
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.var_reg(fast__2)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.var_reg(fast__3)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of processor.v was successful.
# Compile of alu.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of decode_stage.v was successful.
# Compile of fetch_stage.v was successful.
# Compile of memory_stage.v was successful.
# Compile of write_back_stage.v was successful.
# Compile of var_reg.v was successful.
# Compile of execute_stage.v was successful.
# Compile of processor_tb.v was successful.
# Compile of mem_fetch.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg(fast__2)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.var_reg(fast__3)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.var_reg(fast__4)
# Loading work.write_back_stage(fast)
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
add wave -position end  sim:/processor_tb/processor_dut/memory_stage_dut/write_data
add wave -position end  sim:/processor_tb/processor_dut/memory_stage_dut/reg_write_address_r_to_wb
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.processor_tb(fast)
# Loading work.processor(fast)
# Loading work.fetch_stage(fast)
# Loading work.var_reg(fast)
# Loading work.mem_fetch(fast)
# Loading work.decode_stage(fast)
# Loading work.var_reg(fast__1)
# Loading work.var_reg(fast__2)
# Loading work.ControlUnit(fast)
# Loading work.reg_file(fast)
# Loading work.sign_extend(fast)
# Loading work.execute_stage(fast)
# Loading work.var_reg(fast__3)
# Loading work.alu(fast)
# Loading work.memory_stage(fast)
# Loading work.var_reg(fast__4)
# Loading work.write_back_stage(fast)
add wave -position end  sim:/processor_tb/processor_dut/memory_stage_dut/reg_write_address_from_ex
add wave -position end  sim:/processor_tb/processor_dut/memory_stage_dut/reg_write_address_r_to_wb
mem load -i aa.mem /processor_tb/processor_dut/fetch_stage_dut/mem_fetch_dut/instruction_memory
run -all
# ** Note: $finish    : D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v(22)
#    Time: 540 ns  Iteration: 0  Instance: /processor_tb
# 1
# Break in Module processor_tb at D:/academic_material/third_year/ARCH2/RISC-pipelined-processor/phase_1/processor_tb.v line 22
