@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.mem[31:0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.mem[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_tri_enable because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_tri_enable. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[0] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[1] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[2] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[3] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[4] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[5] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[6] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Removing sequential instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst4.rdata_1[7] because it is equivalent to instance cemf_module_64ch_ctrl_inst1.top_cemf_module_64ch_reg_inst.ram_module_top_inst.ram_module_inst0.rdata_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM stop_fpga2_cnst (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM psel_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM next_sequence_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM en_timeout_cnt_1 (in view: work.cemf_module_64ch_fsm_average_Z1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM load_ser (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM en_count_bits (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_conf.v":134:2:134:5|ROM csb_1 (in view: work.tdc_spi_conf_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM sel_mcu_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_sck (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_data (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM en_count_bits (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\tdc_spi_read.v":151:2:151:5|ROM csb_1 (in view: work.tdc_spi_read_1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM in_out_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_fsm.v":116:2:116:5|ROM enable_desp_rx_1 (in view: work.I2C_FSM(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_interpreter.v":240:2:240:5|ROM psel_1 (in view: work.I2C_interpreter(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Sequential instance cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.c_state[18] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[20] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[21] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[22] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[23] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[24] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[25] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[26] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO197 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Removing FSM register c_state[27] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) because its output is a constant.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[30] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[28] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[31] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":173:1:173:6|Register bit c_state[29] (in view view:work.cemf_module_64ch_fsm_average_Z1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst3.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst2.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst1.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":35:0:35:5|RAM ram_module_top_inst.ram_module_inst0.mem[31:0] (in view: work.top_cemf_module_64ch_reg(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[31] on net prdata_mem[31] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[30] on net prdata_mem[30] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[29] on net prdata_mem[29] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[28] on net prdata_mem[28] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[27] on net prdata_mem[27] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[26] on net prdata_mem[26] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[25] on net prdata_mem[25] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[24] on net prdata_mem[24] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[23] on net prdata_mem[23] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[22] on net prdata_mem[22] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[21] on net prdata_mem[21] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[20] on net prdata_mem[20] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[19] on net prdata_mem[19] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[18] on net prdata_mem[18] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[17] on net prdata_mem[17] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[16] on net prdata_mem[16] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[15] on net prdata_mem[15] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[14] on net prdata_mem[14] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[13] on net prdata_mem[13] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[12] on net prdata_mem[12] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[11] on net prdata_mem[11] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[10] on net prdata_mem[10] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[9] on net prdata_mem[9] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[8] on net prdata_mem[8] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[7] on net prdata_mem[7] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[6] on net prdata_mem[6] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[5] on net prdata_mem[5] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[4] on net prdata_mem[4] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[3] on net prdata_mem[3] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[2] on net prdata_mem[2] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[1] on net prdata_mem[1] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst4.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO124 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\ram_module.v":43:6:43:33|Duplicate tristate driver ram_module_top_inst.ram_module_inst0.rdata_tri[0] on net prdata_mem[0] merged!
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":62:1:62:6|Sequential instance serializer_mod_inst.shift_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\serializer_mod.v":53:9:53:12|Sequential instance serializer_mod_inst.next_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\i2c_control_startup.v":49:0:49:5|Sequential instance I2C_top_level_inst1.I2C_Control_StartUp_inst.stop_resetter is reduced to a combinational gate by constant propagation.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\raul.lora\documents\proyectotestraul\medusatesting\medusatesting\fpga1\src\cemf_module_64ch_fsm_average.v":276:3:276:6|ROM cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.en_deterministic_cnt_1[1:0] (in view: work.cemf_module_64ch_main(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: BN137 :|Found combinational loop during mapping at net enable_sr_out
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 3183 
@W: FX708 |Found invalid parameter 3151 
@W: FX708 |Found invalid parameter 3080 
@W: FX708 |Found invalid parameter 0 
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.sync_config
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.cemf_module_64ch_fsm_int1.enable_sr_out
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_a.spi_conf_inst1.data[0]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[23]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[22]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[21]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[20]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[19]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[18]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[17]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[16]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[15]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[14]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[13]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[12]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[11]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[10]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[9]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[8]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[7]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[6]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[5]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[4]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[3]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[2]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[1]
@W: BN137 :|Found combinational loop during mapping at net cemf_module_64ch_ctrl_inst1.spi_top_inst1.tdc_inst_b.spi_conf_inst1.data[0]
@W: MT420 |Found inferred clock cemf_module_64ch_main|scl with period 1000.00ns. Please declare a user-defined clock on object "p:scl"
