
---------- Begin Simulation Statistics ----------
final_tick                                26288500000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    215                       # Simulator instruction rate (inst/s)
host_mem_usage                                9154560                       # Number of bytes of host memory used
host_op_rate                                      220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39228.33                       # Real time elapsed on the host
host_tick_rate                                 574177                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8421620                       # Number of instructions simulated
sim_ops                                       8631376                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022524                       # Number of seconds simulated
sim_ticks                                 22524001875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.174116                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  435926                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               448603                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                559                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4031                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            443748                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3561                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4942                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1381                       # Number of indirect misses.
system.cpu.branchPred.lookups                  469461                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8708                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          828                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2774613                       # Number of instructions committed
system.cpu.committedOps                       2818465                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.397578                       # CPI: cycles per instruction
system.cpu.discardedOps                         11210                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1411110                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             92319                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           862928                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2925590                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294327                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      559                       # number of quiesce instructions executed
system.cpu.numCycles                          9426964                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       559                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1838485     65.23%     65.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1290      0.05%     65.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                  98086      3.48%     68.76% # Class of committed instruction
system.cpu.op_class_0::MemWrite                880604     31.24%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2818465                       # Class of committed instruction
system.cpu.quiesceCycles                     26611439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6501374                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        813256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254872                       # Transaction distribution
system.membus.trans_dist::ReadResp             255576                       # Transaction distribution
system.membus.trans_dist::WriteReq             157018                       # Transaction distribution
system.membus.trans_dist::WriteResp            157018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          397                       # Transaction distribution
system.membus.trans_dist::WriteClean               65                       # Transaction distribution
system.membus.trans_dist::CleanEvict              328                       # Transaction distribution
system.membus.trans_dist::ReadExReq               205                       # Transaction distribution
system.membus.trans_dist::ReadExResp              206                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            260                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           444                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       405807                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        405807                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       813569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       825791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       811614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       811614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1638003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        89725                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26077413                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1224653                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004334                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1224630    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1224653                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2091839098                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12329750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              571765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2464625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10389175                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1562417190                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1306000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2909607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       727402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3637009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       727402                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2909607                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3637009                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3637009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3637009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7274018                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       339456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       339456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       549708                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       549708                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1581058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1613826                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1778328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8514                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13621                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     25296900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25821188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28311197                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2940309375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             13.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2382069290                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1569612000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2909607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4364411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5819215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13093233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5819215                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4364411                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10183626                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2909607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10183626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10183626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23276858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2182205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10183626                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2182205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14548036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4364411                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1500621                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5865032                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2182205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14548036                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3682827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20413069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       151552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       151552                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       774146                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       811614                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       514013                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       514013    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       514013                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1195886250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1422803000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1959607722                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20367251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23276858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2003251831                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43644109                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43705022                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87349131                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2003251831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64072273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23276858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2090600963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9043968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28114948                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252932                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27000836                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       282624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4935681                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507905                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3194881                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20367251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    823419040                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    401525806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2909607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1248221704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    477175595                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    721582785                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1198758380                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20367251                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1300594635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1123108591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2909607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2446980084                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16640                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16640                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          260                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          284                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       738767                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68194                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         806961                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       738767                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       738767                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       738767                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68194                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        806961                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15728644                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16311784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9043968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9728896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       245761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          462                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       141312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             152014                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20428164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    698305927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2182205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1500621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1778725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             724195642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1312733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20367251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    401525806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5819215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       727402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2182205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            431934612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1312733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40795415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1099831732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8001420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       727402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3682827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1778725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1156130254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    386885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449978500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          369                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          369                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              465121                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             161574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254880                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152014                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    188                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9521                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8226344300                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1273460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14912009300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32299.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58549.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       232                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  141449                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152014                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    477                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.514664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.807322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.052091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          812      2.92%      2.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          685      2.46%      5.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          478      1.72%      7.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          367      1.32%      8.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          449      1.61%     10.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          392      1.41%     11.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          491      1.76%     13.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          480      1.73%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23670     85.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27824                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     690.349593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    954.286206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            225     60.98%     60.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.27%     61.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.27%     61.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           48     13.01%     74.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.27%     74.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.27%     75.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.27%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.27%     75.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           78     21.14%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            6      1.63%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      1.36%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           369                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     412.002710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    147.947033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    458.083380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            117     31.71%     31.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      5.15%     36.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            48     13.01%     49.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           19      5.15%     55.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      1.63%     56.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      1.36%     57.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.08%     59.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.54%     59.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      2.44%     62.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      1.36%     63.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.54%     63.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.54%     64.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.27%     64.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.27%     65.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.27%     65.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      2.71%     68.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          118     31.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           369                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16300288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9729856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16311720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9728896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       723.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       431.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    724.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    431.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22523723750                       # Total gap between requests
system.mem_ctrls.avgGap                      55355.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15716612                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9042944                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20428163.811809305102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 697771740.884300470352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2182205.465652848128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1500621.434307174990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1775883.354209674522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1400816.789800591301                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20367251.012759916484                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 401480343.066256284714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5819214.575074261054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 727401.821884282632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2182205.465652848128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       245761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          462                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       141312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    423629755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14377338075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44131880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     35432925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     31476665                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  45476566440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6278956625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 373873415500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1482324375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  35080929000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    395201375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58870.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58501.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57463.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     66854.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50362.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98434126.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    875970.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2645730.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    723791.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 137034878.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    514585.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16496254445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1218420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4811939555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1118                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     29753789.132379                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    172191990.698628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          559    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        18750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9656131875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16632368125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1483516                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1483516                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1483516                       # number of overall hits
system.cpu.icache.overall_hits::total         1483516                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          260                       # number of overall misses
system.cpu.icache.overall_misses::total           260                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11308125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11308125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11308125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11308125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1483776                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1483776                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1483776                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1483776                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43492.788462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43492.788462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43492.788462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43492.788462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          260                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10892875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10892875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10892875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10892875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000175                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000175                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000175                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000175                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41895.673077                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41895.673077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41895.673077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41895.673077                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1483516                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1483516                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           260                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11308125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11308125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1483776                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1483776                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43492.788462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43492.788462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10892875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10892875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41895.673077                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41895.673077                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           418.787651                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              624498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                78                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8006.384615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   418.787651                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.817945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.817945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2967812                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2967812                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       162716                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           162716                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       162716                       # number of overall hits
system.cpu.dcache.overall_hits::total          162716                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          795                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            795                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          795                       # number of overall misses
system.cpu.dcache.overall_misses::total           795                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     65854375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     65854375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     65854375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     65854375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       163511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       163511                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       163511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       163511                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004862                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004862                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004862                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004862                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82835.691824                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82835.691824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82835.691824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82835.691824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          397                       # number of writebacks
system.cpu.dcache.writebacks::total               397                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          649                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          649                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     53163500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53163500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     53163500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53163500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13413500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13413500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003969                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003969                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003969                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81916.024653                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81916.024653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81916.024653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81916.024653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.079730                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.079730                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    647                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        99760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           99760                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37662500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37662500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       100204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       100204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84825.450450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84825.450450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     36973875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     36973875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13413500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13413500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83274.493243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83274.493243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21739.870340                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21739.870340                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28191875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28191875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80318.732194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80318.732194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16189625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16189625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78973.780488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78973.780488                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       405807                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       405807                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4231564250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4231564250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10427.528973                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10427.528973                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        93624                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        93624                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       312183                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       312183                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4100648973                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4100648973                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13135.401265                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13135.401265                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           474.013373                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12467                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               712                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.509831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   474.013373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.925807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.925807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3901150                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3901150                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26288500000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26288736250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    215                       # Simulator instruction rate (inst/s)
host_mem_usage                                9154560                       # Number of bytes of host memory used
host_op_rate                                      220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39228.43                       # Real time elapsed on the host
host_tick_rate                                 574181                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8421629                       # Number of instructions simulated
sim_ops                                       8631391                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022524                       # Number of seconds simulated
sim_ticks                                 22524238125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.173695                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  435928                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               448607                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                560                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4033                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            443748                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3561                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4942                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1381                       # Number of indirect misses.
system.cpu.branchPred.lookups                  469467                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8710                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          828                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2774622                       # Number of instructions committed
system.cpu.committedOps                       2818480                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.397703                       # CPI: cycles per instruction
system.cpu.discardedOps                         11217                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1411127                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             92319                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           862931                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2925917                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294316                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      559                       # number of quiesce instructions executed
system.cpu.numCycles                          9427342                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       559                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1838493     65.23%     65.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1290      0.05%     65.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                  98092      3.48%     68.76% # Class of committed instruction
system.cpu.op_class_0::MemWrite                880604     31.24%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2818480                       # Class of committed instruction
system.cpu.quiesceCycles                     26611439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6501425                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        813264                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254872                       # Transaction distribution
system.membus.trans_dist::ReadResp             255580                       # Transaction distribution
system.membus.trans_dist::WriteReq             157018                       # Transaction distribution
system.membus.trans_dist::WriteResp            157018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          397                       # Transaction distribution
system.membus.trans_dist::WriteClean               65                       # Transaction distribution
system.membus.trans_dist::CleanEvict              332                       # Transaction distribution
system.membus.trans_dist::ReadExReq               205                       # Transaction distribution
system.membus.trans_dist::ReadExResp              206                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           446                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       405807                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        405807                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       813575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       825797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       811614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       811614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1638015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        89853                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26077669                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1224657                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004334                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1224634    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1224657                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2091845723                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12329750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              577765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2464625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10400675                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1562417190                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1316000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2909577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       727394                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3636971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       727394                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2909577                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3636971                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3636971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3636971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7273942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       339456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       339456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       549708                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       549708                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1581058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1613826                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1778328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8514                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13621                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     25296900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25821188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28311197                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2940309375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             13.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2382069290                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1569612000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2909577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4364365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5819154                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13093095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5819154                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4364365                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10183519                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2909577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10183519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10183519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23276614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2182183                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10183519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2182183                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14547884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4364365                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1500606                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5864971                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2182183                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14547884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3682788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20412855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       151552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       151552                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       774146                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       811614                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       514013                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       514013    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       514013                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1195886250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1422803000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1959587168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20367037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23276614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2003230820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43643652                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43704564                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87348215                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2003230820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64071601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23276614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2090579035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9043968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28114948                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252932                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27000836                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       282624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4935681                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507905                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3194881                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20367037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    823410403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    401521594                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2909577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1248208612                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    477170590                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    721575216                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1198745807                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20367037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1300580994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1123096811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2909577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2446954418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16768                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16768                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          262                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          286                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       744442                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68193                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         812636                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       744442                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       744442                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       744442                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68193                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        812636                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15728644                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16311912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9043968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9728896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       245761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          462                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       141312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             152014                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20427950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    698298602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2182183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1500606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1784389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             724193729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1312719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20367037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    401521594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5819154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       727394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2182183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            431930081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1312719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40794987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1099820196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8001336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       727394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3682788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1784389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1156123810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    386885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449978500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          369                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          369                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              465125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             161574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152014                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    188                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9521                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8226344300                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1273470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14912061800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32298.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58548.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       232                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237449                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  141449                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254879                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152014                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    477                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.514664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.807322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.052091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          812      2.92%      2.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          685      2.46%      5.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          478      1.72%      7.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          367      1.32%      8.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          449      1.61%     10.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          392      1.41%     11.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          491      1.76%     13.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          480      1.73%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23670     85.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27824                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     690.349593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    954.286206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            225     60.98%     60.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.27%     61.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.27%     61.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           48     13.01%     74.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.27%     74.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.27%     75.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.27%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.27%     75.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           78     21.14%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            6      1.63%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      1.36%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           369                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     412.002710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    147.947033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    458.083380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            117     31.71%     31.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      5.15%     36.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            48     13.01%     49.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           19      5.15%     55.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      1.63%     56.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      1.36%     57.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.08%     59.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.54%     59.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            9      2.44%     62.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      1.36%     63.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.54%     63.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.54%     64.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.27%     64.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.27%     65.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.27%     65.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      2.71%     68.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          118     31.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           369                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16300416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9729856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16311848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9728896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       723.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       431.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    724.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    431.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22524125000                       # Total gap between requests
system.mem_ctrls.avgGap                      55355.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15716612                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9042944                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20427949.546906150877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 697764422.165111541748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2182182.577152096201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1500605.694737566169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1781547.494628078770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1400802.097052061930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20367037.386752899736                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 401476132.058961749077                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5819153.539072257467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 727394.192384032183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2182182.577152096201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       245761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          462                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       141312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    423629755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14377338075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44131880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     35432925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     31529165                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  45476566440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6278956625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 373873415500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1482324375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  35080929000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    395201375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58870.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58501.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57463.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     66854.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50285.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98434126.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    875970.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2645730.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    723791.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 137034878.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    514585.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16496254445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1218420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4812175805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1118                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     29753789.132379                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    172191990.698628                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          559    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        18750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9656368125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16632368125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1483525                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1483525                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1483525                       # number of overall hits
system.cpu.icache.overall_hits::total         1483525                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          262                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            262                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          262                       # number of overall misses
system.cpu.icache.overall_misses::total           262                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11395625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11395625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11395625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11395625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1483787                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1483787                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1483787                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1483787                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000177                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000177                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000177                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43494.751908                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43494.751908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43494.751908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43494.751908                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          262                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          262                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10976875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10976875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10976875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10976875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41896.469466                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41896.469466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41896.469466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41896.469466                       # average overall mshr miss latency
system.cpu.icache.replacements                     80                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1483525                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1483525                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          262                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           262                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11395625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11395625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1483787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1483787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43494.751908                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43494.751908                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10976875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10976875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41896.469466                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41896.469466                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           418.787674                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3098637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               501                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6184.904192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   418.787674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.817945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.817945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2967836                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2967836                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       162720                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           162720                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       162720                       # number of overall hits
system.cpu.dcache.overall_hits::total          162720                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          797                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            797                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          797                       # number of overall misses
system.cpu.dcache.overall_misses::total           797                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     65975000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     65975000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     65975000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     65975000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       163517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       163517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       163517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       163517                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004874                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004874                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004874                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004874                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82779.171895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82779.171895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82779.171895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82779.171895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          397                       # number of writebacks
system.cpu.dcache.writebacks::total               397                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          651                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          651                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     53281375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53281375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     53281375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53281375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13413500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13413500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003981                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003981                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003981                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003981                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81845.430108                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81845.430108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81845.430108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81845.430108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.079730                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.079730                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    649                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        99764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           99764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37783125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37783125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       100210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       100210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84715.526906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84715.526906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     37091750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37091750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13413500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13413500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83165.358744                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83165.358744                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21739.870340                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21739.870340                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28191875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28191875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80318.732194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80318.732194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16189625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16189625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78973.780488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78973.780488                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       405807                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       405807                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4231564250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4231564250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10427.528973                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10427.528973                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        93624                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        93624                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       312183                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       312183                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4100648973                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4100648973                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13135.401265                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13135.401265                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           474.013122                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              167609                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.993986                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   474.013122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.925807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.925807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3901176                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3901176                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26288736250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
