
package veetpu.ref_fp

import spinal.core._

class IntSqrt(inputNrBits : Int, outputNrBits : Int) extends Component {

    val io = new Bundle {
        val op_vld      = in(Bool)
        val op          = in(UInt(inputNrBits bits))

        val result_vld  = out(Bool)
        val result      = out(UInt(outputNrBits bits))
    }

    var vld = io.op_vld
    var r = (io.op(io.op.getWidth-2, 2 bits).resize(3).asSInt - 1)
    var q = (r >= 0) ? U"1" | U"0"
    var d = io.op(0, io.op.getWidth-2 bits)

    var k = io.op.getWidth-2
    while(q.getWidth < outputNrBits){
//        val insert_reg = if (k>= io.op.getWidth-4) k%2 == 1
//                         else if (k >= io.op.getWidth/2) true
//                         else k%2 == 1

        val insert_reg = false

        var vld_next = if (insert_reg) Reg(Bool)                    else Bool
        var r_next   = if (insert_reg) Reg(SInt(r.getWidth+2 bits)) else SInt(r.getWidth+2 bits)
        var q_next   = if (insert_reg) Reg(UInt(q.getWidth+1 bits)) else UInt(q.getWidth+1 bits)

        //printf("k: %d, r_next: %d, r: %d, d: %d, q: %d\n", k, r_next.getWidth, r.getWidth, d.getWidth, q.getWidth)

        vld_next := vld

        if (false){
            // Naive implementation with an adder and a subtractor
            when(!r.msb){
                r_next := (r ## d(d.getWidth-2, 2 bits)).asSInt - (U"0" @@ q @@ U"01").asSInt
            }
            .otherwise{
                r_next := (r ## d(d.getWidth-2, 2 bits)).asSInt + (U"0" @@ q @@ U"11").asSInt
            }
        }
        else{
            // Use just one adder
            r_next := ((r ## d(d.getWidth-2, 2 bits) ## !r.msb).asSInt +
                            (r.msb ? (U"0" @@ q @@ U"110") | (U"1" @@ ~q @@ U"101") ).asSInt)(1,r_next.getWidth bits)
        }

        when(!r_next.msb){
            q_next := q @@ U"1"
        }
        .otherwise{
            q_next := q @@ U"0"
        }

        vld = vld_next
        r = r_next
        q = q_next

        if (k > io.op.getWidth/2){
            d = if (insert_reg) RegNext(d.resize(d.getWidth-2)) else d.resize(d.getWidth-2)
        }
        else {
            d = U(0, 2 bits)
        }

        k = k - 1
    }

    io.result_vld := vld
    io.result     := q
}

