Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto edfd6cf6738948189a792540fe13d960 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_colorbar_behav xil_defaultlib.tb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=54,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_108_clk_wiz
Compiling module xil_defaultlib.pll_108
Compiling module xil_defaultlib.vga_ctrl
Compiling module xil_defaultlib.vga_pic
Compiling module xil_defaultlib.vag_colorbar
Compiling module xil_defaultlib.tb_colorbar_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_colorbar_behav
