arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision   	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.23                 	     	0.00           	5116        	-1       	-1            	-1          	-1          	-1         	-1      	-1         	1      	2     	-1          	-1      	971144187-dirty	success   	10292      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	4                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	4                          	2                                	3                          	3                                 	53                         	47                       	0.576831           	-1.12264 	-0.576831	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.23                 	     	0.00           	4904        	-1       	-1            	-1          	-1          	-1         	-1      	-1         	1      	2     	-1          	-1      	971144187-dirty	success   	10400      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	6                	2                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	6                          	2                                	4                          	4                                 	83                         	61                       	0.821019           	-1.15182 	-0.821019	-0.157203	-0.157203	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	1.64                 	     	0.17           	52280       	-1       	-1            	-1          	-1          	-1         	-1      	-1         	155    	5     	-1          	-1      	971144187-dirty	success   	19076      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.04     	25                   	0.10      	1.10064       	-11.6187            	-1.10064            	8             	61               	16                                    	9.10809e+06           	8.35357e+06          	130230.                          	578.801                             	0.13                     	58                         	12                               	66                         	75                                	14349                      	9693                     	1.23194            	-14.4946 	-1.23194 	0        	0        	158426.                     	704.117                        	0.04                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	1.62                 	     	0.19           	52176       	-1       	-1            	-1          	-1          	-1         	-1      	-1         	155    	5     	-1          	-1      	971144187-dirty	success   	19080      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.04     	25                   	0.11      	1.07989       	-11.71              	-1.07989            	14            	71               	12                                    	9.10809e+06           	8.35357e+06          	226658.                          	1007.37                             	0.09                     	60                         	4                                	21                         	28                                	1129                       	577                      	1.07104            	-12.9225 	-1.07104 	-0.920238	-0.12101 	300883.                     	1337.26                        	0.02                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.25                 	     	0.00           	5368        	-1       	-1            	-1          	-1          	-1         	-1      	-1         	1      	2     	0           	0       	971144187-dirty	success   	14336      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.01     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	4                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	4                          	2                                	3                          	3                                 	53                         	47                       	0.576831           	-1.12264 	-0.576831	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.25                 	     	0.01           	5560        	-1       	-1            	-1          	-1          	-1         	-1      	-1         	1      	2     	0           	0       	971144187-dirty	success   	14572      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.01     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	6                	2                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	6                          	2                                	4                          	4                                 	83                         	61                       	0.821019           	-1.15182 	-0.821019	-0.157203	-0.157203	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	11.03                	     	0.09           	17840       	-1       	-1            	-1          	-1          	-1         	-1      	-1         	32     	311   	15          	0       	971144187-dirty	success   	60248      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.38     	8130                 	1.07      	4.17853       	-4185.57            	-4.17853            	44            	13625            	14                                    	4.25198e+07           	9.94461e+06          	2.20520e+06                      	2812.76                             	7.77                     	12690                      	14                               	2593                       	2973                              	5769732                    	2162884                  	4.66364            	-4758.07 	-4.66364 	-25.4124 	-0.340786	2.86068e+06                 	3648.83                        	0.99                	15             	938            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	10.18                	     	0.10           	17840       	-1       	-1            	-1          	-1          	-1         	-1      	-1         	32     	311   	15          	0       	971144187-dirty	success   	59288      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.38     	8108                 	1.10      	4.53908       	-3239.76            	-4.53908            	44            	13638            	21                                    	4.25198e+07           	9.94461e+06          	2.25696e+06                      	2878.78                             	6.95                     	12654                      	14                               	2602                       	3168                              	5599604                    	1878412                  	5.56205            	-4768.33 	-5.56205 	-845.613 	-2.80963 	2.92811e+06                 	3734.83                        	0.94                	14             	939            
