<!doctype html>
<html>
<head>
<title>../../cpu/cc26xx-cc13xx/lib/cc26xxware/driverlib/setup_rom.c</title>
<style type="text/css">
 body { color:#000000; background-color:#ffffff }
 body { font-family:Helvetica, sans-serif; font-size:10pt }
 h1 { font-size:14pt }
 .code { border-collapse:collapse; width:100%; }
 .code { font-family: "Monospace", monospace; font-size:10pt }
 .code { line-height: 1.2em }
 .comment { color: green; font-style: oblique }
 .keyword { color: blue }
 .string_literal { color: red }
 .directive { color: darkmagenta }
 .expansion { display: none; }
 .macro:hover .expansion { display: block; border: 2px solid #FF0000; padding: 2px; background-color:#FFF0F0; font-weight: normal;   -webkit-border-radius:5px;  -webkit-box-shadow:1px 1px 7px #000;   border-radius:5px;  box-shadow:1px 1px 7px #000; position: absolute; top: -1em; left:10em; z-index: 1 } 
 .macro { color: darkmagenta; background-color:LemonChiffon; position: relative }
 .num { width:2.5em; padding-right:2ex; background-color:#eeeeee }
 .num { text-align:right; font-size:8pt }
 .num { color:#444444 }
 .line { padding-left: 1ex; border-left: 3px solid #ccc }
 .line { white-space: pre }
 .msg { -webkit-box-shadow:1px 1px 7px #000 }
 .msg { box-shadow:1px 1px 7px #000 }
 .msg { -webkit-border-radius:5px }
 .msg { border-radius:5px }
 .msg { font-family:Helvetica, sans-serif; font-size:8pt }
 .msg { float:left }
 .msg { padding:0.25em 1ex 0.25em 1ex }
 .msg { margin-top:10px; margin-bottom:10px }
 .msg { font-weight:bold }
 .msg { max-width:60em; word-wrap: break-word; white-space: pre-wrap }
 .msgT { padding:0x; spacing:0x }
 .msgEvent { background-color:#fff8b4; color:#000000 }
 .msgControl { background-color:#bbbbbb; color:#000000 }
 .msgNote { background-color:#ddeeff; color:#000000 }
 .mrange { background-color:#dfddf3 }
 .mrange { border-bottom:1px solid #6F9DBE }
 .PathIndex { font-weight: bold; padding:0px 5px; margin-right:5px; }
 .PathIndex { -webkit-border-radius:8px }
 .PathIndex { border-radius:8px }
 .PathIndexEvent { background-color:#bfba87 }
 .PathIndexControl { background-color:#8c8c8c }
 .PathNav a { text-decoration:none; font-size: larger }
 .CodeInsertionHint { font-weight: bold; background-color: #10dd10 }
 .CodeRemovalHint { background-color:#de1010 }
 .CodeRemovalHint { border-bottom:1px solid #6F9DBE }
 table.simpletable {
   padding: 5px;
   font-size:12pt;
   margin:20px;
   border-collapse: collapse; border-spacing: 0px;
 }
 td.rowname {
   text-align: right;
   vertical-align: top;
   font-weight: bold;
   color:#444444;
   padding-right:2ex;
 }
</style>
</head>
<body>
<!-- BUGDESC Value stored to 'i32CustomerDeltaAdjust' is never read -->

<!-- BUGTYPE Dead assignment -->

<!-- BUGCATEGORY Dead store -->

<!-- BUGFILE /Users/Jack/Documents/Computer_Science/Contiki/contiki-red-blue-team/examples/sensniff/../../cpu/cc26xx-cc13xx/lib/cc26xxware/driverlib/setup_rom.c -->

<!-- FILENAME setup_rom.c -->

<!-- FUNCTIONNAME NOROM_SetupGetTrimForAnabypassValue1 -->

<!-- ISSUEHASHCONTENTOFLINEINCONTEXT 71e94ade69e0c923a318c83453c6b321 -->

<!-- BUGLINE 455 -->

<!-- BUGCOLUMN 5 -->

<!-- BUGPATHLENGTH 1 -->

<!-- BUGMETAEND -->
<!-- REPORTHEADER -->
<h3>Bug Summary</h3>
<table class="simpletable">
<tr><td class="rowname">File:</td><td>/Users/Jack/Documents/Computer_Science/Contiki/contiki-red-blue-team/examples/sensniff/../../cpu/cc26xx-cc13xx/lib/cc26xxware/driverlib/setup_rom.c</td></tr>
<tr><td class="rowname">Warning:</td><td><a href="#EndPath">line 455, column 5</a><br />Value stored to 'i32CustomerDeltaAdjust' is never read</td></tr>
</table>
<!-- REPORTSUMMARYEXTRA -->
<h3>Annotated Source Code</h3>
<table class="code">
<tr><td class="num" id="LN1">1</td><td class="line"><span class='comment'>/******************************************************************************</span></td></tr>
<tr><td class="num" id="LN2">2</td><td class="line"><span class='comment'>*  Filename:       setup_rom.c</span></td></tr>
<tr><td class="num" id="LN3">3</td><td class="line"><span class='comment'>*  Revised:        2016-07-07 19:12:02 +0200 (to, 07 jul 2016)</span></td></tr>
<tr><td class="num" id="LN4">4</td><td class="line"><span class='comment'>*  Revision:       46848</span></td></tr>
<tr><td class="num" id="LN5">5</td><td class="line"><span class='comment'>*</span></td></tr>
<tr><td class="num" id="LN6">6</td><td class="line"><span class='comment'>*  Description:    Setup file for CC13xx/CC26xx devices.</span></td></tr>
<tr><td class="num" id="LN7">7</td><td class="line"><span class='comment'>*</span></td></tr>
<tr><td class="num" id="LN8">8</td><td class="line"><span class='comment'>*  Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></td></tr>
<tr><td class="num" id="LN9">9</td><td class="line"><span class='comment'>*  All rights reserved.</span></td></tr>
<tr><td class="num" id="LN10">10</td><td class="line"><span class='comment'>*</span></td></tr>
<tr><td class="num" id="LN11">11</td><td class="line"><span class='comment'>*  Redistribution and use in source and binary forms, with or without</span></td></tr>
<tr><td class="num" id="LN12">12</td><td class="line"><span class='comment'>*  modification, are permitted provided that the following conditions are met:</span></td></tr>
<tr><td class="num" id="LN13">13</td><td class="line"><span class='comment'>*</span></td></tr>
<tr><td class="num" id="LN14">14</td><td class="line"><span class='comment'>*  1) Redistributions of source code must retain the above copyright notice,</span></td></tr>
<tr><td class="num" id="LN15">15</td><td class="line"><span class='comment'>*     this list of conditions and the following disclaimer.</span></td></tr>
<tr><td class="num" id="LN16">16</td><td class="line"><span class='comment'>*</span></td></tr>
<tr><td class="num" id="LN17">17</td><td class="line"><span class='comment'>*  2) Redistributions in binary form must reproduce the above copyright notice,</span></td></tr>
<tr><td class="num" id="LN18">18</td><td class="line"><span class='comment'>*     this list of conditions and the following disclaimer in the documentation</span></td></tr>
<tr><td class="num" id="LN19">19</td><td class="line"><span class='comment'>*     and/or other materials provided with the distribution.</span></td></tr>
<tr><td class="num" id="LN20">20</td><td class="line"><span class='comment'>*</span></td></tr>
<tr><td class="num" id="LN21">21</td><td class="line"><span class='comment'>*  3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></td></tr>
<tr><td class="num" id="LN22">22</td><td class="line"><span class='comment'>*     be used to endorse or promote products derived from this software without</span></td></tr>
<tr><td class="num" id="LN23">23</td><td class="line"><span class='comment'>*     specific prior written permission.</span></td></tr>
<tr><td class="num" id="LN24">24</td><td class="line"><span class='comment'>*</span></td></tr>
<tr><td class="num" id="LN25">25</td><td class="line"><span class='comment'>*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</span></td></tr>
<tr><td class="num" id="LN26">26</td><td class="line"><span class='comment'>*  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></td></tr>
<tr><td class="num" id="LN27">27</td><td class="line"><span class='comment'>*  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></td></tr>
<tr><td class="num" id="LN28">28</td><td class="line"><span class='comment'>*  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></td></tr>
<tr><td class="num" id="LN29">29</td><td class="line"><span class='comment'>*  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></td></tr>
<tr><td class="num" id="LN30">30</td><td class="line"><span class='comment'>*  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></td></tr>
<tr><td class="num" id="LN31">31</td><td class="line"><span class='comment'>*  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></td></tr>
<tr><td class="num" id="LN32">32</td><td class="line"><span class='comment'>*  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></td></tr>
<tr><td class="num" id="LN33">33</td><td class="line"><span class='comment'>*  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></td></tr>
<tr><td class="num" id="LN34">34</td><td class="line"><span class='comment'>*  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></td></tr>
<tr><td class="num" id="LN35">35</td><td class="line"><span class='comment'>*  POSSIBILITY OF SUCH DAMAGE.</span></td></tr>
<tr><td class="num" id="LN36">36</td><td class="line"><span class='comment'>*</span></td></tr>
<tr><td class="num" id="LN37">37</td><td class="line"><span class='comment'>******************************************************************************/</span></td></tr>
<tr><td class="num" id="LN38">38</td><td class="line"> </td></tr>
<tr><td class="num" id="LN39">39</td><td class="line"><span class='comment'>// Hardware headers</span></td></tr>
<tr><td class="num" id="LN40">40</td><td class="line"><span class='directive'>#include &lt;inc/hw_types.h&gt;</span></td></tr>
<tr><td class="num" id="LN41">41</td><td class="line"><span class='directive'>#include &lt;inc/hw_memmap.h&gt;</span></td></tr>
<tr><td class="num" id="LN42">42</td><td class="line"><span class='directive'>#include &lt;inc/hw_adi.h&gt;</span></td></tr>
<tr><td class="num" id="LN43">43</td><td class="line"><span class='directive'>#include &lt;inc/hw_adi_2_refsys.h&gt;</span></td></tr>
<tr><td class="num" id="LN44">44</td><td class="line"><span class='directive'>#include &lt;inc/hw_adi_3_refsys.h&gt;</span></td></tr>
<tr><td class="num" id="LN45">45</td><td class="line"><span class='directive'>#include &lt;inc/hw_adi_4_aux.h&gt;</span></td></tr>
<tr><td class="num" id="LN46">46</td><td class="line"><span class='directive'>#include &lt;inc/hw_aon_batmon.h&gt;</span></td></tr>
<tr><td class="num" id="LN47">47</td><td class="line"><span class='directive'>#include &lt;inc/hw_aon_sysctl.h&gt;</span></td></tr>
<tr><td class="num" id="LN48">48</td><td class="line"><span class='directive'>#include &lt;inc/hw_ccfg.h&gt;</span></td></tr>
<tr><td class="num" id="LN49">49</td><td class="line"><span class='directive'>#include &lt;inc/hw_ddi_0_osc.h&gt;</span></td></tr>
<tr><td class="num" id="LN50">50</td><td class="line"><span class='directive'>#include &lt;inc/hw_fcfg1.h&gt;</span></td></tr>
<tr><td class="num" id="LN51">51</td><td class="line"><span class='comment'>// Driverlib headers</span></td></tr>
<tr><td class="num" id="LN52">52</td><td class="line"><span class='directive'>#include &lt;driverlib/ddi.h&gt;</span></td></tr>
<tr><td class="num" id="LN53">53</td><td class="line"><span class='directive'>#include &lt;driverlib/ioc.h&gt;</span></td></tr>
<tr><td class="num" id="LN54">54</td><td class="line"><span class='directive'>#include &lt;driverlib/osc.h&gt;</span></td></tr>
<tr><td class="num" id="LN55">55</td><td class="line"><span class='directive'>#include &lt;driverlib/sys_ctrl.h&gt;</span></td></tr>
<tr><td class="num" id="LN56">56</td><td class="line"><span class='directive'>#include &lt;driverlib/setup_rom.h&gt;</span></td></tr>
<tr><td class="num" id="LN57">57</td><td class="line"><span class='comment'>// ##### INCLUDE IN ROM BEGIN #####</span></td></tr>
<tr><td class="num" id="LN58">58</td><td class="line"><span class='comment'>// We need intrinsic functions for IAR (if used in source code)</span></td></tr>
<tr><td class="num" id="LN59">59</td><td class="line"><span class='directive'>#ifdef __IAR_SYSTEMS_ICC__</span></td></tr>
<tr><td class="num" id="LN60">60</td><td class="line"><span class='directive'>#include &lt;intrinsics.h&gt;</span></td></tr>
<tr><td class="num" id="LN61">61</td><td class="line"><span class='directive'>#endif</span></td></tr>
<tr><td class="num" id="LN62">62</td><td class="line"><span class='comment'>// ##### INCLUDE IN ROM END #####</span></td></tr>
<tr><td class="num" id="LN63">63</td><td class="line"> </td></tr>
<tr><td class="num" id="LN64">64</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN65">65</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN66">66</td><td class="line"><span class='comment'>// Handle support for DriverLib in ROM:</span></td></tr>
<tr><td class="num" id="LN67">67</td><td class="line"><span class='comment'>// This section will undo prototype renaming made in the header file</span></td></tr>
<tr><td class="num" id="LN68">68</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN69">69</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN70">70</td><td class="line"><span class='directive'>#if !defined(DOXYGEN)</span></td></tr>
<tr><td class="num" id="LN71">71</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupAfterColdResetWakeupFromShutDownCfg1<span class='expansion'>NOROM_SetupAfterColdResetWakeupFromShutDownCfg1</span></span></span></td></tr>
<tr><td class="num" id="LN72">72</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupAfterColdResetWakeupFromShutDownCfg1<span class='expansion'>NOROM_SetupAfterColdResetWakeupFromShutDownCfg1</span></span> NOROM_SetupAfterColdResetWakeupFromShutDownCfg1</span></td></tr>
<tr><td class="num" id="LN73">73</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupAfterColdResetWakeupFromShutDownCfg2<span class='expansion'>NOROM_SetupAfterColdResetWakeupFromShutDownCfg2</span></span></span></td></tr>
<tr><td class="num" id="LN74">74</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupAfterColdResetWakeupFromShutDownCfg2<span class='expansion'>NOROM_SetupAfterColdResetWakeupFromShutDownCfg2</span></span> NOROM_SetupAfterColdResetWakeupFromShutDownCfg2</span></td></tr>
<tr><td class="num" id="LN75">75</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupAfterColdResetWakeupFromShutDownCfg3<span class='expansion'>NOROM_SetupAfterColdResetWakeupFromShutDownCfg3</span></span></span></td></tr>
<tr><td class="num" id="LN76">76</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupAfterColdResetWakeupFromShutDownCfg3<span class='expansion'>NOROM_SetupAfterColdResetWakeupFromShutDownCfg3</span></span> NOROM_SetupAfterColdResetWakeupFromShutDownCfg3</span></td></tr>
<tr><td class="num" id="LN77">77</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForAdcShModeEn<span class='expansion'>NOROM_SetupGetTrimForAdcShModeEn</span></span></span></td></tr>
<tr><td class="num" id="LN78">78</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForAdcShModeEn<span class='expansion'>NOROM_SetupGetTrimForAdcShModeEn</span></span>      NOROM_SetupGetTrimForAdcShModeEn</span></td></tr>
<tr><td class="num" id="LN79">79</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForAdcShVbufEn<span class='expansion'>NOROM_SetupGetTrimForAdcShVbufEn</span></span></span></td></tr>
<tr><td class="num" id="LN80">80</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForAdcShVbufEn<span class='expansion'>NOROM_SetupGetTrimForAdcShVbufEn</span></span>      NOROM_SetupGetTrimForAdcShVbufEn</span></td></tr>
<tr><td class="num" id="LN81">81</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForAmpcompCtrl<span class='expansion'>NOROM_SetupGetTrimForAmpcompCtrl</span></span></span></td></tr>
<tr><td class="num" id="LN82">82</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForAmpcompCtrl<span class='expansion'>NOROM_SetupGetTrimForAmpcompCtrl</span></span>      NOROM_SetupGetTrimForAmpcompCtrl</span></td></tr>
<tr><td class="num" id="LN83">83</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForAmpcompTh1<span class='expansion'>NOROM_SetupGetTrimForAmpcompTh1</span></span></span></td></tr>
<tr><td class="num" id="LN84">84</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForAmpcompTh1<span class='expansion'>NOROM_SetupGetTrimForAmpcompTh1</span></span>       NOROM_SetupGetTrimForAmpcompTh1</span></td></tr>
<tr><td class="num" id="LN85">85</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForAmpcompTh2<span class='expansion'>NOROM_SetupGetTrimForAmpcompTh2</span></span></span></td></tr>
<tr><td class="num" id="LN86">86</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForAmpcompTh2<span class='expansion'>NOROM_SetupGetTrimForAmpcompTh2</span></span>       NOROM_SetupGetTrimForAmpcompTh2</span></td></tr>
<tr><td class="num" id="LN87">87</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForAnabypassValue1<span class='expansion'>NOROM_SetupGetTrimForAnabypassValue1</span></span></span></td></tr>
<tr><td class="num" id="LN88">88</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForAnabypassValue1<span class='expansion'>NOROM_SetupGetTrimForAnabypassValue1</span></span>  NOROM_SetupGetTrimForAnabypassValue1</span></td></tr>
<tr><td class="num" id="LN89">89</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForDblrLoopFilterResetVoltage<span class='expansion'>NOROM_SetupGetTrimForDblrLoopFilterResetVoltage</span></span></span></td></tr>
<tr><td class="num" id="LN90">90</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForDblrLoopFilterResetVoltage<span class='expansion'>NOROM_SetupGetTrimForDblrLoopFilterResetVoltage</span></span> NOROM_SetupGetTrimForDblrLoopFilterResetVoltage</span></td></tr>
<tr><td class="num" id="LN91">91</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForRadcExtCfg<span class='expansion'>NOROM_SetupGetTrimForRadcExtCfg</span></span></span></td></tr>
<tr><td class="num" id="LN92">92</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForRadcExtCfg<span class='expansion'>NOROM_SetupGetTrimForRadcExtCfg</span></span>       NOROM_SetupGetTrimForRadcExtCfg</span></td></tr>
<tr><td class="num" id="LN93">93</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForRcOscLfIBiasTrim<span class='expansion'>NOROM_SetupGetTrimForRcOscLfIBiasTrim</span></span></span></td></tr>
<tr><td class="num" id="LN94">94</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForRcOscLfIBiasTrim<span class='expansion'>NOROM_SetupGetTrimForRcOscLfIBiasTrim</span></span> NOROM_SetupGetTrimForRcOscLfIBiasTrim</span></td></tr>
<tr><td class="num" id="LN95">95</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForRcOscLfRtuneCtuneTrim<span class='expansion'>NOROM_SetupGetTrimForRcOscLfRtuneCtuneTrim</span></span></span></td></tr>
<tr><td class="num" id="LN96">96</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForRcOscLfRtuneCtuneTrim<span class='expansion'>NOROM_SetupGetTrimForRcOscLfRtuneCtuneTrim</span></span> NOROM_SetupGetTrimForRcOscLfRtuneCtuneTrim</span></td></tr>
<tr><td class="num" id="LN97">97</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForXoscHfCtl<span class='expansion'>NOROM_SetupGetTrimForXoscHfCtl</span></span></span></td></tr>
<tr><td class="num" id="LN98">98</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForXoscHfCtl<span class='expansion'>NOROM_SetupGetTrimForXoscHfCtl</span></span>        NOROM_SetupGetTrimForXoscHfCtl</span></td></tr>
<tr><td class="num" id="LN99">99</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForXoscHfFastStart<span class='expansion'>NOROM_SetupGetTrimForXoscHfFastStart</span></span></span></td></tr>
<tr><td class="num" id="LN100">100</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForXoscHfFastStart<span class='expansion'>NOROM_SetupGetTrimForXoscHfFastStart</span></span>  NOROM_SetupGetTrimForXoscHfFastStart</span></td></tr>
<tr><td class="num" id="LN101">101</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForXoscHfIbiastherm<span class='expansion'>NOROM_SetupGetTrimForXoscHfIbiastherm</span></span></span></td></tr>
<tr><td class="num" id="LN102">102</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForXoscHfIbiastherm<span class='expansion'>NOROM_SetupGetTrimForXoscHfIbiastherm</span></span> NOROM_SetupGetTrimForXoscHfIbiastherm</span></td></tr>
<tr><td class="num" id="LN103">103</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio<span class='expansion'>NOROM_SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio</span></span></span></td></tr>
<tr><td class="num" id="LN104">104</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio<span class='expansion'>NOROM_SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio</span></span> NOROM_SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio</span></td></tr>
<tr><td class="num" id="LN105">105</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupSetCacheModeAccordingToCcfgSetting<span class='expansion'>NOROM_SetupSetCacheModeAccordingToCcfgSetting</span></span></span></td></tr>
<tr><td class="num" id="LN106">106</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupSetCacheModeAccordingToCcfgSetting<span class='expansion'>NOROM_SetupSetCacheModeAccordingToCcfgSetting</span></span> NOROM_SetupSetCacheModeAccordingToCcfgSetting</span></td></tr>
<tr><td class="num" id="LN107">107</td><td class="line">    <span class='directive'>#undef  <span class='macro'>SetupSetAonRtcSubSecInc<span class='expansion'>NOROM_SetupSetAonRtcSubSecInc</span></span></span></td></tr>
<tr><td class="num" id="LN108">108</td><td class="line">    <span class='directive'>#define <span class='macro'>SetupSetAonRtcSubSecInc<span class='expansion'>NOROM_SetupSetAonRtcSubSecInc</span></span>         NOROM_SetupSetAonRtcSubSecInc</span></td></tr>
<tr><td class="num" id="LN109">109</td><td class="line"><span class='directive'>#endif</span></td></tr>
<tr><td class="num" id="LN110">110</td><td class="line"> </td></tr>
<tr><td class="num" id="LN111">111</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN112">112</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN113">113</td><td class="line"><span class='comment'>// Function declarations</span></td></tr>
<tr><td class="num" id="LN114">114</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN115">115</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN116">116</td><td class="line"> </td></tr>
<tr><td class="num" id="LN117">117</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN118">118</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN119">119</td><td class="line"><span class='comment'>//! \brief First part of configuration required when waking up from shutdown.</span></td></tr>
<tr><td class="num" id="LN120">120</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN121">121</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN122">122</td><td class="line"><span class='keyword'>void</span></td></tr>
<tr><td class="num" id="LN123">123</td><td class="line"><span class='macro'>SetupAfterColdResetWakeupFromShutDownCfg1<span class='expansion'>NOROM_SetupAfterColdResetWakeupFromShutDownCfg1</span></span>( uint32_t ccfg_ModeConfReg )</td></tr>
<tr><td class="num" id="LN124">124</td><td class="line">{</td></tr>
<tr><td class="num" id="LN125">125</td><td class="line">    int32_t    i32VddrSleepTrim;</td></tr>
<tr><td class="num" id="LN126">126</td><td class="line">    int32_t    i32VddrSleepDelta;</td></tr>
<tr><td class="num" id="LN127">127</td><td class="line"> </td></tr>
<tr><td class="num" id="LN128">128</td><td class="line">    {</td></tr>
<tr><td class="num" id="LN129">129</td><td class="line">        i32VddrSleepTrim = SetupSignExtendVddrTrimValue((</td></tr>
<tr><td class="num" id="LN130">130</td><td class="line">            <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_LDO_TRIM )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x000002B8)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN131">131</td><td class="line">            <span class='macro'>FCFG1_LDO_TRIM_VDDR_TRIM_SLEEP_M<span class='expansion'>0x1F000000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN132">132</td><td class="line">            <span class='macro'>FCFG1_LDO_TRIM_VDDR_TRIM_SLEEP_S<span class='expansion'>24</span></span> ) ;</td></tr>
<tr><td class="num" id="LN133">133</td><td class="line">    }</td></tr>
<tr><td class="num" id="LN134">134</td><td class="line"> </td></tr>
<tr><td class="num" id="LN135">135</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN136">136</td><td class="line">    <span class='comment'>// Adjust the VDDR_TRIM_SLEEP value with value adjustable by customer (CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA)</span></td></tr>
<tr><td class="num" id="LN137">137</td><td class="line">    <span class='comment'>// Read and sign extend VddrSleepDelta (in range -8 to +7)</span></td></tr>
<tr><td class="num" id="LN138">138</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN139">139</td><td class="line">    i32VddrSleepDelta = ((((int32_t)ccfg_ModeConfReg )</td></tr>
<tr><td class="num" id="LN140">140</td><td class="line">        &lt;&lt; ( 32 - <span class='macro'>CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_W<span class='expansion'>4</span></span> - <span class='macro'>CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_S<span class='expansion'>28</span></span> ))</td></tr>
<tr><td class="num" id="LN141">141</td><td class="line">        &gt;&gt; ( 32 - <span class='macro'>CCFG_MODE_CONF_VDDR_TRIM_SLEEP_DELTA_W<span class='expansion'>4</span></span> ));</td></tr>
<tr><td class="num" id="LN142">142</td><td class="line">    <span class='comment'>// Calculate new VDDR sleep trim</span></td></tr>
<tr><td class="num" id="LN143">143</td><td class="line">    i32VddrSleepTrim = ( i32VddrSleepTrim + i32VddrSleepDelta + 1 );</td></tr>
<tr><td class="num" id="LN144">144</td><td class="line">    <span class='keyword'>if</span> ( i32VddrSleepTrim &gt;  21 ) i32VddrSleepTrim =  21;</td></tr>
<tr><td class="num" id="LN145">145</td><td class="line">    <span class='keyword'>if</span> ( i32VddrSleepTrim &lt; -10 ) i32VddrSleepTrim = -10;</td></tr>
<tr><td class="num" id="LN146">146</td><td class="line">    <span class='comment'>// Write adjusted value using MASKED write (MASK8)</span></td></tr>
<tr><td class="num" id="LN147">147</td><td class="line">    <span class='macro'>HWREGH( ADI3_BASE + ADI_O_MASK8B + ( ADI_3_REFSYS_O_DCDCCTL1 * 2 ))<span class='expansion'>(*((volatile unsigned short *)(0x40086200 + 0x00000060 + ( 0x00000007<br> * 2 ))))</span></span> = (( <span class='macro'>ADI_3_REFSYS_DCDCCTL1_VDDR_TRIM_SLEEP_M<span class='expansion'>0x0000001F</span></span> &lt;&lt; 8 ) |</td></tr>
<tr><td class="num" id="LN148">148</td><td class="line">        (( i32VddrSleepTrim &lt;&lt; <span class='macro'>ADI_3_REFSYS_DCDCCTL1_VDDR_TRIM_SLEEP_S<span class='expansion'>0</span></span> ) &amp; <span class='macro'>ADI_3_REFSYS_DCDCCTL1_VDDR_TRIM_SLEEP_M<span class='expansion'>0x0000001F</span></span> ));</td></tr>
<tr><td class="num" id="LN149">149</td><td class="line"> </td></tr>
<tr><td class="num" id="LN150">150</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN151">151</td><td class="line">    <span class='comment'>// 1.</span></td></tr>
<tr><td class="num" id="LN152">152</td><td class="line">    <span class='comment'>// Do not allow DCDC to be enabled if in external regulator mode.</span></td></tr>
<tr><td class="num" id="LN153">153</td><td class="line">    <span class='comment'>// Preventing this by setting both the RECHARGE and the ACTIVE bits bit in the CCFG_MODE_CONF copy register (ccfg_ModeConfReg).</span></td></tr>
<tr><td class="num" id="LN154">154</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN155">155</td><td class="line">    <span class='comment'>// 2.</span></td></tr>
<tr><td class="num" id="LN156">156</td><td class="line">    <span class='comment'>// Adjusted battery monitor low limit in internal regulator mode.</span></td></tr>
<tr><td class="num" id="LN157">157</td><td class="line">    <span class='comment'>// This is done by setting AON_BATMON_FLASHPUMPP0_LOWLIM=0 in internal regulator mode.</span></td></tr>
<tr><td class="num" id="LN158">158</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN159">159</td><td class="line">    <span class='keyword'>if</span> ( <span class='macro'>HWREG( AON_SYSCTL_BASE + AON_SYSCTL_O_PWRCTL )<span class='expansion'>(*((volatile unsigned long *)(0x40090000 + 0x00000000)))</span></span> &amp; <span class='macro'>AON_SYSCTL_PWRCTL_EXT_REG_MODE<span class='expansion'>0x00000002</span></span> ) {</td></tr>
<tr><td class="num" id="LN160">160</td><td class="line">        ccfg_ModeConfReg |= ( <span class='macro'>CCFG_MODE_CONF_DCDC_RECHARGE_M<span class='expansion'>0x08000000</span></span> | <span class='macro'>CCFG_MODE_CONF_DCDC_ACTIVE_M<span class='expansion'>0x04000000</span></span> );</td></tr>
<tr><td class="num" id="LN161">161</td><td class="line">    } <span class='keyword'>else</span> {</td></tr>
<tr><td class="num" id="LN162">162</td><td class="line">        <span class='macro'>HWREGBITW( AON_BATMON_BASE + AON_BATMON_O_FLASHPUMPP0, AON_BATMON_FLASHPUMPP0_LOWLIM_BITN )<span class='expansion'>(*((volatile unsigned long *)(((unsigned long)(0x40095000 + 0x00000024<br>) &amp; 0xF0000000) | 0x02000000 | (((unsigned long)(0x40095000<br> + 0x00000024) &amp; 0x000FFFFF) &lt;&lt; 5) | ((5) &lt;&lt; 2<br>))))</span></span> = 0;</td></tr>
<tr><td class="num" id="LN163">163</td><td class="line">    }</td></tr>
<tr><td class="num" id="LN164">164</td><td class="line"> </td></tr>
<tr><td class="num" id="LN165">165</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN166">166</td><td class="line">    <span class='comment'>// set the RECHARGE source based upon CCFG:MODE_CONF:DCDC_RECHARGE</span></td></tr>
<tr><td class="num" id="LN167">167</td><td class="line">    <span class='comment'>// Note: Inverse polarity</span></td></tr>
<tr><td class="num" id="LN168">168</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN169">169</td><td class="line">    <span class='macro'>HWREGBITW( AON_SYSCTL_BASE + AON_SYSCTL_O_PWRCTL, AON_SYSCTL_PWRCTL_DCDC_EN_BITN )<span class='expansion'>(*((volatile unsigned long *)(((unsigned long)(0x40090000 + 0x00000000<br>) &amp; 0xF0000000) | 0x02000000 | (((unsigned long)(0x40090000<br> + 0x00000000) &amp; 0x000FFFFF) &lt;&lt; 5) | ((0) &lt;&lt; 2<br>))))</span></span> =</td></tr>
<tr><td class="num" id="LN170">170</td><td class="line">        ((( ccfg_ModeConfReg &gt;&gt; <span class='macro'>CCFG_MODE_CONF_DCDC_RECHARGE_S<span class='expansion'>27</span></span> ) &amp; 1 ) ^ 1 );</td></tr>
<tr><td class="num" id="LN171">171</td><td class="line"> </td></tr>
<tr><td class="num" id="LN172">172</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN173">173</td><td class="line">    <span class='comment'>// set the ACTIVE source based upon CCFG:MODE_CONF:DCDC_ACTIVE</span></td></tr>
<tr><td class="num" id="LN174">174</td><td class="line">    <span class='comment'>// Note: Inverse polarity</span></td></tr>
<tr><td class="num" id="LN175">175</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN176">176</td><td class="line">    <span class='macro'>HWREGBITW( AON_SYSCTL_BASE + AON_SYSCTL_O_PWRCTL, AON_SYSCTL_PWRCTL_DCDC_ACTIVE_BITN )<span class='expansion'>(*((volatile unsigned long *)(((unsigned long)(0x40090000 + 0x00000000<br>) &amp; 0xF0000000) | 0x02000000 | (((unsigned long)(0x40090000<br> + 0x00000000) &amp; 0x000FFFFF) &lt;&lt; 5) | ((2) &lt;&lt; 2<br>))))</span></span> =</td></tr>
<tr><td class="num" id="LN177">177</td><td class="line">        ((( ccfg_ModeConfReg &gt;&gt; <span class='macro'>CCFG_MODE_CONF_DCDC_ACTIVE_S<span class='expansion'>26</span></span> ) &amp; 1 ) ^ 1 );</td></tr>
<tr><td class="num" id="LN178">178</td><td class="line">}</td></tr>
<tr><td class="num" id="LN179">179</td><td class="line"> </td></tr>
<tr><td class="num" id="LN180">180</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN181">181</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN182">182</td><td class="line"><span class='comment'>//! \brief Second part of configuration required when waking up from shutdown.</span></td></tr>
<tr><td class="num" id="LN183">183</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN184">184</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN185">185</td><td class="line"><span class='keyword'>void</span></td></tr>
<tr><td class="num" id="LN186">186</td><td class="line"><span class='macro'>SetupAfterColdResetWakeupFromShutDownCfg2<span class='expansion'>NOROM_SetupAfterColdResetWakeupFromShutDownCfg2</span></span>( uint32_t ui32Fcfg1Revision, uint32_t ccfg_ModeConfReg )</td></tr>
<tr><td class="num" id="LN187">187</td><td class="line">{</td></tr>
<tr><td class="num" id="LN188">188</td><td class="line">    uint32_t   ui32Trim;</td></tr>
<tr><td class="num" id="LN189">189</td><td class="line"> </td></tr>
<tr><td class="num" id="LN190">190</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN191">191</td><td class="line">    <span class='comment'>// Following sequence is required for using XOSCHF, if not included</span></td></tr>
<tr><td class="num" id="LN192">192</td><td class="line">    <span class='comment'>// devices crashes when trying to switch to XOSCHF.</span></td></tr>
<tr><td class="num" id="LN193">193</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN194">194</td><td class="line">    <span class='comment'>// Trim CAP settings. Get and set trim value for the ANABYPASS_VALUE1</span></td></tr>
<tr><td class="num" id="LN195">195</td><td class="line">    <span class='comment'>// register</span></td></tr>
<tr><td class="num" id="LN196">196</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForAnabypassValue1<span class='expansion'>NOROM_SetupGetTrimForAnabypassValue1</span></span>( ccfg_ModeConfReg );</td></tr>
<tr><td class="num" id="LN197">197</td><td class="line">    <span class='macro'>DDI32RegWrite<span class='expansion'>NOROM_DDI32RegWrite</span></span>(<span class='macro'>AUX_DDI0_OSC_BASE<span class='expansion'>0x400CA000</span></span>, <span class='macro'>DDI_0_OSC_O_ANABYPASSVAL1<span class='expansion'>0x00000018</span></span>, ui32Trim);</td></tr>
<tr><td class="num" id="LN198">198</td><td class="line"> </td></tr>
<tr><td class="num" id="LN199">199</td><td class="line">    <span class='comment'>// Trim RCOSC_LF. Get and set trim values for the RCOSCLF_RTUNE_TRIM and</span></td></tr>
<tr><td class="num" id="LN200">200</td><td class="line">    <span class='comment'>// RCOSCLF_CTUNE_TRIM fields in the XOSCLF_RCOSCLF_CTRL register.</span></td></tr>
<tr><td class="num" id="LN201">201</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForRcOscLfRtuneCtuneTrim<span class='expansion'>NOROM_SetupGetTrimForRcOscLfRtuneCtuneTrim</span></span>();</td></tr>
<tr><td class="num" id="LN202">202</td><td class="line">    <span class='macro'>DDI16BitfieldWrite<span class='expansion'>NOROM_DDI16BitfieldWrite</span></span>(<span class='macro'>AUX_DDI0_OSC_BASE<span class='expansion'>0x400CA000</span></span>, <span class='macro'>DDI_0_OSC_O_LFOSCCTL<span class='expansion'>0x0000002C</span></span>,</td></tr>
<tr><td class="num" id="LN203">203</td><td class="line">                       (<span class='macro'>DDI_0_OSC_LFOSCCTL_RCOSCLF_CTUNE_TRIM_M<span class='expansion'>0x000000FF</span></span> |</td></tr>
<tr><td class="num" id="LN204">204</td><td class="line">                        <span class='macro'>DDI_0_OSC_LFOSCCTL_RCOSCLF_RTUNE_TRIM_M<span class='expansion'>0x00000300</span></span>),</td></tr>
<tr><td class="num" id="LN205">205</td><td class="line">                       <span class='macro'>DDI_0_OSC_LFOSCCTL_RCOSCLF_CTUNE_TRIM_S<span class='expansion'>0</span></span>,</td></tr>
<tr><td class="num" id="LN206">206</td><td class="line">                       ui32Trim);</td></tr>
<tr><td class="num" id="LN207">207</td><td class="line"> </td></tr>
<tr><td class="num" id="LN208">208</td><td class="line">    <span class='comment'>// Trim XOSCHF IBIAS THERM. Get and set trim value for the</span></td></tr>
<tr><td class="num" id="LN209">209</td><td class="line">    <span class='comment'>// XOSCHF IBIAS THERM bit field in the ANABYPASS_VALUE2 register. Other</span></td></tr>
<tr><td class="num" id="LN210">210</td><td class="line">    <span class='comment'>// register bit fields are set to 0.</span></td></tr>
<tr><td class="num" id="LN211">211</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForXoscHfIbiastherm<span class='expansion'>NOROM_SetupGetTrimForXoscHfIbiastherm</span></span>();</td></tr>
<tr><td class="num" id="LN212">212</td><td class="line">    <span class='macro'>DDI32RegWrite<span class='expansion'>NOROM_DDI32RegWrite</span></span>(<span class='macro'>AUX_DDI0_OSC_BASE<span class='expansion'>0x400CA000</span></span>, <span class='macro'>DDI_0_OSC_O_ANABYPASSVAL2<span class='expansion'>0x0000001C</span></span>,</td></tr>
<tr><td class="num" id="LN213">213</td><td class="line">                  ui32Trim&lt;&lt;<span class='macro'>DDI_0_OSC_ANABYPASSVAL2_XOSC_HF_IBIASTHERM_S<span class='expansion'>0</span></span>);</td></tr>
<tr><td class="num" id="LN214">214</td><td class="line"> </td></tr>
<tr><td class="num" id="LN215">215</td><td class="line">    <span class='comment'>// Trim AMPCOMP settings required before switch to XOSCHF</span></td></tr>
<tr><td class="num" id="LN216">216</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForAmpcompTh2<span class='expansion'>NOROM_SetupGetTrimForAmpcompTh2</span></span>();</td></tr>
<tr><td class="num" id="LN217">217</td><td class="line">    <span class='macro'>DDI32RegWrite<span class='expansion'>NOROM_DDI32RegWrite</span></span>(<span class='macro'>AUX_DDI0_OSC_BASE<span class='expansion'>0x400CA000</span></span>, <span class='macro'>DDI_0_OSC_O_AMPCOMPTH2<span class='expansion'>0x00000014</span></span>, ui32Trim);</td></tr>
<tr><td class="num" id="LN218">218</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForAmpcompTh1<span class='expansion'>NOROM_SetupGetTrimForAmpcompTh1</span></span>();</td></tr>
<tr><td class="num" id="LN219">219</td><td class="line">    <span class='macro'>DDI32RegWrite<span class='expansion'>NOROM_DDI32RegWrite</span></span>(<span class='macro'>AUX_DDI0_OSC_BASE<span class='expansion'>0x400CA000</span></span>, <span class='macro'>DDI_0_OSC_O_AMPCOMPTH1<span class='expansion'>0x00000010</span></span>, ui32Trim);</td></tr>
<tr><td class="num" id="LN220">220</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForAmpcompCtrl<span class='expansion'>NOROM_SetupGetTrimForAmpcompCtrl</span></span>( ui32Fcfg1Revision );</td></tr>
<tr><td class="num" id="LN221">221</td><td class="line">    <span class='macro'>DDI32RegWrite<span class='expansion'>NOROM_DDI32RegWrite</span></span>(<span class='macro'>AUX_DDI0_OSC_BASE<span class='expansion'>0x400CA000</span></span>, <span class='macro'>DDI_0_OSC_O_AMPCOMPCTL<span class='expansion'>0x0000000C</span></span>, ui32Trim);</td></tr>
<tr><td class="num" id="LN222">222</td><td class="line"> </td></tr>
<tr><td class="num" id="LN223">223</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN224">224</td><td class="line">    <span class='comment'>// Set trim for DDI_0_OSC_ADCDOUBLERNANOAMPCTL_ADC_SH_MODE_EN in accordance to FCFG1 setting</span></td></tr>
<tr><td class="num" id="LN225">225</td><td class="line">    <span class='comment'>// This is bit[5] in the DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL register</span></td></tr>
<tr><td class="num" id="LN226">226</td><td class="line">    <span class='comment'>// Using MASK4 write + 1 =&gt; writing to bits[7:4]</span></td></tr>
<tr><td class="num" id="LN227">227</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN228">228</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForAdcShModeEn<span class='expansion'>NOROM_SetupGetTrimForAdcShModeEn</span></span>( ui32Fcfg1Revision );</td></tr>
<tr><td class="num" id="LN229">229</td><td class="line">    <span class='macro'>HWREGB( AUX_DDI0_OSC_BASE + DDI_O_MASK4B + ( DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL * 2 ) + 1 )<span class='expansion'>(*((volatile unsigned char *)(0x400CA000 + 0x00000100 + ( 0x00000024<br> * 2 ) + 1)))</span></span> =</td></tr>
<tr><td class="num" id="LN230">230</td><td class="line">      ( 0x20 | ( ui32Trim &lt;&lt; 1 ));</td></tr>
<tr><td class="num" id="LN231">231</td><td class="line"> </td></tr>
<tr><td class="num" id="LN232">232</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN233">233</td><td class="line">    <span class='comment'>// Set trim for DDI_0_OSC_ADCDOUBLERNANOAMPCTL_ADC_SH_VBUF_EN in accordance to FCFG1 setting</span></td></tr>
<tr><td class="num" id="LN234">234</td><td class="line">    <span class='comment'>// This is bit[4] in the DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL register</span></td></tr>
<tr><td class="num" id="LN235">235</td><td class="line">    <span class='comment'>// Using MASK4 write + 1 =&gt; writing to bits[7:4]</span></td></tr>
<tr><td class="num" id="LN236">236</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN237">237</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForAdcShVbufEn<span class='expansion'>NOROM_SetupGetTrimForAdcShVbufEn</span></span>( ui32Fcfg1Revision );</td></tr>
<tr><td class="num" id="LN238">238</td><td class="line">    <span class='macro'>HWREGB( AUX_DDI0_OSC_BASE + DDI_O_MASK4B + ( DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL * 2 ) + 1 )<span class='expansion'>(*((volatile unsigned char *)(0x400CA000 + 0x00000100 + ( 0x00000024<br> * 2 ) + 1)))</span></span> =</td></tr>
<tr><td class="num" id="LN239">239</td><td class="line">      ( 0x10 | ( ui32Trim ));</td></tr>
<tr><td class="num" id="LN240">240</td><td class="line"> </td></tr>
<tr><td class="num" id="LN241">241</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN242">242</td><td class="line">    <span class='comment'>// Set trim for the PEAK_DET_ITRIM, HP_BUF_ITRIM and LP_BUF_ITRIM bit fields</span></td></tr>
<tr><td class="num" id="LN243">243</td><td class="line">    <span class='comment'>// in the DDI0_OSC_O_XOSCHFCTL register in accordance to FCFG1 setting.</span></td></tr>
<tr><td class="num" id="LN244">244</td><td class="line">    <span class='comment'>// Remaining register bit fields are set to their reset values of 0.</span></td></tr>
<tr><td class="num" id="LN245">245</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN246">246</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForXoscHfCtl<span class='expansion'>NOROM_SetupGetTrimForXoscHfCtl</span></span>(ui32Fcfg1Revision);</td></tr>
<tr><td class="num" id="LN247">247</td><td class="line">    <span class='macro'>DDI32RegWrite<span class='expansion'>NOROM_DDI32RegWrite</span></span>(<span class='macro'>AUX_DDI0_OSC_BASE<span class='expansion'>0x400CA000</span></span>, <span class='macro'>DDI_0_OSC_O_XOSCHFCTL<span class='expansion'>0x00000028</span></span>, ui32Trim);</td></tr>
<tr><td class="num" id="LN248">248</td><td class="line"> </td></tr>
<tr><td class="num" id="LN249">249</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN250">250</td><td class="line">    <span class='comment'>// Set trim for DBLR_LOOP_FILTER_RESET_VOLTAGE in accordance to FCFG1 setting</span></td></tr>
<tr><td class="num" id="LN251">251</td><td class="line">    <span class='comment'>// (This is bits [18:17] in DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL)</span></td></tr>
<tr><td class="num" id="LN252">252</td><td class="line">    <span class='comment'>// (Using MASK4 write + 4 =&gt; writing to bits[19:16] =&gt; (4*4))</span></td></tr>
<tr><td class="num" id="LN253">253</td><td class="line">    <span class='comment'>// (Assuming: DDI_0_OSC_ADCDOUBLERNANOAMPCTL_DBLR_LOOP_FILTER_RESET_VOLTAGE_S = 17 and</span></td></tr>
<tr><td class="num" id="LN254">254</td><td class="line">    <span class='comment'>//  that DDI_0_OSC_ADCDOUBLERNANOAMPCTL_DBLR_LOOP_FILTER_RESET_VOLTAGE_M = 0x00060000)</span></td></tr>
<tr><td class="num" id="LN255">255</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN256">256</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForDblrLoopFilterResetVoltage<span class='expansion'>NOROM_SetupGetTrimForDblrLoopFilterResetVoltage</span></span>( ui32Fcfg1Revision );</td></tr>
<tr><td class="num" id="LN257">257</td><td class="line">    <span class='macro'>HWREGB( AUX_DDI0_OSC_BASE + DDI_O_MASK4B + ( DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL * 2 ) + 4 )<span class='expansion'>(*((volatile unsigned char *)(0x400CA000 + 0x00000100 + ( 0x00000024<br> * 2 ) + 4)))</span></span> =</td></tr>
<tr><td class="num" id="LN258">258</td><td class="line">      ( 0x60 | ( ui32Trim &lt;&lt; 1 ));</td></tr>
<tr><td class="num" id="LN259">259</td><td class="line"> </td></tr>
<tr><td class="num" id="LN260">260</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN261">261</td><td class="line">    <span class='comment'>// Update DDI_0_OSC_ATESTCTL_ATESTLF_RCOSCLF_IBIAS_TRIM with data from</span></td></tr>
<tr><td class="num" id="LN262">262</td><td class="line">    <span class='comment'>// FCFG1_OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM</span></td></tr>
<tr><td class="num" id="LN263">263</td><td class="line">    <span class='comment'>// This is DDI_0_OSC_O_ATESTCTL bit[7]</span></td></tr>
<tr><td class="num" id="LN264">264</td><td class="line">    <span class='comment'>// ( DDI_0_OSC_O_ATESTCTL is currently hidden (but=0x00000020))</span></td></tr>
<tr><td class="num" id="LN265">265</td><td class="line">    <span class='comment'>// Using MASK4 write + 1 =&gt; writing to bits[7:4]</span></td></tr>
<tr><td class="num" id="LN266">266</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN267">267</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForRcOscLfIBiasTrim<span class='expansion'>NOROM_SetupGetTrimForRcOscLfIBiasTrim</span></span>( ui32Fcfg1Revision );</td></tr>
<tr><td class="num" id="LN268">268</td><td class="line">    <span class='macro'>HWREGB( AUX_DDI0_OSC_BASE + DDI_O_MASK4B + ( 0x00000020 * 2 ) + 1 )<span class='expansion'>(*((volatile unsigned char *)(0x400CA000 + 0x00000100 + ( 0x00000020<br> * 2 ) + 1)))</span></span> =</td></tr>
<tr><td class="num" id="LN269">269</td><td class="line">      ( 0x80 | ( ui32Trim &lt;&lt; 3 ));</td></tr>
<tr><td class="num" id="LN270">270</td><td class="line"> </td></tr>
<tr><td class="num" id="LN271">271</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN272">272</td><td class="line">    <span class='comment'>// Update DDI_0_OSC_LFOSCCTL_XOSCLF_REGULATOR_TRIM and</span></td></tr>
<tr><td class="num" id="LN273">273</td><td class="line">    <span class='comment'>//        DDI_0_OSC_LFOSCCTL_XOSCLF_CMIRRWR_RATIO in one write</span></td></tr>
<tr><td class="num" id="LN274">274</td><td class="line">    <span class='comment'>// This can be simplified since the registers are packed together in the same</span></td></tr>
<tr><td class="num" id="LN275">275</td><td class="line">    <span class='comment'>// order both in FCFG1 and in the HW register.</span></td></tr>
<tr><td class="num" id="LN276">276</td><td class="line">    <span class='comment'>// This spans DDI_0_OSC_O_LFOSCCTL bits[23:18]</span></td></tr>
<tr><td class="num" id="LN277">277</td><td class="line">    <span class='comment'>// Using MASK8 write + 4 =&gt; writing to bits[23:16]</span></td></tr>
<tr><td class="num" id="LN278">278</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN279">279</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio<span class='expansion'>NOROM_SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio</span></span>( ui32Fcfg1Revision );</td></tr>
<tr><td class="num" id="LN280">280</td><td class="line">    <span class='macro'>HWREGH( AUX_DDI0_OSC_BASE + DDI_O_MASK8B + ( DDI_0_OSC_O_LFOSCCTL * 2 ) + 4 )<span class='expansion'>(*((volatile unsigned short *)(0x400CA000 + 0x00000180 + ( 0x0000002C<br> * 2 ) + 4)))</span></span> =</td></tr>
<tr><td class="num" id="LN281">281</td><td class="line">      ( 0xFC00 | ( ui32Trim &lt;&lt; 2 ));</td></tr>
<tr><td class="num" id="LN282">282</td><td class="line"> </td></tr>
<tr><td class="num" id="LN283">283</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN284">284</td><td class="line">    <span class='comment'>// Set trim the HPM_IBIAS_WAIT_CNT, LPM_IBIAS_WAIT_CNT and IDAC_STEP bit</span></td></tr>
<tr><td class="num" id="LN285">285</td><td class="line">    <span class='comment'>// fields in the DDI0_OSC_O_RADCEXTCFG register in accordance to FCFG1 setting.</span></td></tr>
<tr><td class="num" id="LN286">286</td><td class="line">    <span class='comment'>// Remaining register bit fields are set to their reset values of 0.</span></td></tr>
<tr><td class="num" id="LN287">287</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN288">288</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForRadcExtCfg<span class='expansion'>NOROM_SetupGetTrimForRadcExtCfg</span></span>(ui32Fcfg1Revision);</td></tr>
<tr><td class="num" id="LN289">289</td><td class="line">    <span class='macro'>DDI32RegWrite<span class='expansion'>NOROM_DDI32RegWrite</span></span>(<span class='macro'>AUX_DDI0_OSC_BASE<span class='expansion'>0x400CA000</span></span>, <span class='macro'>DDI_0_OSC_O_RADCEXTCFG<span class='expansion'>0x00000008</span></span>, ui32Trim);</td></tr>
<tr><td class="num" id="LN290">290</td><td class="line"> </td></tr>
<tr><td class="num" id="LN291">291</td><td class="line">    <span class='comment'>// Setting FORCE_KICKSTART_EN (ref. CC26_V1_BUG00261). Should also be done for PG2</span></td></tr>
<tr><td class="num" id="LN292">292</td><td class="line">    <span class='comment'>// (This is bit 22 in DDI_0_OSC_O_CTL0)</span></td></tr>
<tr><td class="num" id="LN293">293</td><td class="line">    <span class='macro'>HWREG( AUX_DDI0_OSC_BASE + DDI_O_SET + DDI_0_OSC_O_CTL0 )<span class='expansion'>(*((volatile unsigned long *)(0x400CA000 + 0x00000040 + 0x00000000<br>)))</span></span> = <span class='macro'>DDI_0_OSC_CTL0_FORCE_KICKSTART_EN<span class='expansion'>0x00400000</span></span>;</td></tr>
<tr><td class="num" id="LN294">294</td><td class="line">}</td></tr>
<tr><td class="num" id="LN295">295</td><td class="line"> </td></tr>
<tr><td class="num" id="LN296">296</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN297">297</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN298">298</td><td class="line"><span class='comment'>//! \brief Third part of configuration required when waking up from shutdown.</span></td></tr>
<tr><td class="num" id="LN299">299</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN300">300</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN301">301</td><td class="line"><span class='keyword'>void</span></td></tr>
<tr><td class="num" id="LN302">302</td><td class="line"><span class='macro'>SetupAfterColdResetWakeupFromShutDownCfg3<span class='expansion'>NOROM_SetupAfterColdResetWakeupFromShutDownCfg3</span></span>( uint32_t ccfg_ModeConfReg )</td></tr>
<tr><td class="num" id="LN303">303</td><td class="line">{</td></tr>
<tr><td class="num" id="LN304">304</td><td class="line">    uint32_t   fcfg1OscConf;</td></tr>
<tr><td class="num" id="LN305">305</td><td class="line">    uint32_t   ui32Trim;</td></tr>
<tr><td class="num" id="LN306">306</td><td class="line">    uint32_t   currentHfClock;</td></tr>
<tr><td class="num" id="LN307">307</td><td class="line">    uint32_t   ccfgExtLfClk;</td></tr>
<tr><td class="num" id="LN308">308</td><td class="line"> </td></tr>
<tr><td class="num" id="LN309">309</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN310">310</td><td class="line">    <span class='comment'>// Examin the XOSC_FREQ field to select 0x1=HPOSC, 0x2=48MHz XOSC, 0x3=24MHz XOSC</span></td></tr>
<tr><td class="num" id="LN311">311</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN312">312</td><td class="line">    <span class='keyword'>switch</span> (( ccfg_ModeConfReg &amp; <span class='macro'>CCFG_MODE_CONF_XOSC_FREQ_M<span class='expansion'>0x000C0000</span></span> ) &gt;&gt; <span class='macro'>CCFG_MODE_CONF_XOSC_FREQ_S<span class='expansion'>18</span></span> ) {</td></tr>
<tr><td class="num" id="LN313">313</td><td class="line">    <span class='keyword'>case</span> 2 :</td></tr>
<tr><td class="num" id="LN314">314</td><td class="line">        <span class='comment'>// XOSC source is a 48 MHz xtal</span></td></tr>
<tr><td class="num" id="LN315">315</td><td class="line">        <span class='comment'>// Do nothing (since this is the reset setting)</span></td></tr>
<tr><td class="num" id="LN316">316</td><td class="line">        <span class='keyword'>break</span>;</td></tr>
<tr><td class="num" id="LN317">317</td><td class="line">    <span class='keyword'>case</span> 1 :</td></tr>
<tr><td class="num" id="LN318">318</td><td class="line">        <span class='comment'>// XOSC source is HPOSC (trim the HPOSC if this is a chip with HPOSC, otherwise skip trimming and default to 24 MHz XOSC)</span></td></tr>
<tr><td class="num" id="LN319">319</td><td class="line"> </td></tr>
<tr><td class="num" id="LN320">320</td><td class="line">        fcfg1OscConf = <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_OSC_CONF )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x0000038C)))</span></span>;</td></tr>
<tr><td class="num" id="LN321">321</td><td class="line"> </td></tr>
<tr><td class="num" id="LN322">322</td><td class="line">        <span class='keyword'>if</span> (( fcfg1OscConf &amp; <span class='macro'>FCFG1_OSC_CONF_HPOSC_OPTION<span class='expansion'>0x00020000</span></span> ) == 0 ) {</td></tr>
<tr><td class="num" id="LN323">323</td><td class="line">            <span class='comment'>// This is a HPOSC chip, apply HPOSC settings</span></td></tr>
<tr><td class="num" id="LN324">324</td><td class="line">            <span class='comment'>// Set bit DDI_0_OSC_CTL0_HPOSC_MODE_EN (this is bit 14 in DDI_0_OSC_O_CTL0)</span></td></tr>
<tr><td class="num" id="LN325">325</td><td class="line">            <span class='macro'>HWREG( AUX_DDI0_OSC_BASE + DDI_O_SET + DDI_0_OSC_O_CTL0 )<span class='expansion'>(*((volatile unsigned long *)(0x400CA000 + 0x00000040 + 0x00000000<br>)))</span></span> = <span class='macro'>DDI_0_OSC_CTL0_HPOSC_MODE_EN<span class='expansion'>0x00004000</span></span>;</td></tr>
<tr><td class="num" id="LN326">326</td><td class="line"> </td></tr>
<tr><td class="num" id="LN327">327</td><td class="line">            <span class='comment'>// ADI_2_REFSYS_HPOSCCTL2_BIAS_HOLD_MODE_EN = FCFG1_OSC_CONF_HPOSC_BIAS_HOLD_MODE_EN   (1 bit)</span></td></tr>
<tr><td class="num" id="LN328">328</td><td class="line">            <span class='comment'>// ADI_2_REFSYS_HPOSCCTL2_CURRMIRR_RATIO    = FCFG1_OSC_CONF_HPOSC_CURRMIRR_RATIO      (4 bits)</span></td></tr>
<tr><td class="num" id="LN329">329</td><td class="line">            <span class='comment'>// ADI_2_REFSYS_HPOSCCTL1_BIAS_RES_SET      = FCFG1_OSC_CONF_HPOSC_BIAS_RES_SET        (4 bits)</span></td></tr>
<tr><td class="num" id="LN330">330</td><td class="line">            <span class='comment'>// ADI_2_REFSYS_HPOSCCTL0_FILTER_EN         = FCFG1_OSC_CONF_HPOSC_FILTER_EN           (1 bit)</span></td></tr>
<tr><td class="num" id="LN331">331</td><td class="line">            <span class='comment'>// ADI_2_REFSYS_HPOSCCTL0_BIAS_RECHARGE_DLY = FCFG1_OSC_CONF_HPOSC_BIAS_RECHARGE_DELAY (2 bits)</span></td></tr>
<tr><td class="num" id="LN332">332</td><td class="line">            <span class='comment'>// ADI_2_REFSYS_HPOSCCTL0_SERIES_CAP        = FCFG1_OSC_CONF_HPOSC_SERIES_CAP          (2 bits)</span></td></tr>
<tr><td class="num" id="LN333">333</td><td class="line">            <span class='comment'>// ADI_2_REFSYS_HPOSCCTL0_DIV3_BYPASS       = FCFG1_OSC_CONF_HPOSC_DIV3_BYPASS         (1 bit)</span></td></tr>
<tr><td class="num" id="LN334">334</td><td class="line"> </td></tr>
<tr><td class="num" id="LN335">335</td><td class="line">            <span class='macro'>HWREG( ADI2_BASE + ADI_2_REFSYS_O_HPOSCCTL2 )<span class='expansion'>(*((volatile unsigned long *)(0x40086000 + 0x0000000C)))</span></span> = (( <span class='macro'>HWREG( ADI2_BASE + ADI_2_REFSYS_O_HPOSCCTL2 )<span class='expansion'>(*((volatile unsigned long *)(0x40086000 + 0x0000000C)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN336">336</td><td class="line">                  ~( <span class='macro'>ADI_2_REFSYS_HPOSCCTL2_BIAS_HOLD_MODE_EN_M<span class='expansion'>0x00000080</span></span> | <span class='macro'>ADI_2_REFSYS_HPOSCCTL2_CURRMIRR_RATIO_M<span class='expansion'>0x0000000F</span></span>  )                                                                       ) |</td></tr>
<tr><td class="num" id="LN337">337</td><td class="line">                   ((( fcfg1OscConf &amp; <span class='macro'>FCFG1_OSC_CONF_HPOSC_BIAS_HOLD_MODE_EN_M<span class='expansion'>0x00010000</span></span>   ) &gt;&gt; <span class='macro'>FCFG1_OSC_CONF_HPOSC_BIAS_HOLD_MODE_EN_S<span class='expansion'>16</span></span>   ) &lt;&lt; <span class='macro'>ADI_2_REFSYS_HPOSCCTL2_BIAS_HOLD_MODE_EN_S<span class='expansion'>7</span></span>   ) |</td></tr>
<tr><td class="num" id="LN338">338</td><td class="line">                   ((( fcfg1OscConf &amp; <span class='macro'>FCFG1_OSC_CONF_HPOSC_CURRMIRR_RATIO_M<span class='expansion'>0x0000F000</span></span>      ) &gt;&gt; <span class='macro'>FCFG1_OSC_CONF_HPOSC_CURRMIRR_RATIO_S<span class='expansion'>12</span></span>      ) &lt;&lt; <span class='macro'>ADI_2_REFSYS_HPOSCCTL2_CURRMIRR_RATIO_S<span class='expansion'>0</span></span>      )   );</td></tr>
<tr><td class="num" id="LN339">339</td><td class="line">            <span class='macro'>HWREG( ADI2_BASE + ADI_2_REFSYS_O_HPOSCCTL1 )<span class='expansion'>(*((volatile unsigned long *)(0x40086000 + 0x0000000B)))</span></span> = (( <span class='macro'>HWREG( ADI2_BASE + ADI_2_REFSYS_O_HPOSCCTL1 )<span class='expansion'>(*((volatile unsigned long *)(0x40086000 + 0x0000000B)))</span></span> &amp; ~( <span class='macro'>ADI_2_REFSYS_HPOSCCTL1_BIAS_RES_SET_M<span class='expansion'>0x0000000F</span></span> )                          ) |</td></tr>
<tr><td class="num" id="LN340">340</td><td class="line">                   ((( fcfg1OscConf &amp; <span class='macro'>FCFG1_OSC_CONF_HPOSC_BIAS_RES_SET_M<span class='expansion'>0x00000F00</span></span>        ) &gt;&gt; <span class='macro'>FCFG1_OSC_CONF_HPOSC_BIAS_RES_SET_S<span class='expansion'>8</span></span>        ) &lt;&lt; <span class='macro'>ADI_2_REFSYS_HPOSCCTL1_BIAS_RES_SET_S<span class='expansion'>0</span></span>        )   );</td></tr>
<tr><td class="num" id="LN341">341</td><td class="line">            <span class='macro'>HWREG( ADI2_BASE + ADI_2_REFSYS_O_HPOSCCTL0 )<span class='expansion'>(*((volatile unsigned long *)(0x40086000 + 0x0000000A)))</span></span> = (( <span class='macro'>HWREG( ADI2_BASE + ADI_2_REFSYS_O_HPOSCCTL0 )<span class='expansion'>(*((volatile unsigned long *)(0x40086000 + 0x0000000A)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN342">342</td><td class="line">                  ~( <span class='macro'>ADI_2_REFSYS_HPOSCCTL0_FILTER_EN_M<span class='expansion'>0x00000080</span></span> | <span class='macro'>ADI_2_REFSYS_HPOSCCTL0_BIAS_RECHARGE_DLY_M<span class='expansion'>0x00000060</span></span> | <span class='macro'>ADI_2_REFSYS_HPOSCCTL0_SERIES_CAP_M<span class='expansion'>0x00000006</span></span> | <span class='macro'>ADI_2_REFSYS_HPOSCCTL0_DIV3_BYPASS_M<span class='expansion'>0x00000001</span></span> )) |</td></tr>
<tr><td class="num" id="LN343">343</td><td class="line">                   ((( fcfg1OscConf &amp; <span class='macro'>FCFG1_OSC_CONF_HPOSC_FILTER_EN_M<span class='expansion'>0x00000080</span></span>           ) &gt;&gt; <span class='macro'>FCFG1_OSC_CONF_HPOSC_FILTER_EN_S<span class='expansion'>7</span></span>           ) &lt;&lt; <span class='macro'>ADI_2_REFSYS_HPOSCCTL0_FILTER_EN_S<span class='expansion'>7</span></span>           ) |</td></tr>
<tr><td class="num" id="LN344">344</td><td class="line">                   ((( fcfg1OscConf &amp; <span class='macro'>FCFG1_OSC_CONF_HPOSC_BIAS_RECHARGE_DELAY_M<span class='expansion'>0x00000060</span></span> ) &gt;&gt; <span class='macro'>FCFG1_OSC_CONF_HPOSC_BIAS_RECHARGE_DELAY_S<span class='expansion'>5</span></span> ) &lt;&lt; <span class='macro'>ADI_2_REFSYS_HPOSCCTL0_BIAS_RECHARGE_DLY_S<span class='expansion'>5</span></span>   ) |</td></tr>
<tr><td class="num" id="LN345">345</td><td class="line">                   ((( fcfg1OscConf &amp; <span class='macro'>FCFG1_OSC_CONF_HPOSC_SERIES_CAP_M<span class='expansion'>0x00000006</span></span>          ) &gt;&gt; <span class='macro'>FCFG1_OSC_CONF_HPOSC_SERIES_CAP_S<span class='expansion'>1</span></span>          ) &lt;&lt; <span class='macro'>ADI_2_REFSYS_HPOSCCTL0_SERIES_CAP_S<span class='expansion'>1</span></span>          ) |</td></tr>
<tr><td class="num" id="LN346">346</td><td class="line">                   ((( fcfg1OscConf &amp; <span class='macro'>FCFG1_OSC_CONF_HPOSC_DIV3_BYPASS_M<span class='expansion'>0x00000001</span></span>         ) &gt;&gt; <span class='macro'>FCFG1_OSC_CONF_HPOSC_DIV3_BYPASS_S<span class='expansion'>0</span></span>         ) &lt;&lt; <span class='macro'>ADI_2_REFSYS_HPOSCCTL0_DIV3_BYPASS_S<span class='expansion'>0</span></span>         )   );</td></tr>
<tr><td class="num" id="LN347">347</td><td class="line">            <span class='keyword'>break</span>;</td></tr>
<tr><td class="num" id="LN348">348</td><td class="line">        }</td></tr>
<tr><td class="num" id="LN349">349</td><td class="line">        <span class='comment'>// Not a HPOSC chip - fall through to default</span></td></tr>
<tr><td class="num" id="LN350">350</td><td class="line">    <span class='keyword'>default</span> :</td></tr>
<tr><td class="num" id="LN351">351</td><td class="line">        <span class='comment'>// XOSC source is a 24 MHz xtal (default)</span></td></tr>
<tr><td class="num" id="LN352">352</td><td class="line">        <span class='comment'>// Set bit DDI_0_OSC_CTL0_XTAL_IS_24M (this is bit 31 in DDI_0_OSC_O_CTL0)</span></td></tr>
<tr><td class="num" id="LN353">353</td><td class="line">        <span class='macro'>HWREG( AUX_DDI0_OSC_BASE + DDI_O_SET + DDI_0_OSC_O_CTL0 )<span class='expansion'>(*((volatile unsigned long *)(0x400CA000 + 0x00000040 + 0x00000000<br>)))</span></span> = <span class='macro'>DDI_0_OSC_CTL0_XTAL_IS_24M<span class='expansion'>0x80000000</span></span>;</td></tr>
<tr><td class="num" id="LN354">354</td><td class="line">        <span class='keyword'>break</span>;</td></tr>
<tr><td class="num" id="LN355">355</td><td class="line">    }</td></tr>
<tr><td class="num" id="LN356">356</td><td class="line"> </td></tr>
<tr><td class="num" id="LN357">357</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN358">358</td><td class="line">    <span class='comment'>// Set XOSC_HF in bypass mode if CCFG is configured for external TCXO</span></td></tr>
<tr><td class="num" id="LN359">359</td><td class="line">    <span class='comment'>// Please note that it is up to the custommer to make sure that the external clock source is up and running before XOSC_HF can be used.</span></td></tr>
<tr><td class="num" id="LN360">360</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN361">361</td><td class="line">    <span class='keyword'>if</span> (( <span class='macro'>HWREG( CCFG_BASE + CCFG_O_SIZE_AND_DIS_FLAGS )<span class='expansion'>(*((volatile unsigned long *)(0x50003000 + 0x00000FB0)))</span></span> &amp; <span class='macro'>CCFG_SIZE_AND_DIS_FLAGS_DIS_TCXO<span class='expansion'>0x00000008</span></span> ) == 0 ) {</td></tr>
<tr><td class="num" id="LN362">362</td><td class="line">        <span class='macro'>HWREG( AUX_DDI0_OSC_BASE + DDI_O_SET + DDI_0_OSC_O_XOSCHFCTL )<span class='expansion'>(*((volatile unsigned long *)(0x400CA000 + 0x00000040 + 0x00000028<br>)))</span></span> = <span class='macro'>DDI_0_OSC_XOSCHFCTL_BYPASS<span class='expansion'>0x00000040</span></span>;</td></tr>
<tr><td class="num" id="LN363">363</td><td class="line">    }</td></tr>
<tr><td class="num" id="LN364">364</td><td class="line"> </td></tr>
<tr><td class="num" id="LN365">365</td><td class="line">    <span class='comment'>// Clear DDI_0_OSC_CTL0_CLK_LOSS_EN (ClockLossEventEnable()). This is bit 9 in DDI_0_OSC_O_CTL0.</span></td></tr>
<tr><td class="num" id="LN366">366</td><td class="line">    <span class='comment'>// This is typically already 0 except on Lizard where it is set in ROM-boot</span></td></tr>
<tr><td class="num" id="LN367">367</td><td class="line">    <span class='macro'>HWREG( AUX_DDI0_OSC_BASE + DDI_O_CLR + DDI_0_OSC_O_CTL0 )<span class='expansion'>(*((volatile unsigned long *)(0x400CA000 + 0x00000080 + 0x00000000<br>)))</span></span> = <span class='macro'>DDI_0_OSC_CTL0_CLK_LOSS_EN<span class='expansion'>0x00000200</span></span>;</td></tr>
<tr><td class="num" id="LN368">368</td><td class="line"> </td></tr>
<tr><td class="num" id="LN369">369</td><td class="line">    <span class='comment'>// Setting DDI_0_OSC_CTL1_XOSC_HF_FAST_START according to value found in FCFG1</span></td></tr>
<tr><td class="num" id="LN370">370</td><td class="line">    ui32Trim = <span class='macro'>SetupGetTrimForXoscHfFastStart<span class='expansion'>NOROM_SetupGetTrimForXoscHfFastStart</span></span>();</td></tr>
<tr><td class="num" id="LN371">371</td><td class="line">    <span class='macro'>HWREGB( AUX_DDI0_OSC_BASE + DDI_O_MASK4B + ( DDI_0_OSC_O_CTL1 * 2 ))<span class='expansion'>(*((volatile unsigned char *)(0x400CA000 + 0x00000100 + ( 0x00000004<br> * 2 ))))</span></span> = ( 0x30 | ui32Trim );</td></tr>
<tr><td class="num" id="LN372">372</td><td class="line"> </td></tr>
<tr><td class="num" id="LN373">373</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN374">374</td><td class="line">    <span class='comment'>// setup the LF clock based upon CCFG:MODE_CONF:SCLK_LF_OPTION</span></td></tr>
<tr><td class="num" id="LN375">375</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN376">376</td><td class="line">    <span class='keyword'>switch</span> (( ccfg_ModeConfReg &amp; <span class='macro'>CCFG_MODE_CONF_SCLK_LF_OPTION_M<span class='expansion'>0x00C00000</span></span> ) &gt;&gt; <span class='macro'>CCFG_MODE_CONF_SCLK_LF_OPTION_S<span class='expansion'>22</span></span> ) {</td></tr>
<tr><td class="num" id="LN377">377</td><td class="line">    <span class='keyword'>case</span> 0 : <span class='comment'>// XOSC_HF_DLF (XOSCHF/1536) -&gt; SCLK_LF (=31250Hz)</span></td></tr>
<tr><td class="num" id="LN378">378</td><td class="line">        <span class='macro'>OSCClockSourceSet<span class='expansion'>NOROM_OSCClockSourceSet</span></span>( <span class='macro'>OSC_SRC_CLK_LF<span class='expansion'>0x00000004</span></span>, <span class='macro'>OSC_XOSC_HF<span class='expansion'>0x00000001</span></span> );</td></tr>
<tr><td class="num" id="LN379">379</td><td class="line">        <span class='macro'>SetupSetAonRtcSubSecInc<span class='expansion'>NOROM_SetupSetAonRtcSubSecInc</span></span>( 0x8637BD );</td></tr>
<tr><td class="num" id="LN380">380</td><td class="line">        <span class='keyword'>break</span>;</td></tr>
<tr><td class="num" id="LN381">381</td><td class="line">    <span class='keyword'>case</span> 1 : <span class='comment'>// EXTERNAL signal -&gt; SCLK_LF (frequency=2^38/CCFG_EXT_LF_CLK_RTC_INCREMENT)</span></td></tr>
<tr><td class="num" id="LN382">382</td><td class="line">        <span class='comment'>// Set SCLK_LF to use the same source as SCLK_HF</span></td></tr>
<tr><td class="num" id="LN383">383</td><td class="line">        <span class='comment'>// Can be simplified a bit since possible return values for HF matches LF settings</span></td></tr>
<tr><td class="num" id="LN384">384</td><td class="line">        currentHfClock = <span class='macro'>OSCClockSourceGet<span class='expansion'>NOROM_OSCClockSourceGet</span></span>( <span class='macro'>OSC_SRC_CLK_HF<span class='expansion'>0x00000001</span></span> );</td></tr>
<tr><td class="num" id="LN385">385</td><td class="line">        <span class='macro'>OSCClockSourceSet<span class='expansion'>NOROM_OSCClockSourceSet</span></span>( <span class='macro'>OSC_SRC_CLK_LF<span class='expansion'>0x00000004</span></span>, currentHfClock );</td></tr>
<tr><td class="num" id="LN386">386</td><td class="line">        <span class='keyword'>while</span>( <span class='macro'>OSCClockSourceGet<span class='expansion'>NOROM_OSCClockSourceGet</span></span>( <span class='macro'>OSC_SRC_CLK_LF<span class='expansion'>0x00000004</span></span> ) != currentHfClock ) {</td></tr>
<tr><td class="num" id="LN387">387</td><td class="line">            <span class='comment'>// Wait until switched</span></td></tr>
<tr><td class="num" id="LN388">388</td><td class="line">        }</td></tr>
<tr><td class="num" id="LN389">389</td><td class="line">        ccfgExtLfClk = <span class='macro'>HWREG( CCFG_BASE + CCFG_O_EXT_LF_CLK )<span class='expansion'>(*((volatile unsigned long *)(0x50003000 + 0x00000FA8)))</span></span>;</td></tr>
<tr><td class="num" id="LN390">390</td><td class="line">        <span class='macro'>SetupSetAonRtcSubSecInc<span class='expansion'>NOROM_SetupSetAonRtcSubSecInc</span></span>(( ccfgExtLfClk &amp; <span class='macro'>CCFG_EXT_LF_CLK_RTC_INCREMENT_M<span class='expansion'>0x00FFFFFF</span></span> ) &gt;&gt; <span class='macro'>CCFG_EXT_LF_CLK_RTC_INCREMENT_S<span class='expansion'>0</span></span> );</td></tr>
<tr><td class="num" id="LN391">391</td><td class="line">        <span class='macro'>IOCPortConfigureSet<span class='expansion'>((void (*)(uint32_t ui32IOId, uint32_t ui32PortId, uint32_t ui32IOConfig<br>)) ((uint32_t*) (((uint32_t *) 0x10000180)[13]))[0])</span></span>(( ccfgExtLfClk &amp; <span class='macro'>CCFG_EXT_LF_CLK_DIO_M<span class='expansion'>0xFF000000</span></span> ) &gt;&gt; <span class='macro'>CCFG_EXT_LF_CLK_DIO_S<span class='expansion'>24</span></span>,</td></tr>
<tr><td class="num" id="LN392">392</td><td class="line">                              <span class='macro'>IOC_PORT_AON_CLK32K<span class='expansion'>0x00000007</span></span>,</td></tr>
<tr><td class="num" id="LN393">393</td><td class="line">                              <span class='macro'>IOC_STD_INPUT<span class='expansion'>(0x00000000 | 0x00000000 | 0x00006000 | 0x00000000 | 0x00000000<br> | 0x00000000 | 0x00000000 | 0x00000000 | 0x00000000 | 0x20000000<br> )</span></span> | <span class='macro'>IOC_HYST_ENABLE<span class='expansion'>0x40000000</span></span> );   <span class='comment'>// Route external clock to AON IOC w/hysteresis</span></td></tr>
<tr><td class="num" id="LN394">394</td><td class="line">                                                                   <span class='comment'>// Set XOSC_LF in bypass mode to allow external 32k clock</span></td></tr>
<tr><td class="num" id="LN395">395</td><td class="line">        <span class='macro'>HWREG( AUX_DDI0_OSC_BASE + DDI_O_SET + DDI_0_OSC_O_CTL0 )<span class='expansion'>(*((volatile unsigned long *)(0x400CA000 + 0x00000040 + 0x00000000<br>)))</span></span> = <span class='macro'>DDI_0_OSC_CTL0_XOSC_LF_DIG_BYPASS<span class='expansion'>0x00000400</span></span>;</td></tr>
<tr><td class="num" id="LN396">396</td><td class="line">        <span class='comment'>// Fall through to set XOSC_LF as SCLK_LF source</span></td></tr>
<tr><td class="num" id="LN397">397</td><td class="line">    <span class='keyword'>case</span> 2 : <span class='comment'>// XOSC_LF -&gt; SLCK_LF (32768 Hz)</span></td></tr>
<tr><td class="num" id="LN398">398</td><td class="line">        <span class='macro'>OSCClockSourceSet<span class='expansion'>NOROM_OSCClockSourceSet</span></span>( <span class='macro'>OSC_SRC_CLK_LF<span class='expansion'>0x00000004</span></span>, <span class='macro'>OSC_XOSC_LF<span class='expansion'>0x00000003</span></span> );</td></tr>
<tr><td class="num" id="LN399">399</td><td class="line">        <span class='keyword'>break</span>;</td></tr>
<tr><td class="num" id="LN400">400</td><td class="line">    <span class='keyword'>default</span> : <span class='comment'>// (=3) RCOSC_LF</span></td></tr>
<tr><td class="num" id="LN401">401</td><td class="line">        <span class='macro'>OSCClockSourceSet<span class='expansion'>NOROM_OSCClockSourceSet</span></span>( <span class='macro'>OSC_SRC_CLK_LF<span class='expansion'>0x00000004</span></span>, <span class='macro'>OSC_RCOSC_LF<span class='expansion'>0x00000002</span></span> );</td></tr>
<tr><td class="num" id="LN402">402</td><td class="line">        <span class='keyword'>break</span>;</td></tr>
<tr><td class="num" id="LN403">403</td><td class="line">    }</td></tr>
<tr><td class="num" id="LN404">404</td><td class="line"> </td></tr>
<tr><td class="num" id="LN405">405</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN406">406</td><td class="line">    <span class='comment'>// Update ADI_4_AUX_ADCREF1_VTRIM with value from FCFG1</span></td></tr>
<tr><td class="num" id="LN407">407</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN408">408</td><td class="line">    <span class='macro'>HWREGB( AUX_ADI4_BASE + ADI_4_AUX_O_ADCREF1 )<span class='expansion'>(*((volatile unsigned char *)(0x400CB000 + 0x0000000B)))</span></span> =</td></tr>
<tr><td class="num" id="LN409">409</td><td class="line">      ((( <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_SOC_ADC_REF_TRIM_AND_OFFSET_EXT )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x0000036C)))</span></span> &gt;&gt;</td></tr>
<tr><td class="num" id="LN410">410</td><td class="line">      <span class='macro'>FCFG1_SOC_ADC_REF_TRIM_AND_OFFSET_EXT_SOC_ADC_REF_VOLTAGE_TRIM_TEMP1_S<span class='expansion'>0</span></span> ) &lt;&lt;</td></tr>
<tr><td class="num" id="LN411">411</td><td class="line">      <span class='macro'>ADI_4_AUX_ADCREF1_VTRIM_S<span class='expansion'>0</span></span> ) &amp;</td></tr>
<tr><td class="num" id="LN412">412</td><td class="line">      <span class='macro'>ADI_4_AUX_ADCREF1_VTRIM_M<span class='expansion'>0x0000003F</span></span> );</td></tr>
<tr><td class="num" id="LN413">413</td><td class="line"> </td></tr>
<tr><td class="num" id="LN414">414</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN415">415</td><td class="line">    <span class='comment'>// Set ADI_4_AUX:ADC0.SMPL_CYCLE_EXP to it's default minimum value (=3)</span></td></tr>
<tr><td class="num" id="LN416">416</td><td class="line">    <span class='comment'>// (Note: Using MASK8B requires that the bits to be modified must be within the same</span></td></tr>
<tr><td class="num" id="LN417">417</td><td class="line">    <span class='comment'>//        byte boundary which is the case for the ADI_4_AUX_ADC0_SMPL_CYCLE_EXP field)</span></td></tr>
<tr><td class="num" id="LN418">418</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN419">419</td><td class="line">    <span class='macro'>HWREGH( AUX_ADI4_BASE + ADI_O_MASK8B + ( ADI_4_AUX_O_ADC0 * 2 ))<span class='expansion'>(*((volatile unsigned short *)(0x400CB000 + 0x00000060 + ( 0x00000008<br> * 2 ))))</span></span> =</td></tr>
<tr><td class="num" id="LN420">420</td><td class="line">      ( <span class='macro'>ADI_4_AUX_ADC0_SMPL_CYCLE_EXP_M<span class='expansion'>0x00000078</span></span> &lt;&lt; 8 ) | ( 3 &lt;&lt; <span class='macro'>ADI_4_AUX_ADC0_SMPL_CYCLE_EXP_S<span class='expansion'>3</span></span> );</td></tr>
<tr><td class="num" id="LN421">421</td><td class="line"> </td></tr>
<tr><td class="num" id="LN422">422</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN423">423</td><td class="line">    <span class='comment'>// Sync with AON</span></td></tr>
<tr><td class="num" id="LN424">424</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN425">425</td><td class="line">    SysCtrlAonSync();</td></tr>
<tr><td class="num" id="LN426">426</td><td class="line">}</td></tr>
<tr><td class="num" id="LN427">427</td><td class="line"> </td></tr>
<tr><td class="num" id="LN428">428</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN429">429</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN430">430</td><td class="line"><span class='comment'>//! \brief Returns the trim value to be used for the ANABYPASS_VALUE1 register in OSC_DIG.</span></td></tr>
<tr><td class="num" id="LN431">431</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN432">432</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN433">433</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN434">434</td><td class="line"><span class='macro'>SetupGetTrimForAnabypassValue1<span class='expansion'>NOROM_SetupGetTrimForAnabypassValue1</span></span>( uint32_t ccfg_ModeConfReg )</td></tr>
<tr><td class="num" id="LN435">435</td><td class="line">{</td></tr>
<tr><td class="num" id="LN436">436</td><td class="line">    uint32_t ui32Fcfg1Value            ;</td></tr>
<tr><td class="num" id="LN437">437</td><td class="line">    uint32_t ui32XoscHfRow             ;</td></tr>
<tr><td class="num" id="LN438">438</td><td class="line">    uint32_t ui32XoscHfCol             ;</td></tr>
<tr><td class="num" id="LN439">439</td><td class="line">    int32_t  i32CustomerDeltaAdjust    ;</td></tr>
<tr><td class="num" id="LN440">440</td><td class="line">    uint32_t ui32TrimValue             ;</td></tr>
<tr><td class="num" id="LN441">441</td><td class="line"> </td></tr>
<tr><td class="num" id="LN442">442</td><td class="line">    <span class='comment'>// Use device specific trim values located in factory configuration</span></td></tr>
<tr><td class="num" id="LN443">443</td><td class="line">    <span class='comment'>// area for the XOSC_HF_COLUMN_Q12 and XOSC_HF_ROW_Q12 bit fields in</span></td></tr>
<tr><td class="num" id="LN444">444</td><td class="line">    <span class='comment'>// the ANABYPASS_VALUE1 register. Value for the other bit fields</span></td></tr>
<tr><td class="num" id="LN445">445</td><td class="line">    <span class='comment'>// are set to 0.</span></td></tr>
<tr><td class="num" id="LN446">446</td><td class="line"> </td></tr>
<tr><td class="num" id="LN447">447</td><td class="line">    ui32Fcfg1Value = <span class='macro'>HWREG(FCFG1_BASE + FCFG1_O_CONFIG_OSC_TOP)<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x00000350)))</span></span>;</td></tr>
<tr><td class="num" id="LN448">448</td><td class="line">    ui32XoscHfRow = (( ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN449">449</td><td class="line">        <span class='macro'>FCFG1_CONFIG_OSC_TOP_XOSC_HF_ROW_Q12_M<span class='expansion'>0x3C000000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN450">450</td><td class="line">        <span class='macro'>FCFG1_CONFIG_OSC_TOP_XOSC_HF_ROW_Q12_S<span class='expansion'>26</span></span> );</td></tr>
<tr><td class="num" id="LN451">451</td><td class="line">    ui32XoscHfCol = (( ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN452">452</td><td class="line">        <span class='macro'>FCFG1_CONFIG_OSC_TOP_XOSC_HF_COLUMN_Q12_M<span class='expansion'>0x03FFFC00</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN453">453</td><td class="line">        <span class='macro'>FCFG1_CONFIG_OSC_TOP_XOSC_HF_COLUMN_Q12_S<span class='expansion'>10</span></span> );</td></tr>
<tr><td class="num" id="LN454">454</td><td class="line"> </td></tr>
<tr><td class="num" id="LN455">455</td><td class="line">    i32CustomerDeltaAdjust = <span class="mrange">0</span>;</td></tr>
<tr><td class="num"></td><td class="line"><div id="EndPath" class="msg msgEvent" style="margin-left:5ex">Value stored to 'i32CustomerDeltaAdjust' is never read</div></td></tr>
<tr><td class="num" id="LN456">456</td><td class="line">    <span class='keyword'>if</span> (( ccfg_ModeConfReg &amp; <span class='macro'>CCFG_MODE_CONF_XOSC_CAP_MOD<span class='expansion'>0x00020000</span></span> ) == 0 ) {</td></tr>
<tr><td class="num" id="LN457">457</td><td class="line">        <span class='comment'>// XOSC_CAP_MOD = 0 means: CAP_ARRAY_DELTA is in use -&gt; Apply compensation</span></td></tr>
<tr><td class="num" id="LN458">458</td><td class="line">        <span class='comment'>// XOSC_CAPARRAY_DELTA is located in bit[15:8] of ccfg_ModeConfReg</span></td></tr>
<tr><td class="num" id="LN459">459</td><td class="line">        <span class='comment'>// Note: HW_REV_DEPENDENT_IMPLEMENTATION. Field width is not given by</span></td></tr>
<tr><td class="num" id="LN460">460</td><td class="line">        <span class='comment'>// a define and sign extension must therefore be hardcoded.</span></td></tr>
<tr><td class="num" id="LN461">461</td><td class="line">        <span class='comment'>// ( A small test program is created verifying the code lines below:</span></td></tr>
<tr><td class="num" id="LN462">462</td><td class="line">        <span class='comment'>//   Ref.: ..\test\small_standalone_test_programs\CapArrayDeltaAdjust_test.c)</span></td></tr>
<tr><td class="num" id="LN463">463</td><td class="line">        i32CustomerDeltaAdjust = ((int32_t)ccfg_ModeConfReg &lt;&lt; 16 ) &gt;&gt; 24;</td></tr>
<tr><td class="num" id="LN464">464</td><td class="line"> </td></tr>
<tr><td class="num" id="LN465">465</td><td class="line">        <span class='keyword'>while</span> ( i32CustomerDeltaAdjust &lt; 0 ) {</td></tr>
<tr><td class="num" id="LN466">466</td><td class="line">            ui32XoscHfCol &gt;&gt;= 1;                              <span class='comment'>// COL 1 step down</span></td></tr>
<tr><td class="num" id="LN467">467</td><td class="line">            <span class='keyword'>if</span> ( ui32XoscHfCol == 0 ) {                       <span class='comment'>// if COL below minimum</span></td></tr>
<tr><td class="num" id="LN468">468</td><td class="line">                ui32XoscHfCol = 0xFFFF;                       <span class='comment'>//   Set COL to maximum</span></td></tr>
<tr><td class="num" id="LN469">469</td><td class="line">                ui32XoscHfRow &gt;&gt;= 1;                          <span class='comment'>//   ROW 1 step down</span></td></tr>
<tr><td class="num" id="LN470">470</td><td class="line">                <span class='keyword'>if</span> ( ui32XoscHfRow == 0 ) {                   <span class='comment'>// if ROW below minimum</span></td></tr>
<tr><td class="num" id="LN471">471</td><td class="line">                   ui32XoscHfRow = 1;                         <span class='comment'>//   Set both ROW and COL</span></td></tr>
<tr><td class="num" id="LN472">472</td><td class="line">                   ui32XoscHfCol = 1;                         <span class='comment'>//   to minimum</span></td></tr>
<tr><td class="num" id="LN473">473</td><td class="line">                }</td></tr>
<tr><td class="num" id="LN474">474</td><td class="line">            }</td></tr>
<tr><td class="num" id="LN475">475</td><td class="line">            i32CustomerDeltaAdjust++;</td></tr>
<tr><td class="num" id="LN476">476</td><td class="line">        }</td></tr>
<tr><td class="num" id="LN477">477</td><td class="line">        <span class='keyword'>while</span> ( i32CustomerDeltaAdjust &gt; 0 ) {</td></tr>
<tr><td class="num" id="LN478">478</td><td class="line">            ui32XoscHfCol = ( ui32XoscHfCol &lt;&lt; 1 ) | 1;       <span class='comment'>// COL 1 step up</span></td></tr>
<tr><td class="num" id="LN479">479</td><td class="line">            <span class='keyword'>if</span> ( ui32XoscHfCol &gt; 0xFFFF ) {                   <span class='comment'>// if COL above maximum</span></td></tr>
<tr><td class="num" id="LN480">480</td><td class="line">                ui32XoscHfCol = 1;                            <span class='comment'>//   Set COL to minimum</span></td></tr>
<tr><td class="num" id="LN481">481</td><td class="line">                ui32XoscHfRow = ( ui32XoscHfRow &lt;&lt; 1 ) | 1;   <span class='comment'>//   ROW 1 step up</span></td></tr>
<tr><td class="num" id="LN482">482</td><td class="line">                <span class='keyword'>if</span> ( ui32XoscHfRow &gt; 0xF ) {                  <span class='comment'>// if ROW above maximum</span></td></tr>
<tr><td class="num" id="LN483">483</td><td class="line">                   ui32XoscHfRow = 0xF;                       <span class='comment'>//   Set both ROW and COL</span></td></tr>
<tr><td class="num" id="LN484">484</td><td class="line">                   ui32XoscHfCol = 0xFFFF;                    <span class='comment'>//   to maximum</span></td></tr>
<tr><td class="num" id="LN485">485</td><td class="line">                }</td></tr>
<tr><td class="num" id="LN486">486</td><td class="line">            }</td></tr>
<tr><td class="num" id="LN487">487</td><td class="line">            i32CustomerDeltaAdjust--;</td></tr>
<tr><td class="num" id="LN488">488</td><td class="line">        }</td></tr>
<tr><td class="num" id="LN489">489</td><td class="line">    }</td></tr>
<tr><td class="num" id="LN490">490</td><td class="line"> </td></tr>
<tr><td class="num" id="LN491">491</td><td class="line">    ui32TrimValue = (( ui32XoscHfRow &lt;&lt; <span class='macro'>DDI_0_OSC_ANABYPASSVAL1_XOSC_HF_ROW_Q12_S<span class='expansion'>16</span></span>    ) |</td></tr>
<tr><td class="num" id="LN492">492</td><td class="line">                     ( ui32XoscHfCol &lt;&lt; <span class='macro'>DDI_0_OSC_ANABYPASSVAL1_XOSC_HF_COLUMN_Q12_S<span class='expansion'>0</span></span> )   );</td></tr>
<tr><td class="num" id="LN493">493</td><td class="line"> </td></tr>
<tr><td class="num" id="LN494">494</td><td class="line">    <span class='keyword'>return</span> (ui32TrimValue);</td></tr>
<tr><td class="num" id="LN495">495</td><td class="line">}</td></tr>
<tr><td class="num" id="LN496">496</td><td class="line"> </td></tr>
<tr><td class="num" id="LN497">497</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN498">498</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN499">499</td><td class="line"><span class='comment'>//! \brief Returns the trim value to be used for the RCOSCLF_RTUNE_TRIM and the</span></td></tr>
<tr><td class="num" id="LN500">500</td><td class="line"><span class='comment'>//! RCOSCLF_CTUNE_TRIM bit fields in the XOSCLF_RCOSCLF_CTRL register in OSC_DIG.</span></td></tr>
<tr><td class="num" id="LN501">501</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN502">502</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN503">503</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN504">504</td><td class="line"><span class='macro'>SetupGetTrimForRcOscLfRtuneCtuneTrim<span class='expansion'>NOROM_SetupGetTrimForRcOscLfRtuneCtuneTrim</span></span>( <span class='keyword'>void</span> )</td></tr>
<tr><td class="num" id="LN505">505</td><td class="line">{</td></tr>
<tr><td class="num" id="LN506">506</td><td class="line">    uint32_t ui32TrimValue;</td></tr>
<tr><td class="num" id="LN507">507</td><td class="line"> </td></tr>
<tr><td class="num" id="LN508">508</td><td class="line">    <span class='comment'>// Use device specific trim values located in factory configuration</span></td></tr>
<tr><td class="num" id="LN509">509</td><td class="line">    <span class='comment'>// area</span></td></tr>
<tr><td class="num" id="LN510">510</td><td class="line">    ui32TrimValue =</td></tr>
<tr><td class="num" id="LN511">511</td><td class="line">        ((<span class='macro'>HWREG(FCFG1_BASE + FCFG1_O_CONFIG_OSC_TOP)<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x00000350)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN512">512</td><td class="line">          <span class='macro'>FCFG1_CONFIG_OSC_TOP_RCOSCLF_CTUNE_TRIM_M<span class='expansion'>0x000003FC</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN513">513</td><td class="line">          <span class='macro'>FCFG1_CONFIG_OSC_TOP_RCOSCLF_CTUNE_TRIM_S<span class='expansion'>2</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN514">514</td><td class="line">            <span class='macro'>DDI_0_OSC_LFOSCCTL_RCOSCLF_CTUNE_TRIM_S<span class='expansion'>0</span></span>;</td></tr>
<tr><td class="num" id="LN515">515</td><td class="line"> </td></tr>
<tr><td class="num" id="LN516">516</td><td class="line">    ui32TrimValue |=</td></tr>
<tr><td class="num" id="LN517">517</td><td class="line">        ((<span class='macro'>HWREG(FCFG1_BASE + FCFG1_O_CONFIG_OSC_TOP)<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x00000350)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN518">518</td><td class="line">          <span class='macro'>FCFG1_CONFIG_OSC_TOP_RCOSCLF_RTUNE_TRIM_M<span class='expansion'>0x00000003</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN519">519</td><td class="line">          <span class='macro'>FCFG1_CONFIG_OSC_TOP_RCOSCLF_RTUNE_TRIM_S<span class='expansion'>0</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN520">520</td><td class="line">            <span class='macro'>DDI_0_OSC_LFOSCCTL_RCOSCLF_RTUNE_TRIM_S<span class='expansion'>8</span></span>;</td></tr>
<tr><td class="num" id="LN521">521</td><td class="line"> </td></tr>
<tr><td class="num" id="LN522">522</td><td class="line">    <span class='keyword'>return</span>(ui32TrimValue);</td></tr>
<tr><td class="num" id="LN523">523</td><td class="line">}</td></tr>
<tr><td class="num" id="LN524">524</td><td class="line"> </td></tr>
<tr><td class="num" id="LN525">525</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN526">526</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN527">527</td><td class="line"><span class='comment'>//! \brief Returns the trim value to be used for the XOSC_HF_IBIASTHERM bit field in</span></td></tr>
<tr><td class="num" id="LN528">528</td><td class="line"><span class='comment'>//! the ANABYPASS_VALUE2 register in OSC_DIG.</span></td></tr>
<tr><td class="num" id="LN529">529</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN530">530</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN531">531</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN532">532</td><td class="line"><span class='macro'>SetupGetTrimForXoscHfIbiastherm<span class='expansion'>NOROM_SetupGetTrimForXoscHfIbiastherm</span></span>( <span class='keyword'>void</span> )</td></tr>
<tr><td class="num" id="LN533">533</td><td class="line">{</td></tr>
<tr><td class="num" id="LN534">534</td><td class="line">    uint32_t ui32TrimValue;</td></tr>
<tr><td class="num" id="LN535">535</td><td class="line"> </td></tr>
<tr><td class="num" id="LN536">536</td><td class="line">    <span class='comment'>// Use device specific trim value located in factory configuration</span></td></tr>
<tr><td class="num" id="LN537">537</td><td class="line">    <span class='comment'>// area</span></td></tr>
<tr><td class="num" id="LN538">538</td><td class="line">    ui32TrimValue =</td></tr>
<tr><td class="num" id="LN539">539</td><td class="line">        (<span class='macro'>HWREG(FCFG1_BASE + FCFG1_O_ANABYPASS_VALUE2)<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x0000037C)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN540">540</td><td class="line">         <span class='macro'>FCFG1_ANABYPASS_VALUE2_XOSC_HF_IBIASTHERM_M<span class='expansion'>0x00003FFF</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN541">541</td><td class="line">         <span class='macro'>FCFG1_ANABYPASS_VALUE2_XOSC_HF_IBIASTHERM_S<span class='expansion'>0</span></span>;</td></tr>
<tr><td class="num" id="LN542">542</td><td class="line"> </td></tr>
<tr><td class="num" id="LN543">543</td><td class="line">    <span class='keyword'>return</span>(ui32TrimValue);</td></tr>
<tr><td class="num" id="LN544">544</td><td class="line">}</td></tr>
<tr><td class="num" id="LN545">545</td><td class="line"> </td></tr>
<tr><td class="num" id="LN546">546</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN547">547</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN548">548</td><td class="line"><span class='comment'>//! \brief Returns the trim value to be used for the AMPCOMP_TH2 register in OSC_DIG.</span></td></tr>
<tr><td class="num" id="LN549">549</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN550">550</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN551">551</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN552">552</td><td class="line"><span class='macro'>SetupGetTrimForAmpcompTh2<span class='expansion'>NOROM_SetupGetTrimForAmpcompTh2</span></span>( <span class='keyword'>void</span> )</td></tr>
<tr><td class="num" id="LN553">553</td><td class="line">{</td></tr>
<tr><td class="num" id="LN554">554</td><td class="line">    uint32_t ui32TrimValue;</td></tr>
<tr><td class="num" id="LN555">555</td><td class="line">    uint32_t ui32Fcfg1Value;</td></tr>
<tr><td class="num" id="LN556">556</td><td class="line"> </td></tr>
<tr><td class="num" id="LN557">557</td><td class="line">    <span class='comment'>// Use device specific trim value located in factory configuration</span></td></tr>
<tr><td class="num" id="LN558">558</td><td class="line">    <span class='comment'>// area. All defined register bit fields have corresponding trim</span></td></tr>
<tr><td class="num" id="LN559">559</td><td class="line">    <span class='comment'>// value in the factory configuration area</span></td></tr>
<tr><td class="num" id="LN560">560</td><td class="line">    ui32Fcfg1Value = <span class='macro'>HWREG(FCFG1_BASE + FCFG1_O_AMPCOMP_TH2)<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x00000374)))</span></span>;</td></tr>
<tr><td class="num" id="LN561">561</td><td class="line">    ui32TrimValue = ((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN562">562</td><td class="line">                      <span class='macro'>FCFG1_AMPCOMP_TH2_LPMUPDATE_LTH_M<span class='expansion'>0xFC000000</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN563">563</td><td class="line">                      <span class='macro'>FCFG1_AMPCOMP_TH2_LPMUPDATE_LTH_S<span class='expansion'>26</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN564">564</td><td class="line">                   <span class='macro'>DDI_0_OSC_AMPCOMPTH2_LPMUPDATE_LTH_S<span class='expansion'>26</span></span>;</td></tr>
<tr><td class="num" id="LN565">565</td><td class="line">    ui32TrimValue |= (((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN566">566</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH2_LPMUPDATE_HTM_M<span class='expansion'>0x00FC0000</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN567">567</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH2_LPMUPDATE_HTM_S<span class='expansion'>18</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN568">568</td><td class="line">                     <span class='macro'>DDI_0_OSC_AMPCOMPTH2_LPMUPDATE_HTH_S<span class='expansion'>18</span></span>);</td></tr>
<tr><td class="num" id="LN569">569</td><td class="line">    ui32TrimValue |= (((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN570">570</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_LPM_M<span class='expansion'>0x0000FC00</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN571">571</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_LPM_S<span class='expansion'>10</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN572">572</td><td class="line">                     <span class='macro'>DDI_0_OSC_AMPCOMPTH2_ADC_COMP_AMPTH_LPM_S<span class='expansion'>10</span></span>);</td></tr>
<tr><td class="num" id="LN573">573</td><td class="line">    ui32TrimValue |= (((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN574">574</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_HPM_M<span class='expansion'>0x000000FC</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN575">575</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH2_ADC_COMP_AMPTH_HPM_S<span class='expansion'>2</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN576">576</td><td class="line">                     <span class='macro'>DDI_0_OSC_AMPCOMPTH2_ADC_COMP_AMPTH_HPM_S<span class='expansion'>2</span></span>);</td></tr>
<tr><td class="num" id="LN577">577</td><td class="line"> </td></tr>
<tr><td class="num" id="LN578">578</td><td class="line">    <span class='keyword'>return</span>(ui32TrimValue);</td></tr>
<tr><td class="num" id="LN579">579</td><td class="line">}</td></tr>
<tr><td class="num" id="LN580">580</td><td class="line"> </td></tr>
<tr><td class="num" id="LN581">581</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN582">582</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN583">583</td><td class="line"><span class='comment'>//! \brief Returns the trim value to be used for the AMPCOMP_TH1 register in OSC_DIG.</span></td></tr>
<tr><td class="num" id="LN584">584</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN585">585</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN586">586</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN587">587</td><td class="line"><span class='macro'>SetupGetTrimForAmpcompTh1<span class='expansion'>NOROM_SetupGetTrimForAmpcompTh1</span></span>( <span class='keyword'>void</span> )</td></tr>
<tr><td class="num" id="LN588">588</td><td class="line">{</td></tr>
<tr><td class="num" id="LN589">589</td><td class="line">    uint32_t ui32TrimValue;</td></tr>
<tr><td class="num" id="LN590">590</td><td class="line">    uint32_t ui32Fcfg1Value;</td></tr>
<tr><td class="num" id="LN591">591</td><td class="line"> </td></tr>
<tr><td class="num" id="LN592">592</td><td class="line">    <span class='comment'>// Use device specific trim values located in factory configuration</span></td></tr>
<tr><td class="num" id="LN593">593</td><td class="line">    <span class='comment'>// area. All defined register bit fields have a corresponding trim</span></td></tr>
<tr><td class="num" id="LN594">594</td><td class="line">    <span class='comment'>// value in the factory configuration area</span></td></tr>
<tr><td class="num" id="LN595">595</td><td class="line">    ui32Fcfg1Value = <span class='macro'>HWREG(FCFG1_BASE + FCFG1_O_AMPCOMP_TH1)<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x00000370)))</span></span>;</td></tr>
<tr><td class="num" id="LN596">596</td><td class="line">    ui32TrimValue = (((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN597">597</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH1_HPMRAMP3_LTH_M<span class='expansion'>0x00FC0000</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN598">598</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH1_HPMRAMP3_LTH_S<span class='expansion'>18</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN599">599</td><td class="line">                     <span class='macro'>DDI_0_OSC_AMPCOMPTH1_HPMRAMP3_LTH_S<span class='expansion'>18</span></span>);</td></tr>
<tr><td class="num" id="LN600">600</td><td class="line">    ui32TrimValue |= (((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN601">601</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH1_HPMRAMP3_HTH_M<span class='expansion'>0x0000FC00</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN602">602</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH1_HPMRAMP3_HTH_S<span class='expansion'>10</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN603">603</td><td class="line">                     <span class='macro'>DDI_0_OSC_AMPCOMPTH1_HPMRAMP3_HTH_S<span class='expansion'>10</span></span>);</td></tr>
<tr><td class="num" id="LN604">604</td><td class="line">    ui32TrimValue |= (((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN605">605</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH1_IBIASCAP_LPTOHP_OL_CNT_M<span class='expansion'>0x000003C0</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN606">606</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH1_IBIASCAP_LPTOHP_OL_CNT_S<span class='expansion'>6</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN607">607</td><td class="line">                     <span class='macro'>DDI_0_OSC_AMPCOMPTH1_IBIASCAP_LPTOHP_OL_CNT_S<span class='expansion'>6</span></span>);</td></tr>
<tr><td class="num" id="LN608">608</td><td class="line">    ui32TrimValue |= (((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN609">609</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH1_HPMRAMP1_TH_M<span class='expansion'>0x0000003F</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN610">610</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_TH1_HPMRAMP1_TH_S<span class='expansion'>0</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN611">611</td><td class="line">                     <span class='macro'>DDI_0_OSC_AMPCOMPTH1_HPMRAMP1_TH_S<span class='expansion'>0</span></span>);</td></tr>
<tr><td class="num" id="LN612">612</td><td class="line"> </td></tr>
<tr><td class="num" id="LN613">613</td><td class="line">    <span class='keyword'>return</span>(ui32TrimValue);</td></tr>
<tr><td class="num" id="LN614">614</td><td class="line">}</td></tr>
<tr><td class="num" id="LN615">615</td><td class="line"> </td></tr>
<tr><td class="num" id="LN616">616</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN617">617</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN618">618</td><td class="line"><span class='comment'>//! \brief Returns the trim value to be used for the AMPCOMP_CTRL register in OSC_DIG.</span></td></tr>
<tr><td class="num" id="LN619">619</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN620">620</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN621">621</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN622">622</td><td class="line"><span class='macro'>SetupGetTrimForAmpcompCtrl<span class='expansion'>NOROM_SetupGetTrimForAmpcompCtrl</span></span>( uint32_t ui32Fcfg1Revision )</td></tr>
<tr><td class="num" id="LN623">623</td><td class="line">{</td></tr>
<tr><td class="num" id="LN624">624</td><td class="line">    uint32_t ui32TrimValue    ;</td></tr>
<tr><td class="num" id="LN625">625</td><td class="line">    uint32_t ui32Fcfg1Value   ;</td></tr>
<tr><td class="num" id="LN626">626</td><td class="line">    uint32_t ibiasOffset      ;</td></tr>
<tr><td class="num" id="LN627">627</td><td class="line">    uint32_t ibiasInit        ;</td></tr>
<tr><td class="num" id="LN628">628</td><td class="line">    uint32_t modeConf1        ;</td></tr>
<tr><td class="num" id="LN629">629</td><td class="line">    int32_t  deltaAdjust      ;</td></tr>
<tr><td class="num" id="LN630">630</td><td class="line"> </td></tr>
<tr><td class="num" id="LN631">631</td><td class="line">    <span class='comment'>// Use device specific trim values located in factory configuration</span></td></tr>
<tr><td class="num" id="LN632">632</td><td class="line">    <span class='comment'>// area. Register bit fields without trim values in the factory</span></td></tr>
<tr><td class="num" id="LN633">633</td><td class="line">    <span class='comment'>// configuration area will be set to the value of 0.</span></td></tr>
<tr><td class="num" id="LN634">634</td><td class="line">    ui32Fcfg1Value = <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_AMPCOMP_CTRL1 )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x00000378)))</span></span>;</td></tr>
<tr><td class="num" id="LN635">635</td><td class="line"> </td></tr>
<tr><td class="num" id="LN636">636</td><td class="line">    ibiasOffset    = ( ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN637">637</td><td class="line">                       <span class='macro'>FCFG1_AMPCOMP_CTRL1_IBIAS_OFFSET_M<span class='expansion'>0x00F00000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN638">638</td><td class="line">                       <span class='macro'>FCFG1_AMPCOMP_CTRL1_IBIAS_OFFSET_S<span class='expansion'>20</span></span> ;</td></tr>
<tr><td class="num" id="LN639">639</td><td class="line">    ibiasInit      = ( ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN640">640</td><td class="line">                       <span class='macro'>FCFG1_AMPCOMP_CTRL1_IBIAS_INIT_M<span class='expansion'>0x000F0000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN641">641</td><td class="line">                       <span class='macro'>FCFG1_AMPCOMP_CTRL1_IBIAS_INIT_S<span class='expansion'>16</span></span> ;</td></tr>
<tr><td class="num" id="LN642">642</td><td class="line"> </td></tr>
<tr><td class="num" id="LN643">643</td><td class="line">    <span class='keyword'>if</span> (( <span class='macro'>HWREG( CCFG_BASE + CCFG_O_SIZE_AND_DIS_FLAGS )<span class='expansion'>(*((volatile unsigned long *)(0x50003000 + 0x00000FB0)))</span></span> &amp; <span class='macro'>CCFG_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR_M<span class='expansion'>0x00000001</span></span> ) == 0 ) {</td></tr>
<tr><td class="num" id="LN644">644</td><td class="line">        <span class='comment'>// Adjust with DELTA_IBIAS_OFFSET and DELTA_IBIAS_INIT from CCFG</span></td></tr>
<tr><td class="num" id="LN645">645</td><td class="line">        modeConf1   = <span class='macro'>HWREG( CCFG_BASE + CCFG_O_MODE_CONF_1 )<span class='expansion'>(*((volatile unsigned long *)(0x50003000 + 0x00000FAC)))</span></span>;</td></tr>
<tr><td class="num" id="LN646">646</td><td class="line"> </td></tr>
<tr><td class="num" id="LN647">647</td><td class="line">        <span class='comment'>// Both fields are signed 4-bit values. This is an assumption when doing the sign extension.</span></td></tr>
<tr><td class="num" id="LN648">648</td><td class="line">        deltaAdjust = ((int32_t)modeConf1 &lt;&lt; ( 32 - <span class='macro'>CCFG_MODE_CONF_1_DELTA_IBIAS_OFFSET_S<span class='expansion'>8</span></span> - 4 )) &gt;&gt; 28;</td></tr>
<tr><td class="num" id="LN649">649</td><td class="line">        deltaAdjust += (int32_t)ibiasOffset;</td></tr>
<tr><td class="num" id="LN650">650</td><td class="line">        <span class='keyword'>if</span> ( deltaAdjust &lt; 0 ) {</td></tr>
<tr><td class="num" id="LN651">651</td><td class="line">           deltaAdjust = 0;</td></tr>
<tr><td class="num" id="LN652">652</td><td class="line">        }</td></tr>
<tr><td class="num" id="LN653">653</td><td class="line">        <span class='keyword'>if</span> ( deltaAdjust &gt; ( <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIAS_OFFSET_M<span class='expansion'>0x00F00000</span></span> &gt;&gt; <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIAS_OFFSET_S<span class='expansion'>20</span></span> )) {</td></tr>
<tr><td class="num" id="LN654">654</td><td class="line">            deltaAdjust  = ( <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIAS_OFFSET_M<span class='expansion'>0x00F00000</span></span> &gt;&gt; <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIAS_OFFSET_S<span class='expansion'>20</span></span> );</td></tr>
<tr><td class="num" id="LN655">655</td><td class="line">        }</td></tr>
<tr><td class="num" id="LN656">656</td><td class="line">        ibiasOffset = (uint32_t)deltaAdjust;</td></tr>
<tr><td class="num" id="LN657">657</td><td class="line"> </td></tr>
<tr><td class="num" id="LN658">658</td><td class="line">        deltaAdjust = ((int32_t)modeConf1 &lt;&lt; ( 32 - <span class='macro'>CCFG_MODE_CONF_1_DELTA_IBIAS_INIT_S<span class='expansion'>12</span></span> - 4 )) &gt;&gt; 28;</td></tr>
<tr><td class="num" id="LN659">659</td><td class="line">        deltaAdjust += (int32_t)ibiasInit;</td></tr>
<tr><td class="num" id="LN660">660</td><td class="line">        <span class='keyword'>if</span> ( deltaAdjust &lt; 0 ) {</td></tr>
<tr><td class="num" id="LN661">661</td><td class="line">           deltaAdjust = 0;</td></tr>
<tr><td class="num" id="LN662">662</td><td class="line">        }</td></tr>
<tr><td class="num" id="LN663">663</td><td class="line">        <span class='keyword'>if</span> ( deltaAdjust &gt; ( <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIAS_INIT_M<span class='expansion'>0x000F0000</span></span> &gt;&gt; <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIAS_INIT_S<span class='expansion'>16</span></span> )) {</td></tr>
<tr><td class="num" id="LN664">664</td><td class="line">            deltaAdjust  = ( <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIAS_INIT_M<span class='expansion'>0x000F0000</span></span> &gt;&gt; <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIAS_INIT_S<span class='expansion'>16</span></span> );</td></tr>
<tr><td class="num" id="LN665">665</td><td class="line">        }</td></tr>
<tr><td class="num" id="LN666">666</td><td class="line">        ibiasInit = (uint32_t)deltaAdjust;</td></tr>
<tr><td class="num" id="LN667">667</td><td class="line">    }</td></tr>
<tr><td class="num" id="LN668">668</td><td class="line">    ui32TrimValue = ( ibiasOffset &lt;&lt; <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIAS_OFFSET_S<span class='expansion'>20</span></span> ) |</td></tr>
<tr><td class="num" id="LN669">669</td><td class="line">                    ( ibiasInit   &lt;&lt; <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIAS_INIT_S<span class='expansion'>16</span></span>   ) ;</td></tr>
<tr><td class="num" id="LN670">670</td><td class="line"> </td></tr>
<tr><td class="num" id="LN671">671</td><td class="line">    ui32TrimValue |= (((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN672">672</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_CTRL1_LPM_IBIAS_WAIT_CNT_FINAL_M<span class='expansion'>0x0000FF00</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN673">673</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_CTRL1_LPM_IBIAS_WAIT_CNT_FINAL_S<span class='expansion'>8</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN674">674</td><td class="line">                       <span class='macro'>DDI_0_OSC_AMPCOMPCTL_LPM_IBIAS_WAIT_CNT_FINAL_S<span class='expansion'>8</span></span>);</td></tr>
<tr><td class="num" id="LN675">675</td><td class="line">    ui32TrimValue |= (((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN676">676</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_CTRL1_CAP_STEP_M<span class='expansion'>0x000000F0</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN677">677</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_CTRL1_CAP_STEP_S<span class='expansion'>4</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN678">678</td><td class="line">                       <span class='macro'>DDI_0_OSC_AMPCOMPCTL_CAP_STEP_S<span class='expansion'>4</span></span>);</td></tr>
<tr><td class="num" id="LN679">679</td><td class="line">    ui32TrimValue |= (((ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN680">680</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_CTRL1_IBIASCAP_HPTOLP_OL_CNT_M<span class='expansion'>0x0000000F</span></span>)&gt;&gt;</td></tr>
<tr><td class="num" id="LN681">681</td><td class="line">                        <span class='macro'>FCFG1_AMPCOMP_CTRL1_IBIASCAP_HPTOLP_OL_CNT_S<span class='expansion'>0</span></span>)&lt;&lt;</td></tr>
<tr><td class="num" id="LN682">682</td><td class="line">                       <span class='macro'>DDI_0_OSC_AMPCOMPCTL_IBIASCAP_HPTOLP_OL_CNT_S<span class='expansion'>0</span></span>);</td></tr>
<tr><td class="num" id="LN683">683</td><td class="line"> </td></tr>
<tr><td class="num" id="LN684">684</td><td class="line">    <span class='keyword'>if</span> ( ui32Fcfg1Revision &gt;= 0x00000022 ) {</td></tr>
<tr><td class="num" id="LN685">685</td><td class="line">        ui32TrimValue |= ((( ui32Fcfg1Value &amp;</td></tr>
<tr><td class="num" id="LN686">686</td><td class="line">            <span class='macro'>FCFG1_AMPCOMP_CTRL1_AMPCOMP_REQ_MODE_M<span class='expansion'>0x40000000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN687">687</td><td class="line">            <span class='macro'>FCFG1_AMPCOMP_CTRL1_AMPCOMP_REQ_MODE_S<span class='expansion'>30</span></span> ) &lt;&lt;</td></tr>
<tr><td class="num" id="LN688">688</td><td class="line">           <span class='macro'>DDI_0_OSC_AMPCOMPCTL_AMPCOMP_REQ_MODE_S<span class='expansion'>30</span></span> );</td></tr>
<tr><td class="num" id="LN689">689</td><td class="line">    }</td></tr>
<tr><td class="num" id="LN690">690</td><td class="line"> </td></tr>
<tr><td class="num" id="LN691">691</td><td class="line">    <span class='keyword'>return</span>(ui32TrimValue);</td></tr>
<tr><td class="num" id="LN692">692</td><td class="line">}</td></tr>
<tr><td class="num" id="LN693">693</td><td class="line"> </td></tr>
<tr><td class="num" id="LN694">694</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN695">695</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN696">696</td><td class="line"><span class='comment'>//! \brief Returns the trim value from FCFG1 to be used as DBLR_LOOP_FILTER_RESET_VOLTAGE setting.</span></td></tr>
<tr><td class="num" id="LN697">697</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN698">698</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN699">699</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN700">700</td><td class="line"><span class='macro'>SetupGetTrimForDblrLoopFilterResetVoltage<span class='expansion'>NOROM_SetupGetTrimForDblrLoopFilterResetVoltage</span></span>( uint32_t ui32Fcfg1Revision )</td></tr>
<tr><td class="num" id="LN701">701</td><td class="line">{</td></tr>
<tr><td class="num" id="LN702">702</td><td class="line">   uint32_t dblrLoopFilterResetVoltageValue = 0; <span class='comment'>// Reset value</span></td></tr>
<tr><td class="num" id="LN703">703</td><td class="line"> </td></tr>
<tr><td class="num" id="LN704">704</td><td class="line">   <span class='keyword'>if</span> ( ui32Fcfg1Revision &gt;= 0x00000020 ) {</td></tr>
<tr><td class="num" id="LN705">705</td><td class="line">      dblrLoopFilterResetVoltageValue = ( <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_MISC_OTP_DATA_1 )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x00000398)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN706">706</td><td class="line">         <span class='macro'>FCFG1_MISC_OTP_DATA_1_DBLR_LOOP_FILTER_RESET_VOLTAGE_M<span class='expansion'>0x00300000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN707">707</td><td class="line">         <span class='macro'>FCFG1_MISC_OTP_DATA_1_DBLR_LOOP_FILTER_RESET_VOLTAGE_S<span class='expansion'>20</span></span>;</td></tr>
<tr><td class="num" id="LN708">708</td><td class="line">   }</td></tr>
<tr><td class="num" id="LN709">709</td><td class="line"> </td></tr>
<tr><td class="num" id="LN710">710</td><td class="line">   <span class='keyword'>return</span> ( dblrLoopFilterResetVoltageValue );</td></tr>
<tr><td class="num" id="LN711">711</td><td class="line">}</td></tr>
<tr><td class="num" id="LN712">712</td><td class="line"> </td></tr>
<tr><td class="num" id="LN713">713</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN714">714</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN715">715</td><td class="line"><span class='comment'>//! \brief Returns the trim value from FCFG1 to be used as ADC_SH_MODE_EN setting.</span></td></tr>
<tr><td class="num" id="LN716">716</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN717">717</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN718">718</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN719">719</td><td class="line"><span class='macro'>SetupGetTrimForAdcShModeEn<span class='expansion'>NOROM_SetupGetTrimForAdcShModeEn</span></span>( uint32_t ui32Fcfg1Revision )</td></tr>
<tr><td class="num" id="LN720">720</td><td class="line">{</td></tr>
<tr><td class="num" id="LN721">721</td><td class="line">   uint32_t getTrimForAdcShModeEnValue = 1; <span class='comment'>// Recommended default setting</span></td></tr>
<tr><td class="num" id="LN722">722</td><td class="line"> </td></tr>
<tr><td class="num" id="LN723">723</td><td class="line">   <span class='keyword'>if</span> ( ui32Fcfg1Revision &gt;= 0x00000022 ) {</td></tr>
<tr><td class="num" id="LN724">724</td><td class="line">      getTrimForAdcShModeEnValue = ( <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_OSC_CONF )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x0000038C)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN725">725</td><td class="line">         <span class='macro'>FCFG1_OSC_CONF_ADC_SH_MODE_EN_M<span class='expansion'>0x10000000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN726">726</td><td class="line">         <span class='macro'>FCFG1_OSC_CONF_ADC_SH_MODE_EN_S<span class='expansion'>28</span></span>;</td></tr>
<tr><td class="num" id="LN727">727</td><td class="line">   }</td></tr>
<tr><td class="num" id="LN728">728</td><td class="line"> </td></tr>
<tr><td class="num" id="LN729">729</td><td class="line">   <span class='keyword'>return</span> ( getTrimForAdcShModeEnValue );</td></tr>
<tr><td class="num" id="LN730">730</td><td class="line">}</td></tr>
<tr><td class="num" id="LN731">731</td><td class="line"> </td></tr>
<tr><td class="num" id="LN732">732</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN733">733</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN734">734</td><td class="line"><span class='comment'>//! \brief Returns the trim value from FCFG1 to be used as ADC_SH_VBUF_EN setting.</span></td></tr>
<tr><td class="num" id="LN735">735</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN736">736</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN737">737</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN738">738</td><td class="line"><span class='macro'>SetupGetTrimForAdcShVbufEn<span class='expansion'>NOROM_SetupGetTrimForAdcShVbufEn</span></span>( uint32_t ui32Fcfg1Revision )</td></tr>
<tr><td class="num" id="LN739">739</td><td class="line">{</td></tr>
<tr><td class="num" id="LN740">740</td><td class="line">   uint32_t getTrimForAdcShVbufEnValue = 1; <span class='comment'>// Recommended default setting</span></td></tr>
<tr><td class="num" id="LN741">741</td><td class="line"> </td></tr>
<tr><td class="num" id="LN742">742</td><td class="line">   <span class='keyword'>if</span> ( ui32Fcfg1Revision &gt;= 0x00000022 ) {</td></tr>
<tr><td class="num" id="LN743">743</td><td class="line">      getTrimForAdcShVbufEnValue = ( <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_OSC_CONF )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x0000038C)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN744">744</td><td class="line">         <span class='macro'>FCFG1_OSC_CONF_ADC_SH_VBUF_EN_M<span class='expansion'>0x20000000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN745">745</td><td class="line">         <span class='macro'>FCFG1_OSC_CONF_ADC_SH_VBUF_EN_S<span class='expansion'>29</span></span>;</td></tr>
<tr><td class="num" id="LN746">746</td><td class="line">   }</td></tr>
<tr><td class="num" id="LN747">747</td><td class="line"> </td></tr>
<tr><td class="num" id="LN748">748</td><td class="line">   <span class='keyword'>return</span> ( getTrimForAdcShVbufEnValue );</td></tr>
<tr><td class="num" id="LN749">749</td><td class="line">}</td></tr>
<tr><td class="num" id="LN750">750</td><td class="line"> </td></tr>
<tr><td class="num" id="LN751">751</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN752">752</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN753">753</td><td class="line"><span class='comment'>//! \brief Returns the trim value to be used for the XOSCHFCTL register in OSC_DIG.</span></td></tr>
<tr><td class="num" id="LN754">754</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN755">755</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN756">756</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN757">757</td><td class="line"><span class='macro'>SetupGetTrimForXoscHfCtl<span class='expansion'>NOROM_SetupGetTrimForXoscHfCtl</span></span>( uint32_t ui32Fcfg1Revision )</td></tr>
<tr><td class="num" id="LN758">758</td><td class="line">{</td></tr>
<tr><td class="num" id="LN759">759</td><td class="line">   uint32_t getTrimForXoschfCtlValue = 0; <span class='comment'>// Recommended default setting</span></td></tr>
<tr><td class="num" id="LN760">760</td><td class="line">   uint32_t fcfg1Data;</td></tr>
<tr><td class="num" id="LN761">761</td><td class="line"> </td></tr>
<tr><td class="num" id="LN762">762</td><td class="line">   <span class='keyword'>if</span> ( ui32Fcfg1Revision &gt;= 0x00000020 ) {</td></tr>
<tr><td class="num" id="LN763">763</td><td class="line">      fcfg1Data = <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_MISC_OTP_DATA_1 )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x00000398)))</span></span>;</td></tr>
<tr><td class="num" id="LN764">764</td><td class="line">      getTrimForXoschfCtlValue =</td></tr>
<tr><td class="num" id="LN765">765</td><td class="line">         ( ( ( fcfg1Data &amp; <span class='macro'>FCFG1_MISC_OTP_DATA_1_PEAK_DET_ITRIM_M<span class='expansion'>0x18000000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN766">766</td><td class="line">             <span class='macro'>FCFG1_MISC_OTP_DATA_1_PEAK_DET_ITRIM_S<span class='expansion'>27</span></span> ) &lt;&lt;</td></tr>
<tr><td class="num" id="LN767">767</td><td class="line">           <span class='macro'>DDI_0_OSC_XOSCHFCTL_PEAK_DET_ITRIM_S<span class='expansion'>8</span></span>);</td></tr>
<tr><td class="num" id="LN768">768</td><td class="line"> </td></tr>
<tr><td class="num" id="LN769">769</td><td class="line">      getTrimForXoschfCtlValue |=</td></tr>
<tr><td class="num" id="LN770">770</td><td class="line">         ( ( ( fcfg1Data &amp; <span class='macro'>FCFG1_MISC_OTP_DATA_1_HP_BUF_ITRIM_M<span class='expansion'>0x07000000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN771">771</td><td class="line">             <span class='macro'>FCFG1_MISC_OTP_DATA_1_HP_BUF_ITRIM_S<span class='expansion'>24</span></span> ) &lt;&lt;</td></tr>
<tr><td class="num" id="LN772">772</td><td class="line">           <span class='macro'>DDI_0_OSC_XOSCHFCTL_HP_BUF_ITRIM_S<span class='expansion'>2</span></span>);</td></tr>
<tr><td class="num" id="LN773">773</td><td class="line"> </td></tr>
<tr><td class="num" id="LN774">774</td><td class="line">      getTrimForXoschfCtlValue |=</td></tr>
<tr><td class="num" id="LN775">775</td><td class="line">         ( ( ( fcfg1Data &amp; <span class='macro'>FCFG1_MISC_OTP_DATA_1_LP_BUF_ITRIM_M<span class='expansion'>0x00C00000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN776">776</td><td class="line">             <span class='macro'>FCFG1_MISC_OTP_DATA_1_LP_BUF_ITRIM_S<span class='expansion'>22</span></span> ) &lt;&lt;</td></tr>
<tr><td class="num" id="LN777">777</td><td class="line">           <span class='macro'>DDI_0_OSC_XOSCHFCTL_LP_BUF_ITRIM_S<span class='expansion'>0</span></span>);</td></tr>
<tr><td class="num" id="LN778">778</td><td class="line">   }</td></tr>
<tr><td class="num" id="LN779">779</td><td class="line"> </td></tr>
<tr><td class="num" id="LN780">780</td><td class="line">   <span class='keyword'>return</span> ( getTrimForXoschfCtlValue );</td></tr>
<tr><td class="num" id="LN781">781</td><td class="line">}</td></tr>
<tr><td class="num" id="LN782">782</td><td class="line"> </td></tr>
<tr><td class="num" id="LN783">783</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN784">784</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN785">785</td><td class="line"><span class='comment'>//! \brief Returns the trim value to be used as OSC_DIG:CTL1.XOSC_HF_FAST_START.</span></td></tr>
<tr><td class="num" id="LN786">786</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN787">787</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN788">788</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN789">789</td><td class="line"><span class='macro'>SetupGetTrimForXoscHfFastStart<span class='expansion'>NOROM_SetupGetTrimForXoscHfFastStart</span></span>( <span class='keyword'>void</span> )</td></tr>
<tr><td class="num" id="LN790">790</td><td class="line">{</td></tr>
<tr><td class="num" id="LN791">791</td><td class="line">   uint32_t ui32XoscHfFastStartValue   ;</td></tr>
<tr><td class="num" id="LN792">792</td><td class="line"> </td></tr>
<tr><td class="num" id="LN793">793</td><td class="line">   <span class='comment'>// Get value from FCFG1</span></td></tr>
<tr><td class="num" id="LN794">794</td><td class="line">   ui32XoscHfFastStartValue = ( <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_OSC_CONF )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x0000038C)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN795">795</td><td class="line">      <span class='macro'>FCFG1_OSC_CONF_XOSC_HF_FAST_START_M<span class='expansion'>0x00180000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN796">796</td><td class="line">      <span class='macro'>FCFG1_OSC_CONF_XOSC_HF_FAST_START_S<span class='expansion'>19</span></span>;</td></tr>
<tr><td class="num" id="LN797">797</td><td class="line"> </td></tr>
<tr><td class="num" id="LN798">798</td><td class="line">   <span class='keyword'>return</span> ( ui32XoscHfFastStartValue );</td></tr>
<tr><td class="num" id="LN799">799</td><td class="line">}</td></tr>
<tr><td class="num" id="LN800">800</td><td class="line"> </td></tr>
<tr><td class="num" id="LN801">801</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN802">802</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN803">803</td><td class="line"><span class='comment'>//! \brief Returns the trim value to be used for the RADCEXTCFG register in OSC_DIG.</span></td></tr>
<tr><td class="num" id="LN804">804</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN805">805</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN806">806</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN807">807</td><td class="line"><span class='macro'>SetupGetTrimForRadcExtCfg<span class='expansion'>NOROM_SetupGetTrimForRadcExtCfg</span></span>( uint32_t ui32Fcfg1Revision )</td></tr>
<tr><td class="num" id="LN808">808</td><td class="line">{</td></tr>
<tr><td class="num" id="LN809">809</td><td class="line">   uint32_t getTrimForRadcExtCfgValue = 0x403F8000; <span class='comment'>// Recommended default setting</span></td></tr>
<tr><td class="num" id="LN810">810</td><td class="line">   uint32_t fcfg1Data;</td></tr>
<tr><td class="num" id="LN811">811</td><td class="line"> </td></tr>
<tr><td class="num" id="LN812">812</td><td class="line">   <span class='keyword'>if</span> ( ui32Fcfg1Revision &gt;= 0x00000020 ) {</td></tr>
<tr><td class="num" id="LN813">813</td><td class="line">      fcfg1Data = <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_MISC_OTP_DATA_1 )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x00000398)))</span></span>;</td></tr>
<tr><td class="num" id="LN814">814</td><td class="line">      getTrimForRadcExtCfgValue =</td></tr>
<tr><td class="num" id="LN815">815</td><td class="line">         ( ( ( fcfg1Data &amp; <span class='macro'>FCFG1_MISC_OTP_DATA_1_HPM_IBIAS_WAIT_CNT_M<span class='expansion'>0x000FFC00</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN816">816</td><td class="line">             <span class='macro'>FCFG1_MISC_OTP_DATA_1_HPM_IBIAS_WAIT_CNT_S<span class='expansion'>10</span></span> ) &lt;&lt;</td></tr>
<tr><td class="num" id="LN817">817</td><td class="line">           <span class='macro'>DDI_0_OSC_RADCEXTCFG_HPM_IBIAS_WAIT_CNT_S<span class='expansion'>22</span></span>);</td></tr>
<tr><td class="num" id="LN818">818</td><td class="line"> </td></tr>
<tr><td class="num" id="LN819">819</td><td class="line">      getTrimForRadcExtCfgValue |=</td></tr>
<tr><td class="num" id="LN820">820</td><td class="line">         ( ( ( fcfg1Data &amp; <span class='macro'>FCFG1_MISC_OTP_DATA_1_LPM_IBIAS_WAIT_CNT_M<span class='expansion'>0x000003F0</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN821">821</td><td class="line">             <span class='macro'>FCFG1_MISC_OTP_DATA_1_LPM_IBIAS_WAIT_CNT_S<span class='expansion'>4</span></span> ) &lt;&lt;</td></tr>
<tr><td class="num" id="LN822">822</td><td class="line">           <span class='macro'>DDI_0_OSC_RADCEXTCFG_LPM_IBIAS_WAIT_CNT_S<span class='expansion'>16</span></span>);</td></tr>
<tr><td class="num" id="LN823">823</td><td class="line"> </td></tr>
<tr><td class="num" id="LN824">824</td><td class="line">      getTrimForRadcExtCfgValue |=</td></tr>
<tr><td class="num" id="LN825">825</td><td class="line">         ( ( ( fcfg1Data &amp; <span class='macro'>FCFG1_MISC_OTP_DATA_1_IDAC_STEP_M<span class='expansion'>0x0000000F</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN826">826</td><td class="line">             <span class='macro'>FCFG1_MISC_OTP_DATA_1_IDAC_STEP_S<span class='expansion'>0</span></span> ) &lt;&lt;</td></tr>
<tr><td class="num" id="LN827">827</td><td class="line">           <span class='macro'>DDI_0_OSC_RADCEXTCFG_IDAC_STEP_S<span class='expansion'>12</span></span>);</td></tr>
<tr><td class="num" id="LN828">828</td><td class="line">   }</td></tr>
<tr><td class="num" id="LN829">829</td><td class="line"> </td></tr>
<tr><td class="num" id="LN830">830</td><td class="line">   <span class='keyword'>return</span> ( getTrimForRadcExtCfgValue );</td></tr>
<tr><td class="num" id="LN831">831</td><td class="line">}</td></tr>
<tr><td class="num" id="LN832">832</td><td class="line"> </td></tr>
<tr><td class="num" id="LN833">833</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN834">834</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN835">835</td><td class="line"><span class='comment'>//! \brief Returns the FCFG1 OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM.</span></td></tr>
<tr><td class="num" id="LN836">836</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN837">837</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN838">838</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN839">839</td><td class="line"><span class='macro'>SetupGetTrimForRcOscLfIBiasTrim<span class='expansion'>NOROM_SetupGetTrimForRcOscLfIBiasTrim</span></span>( uint32_t ui32Fcfg1Revision )</td></tr>
<tr><td class="num" id="LN840">840</td><td class="line">{</td></tr>
<tr><td class="num" id="LN841">841</td><td class="line">   uint32_t trimForRcOscLfIBiasTrimValue = 0; <span class='comment'>// Default value</span></td></tr>
<tr><td class="num" id="LN842">842</td><td class="line"> </td></tr>
<tr><td class="num" id="LN843">843</td><td class="line">   <span class='keyword'>if</span> ( ui32Fcfg1Revision &gt;= 0x00000022 ) {</td></tr>
<tr><td class="num" id="LN844">844</td><td class="line">      trimForRcOscLfIBiasTrimValue = ( <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_OSC_CONF )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x0000038C)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN845">845</td><td class="line">         <span class='macro'>FCFG1_OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM_M<span class='expansion'>0x08000000</span></span> ) &gt;&gt;</td></tr>
<tr><td class="num" id="LN846">846</td><td class="line">         <span class='macro'>FCFG1_OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM_S<span class='expansion'>27</span></span> ;</td></tr>
<tr><td class="num" id="LN847">847</td><td class="line">   }</td></tr>
<tr><td class="num" id="LN848">848</td><td class="line"> </td></tr>
<tr><td class="num" id="LN849">849</td><td class="line">   <span class='keyword'>return</span> ( trimForRcOscLfIBiasTrimValue );</td></tr>
<tr><td class="num" id="LN850">850</td><td class="line">}</td></tr>
<tr><td class="num" id="LN851">851</td><td class="line"> </td></tr>
<tr><td class="num" id="LN852">852</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN853">853</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN854">854</td><td class="line"><span class='comment'>//! \brief Returns XOSCLF_REGULATOR_TRIM and XOSCLF_CMIRRWR_RATIO as one packet</span></td></tr>
<tr><td class="num" id="LN855">855</td><td class="line"><span class='comment'>//! spanning bits [5:0] in the returned value.</span></td></tr>
<tr><td class="num" id="LN856">856</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN857">857</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN858">858</td><td class="line">uint32_t</td></tr>
<tr><td class="num" id="LN859">859</td><td class="line"><span class='macro'>SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio<span class='expansion'>NOROM_SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio</span></span>( uint32_t ui32Fcfg1Revision )</td></tr>
<tr><td class="num" id="LN860">860</td><td class="line">{</td></tr>
<tr><td class="num" id="LN861">861</td><td class="line">   uint32_t trimForXoscLfRegulatorAndCmirrwrRatioValue = 0; <span class='comment'>// Default value for both fields</span></td></tr>
<tr><td class="num" id="LN862">862</td><td class="line"> </td></tr>
<tr><td class="num" id="LN863">863</td><td class="line">   <span class='keyword'>if</span> ( ui32Fcfg1Revision &gt;= 0x00000022 ) {</td></tr>
<tr><td class="num" id="LN864">864</td><td class="line">      trimForXoscLfRegulatorAndCmirrwrRatioValue = ( <span class='macro'>HWREG( FCFG1_BASE + FCFG1_O_OSC_CONF )<span class='expansion'>(*((volatile unsigned long *)(0x50001000 + 0x0000038C)))</span></span> &amp;</td></tr>
<tr><td class="num" id="LN865">865</td><td class="line">         ( <span class='macro'>FCFG1_OSC_CONF_XOSCLF_REGULATOR_TRIM_M<span class='expansion'>0x06000000</span></span> |</td></tr>
<tr><td class="num" id="LN866">866</td><td class="line">           <span class='macro'>FCFG1_OSC_CONF_XOSCLF_CMIRRWR_RATIO_M<span class='expansion'>0x01E00000</span></span>  )) &gt;&gt;</td></tr>
<tr><td class="num" id="LN867">867</td><td class="line">           <span class='macro'>FCFG1_OSC_CONF_XOSCLF_CMIRRWR_RATIO_S<span class='expansion'>21</span></span>  ;</td></tr>
<tr><td class="num" id="LN868">868</td><td class="line">   }</td></tr>
<tr><td class="num" id="LN869">869</td><td class="line"> </td></tr>
<tr><td class="num" id="LN870">870</td><td class="line">   <span class='keyword'>return</span> ( trimForXoscLfRegulatorAndCmirrwrRatioValue );</td></tr>
<tr><td class="num" id="LN871">871</td><td class="line">}</td></tr>
<tr><td class="num" id="LN872">872</td><td class="line"> </td></tr>
<tr><td class="num" id="LN873">873</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN874">874</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN875">875</td><td class="line"><span class='comment'>//! \brief Set correct VIMS_MODE according to CCFG setting (CACHE or GPRAM)</span></td></tr>
<tr><td class="num" id="LN876">876</td><td class="line"><span class='comment'>//!</span></td></tr>
<tr><td class="num" id="LN877">877</td><td class="line"><span class='comment'>//! \return None</span></td></tr>
<tr><td class="num" id="LN878">878</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN879">879</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN880">880</td><td class="line"><span class='keyword'>void</span></td></tr>
<tr><td class="num" id="LN881">881</td><td class="line"><span class='macro'>SetupSetCacheModeAccordingToCcfgSetting<span class='expansion'>NOROM_SetupSetCacheModeAccordingToCcfgSetting</span></span>( <span class='keyword'>void</span> )</td></tr>
<tr><td class="num" id="LN882">882</td><td class="line">{</td></tr>
<tr><td class="num" id="LN883">883</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN884">884</td><td class="line">    <span class='comment'>// - Make sure to enable aggressive VIMS clock gating for power optimization</span></td></tr>
<tr><td class="num" id="LN885">885</td><td class="line">    <span class='comment'>//   Only for PG2 devices.</span></td></tr>
<tr><td class="num" id="LN886">886</td><td class="line">    <span class='comment'>// - Enable cache prefetch enable as default setting</span></td></tr>
<tr><td class="num" id="LN887">887</td><td class="line">    <span class='comment'>//   (Slightly higher power consumption, but higher CPU performance)</span></td></tr>
<tr><td class="num" id="LN888">888</td><td class="line">    <span class='comment'>// - IF ( CCFG_..._DIS_GPRAM == 1 )</span></td></tr>
<tr><td class="num" id="LN889">889</td><td class="line">    <span class='comment'>//   then: Enable cache (set cache mode = 1), even if set by ROM boot code</span></td></tr>
<tr><td class="num" id="LN890">890</td><td class="line">    <span class='comment'>//         (This is done because it's not set by boot code when running inside</span></td></tr>
<tr><td class="num" id="LN891">891</td><td class="line">    <span class='comment'>//         a debugger supporting the Halt In Boot (HIB) functionality).</span></td></tr>
<tr><td class="num" id="LN892">892</td><td class="line">    <span class='comment'>//   else: Set MODE_GPRAM if not already set (see inline comments as well)</span></td></tr>
<tr><td class="num" id="LN893">893</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN894">894</td><td class="line">    uint32_t vimsCtlMode0 ;</td></tr>
<tr><td class="num" id="LN895">895</td><td class="line"> </td></tr>
<tr><td class="num" id="LN896">896</td><td class="line">    <span class='keyword'>while</span> ( <span class='macro'>HWREGBITW( VIMS_BASE + VIMS_O_STAT, VIMS_STAT_MODE_CHANGING_BITN )<span class='expansion'>(*((volatile unsigned long *)(((unsigned long)(0x40034000 + 0x00000000<br>) &amp; 0xF0000000) | 0x02000000 | (((unsigned long)(0x40034000<br> + 0x00000000) &amp; 0x000FFFFF) &lt;&lt; 5) | ((3) &lt;&lt; 2<br>))))</span></span>) {</td></tr>
<tr><td class="num" id="LN897">897</td><td class="line">        <span class='comment'>// Do nothing - wait for an eventual ongoing mode change to complete.</span></td></tr>
<tr><td class="num" id="LN898">898</td><td class="line">        <span class='comment'>// (There should typically be no wait time here, but need to be sure)</span></td></tr>
<tr><td class="num" id="LN899">899</td><td class="line">    }</td></tr>
<tr><td class="num" id="LN900">900</td><td class="line"> </td></tr>
<tr><td class="num" id="LN901">901</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN902">902</td><td class="line">    <span class='comment'>// Note that Mode=0 is equal to MODE_GPRAM</span></td></tr>
<tr><td class="num" id="LN903">903</td><td class="line">    <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN904">904</td><td class="line">    vimsCtlMode0 = (( <span class='macro'>HWREG( VIMS_BASE + VIMS_O_CTL )<span class='expansion'>(*((volatile unsigned long *)(0x40034000 + 0x00000004)))</span></span> &amp; ~<span class='macro'>VIMS_CTL_MODE_M<span class='expansion'>0x00000003</span></span> ) | <span class='macro'>VIMS_CTL_DYN_CG_EN_M<span class='expansion'>0x20000000</span></span> | <span class='macro'>VIMS_CTL_PREF_EN_M<span class='expansion'>0x00000004</span></span> );</td></tr>
<tr><td class="num" id="LN905">905</td><td class="line"> </td></tr>
<tr><td class="num" id="LN906">906</td><td class="line"> </td></tr>
<tr><td class="num" id="LN907">907</td><td class="line">    <span class='keyword'>if</span> ( <span class='macro'>HWREG( CCFG_BASE + CCFG_O_SIZE_AND_DIS_FLAGS )<span class='expansion'>(*((volatile unsigned long *)(0x50003000 + 0x00000FB0)))</span></span> &amp; <span class='macro'>CCFG_SIZE_AND_DIS_FLAGS_DIS_GPRAM<span class='expansion'>0x00000004</span></span> ) {</td></tr>
<tr><td class="num" id="LN908">908</td><td class="line">        <span class='comment'>// Enable cache (and hence disable GPRAM)</span></td></tr>
<tr><td class="num" id="LN909">909</td><td class="line">        <span class='macro'>HWREG( VIMS_BASE + VIMS_O_CTL )<span class='expansion'>(*((volatile unsigned long *)(0x40034000 + 0x00000004)))</span></span> = ( vimsCtlMode0 | <span class='macro'>VIMS_CTL_MODE_CACHE<span class='expansion'>0x00000001</span></span> );</td></tr>
<tr><td class="num" id="LN910">910</td><td class="line">    } <span class='keyword'>else</span> <span class='keyword'>if</span> (( <span class='macro'>HWREG( VIMS_BASE + VIMS_O_STAT )<span class='expansion'>(*((volatile unsigned long *)(0x40034000 + 0x00000000)))</span></span> &amp; <span class='macro'>VIMS_STAT_MODE_M<span class='expansion'>0x00000003</span></span> ) != <span class='macro'>VIMS_STAT_MODE_GPRAM<span class='expansion'>0x00000000</span></span> ) {</td></tr>
<tr><td class="num" id="LN911">911</td><td class="line">        <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN912">912</td><td class="line">        <span class='comment'>// GPRAM is enabled in CCFG but not selected</span></td></tr>
<tr><td class="num" id="LN913">913</td><td class="line">        <span class='comment'>// Note: It is recommended to go via MODE_OFF when switching to MODE_GPRAM</span></td></tr>
<tr><td class="num" id="LN914">914</td><td class="line">        <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN915">915</td><td class="line">        <span class='macro'>HWREG( VIMS_BASE + VIMS_O_CTL )<span class='expansion'>(*((volatile unsigned long *)(0x40034000 + 0x00000004)))</span></span> = ( vimsCtlMode0 | <span class='macro'>VIMS_CTL_MODE_OFF<span class='expansion'>0x00000003</span></span> );</td></tr>
<tr><td class="num" id="LN916">916</td><td class="line">        <span class='keyword'>while</span> (( <span class='macro'>HWREG( VIMS_BASE + VIMS_O_STAT )<span class='expansion'>(*((volatile unsigned long *)(0x40034000 + 0x00000000)))</span></span> &amp; <span class='macro'>VIMS_STAT_MODE_M<span class='expansion'>0x00000003</span></span> ) != <span class='macro'>VIMS_STAT_MODE_OFF<span class='expansion'>0x00000003</span></span> ) {</td></tr>
<tr><td class="num" id="LN917">917</td><td class="line">            <span class='comment'>// Do nothing - wait for an eventual mode change to complete (This goes fast).</span></td></tr>
<tr><td class="num" id="LN918">918</td><td class="line">        }</td></tr>
<tr><td class="num" id="LN919">919</td><td class="line">        <span class='macro'>HWREG( VIMS_BASE + VIMS_O_CTL )<span class='expansion'>(*((volatile unsigned long *)(0x40034000 + 0x00000004)))</span></span> = vimsCtlMode0;</td></tr>
<tr><td class="num" id="LN920">920</td><td class="line">    } <span class='keyword'>else</span> {</td></tr>
<tr><td class="num" id="LN921">921</td><td class="line">        <span class='comment'>// Correct mode, but make sure PREF_EN and DYN_CG_EN always are set</span></td></tr>
<tr><td class="num" id="LN922">922</td><td class="line">        <span class='macro'>HWREG( VIMS_BASE + VIMS_O_CTL )<span class='expansion'>(*((volatile unsigned long *)(0x40034000 + 0x00000004)))</span></span> = vimsCtlMode0;</td></tr>
<tr><td class="num" id="LN923">923</td><td class="line">    }</td></tr>
<tr><td class="num" id="LN924">924</td><td class="line">}</td></tr>
<tr><td class="num" id="LN925">925</td><td class="line"> </td></tr>
<tr><td class="num" id="LN926">926</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN927">927</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN928">928</td><td class="line"><span class='comment'>//! \brief Doing the tricky stuff needed to enter new RTCSUBSECINC value</span></td></tr>
<tr><td class="num" id="LN929">929</td><td class="line"><span class='comment'>//!</span></td></tr>
<tr><td class="num" id="LN930">930</td><td class="line"><span class='comment'>//! \return None</span></td></tr>
<tr><td class="num" id="LN931">931</td><td class="line"><span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN932">932</td><td class="line"><span class='comment'>//*****************************************************************************</span></td></tr>
<tr><td class="num" id="LN933">933</td><td class="line"><span class='keyword'>void</span></td></tr>
<tr><td class="num" id="LN934">934</td><td class="line"><span class='macro'>SetupSetAonRtcSubSecInc<span class='expansion'>NOROM_SetupSetAonRtcSubSecInc</span></span>( uint32_t subSecInc )</td></tr>
<tr><td class="num" id="LN935">935</td><td class="line">{</td></tr>
<tr><td class="num" id="LN936">936</td><td class="line">   <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN937">937</td><td class="line">   <span class='comment'>// Loading a new RTCSUBSECINC value is done in 5 steps:</span></td></tr>
<tr><td class="num" id="LN938">938</td><td class="line">   <span class='comment'>// 1. Write bit[15:0] of new SUBSECINC value to AUX_WUC_O_RTCSUBSECINC0</span></td></tr>
<tr><td class="num" id="LN939">939</td><td class="line">   <span class='comment'>// 2. Write bit[23:16] of new SUBSECINC value to AUX_WUC_O_RTCSUBSECINC1</span></td></tr>
<tr><td class="num" id="LN940">940</td><td class="line">   <span class='comment'>// 3. Set AUX_WUC_RTCSUBSECINCCTL_UPD_REQ</span></td></tr>
<tr><td class="num" id="LN941">941</td><td class="line">   <span class='comment'>// 4. Wait for AUX_WUC_RTCSUBSECINCCTL_UPD_ACK</span></td></tr>
<tr><td class="num" id="LN942">942</td><td class="line">   <span class='comment'>// 5. Clear AUX_WUC_RTCSUBSECINCCTL_UPD_REQ</span></td></tr>
<tr><td class="num" id="LN943">943</td><td class="line">   <span class='comment'>//</span></td></tr>
<tr><td class="num" id="LN944">944</td><td class="line">   <span class='macro'>HWREG( AUX_WUC_BASE + AUX_WUC_O_RTCSUBSECINC0 )<span class='expansion'>(*((volatile unsigned long *)(0x400C6000 + 0x0000003C)))</span></span> = (( subSecInc       ) &amp; <span class='macro'>AUX_WUC_RTCSUBSECINC0_INC15_0_M<span class='expansion'>0x0000FFFF</span></span>  );</td></tr>
<tr><td class="num" id="LN945">945</td><td class="line">   <span class='macro'>HWREG( AUX_WUC_BASE + AUX_WUC_O_RTCSUBSECINC1 )<span class='expansion'>(*((volatile unsigned long *)(0x400C6000 + 0x00000040)))</span></span> = (( subSecInc &gt;&gt; 16 ) &amp; <span class='macro'>AUX_WUC_RTCSUBSECINC1_INC23_16_M<span class='expansion'>0x000000FF</span></span> );</td></tr>
<tr><td class="num" id="LN946">946</td><td class="line"> </td></tr>
<tr><td class="num" id="LN947">947</td><td class="line">   <span class='macro'>HWREG( AUX_WUC_BASE + AUX_WUC_O_RTCSUBSECINCCTL )<span class='expansion'>(*((volatile unsigned long *)(0x400C6000 + 0x00000044)))</span></span> = <span class='macro'>AUX_WUC_RTCSUBSECINCCTL_UPD_REQ<span class='expansion'>0x00000001</span></span>;</td></tr>
<tr><td class="num" id="LN948">948</td><td class="line">   <span class='keyword'>while</span>( ! ( <span class='macro'>HWREGBITW( AUX_WUC_BASE + AUX_WUC_O_RTCSUBSECINCCTL, AUX_WUC_RTCSUBSECINCCTL_UPD_ACK_BITN )<span class='expansion'>(*((volatile unsigned long *)(((unsigned long)(0x400C6000 + 0x00000044<br>) &amp; 0xF0000000) | 0x02000000 | (((unsigned long)(0x400C6000<br> + 0x00000044) &amp; 0x000FFFFF) &lt;&lt; 5) | ((1) &lt;&lt; 2<br>))))</span></span>));</td></tr>
<tr><td class="num" id="LN949">949</td><td class="line">   <span class='macro'>HWREG( AUX_WUC_BASE + AUX_WUC_O_RTCSUBSECINCCTL )<span class='expansion'>(*((volatile unsigned long *)(0x400C6000 + 0x00000044)))</span></span> = 0;</td></tr>
<tr><td class="num" id="LN950">950</td><td class="line">}</td></tr>
</table></body></html>
