0.7
2020.2
Nov 18 2020
09:47:47
E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_FINAL/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.v,1616610203,verilog,,,,counter_16_bit;datapath;glbl;project_reti_logiche;reg_16_bit;reg_8_bit;reg_8_bit_0;reg_8_bit_h;reg_9_bit,,,,,,,,
E:/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_FINAL/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/TB5/test_finale.vhd,1615851767,vhdl,,,,project_tb,,,,,,,,
