
bin\Debug\RP6.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003ac0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000118  00800060  00003ac0  00003b54  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000fa  00800178  00800178  00003c6c  2**0
                  ALLOC
  3 .debug_aranges 000001c0  00000000  00000000  00003c6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000c98  00000000  00000000  00003e2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003690  00000000  00000000  00004ac4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001493  00000000  00000000  00008154  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002b2e  00000000  00000000  000095e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000600  00000000  00000000  0000c118  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000f82  00000000  00000000  0000c718  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000007f2  00000000  00000000  0000d69a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 09 01 	jmp	0x212	; 0x212 <__ctors_end>
       4:	0c 94 25 05 	jmp	0xa4a	; 0xa4a <__vector_1>
       8:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__vector_2>
       c:	0c 94 63 0c 	jmp	0x18c6	; 0x18c6 <__vector_3>
      10:	0c 94 af 0b 	jmp	0x175e	; 0x175e <__vector_4>
      14:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      18:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      1c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      20:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      24:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      28:	0c 94 6d 10 	jmp	0x20da	; 0x20da <__vector_10>
      2c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      30:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      34:	0c 94 3c 16 	jmp	0x2c78	; 0x2c78 <__vector_13>
      38:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      3c:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      40:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      44:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      48:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>
      4c:	0c 94 61 14 	jmp	0x28c2	; 0x28c2 <__vector_19>
      50:	0c 94 26 01 	jmp	0x24c	; 0x24c <__bad_interrupt>

00000054 <__c.2098>:
      54:	54 68 65 20 52 6f 62 6f 74 20 6e 65 65 64 73 20     The Robot needs 
      64:	74 6f 20 62 65 20 72 65 73 65 74 74 65 64 20 6e     to be resetted n
      74:	6f 77 2e 0a 0a 00                                   ow....

0000007a <__c.2096>:
      7a:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
      8a:	6b 20 4d 6f 74 6f 72 20 61 73 73 65 6d 62 6c 79     k Motor assembly
      9a:	20 28 6f 72 20 79 6f 75 72 20 73 6f 66 74 77 61      (or your softwa
      aa:	72 65 29 2e 0a 0a 00                                re)....

000000b1 <__c.2094>:
      b1:	0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f 72     ..(s. task_motor
      c1:	43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74 69     Control() functi
      d1:	6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a 00     on in RP6Lib!)..

000000e1 <__c.2092>:
      e1:	0a 0a 23 23 23 20 4d 4f 54 4f 52 20 4f 56 45 52     ..### MOTOR OVER
      f1:	43 55 52 52 45 4e 54 20 23 23 23 0a 00              CURRENT ###..

000000fe <__c.2090>:
      fe:	59 6f 75 20 6e 65 65 64 20 74 6f 20 63 68 65 63     You need to chec
     10e:	6b 20 45 6e 63 6f 64 65 72 2f 4d 6f 74 6f 72 20     k Encoder/Motor 
     11e:	61 73 73 65 6d 62 6c 79 20 28 6f 72 20 79 6f 75     assembly (or you
     12e:	72 20 73 6f 66 74 77 61 72 65 29 2e 0a 0a 00        r software)....

0000013d <__c.2088>:
     13d:	21 0a 0a 28 73 2e 20 74 61 73 6b 5f 6d 6f 74 6f     !..(s. task_moto
     14d:	72 43 6f 6e 74 72 6f 6c 28 29 20 66 75 6e 63 74     rControl() funct
     15d:	69 6f 6e 20 69 6e 20 52 50 36 4c 69 62 21 29 0a     ion in RP6Lib!).
	...

0000016e <__c.2086>:
     16e:	52 49 47 48 54 00                                   RIGHT.

00000174 <__c.2084>:
     174:	4c 45 46 54 00                                      LEFT.

00000179 <__c.2082>:
     179:	41 66 66 65 63 74 65 64 20 63 68 61 6e 6e 65 6c     Affected channel
     189:	3a 00                                               :.

0000018b <__c.2080>:
     18b:	0a 23 23 23 20 45 4e 43 4f 44 45 52 20 28 4f 52     .### ENCODER (OR
     19b:	20 4d 4f 54 4f 52 29 20 4d 41 4c 46 55 4e 43 54      MOTOR) MALFUNCT
     1ab:	49 4f 4e 21 20 23 23 23 0a 00                       ION! ###..

000001b5 <__c.2078>:
     1b5:	23 23 23 23 23 20 41 4c 4c 20 4f 50 45 52 41 54     ##### ALL OPERAT
     1c5:	49 4f 4e 53 20 53 54 4f 50 50 45 44 20 54 4f 20     IONS STOPPED TO 
     1d5:	50 52 45 56 45 4e 54 20 41 4e 59 20 44 41 4d 41     PREVENT ANY DAMA
     1e5:	47 45 21 20 23 23 23 23 23 0a 00                    GE! #####..

000001f0 <__c.2076>:
     1f0:	0a 0a 23 23 23 23 23 20 45 4d 45 52 47 45 4e 43     ..##### EMERGENC
     200:	59 20 53 48 55 54 44 4f 57 4e 20 23 23 23 23 23     Y SHUTDOWN #####
     210:	0a 00                                               ..

00000212 <__ctors_end>:
     212:	11 24       	eor	r1, r1
     214:	1f be       	out	0x3f, r1	; 63
     216:	cf e5       	ldi	r28, 0x5F	; 95
     218:	d8 e0       	ldi	r29, 0x08	; 8
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	cd bf       	out	0x3d, r28	; 61

0000021e <__do_copy_data>:
     21e:	11 e0       	ldi	r17, 0x01	; 1
     220:	a0 e6       	ldi	r26, 0x60	; 96
     222:	b0 e0       	ldi	r27, 0x00	; 0
     224:	e0 ec       	ldi	r30, 0xC0	; 192
     226:	fa e3       	ldi	r31, 0x3A	; 58
     228:	02 c0       	rjmp	.+4      	; 0x22e <.do_copy_data_start>

0000022a <.do_copy_data_loop>:
     22a:	05 90       	lpm	r0, Z+
     22c:	0d 92       	st	X+, r0

0000022e <.do_copy_data_start>:
     22e:	a8 37       	cpi	r26, 0x78	; 120
     230:	b1 07       	cpc	r27, r17
     232:	d9 f7       	brne	.-10     	; 0x22a <.do_copy_data_loop>

00000234 <__do_clear_bss>:
     234:	12 e0       	ldi	r17, 0x02	; 2
     236:	a8 e7       	ldi	r26, 0x78	; 120
     238:	b1 e0       	ldi	r27, 0x01	; 1
     23a:	01 c0       	rjmp	.+2      	; 0x23e <.do_clear_bss_start>

0000023c <.do_clear_bss_loop>:
     23c:	1d 92       	st	X+, r1

0000023e <.do_clear_bss_start>:
     23e:	a2 37       	cpi	r26, 0x72	; 114
     240:	b1 07       	cpc	r27, r17
     242:	e1 f7       	brne	.-8      	; 0x23c <.do_clear_bss_loop>
     244:	0e 94 b8 02 	call	0x570	; 0x570 <main>
     248:	0c 94 5e 1d 	jmp	0x3abc	; 0x3abc <_exit>

0000024c <__bad_interrupt>:
     24c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000250 <mode_Drive>:
drive_Mode_t STOP 		= {0, 0, FWD, false, false, 0, IDLE};



void mode_Drive(void)
{
     250:	df 93       	push	r29
     252:	cf 93       	push	r28
     254:	cd b7       	in	r28, 0x3d	; 61
     256:	de b7       	in	r29, 0x3e	; 62
}
     258:	cf 91       	pop	r28
     25a:	df 91       	pop	r29
     25c:	08 95       	ret

0000025e <mode_Obstacle>:

void mode_Obstacle(void)
{
     25e:	df 93       	push	r29
     260:	cf 93       	push	r28
     262:	00 d0       	rcall	.+0      	; 0x264 <mode_Obstacle+0x6>
     264:	cd b7       	in	r28, 0x3d	; 61
     266:	de b7       	in	r29, 0x3e	; 62
	switch(OBSTACLE.state)
     268:	80 91 7d 01 	lds	r24, 0x017D
     26c:	28 2f       	mov	r18, r24
     26e:	30 e0       	ldi	r19, 0x00	; 0
     270:	3a 83       	std	Y+2, r19	; 0x02
     272:	29 83       	std	Y+1, r18	; 0x01
     274:	89 81       	ldd	r24, Y+1	; 0x01
     276:	9a 81       	ldd	r25, Y+2	; 0x02
     278:	85 30       	cpi	r24, 0x05	; 5
     27a:	91 05       	cpc	r25, r1
     27c:	d1 f1       	breq	.+116    	; 0x2f2 <mode_Obstacle+0x94>
     27e:	29 81       	ldd	r18, Y+1	; 0x01
     280:	3a 81       	ldd	r19, Y+2	; 0x02
     282:	26 30       	cpi	r18, 0x06	; 6
     284:	31 05       	cpc	r19, r1
     286:	5c f4       	brge	.+22     	; 0x29e <mode_Obstacle+0x40>
     288:	89 81       	ldd	r24, Y+1	; 0x01
     28a:	9a 81       	ldd	r25, Y+2	; 0x02
     28c:	00 97       	sbiw	r24, 0x00	; 0
     28e:	09 f4       	brne	.+2      	; 0x292 <mode_Obstacle+0x34>
     290:	8e c0       	rjmp	.+284    	; 0x3ae <mode_Obstacle+0x150>
     292:	29 81       	ldd	r18, Y+1	; 0x01
     294:	3a 81       	ldd	r19, Y+2	; 0x02
     296:	24 30       	cpi	r18, 0x04	; 4
     298:	31 05       	cpc	r19, r1
     29a:	99 f0       	breq	.+38     	; 0x2c2 <mode_Obstacle+0x64>
     29c:	88 c0       	rjmp	.+272    	; 0x3ae <mode_Obstacle+0x150>
     29e:	89 81       	ldd	r24, Y+1	; 0x01
     2a0:	9a 81       	ldd	r25, Y+2	; 0x02
     2a2:	87 30       	cpi	r24, 0x07	; 7
     2a4:	91 05       	cpc	r25, r1
     2a6:	09 f4       	brne	.+2      	; 0x2aa <mode_Obstacle+0x4c>
     2a8:	59 c0       	rjmp	.+178    	; 0x35c <mode_Obstacle+0xfe>
     2aa:	29 81       	ldd	r18, Y+1	; 0x01
     2ac:	3a 81       	ldd	r19, Y+2	; 0x02
     2ae:	27 30       	cpi	r18, 0x07	; 7
     2b0:	31 05       	cpc	r19, r1
     2b2:	e4 f1       	brlt	.+120    	; 0x32c <mode_Obstacle+0xce>
     2b4:	89 81       	ldd	r24, Y+1	; 0x01
     2b6:	9a 81       	ldd	r25, Y+2	; 0x02
     2b8:	88 30       	cpi	r24, 0x08	; 8
     2ba:	91 05       	cpc	r25, r1
     2bc:	09 f4       	brne	.+2      	; 0x2c0 <mode_Obstacle+0x62>
     2be:	6b c0       	rjmp	.+214    	; 0x396 <mode_Obstacle+0x138>
     2c0:	76 c0       	rjmp	.+236    	; 0x3ae <mode_Obstacle+0x150>
		case IDLE:
		break;

		// linker bumper aktiviert
		case LEFT_START:
			OBSTACLE.speed_left = obstacle_SPEED_BWD;
     2c2:	8c e3       	ldi	r24, 0x3C	; 60
     2c4:	80 93 78 01 	sts	0x0178, r24
			OBSTACLE.dir 	= BWD;
     2c8:	80 91 7a 01 	lds	r24, 0x017A
     2cc:	8c 7f       	andi	r24, 0xFC	; 252
     2ce:	81 60       	ori	r24, 0x01	; 1
     2d0:	80 93 7a 01 	sts	0x017A, r24
			OBSTACLE.move = true;
     2d4:	80 91 7a 01 	lds	r24, 0x017A
     2d8:	84 60       	ori	r24, 0x04	; 4
     2da:	80 93 7a 01 	sts	0x017A, r24
            OBSTACLE.move_value = 160;
     2de:	80 ea       	ldi	r24, 0xA0	; 160
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	90 93 7c 01 	sts	0x017C, r25
     2e6:	80 93 7b 01 	sts	0x017B, r24
			OBSTACLE.state = LEFT_WAIT;
     2ea:	85 e0       	ldi	r24, 0x05	; 5
     2ec:	80 93 7d 01 	sts	0x017D, r24
     2f0:	5e c0       	rjmp	.+188    	; 0x3ae <mode_Obstacle+0x150>
		break;

		// Fahrparameter an obstacle übergeben
		case LEFT_WAIT:
			if(!OBSTACLE.move)
     2f2:	80 91 7a 01 	lds	r24, 0x017A
     2f6:	84 70       	andi	r24, 0x04	; 4
     2f8:	88 23       	and	r24, r24
     2fa:	09 f0       	breq	.+2      	; 0x2fe <mode_Obstacle+0xa0>
     2fc:	58 c0       	rjmp	.+176    	; 0x3ae <mode_Obstacle+0x150>
			{
				OBSTACLE.speed_left = obstacle_SPEED_ROTATE;
     2fe:	82 e3       	ldi	r24, 0x32	; 50
     300:	80 93 78 01 	sts	0x0178, r24
				OBSTACLE.dir = RIGHT;
     304:	80 91 7a 01 	lds	r24, 0x017A
     308:	83 60       	ori	r24, 0x03	; 3
     30a:	80 93 7a 01 	sts	0x017A, r24
				OBSTACLE.rotate = true;
     30e:	80 91 7a 01 	lds	r24, 0x017A
     312:	88 60       	ori	r24, 0x08	; 8
     314:	80 93 7a 01 	sts	0x017A, r24
                OBSTACLE.move_value = 80;
     318:	80 e5       	ldi	r24, 0x50	; 80
     31a:	90 e0       	ldi	r25, 0x00	; 0
     31c:	90 93 7c 01 	sts	0x017C, r25
     320:	80 93 7b 01 	sts	0x017B, r24
				OBSTACLE.state = WAIT_END;
     324:	88 e0       	ldi	r24, 0x08	; 8
     326:	80 93 7d 01 	sts	0x017D, r24
     32a:	41 c0       	rjmp	.+130    	; 0x3ae <mode_Obstacle+0x150>
			}
		break;

		// rechter bumper aktiviert
		case RIGHT_START:
			OBSTACLE.speed_left = obstacle_SPEED_BWD;
     32c:	8c e3       	ldi	r24, 0x3C	; 60
     32e:	80 93 78 01 	sts	0x0178, r24
			OBSTACLE.dir 	= BWD;
     332:	80 91 7a 01 	lds	r24, 0x017A
     336:	8c 7f       	andi	r24, 0xFC	; 252
     338:	81 60       	ori	r24, 0x01	; 1
     33a:	80 93 7a 01 	sts	0x017A, r24
			OBSTACLE.move = true;
     33e:	80 91 7a 01 	lds	r24, 0x017A
     342:	84 60       	ori	r24, 0x04	; 4
     344:	80 93 7a 01 	sts	0x017A, r24
            OBSTACLE.move_value = 160;
     348:	80 ea       	ldi	r24, 0xA0	; 160
     34a:	90 e0       	ldi	r25, 0x00	; 0
     34c:	90 93 7c 01 	sts	0x017C, r25
     350:	80 93 7b 01 	sts	0x017B, r24
			OBSTACLE.state = RIGHT_WAIT;
     354:	87 e0       	ldi	r24, 0x07	; 7
     356:	80 93 7d 01 	sts	0x017D, r24
     35a:	29 c0       	rjmp	.+82     	; 0x3ae <mode_Obstacle+0x150>
		break;


		// Fahrparameter an obstacle übergeben
		case RIGHT_WAIT:
			if(!OBSTACLE.move)
     35c:	80 91 7a 01 	lds	r24, 0x017A
     360:	84 70       	andi	r24, 0x04	; 4
     362:	88 23       	and	r24, r24
     364:	21 f5       	brne	.+72     	; 0x3ae <mode_Obstacle+0x150>
			{
				OBSTACLE.speed_left = obstacle_SPEED_ROTATE;
     366:	82 e3       	ldi	r24, 0x32	; 50
     368:	80 93 78 01 	sts	0x0178, r24
				OBSTACLE.dir = LEFT;
     36c:	80 91 7a 01 	lds	r24, 0x017A
     370:	8c 7f       	andi	r24, 0xFC	; 252
     372:	82 60       	ori	r24, 0x02	; 2
     374:	80 93 7a 01 	sts	0x017A, r24
				OBSTACLE.rotate = true;
     378:	80 91 7a 01 	lds	r24, 0x017A
     37c:	88 60       	ori	r24, 0x08	; 8
     37e:	80 93 7a 01 	sts	0x017A, r24
                OBSTACLE.move_value = 80;
     382:	80 e5       	ldi	r24, 0x50	; 80
     384:	90 e0       	ldi	r25, 0x00	; 0
     386:	90 93 7c 01 	sts	0x017C, r25
     38a:	80 93 7b 01 	sts	0x017B, r24
				OBSTACLE.state = WAIT_END;
     38e:	88 e0       	ldi	r24, 0x08	; 8
     390:	80 93 7d 01 	sts	0x017D, r24
     394:	0c c0       	rjmp	.+24     	; 0x3ae <mode_Obstacle+0x150>
		break;


		// Move Parameter ausgeführt, Modus IDLE aktivieren
		case WAIT_END:
			if(!(OBSTACLE.move || OBSTACLE.rotate))
     396:	80 91 7a 01 	lds	r24, 0x017A
     39a:	84 70       	andi	r24, 0x04	; 4
     39c:	88 23       	and	r24, r24
     39e:	39 f4       	brne	.+14     	; 0x3ae <mode_Obstacle+0x150>
     3a0:	80 91 7a 01 	lds	r24, 0x017A
     3a4:	88 70       	andi	r24, 0x08	; 8
     3a6:	88 23       	and	r24, r24
     3a8:	11 f4       	brne	.+4      	; 0x3ae <mode_Obstacle+0x150>
				OBSTACLE.state = IDLE;
     3aa:	10 92 7d 01 	sts	0x017D, r1
		break;
	}
}
     3ae:	0f 90       	pop	r0
     3b0:	0f 90       	pop	r0
     3b2:	cf 91       	pop	r28
     3b4:	df 91       	pop	r29
     3b6:	08 95       	ret

000003b8 <bumpersStateChanged>:

void bumpersStateChanged(void)
{
     3b8:	df 93       	push	r29
     3ba:	cf 93       	push	r28
     3bc:	cd b7       	in	r28, 0x3d	; 61
     3be:	de b7       	in	r29, 0x3e	; 62
	if(bumper_left && bumper_right)
     3c0:	80 91 a8 01 	lds	r24, 0x01A8
     3c4:	88 23       	and	r24, r24
     3c6:	41 f0       	breq	.+16     	; 0x3d8 <bumpersStateChanged+0x20>
     3c8:	80 91 05 02 	lds	r24, 0x0205
     3cc:	88 23       	and	r24, r24
     3ce:	21 f0       	breq	.+8      	; 0x3d8 <bumpersStateChanged+0x20>
	{
		OBSTACLE.state = FRONT_START;
     3d0:	82 e0       	ldi	r24, 0x02	; 2
     3d2:	80 93 7d 01 	sts	0x017D, r24
     3d6:	17 c0       	rjmp	.+46     	; 0x406 <bumpersStateChanged+0x4e>
	}
	else if(bumper_left)
     3d8:	80 91 a8 01 	lds	r24, 0x01A8
     3dc:	88 23       	and	r24, r24
     3de:	41 f0       	breq	.+16     	; 0x3f0 <bumpersStateChanged+0x38>
	{
		if(OBSTACLE.state != FRONT_WAIT)
     3e0:	80 91 7d 01 	lds	r24, 0x017D
     3e4:	83 30       	cpi	r24, 0x03	; 3
     3e6:	79 f0       	breq	.+30     	; 0x406 <bumpersStateChanged+0x4e>
			OBSTACLE.state = LEFT_START;
     3e8:	84 e0       	ldi	r24, 0x04	; 4
     3ea:	80 93 7d 01 	sts	0x017D, r24
     3ee:	0b c0       	rjmp	.+22     	; 0x406 <bumpersStateChanged+0x4e>
	}
	else if(bumper_right)
     3f0:	80 91 05 02 	lds	r24, 0x0205
     3f4:	88 23       	and	r24, r24
     3f6:	39 f0       	breq	.+14     	; 0x406 <bumpersStateChanged+0x4e>
	{
		if(OBSTACLE.state != FRONT_WAIT)
     3f8:	80 91 7d 01 	lds	r24, 0x017D
     3fc:	83 30       	cpi	r24, 0x03	; 3
     3fe:	19 f0       	breq	.+6      	; 0x406 <bumpersStateChanged+0x4e>
			OBSTACLE.state = RIGHT_START;
     400:	86 e0       	ldi	r24, 0x06	; 6
     402:	80 93 7d 01 	sts	0x017D, r24
	}
}
     406:	cf 91       	pop	r28
     408:	df 91       	pop	r29
     40a:	08 95       	ret

0000040c <driveCMD>:

void driveCMD(drive_Mode_t * cmd)
{
     40c:	0f 93       	push	r16
     40e:	1f 93       	push	r17
     410:	df 93       	push	r29
     412:	cf 93       	push	r28
     414:	00 d0       	rcall	.+0      	; 0x416 <driveCMD+0xa>
     416:	cd b7       	in	r28, 0x3d	; 61
     418:	de b7       	in	r29, 0x3e	; 62
     41a:	9a 83       	std	Y+2, r25	; 0x02
     41c:	89 83       	std	Y+1, r24	; 0x01
	if(cmd->move_value > 0)
     41e:	e9 81       	ldd	r30, Y+1	; 0x01
     420:	fa 81       	ldd	r31, Y+2	; 0x02
     422:	83 81       	ldd	r24, Z+3	; 0x03
     424:	94 81       	ldd	r25, Z+4	; 0x04
     426:	00 97       	sbiw	r24, 0x00	; 0
     428:	09 f4       	brne	.+2      	; 0x42c <driveCMD+0x20>
     42a:	50 c0       	rjmp	.+160    	; 0x4cc <driveCMD+0xc0>
	{
		if(cmd->rotate)
     42c:	e9 81       	ldd	r30, Y+1	; 0x01
     42e:	fa 81       	ldd	r31, Y+2	; 0x02
     430:	82 81       	ldd	r24, Z+2	; 0x02
     432:	88 70       	andi	r24, 0x08	; 8
     434:	88 23       	and	r24, r24
     436:	99 f0       	breq	.+38     	; 0x45e <driveCMD+0x52>
			rotate(cmd->speed_left, cmd->dir, cmd->move_value, false);
     438:	e9 81       	ldd	r30, Y+1	; 0x01
     43a:	fa 81       	ldd	r31, Y+2	; 0x02
     43c:	40 81       	ld	r20, Z
     43e:	e9 81       	ldd	r30, Y+1	; 0x01
     440:	fa 81       	ldd	r31, Y+2	; 0x02
     442:	82 81       	ldd	r24, Z+2	; 0x02
     444:	83 70       	andi	r24, 0x03	; 3
     446:	98 2f       	mov	r25, r24
     448:	e9 81       	ldd	r30, Y+1	; 0x01
     44a:	fa 81       	ldd	r31, Y+2	; 0x02
     44c:	23 81       	ldd	r18, Z+3	; 0x03
     44e:	34 81       	ldd	r19, Z+4	; 0x04
     450:	84 2f       	mov	r24, r20
     452:	69 2f       	mov	r22, r25
     454:	a9 01       	movw	r20, r18
     456:	20 e0       	ldi	r18, 0x00	; 0
     458:	0e 94 6f 0a 	call	0x14de	; 0x14de <rotate>
     45c:	32 c0       	rjmp	.+100    	; 0x4c2 <driveCMD+0xb6>
		else if(cmd->move)
     45e:	e9 81       	ldd	r30, Y+1	; 0x01
     460:	fa 81       	ldd	r31, Y+2	; 0x02
     462:	82 81       	ldd	r24, Z+2	; 0x02
     464:	84 70       	andi	r24, 0x04	; 4
     466:	88 23       	and	r24, r24
     468:	61 f1       	breq	.+88     	; 0x4c2 <driveCMD+0xb6>
			move(cmd->speed_left, cmd->dir, DIST_MM(cmd->move_value), false);
     46a:	e9 81       	ldd	r30, Y+1	; 0x01
     46c:	fa 81       	ldd	r31, Y+2	; 0x02
     46e:	10 81       	ld	r17, Z
     470:	e9 81       	ldd	r30, Y+1	; 0x01
     472:	fa 81       	ldd	r31, Y+2	; 0x02
     474:	82 81       	ldd	r24, Z+2	; 0x02
     476:	83 70       	andi	r24, 0x03	; 3
     478:	08 2f       	mov	r16, r24
     47a:	e9 81       	ldd	r30, Y+1	; 0x01
     47c:	fa 81       	ldd	r31, Y+2	; 0x02
     47e:	83 81       	ldd	r24, Z+3	; 0x03
     480:	94 81       	ldd	r25, Z+4	; 0x04
     482:	cc 01       	movw	r24, r24
     484:	a0 e0       	ldi	r26, 0x00	; 0
     486:	b0 e0       	ldi	r27, 0x00	; 0
     488:	bc 01       	movw	r22, r24
     48a:	cd 01       	movw	r24, r26
     48c:	0e 94 2a 1a 	call	0x3454	; 0x3454 <__floatunsisf>
     490:	dc 01       	movw	r26, r24
     492:	cb 01       	movw	r24, r22
     494:	bc 01       	movw	r22, r24
     496:	cd 01       	movw	r24, r26
     498:	2f e8       	ldi	r18, 0x8F	; 143
     49a:	32 ec       	ldi	r19, 0xC2	; 194
     49c:	45 e7       	ldi	r20, 0x75	; 117
     49e:	5e e3       	ldi	r21, 0x3E	; 62
     4a0:	0e 94 fa 18 	call	0x31f4	; 0x31f4 <__divsf3>
     4a4:	dc 01       	movw	r26, r24
     4a6:	cb 01       	movw	r24, r22
     4a8:	bc 01       	movw	r22, r24
     4aa:	cd 01       	movw	r24, r26
     4ac:	0e 94 24 17 	call	0x2e48	; 0x2e48 <__fixunssfsi>
     4b0:	dc 01       	movw	r26, r24
     4b2:	cb 01       	movw	r24, r22
     4b4:	9c 01       	movw	r18, r24
     4b6:	81 2f       	mov	r24, r17
     4b8:	60 2f       	mov	r22, r16
     4ba:	a9 01       	movw	r20, r18
     4bc:	20 e0       	ldi	r18, 0x00	; 0
     4be:	0e 94 a4 09 	call	0x1348	; 0x1348 <move>
		cmd->move_value = 0;
     4c2:	e9 81       	ldd	r30, Y+1	; 0x01
     4c4:	fa 81       	ldd	r31, Y+2	; 0x02
     4c6:	14 82       	std	Z+4, r1	; 0x04
     4c8:	13 82       	std	Z+3, r1	; 0x03
     4ca:	2a c0       	rjmp	.+84     	; 0x520 <driveCMD+0x114>
	}
	else if(!(cmd->move || cmd->rotate))
     4cc:	e9 81       	ldd	r30, Y+1	; 0x01
     4ce:	fa 81       	ldd	r31, Y+2	; 0x02
     4d0:	82 81       	ldd	r24, Z+2	; 0x02
     4d2:	84 70       	andi	r24, 0x04	; 4
     4d4:	88 23       	and	r24, r24
     4d6:	b1 f4       	brne	.+44     	; 0x504 <driveCMD+0xf8>
     4d8:	e9 81       	ldd	r30, Y+1	; 0x01
     4da:	fa 81       	ldd	r31, Y+2	; 0x02
     4dc:	82 81       	ldd	r24, Z+2	; 0x02
     4de:	88 70       	andi	r24, 0x08	; 8
     4e0:	88 23       	and	r24, r24
     4e2:	81 f4       	brne	.+32     	; 0x504 <driveCMD+0xf8>
	{
		changeDirection(cmd->dir);
     4e4:	e9 81       	ldd	r30, Y+1	; 0x01
     4e6:	fa 81       	ldd	r31, Y+2	; 0x02
     4e8:	82 81       	ldd	r24, Z+2	; 0x02
     4ea:	83 70       	andi	r24, 0x03	; 3
     4ec:	0e 94 e2 08 	call	0x11c4	; 0x11c4 <changeDirection>
		moveAtSpeed(cmd->speed_left,cmd->speed_right);
     4f0:	e9 81       	ldd	r30, Y+1	; 0x01
     4f2:	fa 81       	ldd	r31, Y+2	; 0x02
     4f4:	80 81       	ld	r24, Z
     4f6:	e9 81       	ldd	r30, Y+1	; 0x01
     4f8:	fa 81       	ldd	r31, Y+2	; 0x02
     4fa:	91 81       	ldd	r25, Z+1	; 0x01
     4fc:	69 2f       	mov	r22, r25
     4fe:	0e 94 be 08 	call	0x117c	; 0x117c <moveAtSpeed>
     502:	0e c0       	rjmp	.+28     	; 0x520 <driveCMD+0x114>
	}
	else if(isMovementComplete())
     504:	0e 94 5e 09 	call	0x12bc	; 0x12bc <isMovementComplete>
     508:	88 23       	and	r24, r24
     50a:	51 f0       	breq	.+20     	; 0x520 <driveCMD+0x114>
	{
		cmd->rotate = false;
     50c:	e9 81       	ldd	r30, Y+1	; 0x01
     50e:	fa 81       	ldd	r31, Y+2	; 0x02
     510:	82 81       	ldd	r24, Z+2	; 0x02
     512:	87 7f       	andi	r24, 0xF7	; 247
     514:	82 83       	std	Z+2, r24	; 0x02
		cmd->move = false;
     516:	e9 81       	ldd	r30, Y+1	; 0x01
     518:	fa 81       	ldd	r31, Y+2	; 0x02
     51a:	82 81       	ldd	r24, Z+2	; 0x02
     51c:	8b 7f       	andi	r24, 0xFB	; 251
     51e:	82 83       	std	Z+2, r24	; 0x02
	}
}
     520:	0f 90       	pop	r0
     522:	0f 90       	pop	r0
     524:	cf 91       	pop	r28
     526:	df 91       	pop	r29
     528:	1f 91       	pop	r17
     52a:	0f 91       	pop	r16
     52c:	08 95       	ret

0000052e <stateModel>:


void stateModel(void)
{
     52e:	df 93       	push	r29
     530:	cf 93       	push	r28
     532:	cd b7       	in	r28, 0x3d	; 61
     534:	de b7       	in	r29, 0x3e	; 62
	mode_Drive();
     536:	0e 94 28 01 	call	0x250	; 0x250 <mode_Drive>
	mode_Obstacle();
     53a:	0e 94 2f 01 	call	0x25e	; 0x25e <mode_Obstacle>

	// Hindernis oder Fahrmodus
	if(OBSTACLE.state != IDLE)
     53e:	80 91 7d 01 	lds	r24, 0x017D
     542:	88 23       	and	r24, r24
     544:	29 f0       	breq	.+10     	; 0x550 <stateModel+0x22>
		driveCMD(&OBSTACLE);
     546:	88 e7       	ldi	r24, 0x78	; 120
     548:	91 e0       	ldi	r25, 0x01	; 1
     54a:	0e 94 06 02 	call	0x40c	; 0x40c <driveCMD>
     54e:	0d c0       	rjmp	.+26     	; 0x56a <stateModel+0x3c>
	else if(DRIVE.state != IDLE)
     550:	80 91 65 00 	lds	r24, 0x0065
     554:	88 23       	and	r24, r24
     556:	29 f0       	breq	.+10     	; 0x562 <stateModel+0x34>
		driveCMD(&DRIVE);
     558:	80 e6       	ldi	r24, 0x60	; 96
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	0e 94 06 02 	call	0x40c	; 0x40c <driveCMD>
     560:	04 c0       	rjmp	.+8      	; 0x56a <stateModel+0x3c>
	// Stop
	else
		driveCMD(&STOP);
     562:	8e e7       	ldi	r24, 0x7E	; 126
     564:	91 e0       	ldi	r25, 0x01	; 1
     566:	0e 94 06 02 	call	0x40c	; 0x40c <driveCMD>
}
     56a:	cf 91       	pop	r28
     56c:	df 91       	pop	r29
     56e:	08 95       	ret

00000570 <main>:

int main(void)
{
     570:	df 93       	push	r29
     572:	cf 93       	push	r28
     574:	cd b7       	in	r28, 0x3d	; 61
     576:	de b7       	in	r29, 0x3e	; 62
	initRobotBase();
     578:	0e 94 ab 13 	call	0x2756	; 0x2756 <initRobotBase>
	mSleep(2500);
     57c:	84 ec       	ldi	r24, 0xC4	; 196
     57e:	99 e0       	ldi	r25, 0x09	; 9
     580:	0e 94 32 13 	call	0x2664	; 0x2664 <mSleep>

	BUMPERS_setStateChangedHandler(bumpersStateChanged);
     584:	8c ed       	ldi	r24, 0xDC	; 220
     586:	91 e0       	ldi	r25, 0x01	; 1
     588:	0e 94 f6 03 	call	0x7ec	; 0x7ec <BUMPERS_setStateChangedHandler>

	powerON();
     58c:	0e 94 31 10 	call	0x2062	; 0x2062 <powerON>

	while(true)
	{
		stateModel();
     590:	0e 94 97 02 	call	0x52e	; 0x52e <stateModel>
		task_RP6System();
     594:	0e 94 9c 13 	call	0x2738	; 0x2738 <task_RP6System>
     598:	fb cf       	rjmp	.-10     	; 0x590 <main+0x20>

0000059a <enablePowerOnWarning>:
	 * no active LEDs. This is to ensure that you don't forget
	 * to turn of the Robot if your program does not use
	 * any LEDs for a long time! 
	 */
	void enablePowerOnWarning(void) 
	{ 
     59a:	df 93       	push	r29
     59c:	cf 93       	push	r28
     59e:	cd b7       	in	r28, 0x3d	; 61
     5a0:	de b7       	in	r29, 0x3e	; 62
		if(leds_on > 3)
     5a2:	80 91 bc 01 	lds	r24, 0x01BC
     5a6:	84 30       	cpi	r24, 0x04	; 4
     5a8:	10 f0       	brcs	.+4      	; 0x5ae <enablePowerOnWarning+0x14>
			leds_on = 0; 
     5aa:	10 92 bc 01 	sts	0x01BC, r1
	}
     5ae:	cf 91       	pop	r28
     5b0:	df 91       	pop	r29
     5b2:	08 95       	ret

000005b4 <disablePowerOnWarning>:
	/**
	 * This disables the power on warning. 
	 * also see RP6Config.h for #define POWER_ON_WARNING
	 */
	void disablePowerOnWarning(void) 
	{ 
     5b4:	df 93       	push	r29
     5b6:	cf 93       	push	r28
     5b8:	cd b7       	in	r28, 0x3d	; 61
     5ba:	de b7       	in	r29, 0x3e	; 62
		leds_on = 4; 
     5bc:	84 e0       	ldi	r24, 0x04	; 4
     5be:	80 93 bc 01 	sts	0x01BC, r24
	}
     5c2:	cf 91       	pop	r28
     5c4:	df 91       	pop	r29
     5c6:	08 95       	ret

000005c8 <updateStatusLEDs>:
 *			statusLEDs.LED2=true;
 *			updateStatusLEDs();
 *			// This sets LED2 and does not affect any other LED!
 */
void updateStatusLEDs(void)
{
     5c8:	df 93       	push	r29
     5ca:	cf 93       	push	r28
     5cc:	00 d0       	rcall	.+0      	; 0x5ce <updateStatusLEDs+0x6>
     5ce:	cd b7       	in	r28, 0x3d	; 61
     5d0:	de b7       	in	r29, 0x3e	; 62
	DDRB &= ~0x83;
     5d2:	a7 e3       	ldi	r26, 0x37	; 55
     5d4:	b0 e0       	ldi	r27, 0x00	; 0
     5d6:	e7 e3       	ldi	r30, 0x37	; 55
     5d8:	f0 e0       	ldi	r31, 0x00	; 0
     5da:	80 81       	ld	r24, Z
     5dc:	8c 77       	andi	r24, 0x7C	; 124
     5de:	8c 93       	st	X, r24
	PORTB &= ~0x83;
     5e0:	a8 e3       	ldi	r26, 0x38	; 56
     5e2:	b0 e0       	ldi	r27, 0x00	; 0
     5e4:	e8 e3       	ldi	r30, 0x38	; 56
     5e6:	f0 e0       	ldi	r31, 0x00	; 0
     5e8:	80 81       	ld	r24, Z
     5ea:	8c 77       	andi	r24, 0x7C	; 124
     5ec:	8c 93       	st	X, r24
	if(statusLEDs.LED4){ DDRB |= SL4; PORTB |= SL4; }
     5ee:	80 91 a7 01 	lds	r24, 0x01A7
     5f2:	88 70       	andi	r24, 0x08	; 8
     5f4:	88 23       	and	r24, r24
     5f6:	71 f0       	breq	.+28     	; 0x614 <updateStatusLEDs+0x4c>
     5f8:	a7 e3       	ldi	r26, 0x37	; 55
     5fa:	b0 e0       	ldi	r27, 0x00	; 0
     5fc:	e7 e3       	ldi	r30, 0x37	; 55
     5fe:	f0 e0       	ldi	r31, 0x00	; 0
     600:	80 81       	ld	r24, Z
     602:	80 68       	ori	r24, 0x80	; 128
     604:	8c 93       	st	X, r24
     606:	a8 e3       	ldi	r26, 0x38	; 56
     608:	b0 e0       	ldi	r27, 0x00	; 0
     60a:	e8 e3       	ldi	r30, 0x38	; 56
     60c:	f0 e0       	ldi	r31, 0x00	; 0
     60e:	80 81       	ld	r24, Z
     610:	80 68       	ori	r24, 0x80	; 128
     612:	8c 93       	st	X, r24
	if(statusLEDs.LED5){ DDRB |= SL5; PORTB |= SL5; }
     614:	80 91 a7 01 	lds	r24, 0x01A7
     618:	80 71       	andi	r24, 0x10	; 16
     61a:	88 23       	and	r24, r24
     61c:	71 f0       	breq	.+28     	; 0x63a <updateStatusLEDs+0x72>
     61e:	a7 e3       	ldi	r26, 0x37	; 55
     620:	b0 e0       	ldi	r27, 0x00	; 0
     622:	e7 e3       	ldi	r30, 0x37	; 55
     624:	f0 e0       	ldi	r31, 0x00	; 0
     626:	80 81       	ld	r24, Z
     628:	82 60       	ori	r24, 0x02	; 2
     62a:	8c 93       	st	X, r24
     62c:	a8 e3       	ldi	r26, 0x38	; 56
     62e:	b0 e0       	ldi	r27, 0x00	; 0
     630:	e8 e3       	ldi	r30, 0x38	; 56
     632:	f0 e0       	ldi	r31, 0x00	; 0
     634:	80 81       	ld	r24, Z
     636:	82 60       	ori	r24, 0x02	; 2
     638:	8c 93       	st	X, r24
	if(statusLEDs.LED6){ DDRB |= SL6; PORTB |= SL6; }
     63a:	80 91 a7 01 	lds	r24, 0x01A7
     63e:	80 72       	andi	r24, 0x20	; 32
     640:	88 23       	and	r24, r24
     642:	71 f0       	breq	.+28     	; 0x660 <updateStatusLEDs+0x98>
     644:	a7 e3       	ldi	r26, 0x37	; 55
     646:	b0 e0       	ldi	r27, 0x00	; 0
     648:	e7 e3       	ldi	r30, 0x37	; 55
     64a:	f0 e0       	ldi	r31, 0x00	; 0
     64c:	80 81       	ld	r24, Z
     64e:	81 60       	ori	r24, 0x01	; 1
     650:	8c 93       	st	X, r24
     652:	a8 e3       	ldi	r26, 0x38	; 56
     654:	b0 e0       	ldi	r27, 0x00	; 0
     656:	e8 e3       	ldi	r30, 0x38	; 56
     658:	f0 e0       	ldi	r31, 0x00	; 0
     65a:	80 81       	ld	r24, Z
     65c:	81 60       	ori	r24, 0x01	; 1
     65e:	8c 93       	st	X, r24
	DDRC &= ~0x70;
     660:	a4 e3       	ldi	r26, 0x34	; 52
     662:	b0 e0       	ldi	r27, 0x00	; 0
     664:	e4 e3       	ldi	r30, 0x34	; 52
     666:	f0 e0       	ldi	r31, 0x00	; 0
     668:	80 81       	ld	r24, Z
     66a:	8f 78       	andi	r24, 0x8F	; 143
     66c:	8c 93       	st	X, r24
	PORTC &= ~0x70;
     66e:	a5 e3       	ldi	r26, 0x35	; 53
     670:	b0 e0       	ldi	r27, 0x00	; 0
     672:	e5 e3       	ldi	r30, 0x35	; 53
     674:	f0 e0       	ldi	r31, 0x00	; 0
     676:	80 81       	ld	r24, Z
     678:	8f 78       	andi	r24, 0x8F	; 143
     67a:	8c 93       	st	X, r24
	DDRC |= ((statusLEDs.byte << 4) & 0x70);
     67c:	a4 e3       	ldi	r26, 0x34	; 52
     67e:	b0 e0       	ldi	r27, 0x00	; 0
     680:	e4 e3       	ldi	r30, 0x34	; 52
     682:	f0 e0       	ldi	r31, 0x00	; 0
     684:	80 81       	ld	r24, Z
     686:	28 2f       	mov	r18, r24
     688:	80 91 a7 01 	lds	r24, 0x01A7
     68c:	88 2f       	mov	r24, r24
     68e:	90 e0       	ldi	r25, 0x00	; 0
     690:	82 95       	swap	r24
     692:	92 95       	swap	r25
     694:	90 7f       	andi	r25, 0xF0	; 240
     696:	98 27       	eor	r25, r24
     698:	80 7f       	andi	r24, 0xF0	; 240
     69a:	98 27       	eor	r25, r24
     69c:	80 77       	andi	r24, 0x70	; 112
     69e:	82 2b       	or	r24, r18
     6a0:	8c 93       	st	X, r24
	PORTC |= ((statusLEDs.byte << 4) & 0x70);
     6a2:	a5 e3       	ldi	r26, 0x35	; 53
     6a4:	b0 e0       	ldi	r27, 0x00	; 0
     6a6:	e5 e3       	ldi	r30, 0x35	; 53
     6a8:	f0 e0       	ldi	r31, 0x00	; 0
     6aa:	80 81       	ld	r24, Z
     6ac:	28 2f       	mov	r18, r24
     6ae:	80 91 a7 01 	lds	r24, 0x01A7
     6b2:	88 2f       	mov	r24, r24
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	82 95       	swap	r24
     6b8:	92 95       	swap	r25
     6ba:	90 7f       	andi	r25, 0xF0	; 240
     6bc:	98 27       	eor	r25, r24
     6be:	80 7f       	andi	r24, 0xF0	; 240
     6c0:	98 27       	eor	r25, r24
     6c2:	80 77       	andi	r24, 0x70	; 112
     6c4:	82 2b       	or	r24, r18
     6c6:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		leds_on = (leds_on ? leds_on : (statusLEDs.byte && 1));
     6c8:	80 91 bc 01 	lds	r24, 0x01BC
     6cc:	88 23       	and	r24, r24
     6ce:	59 f4       	brne	.+22     	; 0x6e6 <updateStatusLEDs+0x11e>
     6d0:	80 91 a7 01 	lds	r24, 0x01A7
     6d4:	8a 83       	std	Y+2, r24	; 0x02
     6d6:	8a 81       	ldd	r24, Y+2	; 0x02
     6d8:	88 23       	and	r24, r24
     6da:	11 f0       	breq	.+4      	; 0x6e0 <updateStatusLEDs+0x118>
     6dc:	81 e0       	ldi	r24, 0x01	; 1
     6de:	8a 83       	std	Y+2, r24	; 0x02
     6e0:	8a 81       	ldd	r24, Y+2	; 0x02
     6e2:	89 83       	std	Y+1, r24	; 0x01
     6e4:	03 c0       	rjmp	.+6      	; 0x6ec <updateStatusLEDs+0x124>
     6e6:	80 91 bc 01 	lds	r24, 0x01BC
     6ea:	89 83       	std	Y+1, r24	; 0x01
     6ec:	89 81       	ldd	r24, Y+1	; 0x01
     6ee:	80 93 bc 01 	sts	0x01BC, r24
	#endif
}
     6f2:	0f 90       	pop	r0
     6f4:	0f 90       	pop	r0
     6f6:	cf 91       	pop	r28
     6f8:	df 91       	pop	r29
     6fa:	08 95       	ret

000006fc <setLEDs>:
 *			setLEDs(0b101001);
 *			// this clears all LEDs and sets the LEDs STATUS1,
 *			// STATUS6 and STATUS4!
 */
void setLEDs(uint8_t leds)
{
     6fc:	df 93       	push	r29
     6fe:	cf 93       	push	r28
     700:	0f 92       	push	r0
     702:	cd b7       	in	r28, 0x3d	; 61
     704:	de b7       	in	r29, 0x3e	; 62
     706:	89 83       	std	Y+1, r24	; 0x01
	statusLEDs.byte = leds;
     708:	89 81       	ldd	r24, Y+1	; 0x01
     70a:	80 93 a7 01 	sts	0x01A7, r24
	updateStatusLEDs();
     70e:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <updateStatusLEDs>
}
     712:	0f 90       	pop	r0
     714:	cf 91       	pop	r28
     716:	df 91       	pop	r29
     718:	08 95       	ret

0000071a <getBumperLeft>:
 *
 *		if(getBumperLeft())
 *			// do something
 */
uint8_t getBumperLeft(void)
{ 
     71a:	df 93       	push	r29
     71c:	cf 93       	push	r28
     71e:	0f 92       	push	r0
     720:	cd b7       	in	r28, 0x3d	; 61
     722:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~SL6;
     724:	a8 e3       	ldi	r26, 0x38	; 56
     726:	b0 e0       	ldi	r27, 0x00	; 0
     728:	e8 e3       	ldi	r30, 0x38	; 56
     72a:	f0 e0       	ldi	r31, 0x00	; 0
     72c:	80 81       	ld	r24, Z
     72e:	8e 7f       	andi	r24, 0xFE	; 254
     730:	8c 93       	st	X, r24
	DDRB &= ~SL6; 
     732:	a7 e3       	ldi	r26, 0x37	; 55
     734:	b0 e0       	ldi	r27, 0x00	; 0
     736:	e7 e3       	ldi	r30, 0x37	; 55
     738:	f0 e0       	ldi	r31, 0x00	; 0
     73a:	80 81       	ld	r24, Z
     73c:	8e 7f       	andi	r24, 0xFE	; 254
     73e:	8c 93       	st	X, r24
	nop();
     740:	00 00       	nop
	uint8_t tmp = PINB & SL6;
     742:	e6 e3       	ldi	r30, 0x36	; 54
     744:	f0 e0       	ldi	r31, 0x00	; 0
     746:	80 81       	ld	r24, Z
     748:	81 70       	andi	r24, 0x01	; 1
     74a:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED6) { 
     74c:	80 91 a7 01 	lds	r24, 0x01A7
     750:	80 72       	andi	r24, 0x20	; 32
     752:	88 23       	and	r24, r24
     754:	71 f0       	breq	.+28     	; 0x772 <getBumperLeft+0x58>
		DDRB |= SL6; 
     756:	a7 e3       	ldi	r26, 0x37	; 55
     758:	b0 e0       	ldi	r27, 0x00	; 0
     75a:	e7 e3       	ldi	r30, 0x37	; 55
     75c:	f0 e0       	ldi	r31, 0x00	; 0
     75e:	80 81       	ld	r24, Z
     760:	81 60       	ori	r24, 0x01	; 1
     762:	8c 93       	st	X, r24
		PORTB |= SL6; 
     764:	a8 e3       	ldi	r26, 0x38	; 56
     766:	b0 e0       	ldi	r27, 0x00	; 0
     768:	e8 e3       	ldi	r30, 0x38	; 56
     76a:	f0 e0       	ldi	r31, 0x00	; 0
     76c:	80 81       	ld	r24, Z
     76e:	81 60       	ori	r24, 0x01	; 1
     770:	8c 93       	st	X, r24
	}
	return tmp;
     772:	89 81       	ldd	r24, Y+1	; 0x01
}
     774:	0f 90       	pop	r0
     776:	cf 91       	pop	r28
     778:	df 91       	pop	r29
     77a:	08 95       	ret

0000077c <getBumperRight>:
 *
 *		if(getBumperRight())
 *			// do something
 */
uint8_t getBumperRight(void)
{
     77c:	df 93       	push	r29
     77e:	cf 93       	push	r28
     780:	0f 92       	push	r0
     782:	cd b7       	in	r28, 0x3d	; 61
     784:	de b7       	in	r29, 0x3e	; 62
	PORTC &= ~SL3;
     786:	a5 e3       	ldi	r26, 0x35	; 53
     788:	b0 e0       	ldi	r27, 0x00	; 0
     78a:	e5 e3       	ldi	r30, 0x35	; 53
     78c:	f0 e0       	ldi	r31, 0x00	; 0
     78e:	80 81       	ld	r24, Z
     790:	8f 7b       	andi	r24, 0xBF	; 191
     792:	8c 93       	st	X, r24
	DDRC &= ~SL3; 
     794:	a4 e3       	ldi	r26, 0x34	; 52
     796:	b0 e0       	ldi	r27, 0x00	; 0
     798:	e4 e3       	ldi	r30, 0x34	; 52
     79a:	f0 e0       	ldi	r31, 0x00	; 0
     79c:	80 81       	ld	r24, Z
     79e:	8f 7b       	andi	r24, 0xBF	; 191
     7a0:	8c 93       	st	X, r24
	nop();
     7a2:	00 00       	nop
	uint8_t tmp = PINC & SL3;
     7a4:	e3 e3       	ldi	r30, 0x33	; 51
     7a6:	f0 e0       	ldi	r31, 0x00	; 0
     7a8:	80 81       	ld	r24, Z
     7aa:	80 74       	andi	r24, 0x40	; 64
     7ac:	89 83       	std	Y+1, r24	; 0x01
	if(statusLEDs.LED3) { 
     7ae:	80 91 a7 01 	lds	r24, 0x01A7
     7b2:	84 70       	andi	r24, 0x04	; 4
     7b4:	88 23       	and	r24, r24
     7b6:	71 f0       	breq	.+28     	; 0x7d4 <getBumperRight+0x58>
		DDRC |= SL3; 
     7b8:	a4 e3       	ldi	r26, 0x34	; 52
     7ba:	b0 e0       	ldi	r27, 0x00	; 0
     7bc:	e4 e3       	ldi	r30, 0x34	; 52
     7be:	f0 e0       	ldi	r31, 0x00	; 0
     7c0:	80 81       	ld	r24, Z
     7c2:	80 64       	ori	r24, 0x40	; 64
     7c4:	8c 93       	st	X, r24
		PORTC |= SL3; 
     7c6:	a5 e3       	ldi	r26, 0x35	; 53
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	e5 e3       	ldi	r30, 0x35	; 53
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	80 81       	ld	r24, Z
     7d0:	80 64       	ori	r24, 0x40	; 64
     7d2:	8c 93       	st	X, r24
	}
	return tmp;
     7d4:	89 81       	ldd	r24, Y+1	; 0x01
}
     7d6:	0f 90       	pop	r0
     7d8:	cf 91       	pop	r28
     7da:	df 91       	pop	r29
     7dc:	08 95       	ret

000007de <BUMPERS_stateChanged_DUMMY>:

// -------------------------------
// Bumpers State changed handler:

void BUMPERS_stateChanged_DUMMY(void){}
     7de:	df 93       	push	r29
     7e0:	cf 93       	push	r28
     7e2:	cd b7       	in	r28, 0x3d	; 61
     7e4:	de b7       	in	r29, 0x3e	; 62
     7e6:	cf 91       	pop	r28
     7e8:	df 91       	pop	r29
     7ea:	08 95       	ret

000007ec <BUMPERS_setStateChangedHandler>:
/**
 * Use this function to set the Bumpers state change handler. 
 * 
 */
void BUMPERS_setStateChangedHandler(void (*bumperHandler)(void)) 
{
     7ec:	df 93       	push	r29
     7ee:	cf 93       	push	r28
     7f0:	00 d0       	rcall	.+0      	; 0x7f2 <BUMPERS_setStateChangedHandler+0x6>
     7f2:	cd b7       	in	r28, 0x3d	; 61
     7f4:	de b7       	in	r29, 0x3e	; 62
     7f6:	9a 83       	std	Y+2, r25	; 0x02
     7f8:	89 83       	std	Y+1, r24	; 0x01
	BUMPERS_stateChangedHandler = bumperHandler;
     7fa:	89 81       	ldd	r24, Y+1	; 0x01
     7fc:	9a 81       	ldd	r25, Y+2	; 0x02
     7fe:	90 93 67 00 	sts	0x0067, r25
     802:	80 93 66 00 	sts	0x0066, r24
}
     806:	0f 90       	pop	r0
     808:	0f 90       	pop	r0
     80a:	cf 91       	pop	r28
     80c:	df 91       	pop	r29
     80e:	08 95       	ret

00000810 <task_Bumpers>:
 * variables are updated automatically every 50ms and can be used everywhere
 * in your program. It can also call an event handler routine, that you
 * need to register with BUMPERS_setStateChangedHandler before.
 */
void task_Bumpers(void)
{
     810:	df 93       	push	r29
     812:	cf 93       	push	r28
     814:	00 d0       	rcall	.+0      	; 0x816 <task_Bumpers+0x6>
     816:	cd b7       	in	r28, 0x3d	; 61
     818:	de b7       	in	r29, 0x3e	; 62
	if(bumper_timer > 50) { // 50ms
     81a:	80 91 f4 01 	lds	r24, 0x01F4
     81e:	83 33       	cpi	r24, 0x33	; 51
     820:	e8 f0       	brcs	.+58     	; 0x85c <task_Bumpers+0x4c>
		uint8_t left = getBumperLeft();
     822:	0e 94 8d 03 	call	0x71a	; 0x71a <getBumperLeft>
     826:	8a 83       	std	Y+2, r24	; 0x02
		uint8_t right = getBumperRight();
     828:	0e 94 be 03 	call	0x77c	; 0x77c <getBumperRight>
     82c:	89 83       	std	Y+1, r24	; 0x01
		if(bumper_left != left || bumper_right != right) {
     82e:	90 91 a8 01 	lds	r25, 0x01A8
     832:	8a 81       	ldd	r24, Y+2	; 0x02
     834:	98 17       	cp	r25, r24
     836:	29 f4       	brne	.+10     	; 0x842 <task_Bumpers+0x32>
     838:	90 91 05 02 	lds	r25, 0x0205
     83c:	89 81       	ldd	r24, Y+1	; 0x01
     83e:	98 17       	cp	r25, r24
     840:	59 f0       	breq	.+22     	; 0x858 <task_Bumpers+0x48>
			bumper_left = left;
     842:	8a 81       	ldd	r24, Y+2	; 0x02
     844:	80 93 a8 01 	sts	0x01A8, r24
			bumper_right = right;
     848:	89 81       	ldd	r24, Y+1	; 0x01
     84a:	80 93 05 02 	sts	0x0205, r24
			BUMPERS_stateChangedHandler();
     84e:	e0 91 66 00 	lds	r30, 0x0066
     852:	f0 91 67 00 	lds	r31, 0x0067
     856:	09 95       	icall
		}
		bumper_timer = 0;
     858:	10 92 f4 01 	sts	0x01F4, r1
	}
}
     85c:	0f 90       	pop	r0
     85e:	0f 90       	pop	r0
     860:	cf 91       	pop	r28
     862:	df 91       	pop	r29
     864:	08 95       	ret

00000866 <readADC>:
 *			if(uBat < 600)
 *				writeString("WARNING: BAT IS LOW!\n");
 *
 */
uint16_t readADC(uint8_t channel)
{
     866:	df 93       	push	r29
     868:	cf 93       	push	r28
     86a:	00 d0       	rcall	.+0      	; 0x86c <readADC+0x6>
     86c:	0f 92       	push	r0
     86e:	cd b7       	in	r28, 0x3d	; 61
     870:	de b7       	in	r29, 0x3e	; 62
     872:	89 83       	std	Y+1, r24	; 0x01
	if((ADCSRA & (1<<ADSC))) return 0; // check if ADC is buisy...
     874:	e6 e2       	ldi	r30, 0x26	; 38
     876:	f0 e0       	ldi	r31, 0x00	; 0
     878:	80 81       	ld	r24, Z
     87a:	88 2f       	mov	r24, r24
     87c:	90 e0       	ldi	r25, 0x00	; 0
     87e:	80 74       	andi	r24, 0x40	; 64
     880:	90 70       	andi	r25, 0x00	; 0
     882:	00 97       	sbiw	r24, 0x00	; 0
     884:	19 f0       	breq	.+6      	; 0x88c <readADC+0x26>
     886:	1b 82       	std	Y+3, r1	; 0x03
     888:	1a 82       	std	Y+2, r1	; 0x02
     88a:	1f c0       	rjmp	.+62     	; 0x8ca <readADC+0x64>
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     88c:	e7 e2       	ldi	r30, 0x27	; 39
     88e:	f0 e0       	ldi	r31, 0x00	; 0
     890:	89 81       	ldd	r24, Y+1	; 0x01
     892:	80 64       	ori	r24, 0x40	; 64
     894:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     896:	e6 e2       	ldi	r30, 0x26	; 38
     898:	f0 e0       	ldi	r31, 0x00	; 0
     89a:	86 ed       	ldi	r24, 0xD6	; 214
     89c:	80 83       	st	Z, r24
	while ((ADCSRA & (1<<ADSC))); 
     89e:	e6 e2       	ldi	r30, 0x26	; 38
     8a0:	f0 e0       	ldi	r31, 0x00	; 0
     8a2:	80 81       	ld	r24, Z
     8a4:	88 2f       	mov	r24, r24
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	80 74       	andi	r24, 0x40	; 64
     8aa:	90 70       	andi	r25, 0x00	; 0
     8ac:	00 97       	sbiw	r24, 0x00	; 0
     8ae:	b9 f7       	brne	.-18     	; 0x89e <readADC+0x38>
	ADCSRA |= (1<<ADIF);
     8b0:	a6 e2       	ldi	r26, 0x26	; 38
     8b2:	b0 e0       	ldi	r27, 0x00	; 0
     8b4:	e6 e2       	ldi	r30, 0x26	; 38
     8b6:	f0 e0       	ldi	r31, 0x00	; 0
     8b8:	80 81       	ld	r24, Z
     8ba:	80 61       	ori	r24, 0x10	; 16
     8bc:	8c 93       	st	X, r24
	return ADC;
     8be:	e4 e2       	ldi	r30, 0x24	; 36
     8c0:	f0 e0       	ldi	r31, 0x00	; 0
     8c2:	80 81       	ld	r24, Z
     8c4:	91 81       	ldd	r25, Z+1	; 0x01
     8c6:	9b 83       	std	Y+3, r25	; 0x03
     8c8:	8a 83       	std	Y+2, r24	; 0x02
     8ca:	8a 81       	ldd	r24, Y+2	; 0x02
     8cc:	9b 81       	ldd	r25, Y+3	; 0x03
}
     8ce:	0f 90       	pop	r0
     8d0:	0f 90       	pop	r0
     8d2:	0f 90       	pop	r0
     8d4:	cf 91       	pop	r28
     8d6:	df 91       	pop	r29
     8d8:	08 95       	ret

000008da <startADC>:
 * read value! You need to poll if the conversion is complete somewhere
 * else and then read it from the ADC result register.
 * (s. task_ADC function below)
 */
void startADC(uint8_t channel)
{
     8da:	df 93       	push	r29
     8dc:	cf 93       	push	r28
     8de:	0f 92       	push	r0
     8e0:	cd b7       	in	r28, 0x3d	; 61
     8e2:	de b7       	in	r29, 0x3e	; 62
     8e4:	89 83       	std	Y+1, r24	; 0x01
	ADMUX = (1<<REFS0) | (0<<REFS1) | (channel<<MUX0);
     8e6:	e7 e2       	ldi	r30, 0x27	; 39
     8e8:	f0 e0       	ldi	r31, 0x00	; 0
     8ea:	89 81       	ldd	r24, Y+1	; 0x01
     8ec:	80 64       	ori	r24, 0x40	; 64
     8ee:	80 83       	st	Z, r24
	ADCSRA = (0<<ADIE) | (1<<ADSC) | (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
     8f0:	e6 e2       	ldi	r30, 0x26	; 38
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	86 ed       	ldi	r24, 0xD6	; 214
     8f6:	80 83       	st	Z, r24
}
     8f8:	0f 90       	pop	r0
     8fa:	cf 91       	pop	r28
     8fc:	df 91       	pop	r29
     8fe:	08 95       	ret

00000900 <task_ADC>:
 *
 * Instead you can use the seven global variables you see above to
 * get the ADC values!
 */
void task_ADC(void)
{
     900:	df 93       	push	r29
     902:	cf 93       	push	r28
     904:	00 d0       	rcall	.+0      	; 0x906 <task_ADC+0x6>
     906:	cd b7       	in	r28, 0x3d	; 61
     908:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_adc_channel = 0;
	if(!(ADCSRA & (1<<ADSC))) {
     90a:	e6 e2       	ldi	r30, 0x26	; 38
     90c:	f0 e0       	ldi	r31, 0x00	; 0
     90e:	80 81       	ld	r24, Z
     910:	88 2f       	mov	r24, r24
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	80 74       	andi	r24, 0x40	; 64
     916:	90 70       	andi	r25, 0x00	; 0
     918:	00 97       	sbiw	r24, 0x00	; 0
     91a:	09 f0       	breq	.+2      	; 0x91e <task_ADC+0x1e>
     91c:	91 c0       	rjmp	.+290    	; 0xa40 <task_ADC+0x140>
	//	ADCSRA |= (1<<ADIF);
		switch(current_adc_channel) {
     91e:	80 91 89 01 	lds	r24, 0x0189
     922:	28 2f       	mov	r18, r24
     924:	30 e0       	ldi	r19, 0x00	; 0
     926:	3a 83       	std	Y+2, r19	; 0x02
     928:	29 83       	std	Y+1, r18	; 0x01
     92a:	89 81       	ldd	r24, Y+1	; 0x01
     92c:	9a 81       	ldd	r25, Y+2	; 0x02
     92e:	83 30       	cpi	r24, 0x03	; 3
     930:	91 05       	cpc	r25, r1
     932:	09 f4       	brne	.+2      	; 0x936 <task_ADC+0x36>
     934:	4a c0       	rjmp	.+148    	; 0x9ca <task_ADC+0xca>
     936:	29 81       	ldd	r18, Y+1	; 0x01
     938:	3a 81       	ldd	r19, Y+2	; 0x02
     93a:	24 30       	cpi	r18, 0x04	; 4
     93c:	31 05       	cpc	r19, r1
     93e:	7c f4       	brge	.+30     	; 0x95e <task_ADC+0x5e>
     940:	89 81       	ldd	r24, Y+1	; 0x01
     942:	9a 81       	ldd	r25, Y+2	; 0x02
     944:	81 30       	cpi	r24, 0x01	; 1
     946:	91 05       	cpc	r25, r1
     948:	41 f1       	breq	.+80     	; 0x99a <task_ADC+0x9a>
     94a:	29 81       	ldd	r18, Y+1	; 0x01
     94c:	3a 81       	ldd	r19, Y+2	; 0x02
     94e:	22 30       	cpi	r18, 0x02	; 2
     950:	31 05       	cpc	r19, r1
     952:	7c f5       	brge	.+94     	; 0x9b2 <task_ADC+0xb2>
     954:	89 81       	ldd	r24, Y+1	; 0x01
     956:	9a 81       	ldd	r25, Y+2	; 0x02
     958:	00 97       	sbiw	r24, 0x00	; 0
     95a:	99 f0       	breq	.+38     	; 0x982 <task_ADC+0x82>
     95c:	65 c0       	rjmp	.+202    	; 0xa28 <task_ADC+0x128>
     95e:	29 81       	ldd	r18, Y+1	; 0x01
     960:	3a 81       	ldd	r19, Y+2	; 0x02
     962:	25 30       	cpi	r18, 0x05	; 5
     964:	31 05       	cpc	r19, r1
     966:	09 f4       	brne	.+2      	; 0x96a <task_ADC+0x6a>
     968:	48 c0       	rjmp	.+144    	; 0x9fa <task_ADC+0xfa>
     96a:	89 81       	ldd	r24, Y+1	; 0x01
     96c:	9a 81       	ldd	r25, Y+2	; 0x02
     96e:	85 30       	cpi	r24, 0x05	; 5
     970:	91 05       	cpc	r25, r1
     972:	bc f1       	brlt	.+110    	; 0x9e2 <task_ADC+0xe2>
     974:	29 81       	ldd	r18, Y+1	; 0x01
     976:	3a 81       	ldd	r19, Y+2	; 0x02
     978:	26 30       	cpi	r18, 0x06	; 6
     97a:	31 05       	cpc	r19, r1
     97c:	09 f4       	brne	.+2      	; 0x980 <task_ADC+0x80>
     97e:	49 c0       	rjmp	.+146    	; 0xa12 <task_ADC+0x112>
     980:	53 c0       	rjmp	.+166    	; 0xa28 <task_ADC+0x128>
			case 0: adcBat = ADC; startADC(ADC_MCURRENT_L); break;
     982:	e4 e2       	ldi	r30, 0x24	; 36
     984:	f0 e0       	ldi	r31, 0x00	; 0
     986:	80 81       	ld	r24, Z
     988:	91 81       	ldd	r25, Z+1	; 0x01
     98a:	90 93 09 02 	sts	0x0209, r25
     98e:	80 93 08 02 	sts	0x0208, r24
     992:	86 e0       	ldi	r24, 0x06	; 6
     994:	0e 94 6d 04 	call	0x8da	; 0x8da <startADC>
     998:	47 c0       	rjmp	.+142    	; 0xa28 <task_ADC+0x128>
			case 1: adcMotorCurrentLeft = ADC; startADC(ADC_MCURRENT_R); break;
     99a:	e4 e2       	ldi	r30, 0x24	; 36
     99c:	f0 e0       	ldi	r31, 0x00	; 0
     99e:	80 81       	ld	r24, Z
     9a0:	91 81       	ldd	r25, Z+1	; 0x01
     9a2:	90 93 0e 02 	sts	0x020E, r25
     9a6:	80 93 0d 02 	sts	0x020D, r24
     9aa:	85 e0       	ldi	r24, 0x05	; 5
     9ac:	0e 94 6d 04 	call	0x8da	; 0x8da <startADC>
     9b0:	3b c0       	rjmp	.+118    	; 0xa28 <task_ADC+0x128>
			case 2: adcMotorCurrentRight = ADC; startADC(ADC_LS_L); break;
     9b2:	e4 e2       	ldi	r30, 0x24	; 36
     9b4:	f0 e0       	ldi	r31, 0x00	; 0
     9b6:	80 81       	ld	r24, Z
     9b8:	91 81       	ldd	r25, Z+1	; 0x01
     9ba:	90 93 ff 01 	sts	0x01FF, r25
     9be:	80 93 fe 01 	sts	0x01FE, r24
     9c2:	83 e0       	ldi	r24, 0x03	; 3
     9c4:	0e 94 6d 04 	call	0x8da	; 0x8da <startADC>
     9c8:	2f c0       	rjmp	.+94     	; 0xa28 <task_ADC+0x128>
			case 3: adcLSL = ADC; startADC(ADC_LS_R); break;
     9ca:	e4 e2       	ldi	r30, 0x24	; 36
     9cc:	f0 e0       	ldi	r31, 0x00	; 0
     9ce:	80 81       	ld	r24, Z
     9d0:	91 81       	ldd	r25, Z+1	; 0x01
     9d2:	90 93 c8 01 	sts	0x01C8, r25
     9d6:	80 93 c7 01 	sts	0x01C7, r24
     9da:	82 e0       	ldi	r24, 0x02	; 2
     9dc:	0e 94 6d 04 	call	0x8da	; 0x8da <startADC>
     9e0:	23 c0       	rjmp	.+70     	; 0xa28 <task_ADC+0x128>
			case 4: adcLSR = ADC; startADC(ADC_ADC0); break;
     9e2:	e4 e2       	ldi	r30, 0x24	; 36
     9e4:	f0 e0       	ldi	r31, 0x00	; 0
     9e6:	80 81       	ld	r24, Z
     9e8:	91 81       	ldd	r25, Z+1	; 0x01
     9ea:	90 93 ee 01 	sts	0x01EE, r25
     9ee:	80 93 ed 01 	sts	0x01ED, r24
     9f2:	80 e0       	ldi	r24, 0x00	; 0
     9f4:	0e 94 6d 04 	call	0x8da	; 0x8da <startADC>
     9f8:	17 c0       	rjmp	.+46     	; 0xa28 <task_ADC+0x128>
			case 5: adc0 = ADC; startADC(ADC_ADC1); break;
     9fa:	e4 e2       	ldi	r30, 0x24	; 36
     9fc:	f0 e0       	ldi	r31, 0x00	; 0
     9fe:	80 81       	ld	r24, Z
     a00:	91 81       	ldd	r25, Z+1	; 0x01
     a02:	90 93 fc 01 	sts	0x01FC, r25
     a06:	80 93 fb 01 	sts	0x01FB, r24
     a0a:	81 e0       	ldi	r24, 0x01	; 1
     a0c:	0e 94 6d 04 	call	0x8da	; 0x8da <startADC>
     a10:	0b c0       	rjmp	.+22     	; 0xa28 <task_ADC+0x128>
			case 6: adc1 = ADC; startADC(ADC_BAT); break;
     a12:	e4 e2       	ldi	r30, 0x24	; 36
     a14:	f0 e0       	ldi	r31, 0x00	; 0
     a16:	80 81       	ld	r24, Z
     a18:	91 81       	ldd	r25, Z+1	; 0x01
     a1a:	90 93 c6 01 	sts	0x01C6, r25
     a1e:	80 93 c5 01 	sts	0x01C5, r24
     a22:	87 e0       	ldi	r24, 0x07	; 7
     a24:	0e 94 6d 04 	call	0x8da	; 0x8da <startADC>
		}
		if(current_adc_channel == 6)
     a28:	80 91 89 01 	lds	r24, 0x0189
     a2c:	86 30       	cpi	r24, 0x06	; 6
     a2e:	19 f4       	brne	.+6      	; 0xa36 <task_ADC+0x136>
			current_adc_channel = 0;
     a30:	10 92 89 01 	sts	0x0189, r1
     a34:	05 c0       	rjmp	.+10     	; 0xa40 <task_ADC+0x140>
		else
			current_adc_channel++;
     a36:	80 91 89 01 	lds	r24, 0x0189
     a3a:	8f 5f       	subi	r24, 0xFF	; 255
     a3c:	80 93 89 01 	sts	0x0189, r24
	}
}
     a40:	0f 90       	pop	r0
     a42:	0f 90       	pop	r0
     a44:	cf 91       	pop	r28
     a46:	df 91       	pop	r29
     a48:	08 95       	ret

00000a4a <__vector_1>:
 * External Interrupt 0 ISR
 * (ENCL)
 *
 */
ISR (INT0_vect)
{
     a4a:	1f 92       	push	r1
     a4c:	0f 92       	push	r0
     a4e:	0f b6       	in	r0, 0x3f	; 63
     a50:	0f 92       	push	r0
     a52:	11 24       	eor	r1, r1
     a54:	8f 93       	push	r24
     a56:	9f 93       	push	r25
     a58:	df 93       	push	r29
     a5a:	cf 93       	push	r28
     a5c:	cd b7       	in	r28, 0x3d	; 61
     a5e:	de b7       	in	r29, 0x3e	; 62
	mleft_dist++;
     a60:	80 91 03 02 	lds	r24, 0x0203
     a64:	90 91 04 02 	lds	r25, 0x0204
     a68:	01 96       	adiw	r24, 0x01	; 1
     a6a:	90 93 04 02 	sts	0x0204, r25
     a6e:	80 93 03 02 	sts	0x0203, r24
	mleft_counter++;	
     a72:	80 91 f9 01 	lds	r24, 0x01F9
     a76:	90 91 fa 01 	lds	r25, 0x01FA
     a7a:	01 96       	adiw	r24, 0x01	; 1
     a7c:	90 93 fa 01 	sts	0x01FA, r25
     a80:	80 93 f9 01 	sts	0x01F9, r24
		else {
			cycle_h_l = cycle_h_l_tmp;
			cycle_h_l_tmp = 0;
		}
	#endif
}
     a84:	cf 91       	pop	r28
     a86:	df 91       	pop	r29
     a88:	9f 91       	pop	r25
     a8a:	8f 91       	pop	r24
     a8c:	0f 90       	pop	r0
     a8e:	0f be       	out	0x3f, r0	; 63
     a90:	0f 90       	pop	r0
     a92:	1f 90       	pop	r1
     a94:	18 95       	reti

00000a96 <__vector_2>:
 * External Interrupt 1 ISR
 * (ENCR)
 *
 */
ISR (INT1_vect)
{
     a96:	1f 92       	push	r1
     a98:	0f 92       	push	r0
     a9a:	0f b6       	in	r0, 0x3f	; 63
     a9c:	0f 92       	push	r0
     a9e:	11 24       	eor	r1, r1
     aa0:	8f 93       	push	r24
     aa2:	9f 93       	push	r25
     aa4:	df 93       	push	r29
     aa6:	cf 93       	push	r28
     aa8:	cd b7       	in	r28, 0x3d	; 61
     aaa:	de b7       	in	r29, 0x3e	; 62
	mright_dist++;
     aac:	80 91 f5 01 	lds	r24, 0x01F5
     ab0:	90 91 f6 01 	lds	r25, 0x01F6
     ab4:	01 96       	adiw	r24, 0x01	; 1
     ab6:	90 93 f6 01 	sts	0x01F6, r25
     aba:	80 93 f5 01 	sts	0x01F5, r24
	mright_counter++;
     abe:	80 91 cf 01 	lds	r24, 0x01CF
     ac2:	90 91 d0 01 	lds	r25, 0x01D0
     ac6:	01 96       	adiw	r24, 0x01	; 1
     ac8:	90 93 d0 01 	sts	0x01D0, r25
     acc:	80 93 cf 01 	sts	0x01CF, r24
			cycle_h_r += cycle_h_r_tmp;
			cycle_h_r >>=1;
			cycle_h_r_tmp = 0;
		}
	#endif
}
     ad0:	cf 91       	pop	r28
     ad2:	df 91       	pop	r29
     ad4:	9f 91       	pop	r25
     ad6:	8f 91       	pop	r24
     ad8:	0f 90       	pop	r0
     ada:	0f be       	out	0x3f, r0	; 63
     adc:	0f 90       	pop	r0
     ade:	1f 90       	pop	r1
     ae0:	18 95       	reti

00000ae2 <MOTIONCONTROL_stateChanged_DUMMY>:


// -------------------------------
// MotionControl state changed handler:

void MOTIONCONTROL_stateChanged_DUMMY(void){}
     ae2:	df 93       	push	r29
     ae4:	cf 93       	push	r28
     ae6:	cd b7       	in	r28, 0x3d	; 61
     ae8:	de b7       	in	r29, 0x3e	; 62
     aea:	cf 91       	pop	r28
     aec:	df 91       	pop	r29
     aee:	08 95       	ret

00000af0 <MOTIONCONTROL_setStateChangedHandler>:
/**
 * Use this function to set the Motion Control state change handler. 
 * 
 */
void MOTIONCONTROL_setStateChangedHandler(void (*motionControlHandler)(void)) 
{
     af0:	df 93       	push	r29
     af2:	cf 93       	push	r28
     af4:	00 d0       	rcall	.+0      	; 0xaf6 <MOTIONCONTROL_setStateChangedHandler+0x6>
     af6:	cd b7       	in	r28, 0x3d	; 61
     af8:	de b7       	in	r29, 0x3e	; 62
     afa:	9a 83       	std	Y+2, r25	; 0x02
     afc:	89 83       	std	Y+1, r24	; 0x01
	MOTIONCONTROL_stateChangedHandler = motionControlHandler;
     afe:	89 81       	ldd	r24, Y+1	; 0x01
     b00:	9a 81       	ldd	r25, Y+2	; 0x02
     b02:	90 93 69 00 	sts	0x0069, r25
     b06:	80 93 68 00 	sts	0x0068, r24
}
     b0a:	0f 90       	pop	r0
     b0c:	0f 90       	pop	r0
     b0e:	cf 91       	pop	r28
     b10:	df 91       	pop	r29
     b12:	08 95       	ret

00000b14 <emergencyShutdown>:
 * called from task_motionControl (s. below) and outputs an error message and then stops
 * all operations to save the robot from damages that may occur if it continues
 * to drive around. 
 */
void emergencyShutdown(uint8_t why)
{
     b14:	df 93       	push	r29
     b16:	cf 93       	push	r28
     b18:	00 d0       	rcall	.+0      	; 0xb1a <emergencyShutdown+0x6>
     b1a:	cd b7       	in	r28, 0x3d	; 61
     b1c:	de b7       	in	r29, 0x3e	; 62
     b1e:	8a 83       	std	Y+2, r24	; 0x02
	cli();
     b20:	f8 94       	cli
	IRCOMM_OFF();
     b22:	a2 e3       	ldi	r26, 0x32	; 50
     b24:	b0 e0       	ldi	r27, 0x00	; 0
     b26:	e2 e3       	ldi	r30, 0x32	; 50
     b28:	f0 e0       	ldi	r31, 0x00	; 0
     b2a:	80 81       	ld	r24, Z
     b2c:	8f 77       	andi	r24, 0x7F	; 127
     b2e:	8c 93       	st	X, r24
	setACSPwrOff();
     b30:	0e 94 97 0f 	call	0x1f2e	; 0x1f2e <setACSPwrOff>
	mleft_power = 0;
     b34:	10 92 be 01 	sts	0x01BE, r1
     b38:	10 92 bd 01 	sts	0x01BD, r1
	mright_power = 0;
     b3c:	10 92 ce 01 	sts	0x01CE, r1
     b40:	10 92 cd 01 	sts	0x01CD, r1
	left_i = 0;
     b44:	10 92 b8 01 	sts	0x01B8, r1
     b48:	10 92 b7 01 	sts	0x01B7, r1
	right_i = 0;
     b4c:	10 92 f3 01 	sts	0x01F3, r1
     b50:	10 92 f2 01 	sts	0x01F2, r1
	mleft_ptmp = 0;
     b54:	10 92 0c 02 	sts	0x020C, r1
	mright_ptmp = 0;
     b58:	10 92 ea 01 	sts	0x01EA, r1
	OCR1AL = 0;
     b5c:	ea e4       	ldi	r30, 0x4A	; 74
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	10 82       	st	Z, r1
	OCR1BL = 0;
     b62:	e8 e4       	ldi	r30, 0x48	; 72
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	10 82       	st	Z, r1
	TCCR1A = 0;
     b68:	ef e4       	ldi	r30, 0x4F	; 79
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	10 82       	st	Z, r1
	powerOFF();
     b6e:	0e 94 46 10 	call	0x208c	; 0x208c <powerOFF>
#ifdef ENABLE_OC_ERROR_MESSAGE
	writeString_P("\n\n##### EMERGENCY SHUTDOWN #####\n");
     b72:	80 ef       	ldi	r24, 0xF0	; 240
     b74:	91 e0       	ldi	r25, 0x01	; 1
     b76:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
	writeString_P("##### ALL OPERATIONS STOPPED TO PREVENT ANY DAMAGE! #####\n");
     b7a:	85 eb       	ldi	r24, 0xB5	; 181
     b7c:	91 e0       	ldi	r25, 0x01	; 1
     b7e:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
	if(why == ENCODER_MALFUNCTION_LEFT || why == ENCODER_MALFUNCTION_RIGHT) {
     b82:	8a 81       	ldd	r24, Y+2	; 0x02
     b84:	81 30       	cpi	r24, 0x01	; 1
     b86:	19 f0       	breq	.+6      	; 0xb8e <emergencyShutdown+0x7a>
     b88:	8a 81       	ldd	r24, Y+2	; 0x02
     b8a:	82 30       	cpi	r24, 0x02	; 2
     b8c:	e9 f4       	brne	.+58     	; 0xbc8 <emergencyShutdown+0xb4>
		
		writeString_P("\n### ENCODER (OR MOTOR) MALFUNCTION! ###\n");
     b8e:	8b e8       	ldi	r24, 0x8B	; 139
     b90:	91 e0       	ldi	r25, 0x01	; 1
     b92:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
		writeString_P("Affected channel:"); 	
     b96:	89 e7       	ldi	r24, 0x79	; 121
     b98:	91 e0       	ldi	r25, 0x01	; 1
     b9a:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
		if(why == ENCODER_MALFUNCTION_LEFT)
     b9e:	8a 81       	ldd	r24, Y+2	; 0x02
     ba0:	81 30       	cpi	r24, 0x01	; 1
     ba2:	29 f4       	brne	.+10     	; 0xbae <emergencyShutdown+0x9a>
			writeString_P("LEFT");
     ba4:	84 e7       	ldi	r24, 0x74	; 116
     ba6:	91 e0       	ldi	r25, 0x01	; 1
     ba8:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
     bac:	04 c0       	rjmp	.+8      	; 0xbb6 <emergencyShutdown+0xa2>
		else
			writeString_P("RIGHT");
     bae:	8e e6       	ldi	r24, 0x6E	; 110
     bb0:	91 e0       	ldi	r25, 0x01	; 1
     bb2:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
		writeString_P("!\n\n(s. task_motorControl() function in RP6Lib!)\n");
     bb6:	8d e3       	ldi	r24, 0x3D	; 61
     bb8:	91 e0       	ldi	r25, 0x01	; 1
     bba:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
		writeString_P("You need to check Encoder/Motor assembly (or your software).\n\n");
     bbe:	8e ef       	ldi	r24, 0xFE	; 254
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
     bc6:	0f c0       	rjmp	.+30     	; 0xbe6 <emergencyShutdown+0xd2>
	}
	else if(why == OVERCURRENT)
     bc8:	8a 81       	ldd	r24, Y+2	; 0x02
     bca:	83 30       	cpi	r24, 0x03	; 3
     bcc:	61 f4       	brne	.+24     	; 0xbe6 <emergencyShutdown+0xd2>
	{
		writeString_P("\n\n### MOTOR OVERCURRENT ###\n");
     bce:	81 ee       	ldi	r24, 0xE1	; 225
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
		writeString_P("\n\n(s. task_motorControl() function in RP6Lib!)\n");
     bd6:	81 eb       	ldi	r24, 0xB1	; 177
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
		writeString_P("You need to check Motor assembly (or your software).\n\n");
     bde:	8a e7       	ldi	r24, 0x7A	; 122
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
	}
	writeString_P("The Robot needs to be resetted now.\n\n");
     be6:	84 e5       	ldi	r24, 0x54	; 84
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	0e 94 79 15 	call	0x2af2	; 0x2af2 <writeNStringP>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
     bee:	86 e3       	ldi	r24, 0x36	; 54
     bf0:	0e 94 7e 03 	call	0x6fc	; 0x6fc <setLEDs>
		uint8_t dly;
		for(dly = 10; dly; dly--)
     bf4:	8a e0       	ldi	r24, 0x0A	; 10
     bf6:	89 83       	std	Y+1, r24	; 0x01
     bf8:	07 c0       	rjmp	.+14     	; 0xc08 <emergencyShutdown+0xf4>
			delayCycles(32768);
     bfa:	80 e0       	ldi	r24, 0x00	; 0
     bfc:	90 e8       	ldi	r25, 0x80	; 128
     bfe:	0e 94 53 13 	call	0x26a6	; 0x26a6 <delayCycles>
#endif
	while(true) // Rest In Peace
	{
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
     c02:	89 81       	ldd	r24, Y+1	; 0x01
     c04:	81 50       	subi	r24, 0x01	; 1
     c06:	89 83       	std	Y+1, r24	; 0x01
     c08:	89 81       	ldd	r24, Y+1	; 0x01
     c0a:	88 23       	and	r24, r24
     c0c:	b1 f7       	brne	.-20     	; 0xbfa <emergencyShutdown+0xe6>
			delayCycles(32768);
		setLEDs(0b000000);
     c0e:	80 e0       	ldi	r24, 0x00	; 0
     c10:	0e 94 7e 03 	call	0x6fc	; 0x6fc <setLEDs>
		for(dly = 10; dly; dly--)
     c14:	8a e0       	ldi	r24, 0x0A	; 10
     c16:	89 83       	std	Y+1, r24	; 0x01
     c18:	07 c0       	rjmp	.+14     	; 0xc28 <emergencyShutdown+0x114>
			delayCycles(65535);
     c1a:	8f ef       	ldi	r24, 0xFF	; 255
     c1c:	9f ef       	ldi	r25, 0xFF	; 255
     c1e:	0e 94 53 13 	call	0x26a6	; 0x26a6 <delayCycles>
		setLEDs(0b110110);
		uint8_t dly;
		for(dly = 10; dly; dly--)
			delayCycles(32768);
		setLEDs(0b000000);
		for(dly = 10; dly; dly--)
     c22:	89 81       	ldd	r24, Y+1	; 0x01
     c24:	81 50       	subi	r24, 0x01	; 1
     c26:	89 83       	std	Y+1, r24	; 0x01
     c28:	89 81       	ldd	r24, Y+1	; 0x01
     c2a:	88 23       	and	r24, r24
     c2c:	b1 f7       	brne	.-20     	; 0xc1a <emergencyShutdown+0x106>
     c2e:	df cf       	rjmp	.-66     	; 0xbee <emergencyShutdown+0xda>

00000c30 <task_motionControl>:
 *
 * You need to consider this Soft-PWM when changing/tuning this function!
 *
 */
void task_motionControl(void)
{
     c30:	df 93       	push	r29
     c32:	cf 93       	push	r28
     c34:	cd b7       	in	r28, 0x3d	; 61
     c36:	de b7       	in	r29, 0x3e	; 62
     c38:	28 97       	sbiw	r28, 0x08	; 8
     c3a:	0f b6       	in	r0, 0x3f	; 63
     c3c:	f8 94       	cli
     c3e:	de bf       	out	0x3e, r29	; 62
     c40:	0f be       	out	0x3f, r0	; 63
     c42:	cd bf       	out	0x3d, r28	; 61
	// Automatic motor overcurrent shutdown:
	if(overcurrent_timer >= 50) { // every 5ms
     c44:	80 91 e9 01 	lds	r24, 0x01E9
     c48:	82 33       	cpi	r24, 0x32	; 50
     c4a:	08 f4       	brcc	.+2      	; 0xc4e <task_motionControl+0x1e>
     c4c:	7e c0       	rjmp	.+252    	; 0xd4a <task_motionControl+0x11a>
		overcurrent_timer = 0;
     c4e:	10 92 e9 01 	sts	0x01E9, r1
		if(!overcurrent_timeout) {
     c52:	80 91 e6 01 	lds	r24, 0x01E6
     c56:	88 23       	and	r24, r24
     c58:	09 f0       	breq	.+2      	; 0xc5c <task_motionControl+0x2c>
     c5a:	43 c0       	rjmp	.+134    	; 0xce2 <task_motionControl+0xb2>
			if((adcMotorCurrentLeft > 770) || (adcMotorCurrentRight > 770)) {
     c5c:	80 91 0d 02 	lds	r24, 0x020D
     c60:	90 91 0e 02 	lds	r25, 0x020E
     c64:	23 e0       	ldi	r18, 0x03	; 3
     c66:	83 30       	cpi	r24, 0x03	; 3
     c68:	92 07       	cpc	r25, r18
     c6a:	40 f4       	brcc	.+16     	; 0xc7c <task_motionControl+0x4c>
     c6c:	80 91 fe 01 	lds	r24, 0x01FE
     c70:	90 91 ff 01 	lds	r25, 0x01FF
     c74:	43 e0       	ldi	r20, 0x03	; 3
     c76:	83 30       	cpi	r24, 0x03	; 3
     c78:	94 07       	cpc	r25, r20
     c7a:	f0 f0       	brcs	.+60     	; 0xcb8 <task_motionControl+0x88>
				overcurrent_errors++;
     c7c:	80 91 e8 01 	lds	r24, 0x01E8
     c80:	8f 5f       	subi	r24, 0xFF	; 255
     c82:	80 93 e8 01 	sts	0x01E8, r24
				overcurrent_timeout = 10; 
     c86:	8a e0       	ldi	r24, 0x0A	; 10
     c88:	80 93 e6 01 	sts	0x01E6, r24
				mleft_power = 0;
     c8c:	10 92 be 01 	sts	0x01BE, r1
     c90:	10 92 bd 01 	sts	0x01BD, r1
				mright_power = 0;				
     c94:	10 92 ce 01 	sts	0x01CE, r1
     c98:	10 92 cd 01 	sts	0x01CD, r1
				left_i = 0;
     c9c:	10 92 b8 01 	sts	0x01B8, r1
     ca0:	10 92 b7 01 	sts	0x01B7, r1
				right_i = 0;
     ca4:	10 92 f3 01 	sts	0x01F3, r1
     ca8:	10 92 f2 01 	sts	0x01F2, r1
				motion_status.overcurrent = true;
     cac:	80 91 a4 01 	lds	r24, 0x01A4
     cb0:	84 60       	ori	r24, 0x04	; 4
     cb2:	80 93 a4 01 	sts	0x01A4, r24
     cb6:	59 c2       	rjmp	.+1202   	; 0x116a <task_motionControl+0x53a>
				return;
			}
			else
				motion_status.overcurrent = false;
     cb8:	80 91 a4 01 	lds	r24, 0x01A4
     cbc:	8b 7f       	andi	r24, 0xFB	; 251
     cbe:	80 93 a4 01 	sts	0x01A4, r24
			
			// Emergency shutdown if there are too many (default: 3) overcurrent
			// events within ~20 seconds (100 * 200ms).
			if(overcurrent_error_clear > 100) {
     cc2:	80 91 b3 01 	lds	r24, 0x01B3
     cc6:	85 36       	cpi	r24, 0x65	; 101
     cc8:	28 f0       	brcs	.+10     	; 0xcd4 <task_motionControl+0xa4>
				overcurrent_errors = 0;
     cca:	10 92 e8 01 	sts	0x01E8, r1
				overcurrent_error_clear = 0;
     cce:	10 92 b3 01 	sts	0x01B3, r1
     cd2:	07 c0       	rjmp	.+14     	; 0xce2 <task_motionControl+0xb2>
			}
			else if(overcurrent_errors > 2)
     cd4:	80 91 e8 01 	lds	r24, 0x01E8
     cd8:	83 30       	cpi	r24, 0x03	; 3
     cda:	18 f0       	brcs	.+6      	; 0xce2 <task_motionControl+0xb2>
				emergencyShutdown(OVERCURRENT);
     cdc:	83 e0       	ldi	r24, 0x03	; 3
     cde:	0e 94 8a 05 	call	0xb14	; 0xb14 <emergencyShutdown>
		}
		
		// Detect if one of the encoders or motors does not work properly and stop 
		// all operations immediately if this is the case! 
		if((adcMotorCurrentLeft < 150) && (mleft_speed == 0) 
     ce2:	80 91 0d 02 	lds	r24, 0x020D
     ce6:	90 91 0e 02 	lds	r25, 0x020E
     cea:	86 39       	cpi	r24, 0x96	; 150
     cec:	91 05       	cpc	r25, r1
     cee:	98 f4       	brcc	.+38     	; 0xd16 <task_motionControl+0xe6>
     cf0:	80 91 bf 01 	lds	r24, 0x01BF
     cf4:	90 91 c0 01 	lds	r25, 0x01C0
     cf8:	00 97       	sbiw	r24, 0x00	; 0
     cfa:	69 f4       	brne	.+26     	; 0xd16 <task_motionControl+0xe6>
     cfc:	80 91 ad 01 	lds	r24, 0x01AD
     d00:	90 91 ae 01 	lds	r25, 0x01AE
     d04:	00 97       	sbiw	r24, 0x00	; 0
     d06:	39 f0       	breq	.+14     	; 0xd16 <task_motionControl+0xe6>
     d08:	80 91 0c 02 	lds	r24, 0x020C
     d0c:	87 39       	cpi	r24, 0x97	; 151
     d0e:	18 f0       	brcs	.+6      	; 0xd16 <task_motionControl+0xe6>
		  && (mleft_des_speed != 0) &&  (mleft_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_LEFT);
     d10:	81 e0       	ldi	r24, 0x01	; 1
     d12:	0e 94 8a 05 	call	0xb14	; 0xb14 <emergencyShutdown>
		if((adcMotorCurrentRight < 150) && (mright_speed == 0) 
     d16:	80 91 fe 01 	lds	r24, 0x01FE
     d1a:	90 91 ff 01 	lds	r25, 0x01FF
     d1e:	86 39       	cpi	r24, 0x96	; 150
     d20:	91 05       	cpc	r25, r1
     d22:	98 f4       	brcc	.+38     	; 0xd4a <task_motionControl+0x11a>
     d24:	80 91 01 02 	lds	r24, 0x0201
     d28:	90 91 02 02 	lds	r25, 0x0202
     d2c:	00 97       	sbiw	r24, 0x00	; 0
     d2e:	69 f4       	brne	.+26     	; 0xd4a <task_motionControl+0x11a>
     d30:	80 91 ab 01 	lds	r24, 0x01AB
     d34:	90 91 ac 01 	lds	r25, 0x01AC
     d38:	00 97       	sbiw	r24, 0x00	; 0
     d3a:	39 f0       	breq	.+14     	; 0xd4a <task_motionControl+0x11a>
     d3c:	80 91 ea 01 	lds	r24, 0x01EA
     d40:	87 39       	cpi	r24, 0x97	; 151
     d42:	18 f0       	brcs	.+6      	; 0xd4a <task_motionControl+0x11a>
		  && (mright_des_speed != 0) && (mright_ptmp > 150))
			emergencyShutdown(ENCODER_MALFUNCTION_RIGHT);
     d44:	82 e0       	ldi	r24, 0x02	; 2
     d46:	0e 94 8a 05 	call	0xb14	; 0xb14 <emergencyShutdown>
	}
	
	// Motor Control
	if(motor_control) { // Everytime after the speed has been measured. (default: 200ms)
     d4a:	80 91 bb 01 	lds	r24, 0x01BB
     d4e:	88 23       	and	r24, r24
     d50:	09 f4       	brne	.+2      	; 0xd54 <task_motionControl+0x124>
     d52:	fc c1       	rjmp	.+1016   	; 0x114c <task_motionControl+0x51c>
		if(!overcurrent_timeout) { // No overcurrent timeout? (default is to wait 2 seconds before new try)
     d54:	80 91 e6 01 	lds	r24, 0x01E6
     d58:	88 23       	and	r24, r24
     d5a:	09 f0       	breq	.+2      	; 0xd5e <task_motionControl+0x12e>
     d5c:	f0 c1       	rjmp	.+992    	; 0x113e <task_motionControl+0x50e>
			if(overcurrent_errors) // Overcurrent errors?
     d5e:	80 91 e8 01 	lds	r24, 0x01E8
     d62:	88 23       	and	r24, r24
     d64:	31 f0       	breq	.+12     	; 0xd72 <task_motionControl+0x142>
				overcurrent_error_clear++; // Yes, Timeout to clear all error events.
     d66:	80 91 b3 01 	lds	r24, 0x01B3
     d6a:	8f 5f       	subi	r24, 0xFF	; 255
     d6c:	80 93 b3 01 	sts	0x01B3, r24
     d70:	02 c0       	rjmp	.+4      	; 0xd76 <task_motionControl+0x146>
			else
				overcurrent_error_clear=0; // No, we set the timeout to zero.
     d72:	10 92 b3 01 	sts	0x01B3, r1
				
			// Move Distance left:
			if(motion_status.move_R) {
     d76:	80 91 a4 01 	lds	r24, 0x01A4
     d7a:	82 70       	andi	r24, 0x02	; 2
     d7c:	88 23       	and	r24, r24
     d7e:	09 f4       	brne	.+2      	; 0xd82 <task_motionControl+0x152>
     d80:	3f c0       	rjmp	.+126    	; 0xe00 <task_motionControl+0x1d0>
				if(mleft_dist >= preStop_R) { // Stop a bit before the desired distance for ..
     d82:	20 91 03 02 	lds	r18, 0x0203
     d86:	30 91 04 02 	lds	r19, 0x0204
     d8a:	80 91 a9 01 	lds	r24, 0x01A9
     d8e:	90 91 aa 01 	lds	r25, 0x01AA
     d92:	28 17       	cp	r18, r24
     d94:	39 07       	cpc	r19, r25
     d96:	90 f0       	brcs	.+36     	; 0xdbc <task_motionControl+0x18c>
					mleft_des_speed = 0;      // ... better accurancy.
     d98:	10 92 ae 01 	sts	0x01AE, r1
     d9c:	10 92 ad 01 	sts	0x01AD, r1
					left_i = 0;
     da0:	10 92 b8 01 	sts	0x01B8, r1
     da4:	10 92 b7 01 	sts	0x01B7, r1
					mleft_power = 0;		
     da8:	10 92 be 01 	sts	0x01BE, r1
     dac:	10 92 bd 01 	sts	0x01BD, r1
					motion_status.move_R = false;
     db0:	80 91 a4 01 	lds	r24, 0x01A4
     db4:	8d 7f       	andi	r24, 0xFD	; 253
     db6:	80 93 a4 01 	sts	0x01A4, r24
     dba:	22 c0       	rjmp	.+68     	; 0xe00 <task_motionControl+0x1d0>
				}
				else if(mleft_dist >= preDecelerate_R) { // Start to decelerate?
     dbc:	20 91 03 02 	lds	r18, 0x0203
     dc0:	30 91 04 02 	lds	r19, 0x0204
     dc4:	80 91 c1 01 	lds	r24, 0x01C1
     dc8:	90 91 c2 01 	lds	r25, 0x01C2
     dcc:	28 17       	cp	r18, r24
     dce:	39 07       	cpc	r19, r25
     dd0:	b8 f0       	brcs	.+46     	; 0xe00 <task_motionControl+0x1d0>
					mleft_des_speed /= 2;
     dd2:	80 91 ad 01 	lds	r24, 0x01AD
     dd6:	90 91 ae 01 	lds	r25, 0x01AE
     dda:	96 95       	lsr	r25
     ddc:	87 95       	ror	r24
     dde:	90 93 ae 01 	sts	0x01AE, r25
     de2:	80 93 ad 01 	sts	0x01AD, r24
					if(mleft_des_speed < 22) mleft_des_speed = 22;
     de6:	80 91 ad 01 	lds	r24, 0x01AD
     dea:	90 91 ae 01 	lds	r25, 0x01AE
     dee:	86 31       	cpi	r24, 0x16	; 22
     df0:	91 05       	cpc	r25, r1
     df2:	30 f4       	brcc	.+12     	; 0xe00 <task_motionControl+0x1d0>
     df4:	86 e1       	ldi	r24, 0x16	; 22
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	90 93 ae 01 	sts	0x01AE, r25
     dfc:	80 93 ad 01 	sts	0x01AD, r24
				}	
			}
			
			// Move Distance right:
			if(motion_status.move_L) {
     e00:	80 91 a4 01 	lds	r24, 0x01A4
     e04:	81 70       	andi	r24, 0x01	; 1
     e06:	88 23       	and	r24, r24
     e08:	09 f4       	brne	.+2      	; 0xe0c <task_motionControl+0x1dc>
     e0a:	3f c0       	rjmp	.+126    	; 0xe8a <task_motionControl+0x25a>
				if(mright_dist >= preStop_L) { // Stop a bit before the desired distance for ..
     e0c:	20 91 f5 01 	lds	r18, 0x01F5
     e10:	30 91 f6 01 	lds	r19, 0x01F6
     e14:	80 91 cb 01 	lds	r24, 0x01CB
     e18:	90 91 cc 01 	lds	r25, 0x01CC
     e1c:	28 17       	cp	r18, r24
     e1e:	39 07       	cpc	r19, r25
     e20:	90 f0       	brcs	.+36     	; 0xe46 <task_motionControl+0x216>
					mright_des_speed = 0;      // ... better accurancy.
     e22:	10 92 ac 01 	sts	0x01AC, r1
     e26:	10 92 ab 01 	sts	0x01AB, r1
					right_i = 0;
     e2a:	10 92 f3 01 	sts	0x01F3, r1
     e2e:	10 92 f2 01 	sts	0x01F2, r1
					mright_power = 0;
     e32:	10 92 ce 01 	sts	0x01CE, r1
     e36:	10 92 cd 01 	sts	0x01CD, r1
					motion_status.move_L = false;
     e3a:	80 91 a4 01 	lds	r24, 0x01A4
     e3e:	8e 7f       	andi	r24, 0xFE	; 254
     e40:	80 93 a4 01 	sts	0x01A4, r24
     e44:	22 c0       	rjmp	.+68     	; 0xe8a <task_motionControl+0x25a>
				}
				else if(mright_dist >= preDecelerate_L) { // Start to decelerate?
     e46:	20 91 f5 01 	lds	r18, 0x01F5
     e4a:	30 91 f6 01 	lds	r19, 0x01F6
     e4e:	80 91 f7 01 	lds	r24, 0x01F7
     e52:	90 91 f8 01 	lds	r25, 0x01F8
     e56:	28 17       	cp	r18, r24
     e58:	39 07       	cpc	r19, r25
     e5a:	b8 f0       	brcs	.+46     	; 0xe8a <task_motionControl+0x25a>
					mright_des_speed /= 2;
     e5c:	80 91 ab 01 	lds	r24, 0x01AB
     e60:	90 91 ac 01 	lds	r25, 0x01AC
     e64:	96 95       	lsr	r25
     e66:	87 95       	ror	r24
     e68:	90 93 ac 01 	sts	0x01AC, r25
     e6c:	80 93 ab 01 	sts	0x01AB, r24
					if(mright_des_speed < 22) mright_des_speed = 22;
     e70:	80 91 ab 01 	lds	r24, 0x01AB
     e74:	90 91 ac 01 	lds	r25, 0x01AC
     e78:	86 31       	cpi	r24, 0x16	; 22
     e7a:	91 05       	cpc	r25, r1
     e7c:	30 f4       	brcc	.+12     	; 0xe8a <task_motionControl+0x25a>
     e7e:	86 e1       	ldi	r24, 0x16	; 22
     e80:	90 e0       	ldi	r25, 0x00	; 0
     e82:	90 93 ac 01 	sts	0x01AC, r25
     e86:	80 93 ab 01 	sts	0x01AB, r24
#else 
#ifdef CHANGE_DIRECTION_MEDIUM
			// Change direction -- Medium Version.
      // This stops before changing the motor direction but is a bit faster
      // than the original version. 
			if(mleft_des_dir != mleft_dir || mright_des_dir != mright_dir) {
     e8a:	90 91 84 01 	lds	r25, 0x0184
     e8e:	80 91 86 01 	lds	r24, 0x0186
     e92:	98 17       	cp	r25, r24
     e94:	39 f4       	brne	.+14     	; 0xea4 <task_motionControl+0x274>
     e96:	90 91 85 01 	lds	r25, 0x0185
     e9a:	80 91 87 01 	lds	r24, 0x0187
     e9e:	98 17       	cp	r25, r24
     ea0:	09 f4       	brne	.+2      	; 0xea4 <task_motionControl+0x274>
     ea2:	64 c0       	rjmp	.+200    	; 0xf6c <task_motionControl+0x33c>
				if(mleft_des_speed || mright_des_speed) {
     ea4:	80 91 ad 01 	lds	r24, 0x01AD
     ea8:	90 91 ae 01 	lds	r25, 0x01AE
     eac:	00 97       	sbiw	r24, 0x00	; 0
     eae:	31 f4       	brne	.+12     	; 0xebc <task_motionControl+0x28c>
     eb0:	80 91 ab 01 	lds	r24, 0x01AB
     eb4:	90 91 ac 01 	lds	r25, 0x01AC
     eb8:	00 97       	sbiw	r24, 0x00	; 0
     eba:	41 f1       	breq	.+80     	; 0xf0c <task_motionControl+0x2dc>
					mleft_des_speed_tmp = mleft_des_speed; // store current speed
     ebc:	80 91 ad 01 	lds	r24, 0x01AD
     ec0:	90 91 ae 01 	lds	r25, 0x01AE
     ec4:	90 93 b0 01 	sts	0x01B0, r25
     ec8:	80 93 af 01 	sts	0x01AF, r24
					mright_des_speed_tmp = mright_des_speed; 
     ecc:	80 91 ab 01 	lds	r24, 0x01AB
     ed0:	90 91 ac 01 	lds	r25, 0x01AC
     ed4:	90 93 c4 01 	sts	0x01C4, r25
     ed8:	80 93 c3 01 	sts	0x01C3, r24
					mleft_des_speed = 0;			
     edc:	10 92 ae 01 	sts	0x01AE, r1
     ee0:	10 92 ad 01 	sts	0x01AD, r1
					mright_des_speed = 0;
     ee4:	10 92 ac 01 	sts	0x01AC, r1
     ee8:	10 92 ab 01 	sts	0x01AB, r1
					mright_power=0; // Soft PWM adjust to 0
     eec:	10 92 ce 01 	sts	0x01CE, r1
     ef0:	10 92 cd 01 	sts	0x01CD, r1
					mleft_power=0;
     ef4:	10 92 be 01 	sts	0x01BE, r1
     ef8:	10 92 bd 01 	sts	0x01BD, r1
					left_i = 0;
     efc:	10 92 b8 01 	sts	0x01B8, r1
     f00:	10 92 b7 01 	sts	0x01B7, r1
					right_i = 0;
     f04:	10 92 f3 01 	sts	0x01F3, r1
     f08:	10 92 f2 01 	sts	0x01F2, r1
				}
				if(!TCCR1A) {
     f0c:	ef e4       	ldi	r30, 0x4F	; 79
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	88 23       	and	r24, r24
     f14:	59 f5       	brne	.+86     	; 0xf6c <task_motionControl+0x33c>
					setMotorDir(mleft_des_dir,mright_des_dir);
     f16:	80 91 84 01 	lds	r24, 0x0184
     f1a:	90 91 85 01 	lds	r25, 0x0185
     f1e:	69 2f       	mov	r22, r25
     f20:	0e 94 3b 0b 	call	0x1676	; 0x1676 <setMotorDir>
					mleft_des_speed = mleft_des_speed_tmp;
     f24:	80 91 af 01 	lds	r24, 0x01AF
     f28:	90 91 b0 01 	lds	r25, 0x01B0
     f2c:	90 93 ae 01 	sts	0x01AE, r25
     f30:	80 93 ad 01 	sts	0x01AD, r24
					mright_des_speed = mright_des_speed_tmp;
     f34:	80 91 c3 01 	lds	r24, 0x01C3
     f38:	90 91 c4 01 	lds	r25, 0x01C4
     f3c:	90 93 ac 01 	sts	0x01AC, r25
     f40:	80 93 ab 01 	sts	0x01AB, r24
					left_i = mleft_des_speed / 2;
     f44:	80 91 ad 01 	lds	r24, 0x01AD
     f48:	90 91 ae 01 	lds	r25, 0x01AE
     f4c:	96 95       	lsr	r25
     f4e:	87 95       	ror	r24
     f50:	90 93 b8 01 	sts	0x01B8, r25
     f54:	80 93 b7 01 	sts	0x01B7, r24
					right_i = mright_des_speed / 2;
     f58:	80 91 ab 01 	lds	r24, 0x01AB
     f5c:	90 91 ac 01 	lds	r25, 0x01AC
     f60:	96 95       	lsr	r25
     f62:	87 95       	ror	r24
     f64:	90 93 f3 01 	sts	0x01F3, r25
     f68:	80 93 f2 01 	sts	0x01F2, r24
#endif
#endif


			// Left motor speed control:
			int16_t error_left = mleft_des_speed - mleft_speed;
     f6c:	20 91 ad 01 	lds	r18, 0x01AD
     f70:	30 91 ae 01 	lds	r19, 0x01AE
     f74:	80 91 bf 01 	lds	r24, 0x01BF
     f78:	90 91 c0 01 	lds	r25, 0x01C0
     f7c:	a9 01       	movw	r20, r18
     f7e:	48 1b       	sub	r20, r24
     f80:	59 0b       	sbc	r21, r25
     f82:	ca 01       	movw	r24, r20
     f84:	9c 83       	std	Y+4, r25	; 0x04
     f86:	8b 83       	std	Y+3, r24	; 0x03
			left_i = left_i + error_left;
     f88:	20 91 b7 01 	lds	r18, 0x01B7
     f8c:	30 91 b8 01 	lds	r19, 0x01B8
     f90:	8b 81       	ldd	r24, Y+3	; 0x03
     f92:	9c 81       	ldd	r25, Y+4	; 0x04
     f94:	82 0f       	add	r24, r18
     f96:	93 1f       	adc	r25, r19
     f98:	90 93 b8 01 	sts	0x01B8, r25
     f9c:	80 93 b7 01 	sts	0x01B7, r24
			if(left_i > MC_LEFT_IMAX) left_i = MC_LEFT_IMAX;
     fa0:	80 91 b7 01 	lds	r24, 0x01B7
     fa4:	90 91 b8 01 	lds	r25, 0x01B8
     fa8:	51 e0       	ldi	r21, 0x01	; 1
     faa:	85 3a       	cpi	r24, 0xA5	; 165
     fac:	95 07       	cpc	r25, r21
     fae:	34 f0       	brlt	.+12     	; 0xfbc <task_motionControl+0x38c>
     fb0:	84 ea       	ldi	r24, 0xA4	; 164
     fb2:	91 e0       	ldi	r25, 0x01	; 1
     fb4:	90 93 b8 01 	sts	0x01B8, r25
     fb8:	80 93 b7 01 	sts	0x01B7, r24
			if(left_i < MC_LEFT_IMIN) left_i = MC_LEFT_IMIN;
     fbc:	80 91 b7 01 	lds	r24, 0x01B7
     fc0:	90 91 b8 01 	lds	r25, 0x01B8
     fc4:	2e ef       	ldi	r18, 0xFE	; 254
     fc6:	8c 35       	cpi	r24, 0x5C	; 92
     fc8:	92 07       	cpc	r25, r18
     fca:	34 f4       	brge	.+12     	; 0xfd8 <task_motionControl+0x3a8>
     fcc:	8c e5       	ldi	r24, 0x5C	; 92
     fce:	9e ef       	ldi	r25, 0xFE	; 254
     fd0:	90 93 b8 01 	sts	0x01B8, r25
     fd4:	80 93 b7 01 	sts	0x01B7, r24
			if(mleft_speed == 0 && mleft_des_speed == 0)
     fd8:	80 91 bf 01 	lds	r24, 0x01BF
     fdc:	90 91 c0 01 	lds	r25, 0x01C0
     fe0:	00 97       	sbiw	r24, 0x00	; 0
     fe2:	51 f4       	brne	.+20     	; 0xff8 <task_motionControl+0x3c8>
     fe4:	80 91 ad 01 	lds	r24, 0x01AD
     fe8:	90 91 ae 01 	lds	r25, 0x01AE
     fec:	00 97       	sbiw	r24, 0x00	; 0
     fee:	21 f4       	brne	.+8      	; 0xff8 <task_motionControl+0x3c8>
				left_i = 0;
     ff0:	10 92 b8 01 	sts	0x01B8, r1
     ff4:	10 92 b7 01 	sts	0x01B7, r1
			mleft_power = left_i / 2; 
     ff8:	80 91 b7 01 	lds	r24, 0x01B7
     ffc:	90 91 b8 01 	lds	r25, 0x01B8
    1000:	9e 83       	std	Y+6, r25	; 0x06
    1002:	8d 83       	std	Y+5, r24	; 0x05
    1004:	4d 81       	ldd	r20, Y+5	; 0x05
    1006:	5e 81       	ldd	r21, Y+6	; 0x06
    1008:	55 23       	and	r21, r21
    100a:	2c f4       	brge	.+10     	; 0x1016 <task_motionControl+0x3e6>
    100c:	8d 81       	ldd	r24, Y+5	; 0x05
    100e:	9e 81       	ldd	r25, Y+6	; 0x06
    1010:	01 96       	adiw	r24, 0x01	; 1
    1012:	9e 83       	std	Y+6, r25	; 0x06
    1014:	8d 83       	std	Y+5, r24	; 0x05
    1016:	8d 81       	ldd	r24, Y+5	; 0x05
    1018:	9e 81       	ldd	r25, Y+6	; 0x06
    101a:	95 95       	asr	r25
    101c:	87 95       	ror	r24
    101e:	90 93 be 01 	sts	0x01BE, r25
    1022:	80 93 bd 01 	sts	0x01BD, r24
			if(mleft_power > 210) mleft_power = 210;
    1026:	80 91 bd 01 	lds	r24, 0x01BD
    102a:	90 91 be 01 	lds	r25, 0x01BE
    102e:	83 3d       	cpi	r24, 0xD3	; 211
    1030:	91 05       	cpc	r25, r1
    1032:	34 f0       	brlt	.+12     	; 0x1040 <task_motionControl+0x410>
    1034:	82 ed       	ldi	r24, 0xD2	; 210
    1036:	90 e0       	ldi	r25, 0x00	; 0
    1038:	90 93 be 01 	sts	0x01BE, r25
    103c:	80 93 bd 01 	sts	0x01BD, r24
			if(mleft_power < 0) mleft_power = 0;
    1040:	80 91 bd 01 	lds	r24, 0x01BD
    1044:	90 91 be 01 	lds	r25, 0x01BE
    1048:	99 23       	and	r25, r25
    104a:	24 f4       	brge	.+8      	; 0x1054 <task_motionControl+0x424>
    104c:	10 92 be 01 	sts	0x01BE, r1
    1050:	10 92 bd 01 	sts	0x01BD, r1
			
			// Right motor speed control:
			int16_t error_right = mright_des_speed - mright_speed;
    1054:	20 91 ab 01 	lds	r18, 0x01AB
    1058:	30 91 ac 01 	lds	r19, 0x01AC
    105c:	80 91 01 02 	lds	r24, 0x0201
    1060:	90 91 02 02 	lds	r25, 0x0202
    1064:	a9 01       	movw	r20, r18
    1066:	48 1b       	sub	r20, r24
    1068:	59 0b       	sbc	r21, r25
    106a:	ca 01       	movw	r24, r20
    106c:	9a 83       	std	Y+2, r25	; 0x02
    106e:	89 83       	std	Y+1, r24	; 0x01
			right_i = right_i + error_right;
    1070:	20 91 f2 01 	lds	r18, 0x01F2
    1074:	30 91 f3 01 	lds	r19, 0x01F3
    1078:	89 81       	ldd	r24, Y+1	; 0x01
    107a:	9a 81       	ldd	r25, Y+2	; 0x02
    107c:	82 0f       	add	r24, r18
    107e:	93 1f       	adc	r25, r19
    1080:	90 93 f3 01 	sts	0x01F3, r25
    1084:	80 93 f2 01 	sts	0x01F2, r24
			if(right_i > MC_RIGHT_IMAX) right_i = MC_RIGHT_IMAX;
    1088:	80 91 f2 01 	lds	r24, 0x01F2
    108c:	90 91 f3 01 	lds	r25, 0x01F3
    1090:	51 e0       	ldi	r21, 0x01	; 1
    1092:	85 3a       	cpi	r24, 0xA5	; 165
    1094:	95 07       	cpc	r25, r21
    1096:	34 f0       	brlt	.+12     	; 0x10a4 <task_motionControl+0x474>
    1098:	84 ea       	ldi	r24, 0xA4	; 164
    109a:	91 e0       	ldi	r25, 0x01	; 1
    109c:	90 93 f3 01 	sts	0x01F3, r25
    10a0:	80 93 f2 01 	sts	0x01F2, r24
			if(right_i < MC_RIGHT_IMIN) right_i = MC_RIGHT_IMIN;
    10a4:	80 91 f2 01 	lds	r24, 0x01F2
    10a8:	90 91 f3 01 	lds	r25, 0x01F3
    10ac:	2e ef       	ldi	r18, 0xFE	; 254
    10ae:	8c 35       	cpi	r24, 0x5C	; 92
    10b0:	92 07       	cpc	r25, r18
    10b2:	34 f4       	brge	.+12     	; 0x10c0 <task_motionControl+0x490>
    10b4:	8c e5       	ldi	r24, 0x5C	; 92
    10b6:	9e ef       	ldi	r25, 0xFE	; 254
    10b8:	90 93 f3 01 	sts	0x01F3, r25
    10bc:	80 93 f2 01 	sts	0x01F2, r24
			if(mright_speed == 0 && mright_des_speed == 0)
    10c0:	80 91 01 02 	lds	r24, 0x0201
    10c4:	90 91 02 02 	lds	r25, 0x0202
    10c8:	00 97       	sbiw	r24, 0x00	; 0
    10ca:	51 f4       	brne	.+20     	; 0x10e0 <task_motionControl+0x4b0>
    10cc:	80 91 ab 01 	lds	r24, 0x01AB
    10d0:	90 91 ac 01 	lds	r25, 0x01AC
    10d4:	00 97       	sbiw	r24, 0x00	; 0
    10d6:	21 f4       	brne	.+8      	; 0x10e0 <task_motionControl+0x4b0>
				right_i = 0;
    10d8:	10 92 f3 01 	sts	0x01F3, r1
    10dc:	10 92 f2 01 	sts	0x01F2, r1
			mright_power = right_i / 2;
    10e0:	80 91 f2 01 	lds	r24, 0x01F2
    10e4:	90 91 f3 01 	lds	r25, 0x01F3
    10e8:	98 87       	std	Y+8, r25	; 0x08
    10ea:	8f 83       	std	Y+7, r24	; 0x07
    10ec:	4f 81       	ldd	r20, Y+7	; 0x07
    10ee:	58 85       	ldd	r21, Y+8	; 0x08
    10f0:	55 23       	and	r21, r21
    10f2:	2c f4       	brge	.+10     	; 0x10fe <task_motionControl+0x4ce>
    10f4:	8f 81       	ldd	r24, Y+7	; 0x07
    10f6:	98 85       	ldd	r25, Y+8	; 0x08
    10f8:	01 96       	adiw	r24, 0x01	; 1
    10fa:	98 87       	std	Y+8, r25	; 0x08
    10fc:	8f 83       	std	Y+7, r24	; 0x07
    10fe:	8f 81       	ldd	r24, Y+7	; 0x07
    1100:	98 85       	ldd	r25, Y+8	; 0x08
    1102:	95 95       	asr	r25
    1104:	87 95       	ror	r24
    1106:	90 93 ce 01 	sts	0x01CE, r25
    110a:	80 93 cd 01 	sts	0x01CD, r24
			if(mright_power > 210) mright_power = 210;
    110e:	80 91 cd 01 	lds	r24, 0x01CD
    1112:	90 91 ce 01 	lds	r25, 0x01CE
    1116:	83 3d       	cpi	r24, 0xD3	; 211
    1118:	91 05       	cpc	r25, r1
    111a:	34 f0       	brlt	.+12     	; 0x1128 <task_motionControl+0x4f8>
    111c:	82 ed       	ldi	r24, 0xD2	; 210
    111e:	90 e0       	ldi	r25, 0x00	; 0
    1120:	90 93 ce 01 	sts	0x01CE, r25
    1124:	80 93 cd 01 	sts	0x01CD, r24
			if(mright_power < 0) mright_power = 0;
    1128:	80 91 cd 01 	lds	r24, 0x01CD
    112c:	90 91 ce 01 	lds	r25, 0x01CE
    1130:	99 23       	and	r25, r25
    1132:	54 f4       	brge	.+20     	; 0x1148 <task_motionControl+0x518>
    1134:	10 92 ce 01 	sts	0x01CE, r1
    1138:	10 92 cd 01 	sts	0x01CD, r1
    113c:	05 c0       	rjmp	.+10     	; 0x1148 <task_motionControl+0x518>
		}
		else
			overcurrent_timeout--;
    113e:	80 91 e6 01 	lds	r24, 0x01E6
    1142:	81 50       	subi	r24, 0x01	; 1
    1144:	80 93 e6 01 	sts	0x01E6, r24
		motor_control = false;
    1148:	10 92 bb 01 	sts	0x01BB, r1
	}
	
	// Call event handlers if necessary:
	if(motion_status_tmp != motion_status.byte)
    114c:	90 91 a4 01 	lds	r25, 0x01A4
    1150:	80 91 07 02 	lds	r24, 0x0207
    1154:	98 17       	cp	r25, r24
    1156:	49 f0       	breq	.+18     	; 0x116a <task_motionControl+0x53a>
	{
		motion_status_tmp = motion_status.byte;
    1158:	80 91 a4 01 	lds	r24, 0x01A4
    115c:	80 93 07 02 	sts	0x0207, r24
		MOTIONCONTROL_stateChangedHandler();
    1160:	e0 91 68 00 	lds	r30, 0x0068
    1164:	f0 91 69 00 	lds	r31, 0x0069
    1168:	09 95       	icall
	}
}
    116a:	28 96       	adiw	r28, 0x08	; 8
    116c:	0f b6       	in	r0, 0x3f	; 63
    116e:	f8 94       	cli
    1170:	de bf       	out	0x3e, r29	; 62
    1172:	0f be       	out	0x3f, r0	; 63
    1174:	cd bf       	out	0x3d, r28	; 61
    1176:	cf 91       	pop	r28
    1178:	df 91       	pop	r29
    117a:	08 95       	ret

0000117c <moveAtSpeed>:
 * Also 200 leaves a bit room to the maximum possible PWM value when you 
 * put additional load onto the Robot or drive up a ramp etc.  
 *
 */
void moveAtSpeed(uint8_t desired_speed_left, uint8_t desired_speed_right)
{
    117c:	df 93       	push	r29
    117e:	cf 93       	push	r28
    1180:	00 d0       	rcall	.+0      	; 0x1182 <moveAtSpeed+0x6>
    1182:	cd b7       	in	r28, 0x3d	; 61
    1184:	de b7       	in	r29, 0x3e	; 62
    1186:	89 83       	std	Y+1, r24	; 0x01
    1188:	6a 83       	std	Y+2, r22	; 0x02
	if(desired_speed_left > 200) desired_speed_left = 200; 
    118a:	89 81       	ldd	r24, Y+1	; 0x01
    118c:	89 3c       	cpi	r24, 0xC9	; 201
    118e:	10 f0       	brcs	.+4      	; 0x1194 <moveAtSpeed+0x18>
    1190:	88 ec       	ldi	r24, 0xC8	; 200
    1192:	89 83       	std	Y+1, r24	; 0x01
	if(desired_speed_right > 200) desired_speed_right = 200;
    1194:	8a 81       	ldd	r24, Y+2	; 0x02
    1196:	89 3c       	cpi	r24, 0xC9	; 201
    1198:	10 f0       	brcs	.+4      	; 0x119e <moveAtSpeed+0x22>
    119a:	88 ec       	ldi	r24, 0xC8	; 200
    119c:	8a 83       	std	Y+2, r24	; 0x02
	mleft_des_speed = desired_speed_left;
    119e:	89 81       	ldd	r24, Y+1	; 0x01
    11a0:	88 2f       	mov	r24, r24
    11a2:	90 e0       	ldi	r25, 0x00	; 0
    11a4:	90 93 ae 01 	sts	0x01AE, r25
    11a8:	80 93 ad 01 	sts	0x01AD, r24
	mright_des_speed = desired_speed_right;
    11ac:	8a 81       	ldd	r24, Y+2	; 0x02
    11ae:	88 2f       	mov	r24, r24
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	90 93 ac 01 	sts	0x01AC, r25
    11b6:	80 93 ab 01 	sts	0x01AB, r24
}
    11ba:	0f 90       	pop	r0
    11bc:	0f 90       	pop	r0
    11be:	cf 91       	pop	r28
    11c0:	df 91       	pop	r29
    11c2:	08 95       	ret

000011c4 <changeDirection>:
 * to the previours speed (if the robot was driving... ).  
 * This is done to increase motors and gears lifetime and to avoid hard cut changes.
 *
 */
void changeDirection(uint8_t dir)
{
    11c4:	df 93       	push	r29
    11c6:	cf 93       	push	r28
    11c8:	00 d0       	rcall	.+0      	; 0x11ca <changeDirection+0x6>
    11ca:	00 d0       	rcall	.+0      	; 0x11cc <changeDirection+0x8>
    11cc:	0f 92       	push	r0
    11ce:	cd b7       	in	r28, 0x3d	; 61
    11d0:	de b7       	in	r29, 0x3e	; 62
    11d2:	89 83       	std	Y+1, r24	; 0x01
	drive_dir = dir;
    11d4:	89 81       	ldd	r24, Y+1	; 0x01
    11d6:	80 93 88 01 	sts	0x0188, r24
	mleft_des_dir = (dir == BWD || dir == LEFT);
    11da:	89 81       	ldd	r24, Y+1	; 0x01
    11dc:	81 30       	cpi	r24, 0x01	; 1
    11de:	19 f0       	breq	.+6      	; 0x11e6 <changeDirection+0x22>
    11e0:	89 81       	ldd	r24, Y+1	; 0x01
    11e2:	82 30       	cpi	r24, 0x02	; 2
    11e4:	29 f4       	brne	.+10     	; 0x11f0 <changeDirection+0x2c>
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	9d 83       	std	Y+5, r25	; 0x05
    11ec:	8c 83       	std	Y+4, r24	; 0x04
    11ee:	02 c0       	rjmp	.+4      	; 0x11f4 <changeDirection+0x30>
    11f0:	1d 82       	std	Y+5, r1	; 0x05
    11f2:	1c 82       	std	Y+4, r1	; 0x04
    11f4:	8c 81       	ldd	r24, Y+4	; 0x04
    11f6:	80 93 84 01 	sts	0x0184, r24
	mright_des_dir = (dir == BWD || dir == RIGHT);
    11fa:	89 81       	ldd	r24, Y+1	; 0x01
    11fc:	81 30       	cpi	r24, 0x01	; 1
    11fe:	19 f0       	breq	.+6      	; 0x1206 <changeDirection+0x42>
    1200:	89 81       	ldd	r24, Y+1	; 0x01
    1202:	83 30       	cpi	r24, 0x03	; 3
    1204:	29 f4       	brne	.+10     	; 0x1210 <changeDirection+0x4c>
    1206:	81 e0       	ldi	r24, 0x01	; 1
    1208:	90 e0       	ldi	r25, 0x00	; 0
    120a:	9b 83       	std	Y+3, r25	; 0x03
    120c:	8a 83       	std	Y+2, r24	; 0x02
    120e:	02 c0       	rjmp	.+4      	; 0x1214 <changeDirection+0x50>
    1210:	1b 82       	std	Y+3, r1	; 0x03
    1212:	1a 82       	std	Y+2, r1	; 0x02
    1214:	8a 81       	ldd	r24, Y+2	; 0x02
    1216:	80 93 85 01 	sts	0x0185, r24
}
    121a:	0f 90       	pop	r0
    121c:	0f 90       	pop	r0
    121e:	0f 90       	pop	r0
    1220:	0f 90       	pop	r0
    1222:	0f 90       	pop	r0
    1224:	cf 91       	pop	r28
    1226:	df 91       	pop	r29
    1228:	08 95       	ret

0000122a <moveAtSpeedDirection>:

/**
 *
 */
void moveAtSpeedDirection(int16_t desired_speed_left, int16_t desired_speed_right)
{
    122a:	df 93       	push	r29
    122c:	cf 93       	push	r28
    122e:	cd b7       	in	r28, 0x3d	; 61
    1230:	de b7       	in	r29, 0x3e	; 62
    1232:	2a 97       	sbiw	r28, 0x0a	; 10
    1234:	0f b6       	in	r0, 0x3f	; 63
    1236:	f8 94       	cli
    1238:	de bf       	out	0x3e, r29	; 62
    123a:	0f be       	out	0x3f, r0	; 63
    123c:	cd bf       	out	0x3d, r28	; 61
    123e:	9c 83       	std	Y+4, r25	; 0x04
    1240:	8b 83       	std	Y+3, r24	; 0x03
    1242:	7e 83       	std	Y+6, r23	; 0x06
    1244:	6d 83       	std	Y+5, r22	; 0x05
	mleft_des_dir = desired_speed_left < 0;
    1246:	1a 86       	std	Y+10, r1	; 0x0a
    1248:	8b 81       	ldd	r24, Y+3	; 0x03
    124a:	9c 81       	ldd	r25, Y+4	; 0x04
    124c:	99 23       	and	r25, r25
    124e:	14 f4       	brge	.+4      	; 0x1254 <moveAtSpeedDirection+0x2a>
    1250:	81 e0       	ldi	r24, 0x01	; 1
    1252:	8a 87       	std	Y+10, r24	; 0x0a
    1254:	8a 85       	ldd	r24, Y+10	; 0x0a
    1256:	80 93 84 01 	sts	0x0184, r24
	mright_des_dir = desired_speed_right < 0;
    125a:	19 86       	std	Y+9, r1	; 0x09
    125c:	8d 81       	ldd	r24, Y+5	; 0x05
    125e:	9e 81       	ldd	r25, Y+6	; 0x06
    1260:	99 23       	and	r25, r25
    1262:	14 f4       	brge	.+4      	; 0x1268 <moveAtSpeedDirection+0x3e>
    1264:	81 e0       	ldi	r24, 0x01	; 1
    1266:	89 87       	std	Y+9, r24	; 0x09
    1268:	89 85       	ldd	r24, Y+9	; 0x09
    126a:	80 93 85 01 	sts	0x0185, r24
  
  //drive_dir = ;  muss ich mir noch überlegen ist aber auch unwichtig TODO
  
  uint8_t speed_l_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_left : (uint8_t)(-desired_speed_left);
    126e:	8b 81       	ldd	r24, Y+3	; 0x03
    1270:	9c 81       	ldd	r25, Y+4	; 0x04
    1272:	18 16       	cp	r1, r24
    1274:	19 06       	cpc	r1, r25
    1276:	1c f4       	brge	.+6      	; 0x127e <moveAtSpeedDirection+0x54>
    1278:	8b 81       	ldd	r24, Y+3	; 0x03
    127a:	88 87       	std	Y+8, r24	; 0x08
    127c:	03 c0       	rjmp	.+6      	; 0x1284 <moveAtSpeedDirection+0x5a>
    127e:	8b 81       	ldd	r24, Y+3	; 0x03
    1280:	81 95       	neg	r24
    1282:	88 87       	std	Y+8, r24	; 0x08
    1284:	88 85       	ldd	r24, Y+8	; 0x08
    1286:	8a 83       	std	Y+2, r24	; 0x02
  uint8_t speed_r_abs = desired_speed_left > 0 ? (uint8_t)desired_speed_right : (uint8_t)(-desired_speed_right);
    1288:	8b 81       	ldd	r24, Y+3	; 0x03
    128a:	9c 81       	ldd	r25, Y+4	; 0x04
    128c:	18 16       	cp	r1, r24
    128e:	19 06       	cpc	r1, r25
    1290:	1c f4       	brge	.+6      	; 0x1298 <moveAtSpeedDirection+0x6e>
    1292:	8d 81       	ldd	r24, Y+5	; 0x05
    1294:	8f 83       	std	Y+7, r24	; 0x07
    1296:	03 c0       	rjmp	.+6      	; 0x129e <moveAtSpeedDirection+0x74>
    1298:	8d 81       	ldd	r24, Y+5	; 0x05
    129a:	81 95       	neg	r24
    129c:	8f 83       	std	Y+7, r24	; 0x07
    129e:	8f 81       	ldd	r24, Y+7	; 0x07
    12a0:	89 83       	std	Y+1, r24	; 0x01
  moveAtSpeed(speed_l_abs, speed_r_abs);
    12a2:	8a 81       	ldd	r24, Y+2	; 0x02
    12a4:	69 81       	ldd	r22, Y+1	; 0x01
    12a6:	0e 94 be 08 	call	0x117c	; 0x117c <moveAtSpeed>
}
    12aa:	2a 96       	adiw	r28, 0x0a	; 10
    12ac:	0f b6       	in	r0, 0x3f	; 63
    12ae:	f8 94       	cli
    12b0:	de bf       	out	0x3e, r29	; 62
    12b2:	0f be       	out	0x3f, r0	; 63
    12b4:	cd bf       	out	0x3d, r28	; 61
    12b6:	cf 91       	pop	r28
    12b8:	df 91       	pop	r29
    12ba:	08 95       	ret

000012bc <isMovementComplete>:
/**
 * You can use this function to check if there is any movement going on or if
 * every operation like moving a specific distance or rotating has been finished. 
 */
uint8_t isMovementComplete(void)
{
    12bc:	df 93       	push	r29
    12be:	cf 93       	push	r28
    12c0:	00 d0       	rcall	.+0      	; 0x12c2 <isMovementComplete+0x6>
    12c2:	cd b7       	in	r28, 0x3d	; 61
    12c4:	de b7       	in	r29, 0x3e	; 62
	return !(motion_status.move_L || motion_status.move_R);
    12c6:	80 91 a4 01 	lds	r24, 0x01A4
    12ca:	81 70       	andi	r24, 0x01	; 1
    12cc:	88 23       	and	r24, r24
    12ce:	51 f4       	brne	.+20     	; 0x12e4 <isMovementComplete+0x28>
    12d0:	80 91 a4 01 	lds	r24, 0x01A4
    12d4:	82 70       	andi	r24, 0x02	; 2
    12d6:	88 23       	and	r24, r24
    12d8:	29 f4       	brne	.+10     	; 0x12e4 <isMovementComplete+0x28>
    12da:	81 e0       	ldi	r24, 0x01	; 1
    12dc:	90 e0       	ldi	r25, 0x00	; 0
    12de:	9a 83       	std	Y+2, r25	; 0x02
    12e0:	89 83       	std	Y+1, r24	; 0x01
    12e2:	02 c0       	rjmp	.+4      	; 0x12e8 <isMovementComplete+0x2c>
    12e4:	1a 82       	std	Y+2, r1	; 0x02
    12e6:	19 82       	std	Y+1, r1	; 0x01
    12e8:	89 81       	ldd	r24, Y+1	; 0x01
}
    12ea:	0f 90       	pop	r0
    12ec:	0f 90       	pop	r0
    12ee:	cf 91       	pop	r28
    12f0:	df 91       	pop	r29
    12f2:	08 95       	ret

000012f4 <stop>:
 * any motion at all, you can stop the robot with this function. 
 * This can be used for example if the Bumpers detected and obstacle during
 * movement...
 */
void stop(void)
{
    12f4:	df 93       	push	r29
    12f6:	cf 93       	push	r28
    12f8:	cd b7       	in	r28, 0x3d	; 61
    12fa:	de b7       	in	r29, 0x3e	; 62
	mleft_des_speed = 0;
    12fc:	10 92 ae 01 	sts	0x01AE, r1
    1300:	10 92 ad 01 	sts	0x01AD, r1
	mright_des_speed = 0;
    1304:	10 92 ac 01 	sts	0x01AC, r1
    1308:	10 92 ab 01 	sts	0x01AB, r1
	left_i = 0;
    130c:	10 92 b8 01 	sts	0x01B8, r1
    1310:	10 92 b7 01 	sts	0x01B7, r1
	right_i = 0;
    1314:	10 92 f3 01 	sts	0x01F3, r1
    1318:	10 92 f2 01 	sts	0x01F2, r1
	motion_status.move_L = false;
    131c:	80 91 a4 01 	lds	r24, 0x01A4
    1320:	8e 7f       	andi	r24, 0xFE	; 254
    1322:	80 93 a4 01 	sts	0x01A4, r24
	motion_status.move_R = false;
    1326:	80 91 a4 01 	lds	r24, 0x01A4
    132a:	8d 7f       	andi	r24, 0xFD	; 253
    132c:	80 93 a4 01 	sts	0x01A4, r24
	motion_status_tmp = motion_status.byte;
    1330:	80 91 a4 01 	lds	r24, 0x01A4
    1334:	80 93 07 02 	sts	0x0207, r24
	MOTIONCONTROL_stateChangedHandler();
    1338:	e0 91 68 00 	lds	r30, 0x0068
    133c:	f0 91 69 00 	lds	r31, 0x0069
    1340:	09 95       	icall
}
    1342:	cf 91       	pop	r28
    1344:	df 91       	pop	r29
    1346:	08 95       	ret

00001348 <move>:
 * If you need faster reaction rather than precision then you should implement 
 * your own routine and set the distance a bit lower... 
 *
 */
void move(uint8_t desired_speed, uint8_t dir, uint16_t distance, uint8_t blocking)
{
    1348:	df 93       	push	r29
    134a:	cf 93       	push	r28
    134c:	00 d0       	rcall	.+0      	; 0x134e <move+0x6>
    134e:	00 d0       	rcall	.+0      	; 0x1350 <move+0x8>
    1350:	0f 92       	push	r0
    1352:	cd b7       	in	r28, 0x3d	; 61
    1354:	de b7       	in	r29, 0x3e	; 62
    1356:	89 83       	std	Y+1, r24	; 0x01
    1358:	6a 83       	std	Y+2, r22	; 0x02
    135a:	5c 83       	std	Y+4, r21	; 0x04
    135c:	4b 83       	std	Y+3, r20	; 0x03
    135e:	2d 83       	std	Y+5, r18	; 0x05
	motion_status.move_L = true;
    1360:	80 91 a4 01 	lds	r24, 0x01A4
    1364:	81 60       	ori	r24, 0x01	; 1
    1366:	80 93 a4 01 	sts	0x01A4, r24
	motion_status.move_R = true;
    136a:	80 91 a4 01 	lds	r24, 0x01A4
    136e:	82 60       	ori	r24, 0x02	; 2
    1370:	80 93 a4 01 	sts	0x01A4, r24
	preDecelerate_L = 0;
    1374:	10 92 f8 01 	sts	0x01F8, r1
    1378:	10 92 f7 01 	sts	0x01F7, r1
	preDecelerate_R = 0;
    137c:	10 92 c2 01 	sts	0x01C2, r1
    1380:	10 92 c1 01 	sts	0x01C1, r1
	if(desired_speed > 22) {
    1384:	89 81       	ldd	r24, Y+1	; 0x01
    1386:	87 31       	cpi	r24, 0x17	; 23
    1388:	d0 f0       	brcs	.+52     	; 0x13be <move+0x76>
		preDecelerate_L = distance - (20+(desired_speed*2));
    138a:	89 81       	ldd	r24, Y+1	; 0x01
    138c:	28 2f       	mov	r18, r24
    138e:	30 e0       	ldi	r19, 0x00	; 0
    1390:	86 ef       	ldi	r24, 0xF6	; 246
    1392:	9f ef       	ldi	r25, 0xFF	; 255
    1394:	82 1b       	sub	r24, r18
    1396:	93 0b       	sbc	r25, r19
    1398:	88 0f       	add	r24, r24
    139a:	99 1f       	adc	r25, r25
    139c:	9c 01       	movw	r18, r24
    139e:	8b 81       	ldd	r24, Y+3	; 0x03
    13a0:	9c 81       	ldd	r25, Y+4	; 0x04
    13a2:	82 0f       	add	r24, r18
    13a4:	93 1f       	adc	r25, r19
    13a6:	90 93 f8 01 	sts	0x01F8, r25
    13aa:	80 93 f7 01 	sts	0x01F7, r24
		preDecelerate_R = preDecelerate_L;
    13ae:	80 91 f7 01 	lds	r24, 0x01F7
    13b2:	90 91 f8 01 	lds	r25, 0x01F8
    13b6:	90 93 c2 01 	sts	0x01C2, r25
    13ba:	80 93 c1 01 	sts	0x01C1, r24
	}
	preStop_L = distance - 2;
    13be:	8b 81       	ldd	r24, Y+3	; 0x03
    13c0:	9c 81       	ldd	r25, Y+4	; 0x04
    13c2:	02 97       	sbiw	r24, 0x02	; 2
    13c4:	90 93 cc 01 	sts	0x01CC, r25
    13c8:	80 93 cb 01 	sts	0x01CB, r24
	preStop_R = preStop_L;
    13cc:	80 91 cb 01 	lds	r24, 0x01CB
    13d0:	90 91 cc 01 	lds	r25, 0x01CC
    13d4:	90 93 aa 01 	sts	0x01AA, r25
    13d8:	80 93 a9 01 	sts	0x01A9, r24
	if(distance < 40) {
    13dc:	8b 81       	ldd	r24, Y+3	; 0x03
    13de:	9c 81       	ldd	r25, Y+4	; 0x04
    13e0:	88 32       	cpi	r24, 0x28	; 40
    13e2:	91 05       	cpc	r25, r1
    13e4:	00 f5       	brcc	.+64     	; 0x1426 <move+0xde>
		distance = 40; 
    13e6:	88 e2       	ldi	r24, 0x28	; 40
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	9c 83       	std	Y+4, r25	; 0x04
    13ec:	8b 83       	std	Y+3, r24	; 0x03
		preStop_L = 20;
    13ee:	84 e1       	ldi	r24, 0x14	; 20
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	90 93 cc 01 	sts	0x01CC, r25
    13f6:	80 93 cb 01 	sts	0x01CB, r24
		preStop_R = preStop_L;
    13fa:	80 91 cb 01 	lds	r24, 0x01CB
    13fe:	90 91 cc 01 	lds	r25, 0x01CC
    1402:	90 93 aa 01 	sts	0x01AA, r25
    1406:	80 93 a9 01 	sts	0x01A9, r24
		preDecelerate_L = 10;
    140a:	8a e0       	ldi	r24, 0x0A	; 10
    140c:	90 e0       	ldi	r25, 0x00	; 0
    140e:	90 93 f8 01 	sts	0x01F8, r25
    1412:	80 93 f7 01 	sts	0x01F7, r24
		preDecelerate_R = preDecelerate_L;
    1416:	80 91 f7 01 	lds	r24, 0x01F7
    141a:	90 91 f8 01 	lds	r25, 0x01F8
    141e:	90 93 c2 01 	sts	0x01C2, r25
    1422:	80 93 c1 01 	sts	0x01C1, r24
	}
	if(distance < 400 && desired_speed > 40) {
    1426:	8b 81       	ldd	r24, Y+3	; 0x03
    1428:	9c 81       	ldd	r25, Y+4	; 0x04
    142a:	21 e0       	ldi	r18, 0x01	; 1
    142c:	80 39       	cpi	r24, 0x90	; 144
    142e:	92 07       	cpc	r25, r18
    1430:	e0 f4       	brcc	.+56     	; 0x146a <move+0x122>
    1432:	89 81       	ldd	r24, Y+1	; 0x01
    1434:	89 32       	cpi	r24, 0x29	; 41
    1436:	c8 f0       	brcs	.+50     	; 0x146a <move+0x122>
		desired_speed = 40; 
    1438:	88 e2       	ldi	r24, 0x28	; 40
    143a:	89 83       	std	Y+1, r24	; 0x01
		preDecelerate_L = distance - (distance/4);
    143c:	8b 81       	ldd	r24, Y+3	; 0x03
    143e:	9c 81       	ldd	r25, Y+4	; 0x04
    1440:	9c 01       	movw	r18, r24
    1442:	36 95       	lsr	r19
    1444:	27 95       	ror	r18
    1446:	36 95       	lsr	r19
    1448:	27 95       	ror	r18
    144a:	8b 81       	ldd	r24, Y+3	; 0x03
    144c:	9c 81       	ldd	r25, Y+4	; 0x04
    144e:	82 1b       	sub	r24, r18
    1450:	93 0b       	sbc	r25, r19
    1452:	90 93 f8 01 	sts	0x01F8, r25
    1456:	80 93 f7 01 	sts	0x01F7, r24
		preDecelerate_R = preDecelerate_L;
    145a:	80 91 f7 01 	lds	r24, 0x01F7
    145e:	90 91 f8 01 	lds	r25, 0x01F8
    1462:	90 93 c2 01 	sts	0x01C2, r25
    1466:	80 93 c1 01 	sts	0x01C1, r24
	}
    mleft_dist = 0; 
    146a:	10 92 04 02 	sts	0x0204, r1
    146e:	10 92 03 02 	sts	0x0203, r1
	mright_dist = 0;
    1472:	10 92 f6 01 	sts	0x01F6, r1
    1476:	10 92 f5 01 	sts	0x01F5, r1
	moveAtSpeed(desired_speed,desired_speed);
    147a:	89 81       	ldd	r24, Y+1	; 0x01
    147c:	69 81       	ldd	r22, Y+1	; 0x01
    147e:	0e 94 be 08 	call	0x117c	; 0x117c <moveAtSpeed>
	changeDirection(dir);
    1482:	8a 81       	ldd	r24, Y+2	; 0x02
    1484:	0e 94 e2 08 	call	0x11c4	; 0x11c4 <changeDirection>
	
	distanceToMove_L = distance;
    1488:	8b 81       	ldd	r24, Y+3	; 0x03
    148a:	9c 81       	ldd	r25, Y+4	; 0x04
    148c:	90 93 d4 01 	sts	0x01D4, r25
    1490:	80 93 d3 01 	sts	0x01D3, r24
	distanceToMove_R = distance;
    1494:	8b 81       	ldd	r24, Y+3	; 0x03
    1496:	9c 81       	ldd	r25, Y+4	; 0x04
    1498:	90 93 b5 01 	sts	0x01B5, r25
    149c:	80 93 b4 01 	sts	0x01B4, r24

	motion_status_tmp = motion_status.byte;
    14a0:	80 91 a4 01 	lds	r24, 0x01A4
    14a4:	80 93 07 02 	sts	0x0207, r24
	
	motion_status_tmp = motion_status.byte;
    14a8:	80 91 a4 01 	lds	r24, 0x01A4
    14ac:	80 93 07 02 	sts	0x0207, r24
	MOTIONCONTROL_stateChangedHandler();
    14b0:	e0 91 68 00 	lds	r30, 0x0068
    14b4:	f0 91 69 00 	lds	r31, 0x0069
    14b8:	09 95       	icall
	
	if(blocking)
    14ba:	8d 81       	ldd	r24, Y+5	; 0x05
    14bc:	88 23       	and	r24, r24
    14be:	39 f0       	breq	.+14     	; 0x14ce <move+0x186>
    14c0:	02 c0       	rjmp	.+4      	; 0x14c6 <move+0x17e>
		while(!isMovementComplete())
			task_RP6System();
    14c2:	0e 94 9c 13 	call	0x2738	; 0x2738 <task_RP6System>
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	
	if(blocking)
		while(!isMovementComplete())
    14c6:	0e 94 5e 09 	call	0x12bc	; 0x12bc <isMovementComplete>
    14ca:	88 23       	and	r24, r24
    14cc:	d1 f3       	breq	.-12     	; 0x14c2 <move+0x17a>
			task_RP6System();
}
    14ce:	0f 90       	pop	r0
    14d0:	0f 90       	pop	r0
    14d2:	0f 90       	pop	r0
    14d4:	0f 90       	pop	r0
    14d6:	0f 90       	pop	r0
    14d8:	cf 91       	pop	r28
    14da:	df 91       	pop	r29
    14dc:	08 95       	ret

000014de <rotate>:
 * This means that you can use external sensors for rotation in order to make it
 * more accurate. For example an electronic compass. 
 * 
 */
void rotate(uint8_t desired_speed, uint8_t dir, uint16_t angle, uint8_t blocking)
{
    14de:	df 93       	push	r29
    14e0:	cf 93       	push	r28
    14e2:	cd b7       	in	r28, 0x3d	; 61
    14e4:	de b7       	in	r29, 0x3e	; 62
    14e6:	27 97       	sbiw	r28, 0x07	; 7
    14e8:	0f b6       	in	r0, 0x3f	; 63
    14ea:	f8 94       	cli
    14ec:	de bf       	out	0x3e, r29	; 62
    14ee:	0f be       	out	0x3f, r0	; 63
    14f0:	cd bf       	out	0x3d, r28	; 61
    14f2:	8b 83       	std	Y+3, r24	; 0x03
    14f4:	6c 83       	std	Y+4, r22	; 0x04
    14f6:	5e 83       	std	Y+6, r21	; 0x06
    14f8:	4d 83       	std	Y+5, r20	; 0x05
    14fa:	2f 83       	std	Y+7, r18	; 0x07
	motion_status.move_L = true;
    14fc:	80 91 a4 01 	lds	r24, 0x01A4
    1500:	81 60       	ori	r24, 0x01	; 1
    1502:	80 93 a4 01 	sts	0x01A4, r24
	motion_status.move_R = true;
    1506:	80 91 a4 01 	lds	r24, 0x01A4
    150a:	82 60       	ori	r24, 0x02	; 2
    150c:	80 93 a4 01 	sts	0x01A4, r24
	uint16_t distance = (uint16_t) (((uint32_t)(ROTATION_FACTOR) * (uint16_t)angle)/100);
    1510:	8d 81       	ldd	r24, Y+5	; 0x05
    1512:	9e 81       	ldd	r25, Y+6	; 0x06
    1514:	cc 01       	movw	r24, r24
    1516:	a0 e0       	ldi	r26, 0x00	; 0
    1518:	b0 e0       	ldi	r27, 0x00	; 0
    151a:	20 eb       	ldi	r18, 0xB0	; 176
    151c:	32 e0       	ldi	r19, 0x02	; 2
    151e:	40 e0       	ldi	r20, 0x00	; 0
    1520:	50 e0       	ldi	r21, 0x00	; 0
    1522:	bc 01       	movw	r22, r24
    1524:	cd 01       	movw	r24, r26
    1526:	0e 94 98 1c 	call	0x3930	; 0x3930 <__mulsi3>
    152a:	dc 01       	movw	r26, r24
    152c:	cb 01       	movw	r24, r22
    152e:	24 e6       	ldi	r18, 0x64	; 100
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	40 e0       	ldi	r20, 0x00	; 0
    1534:	50 e0       	ldi	r21, 0x00	; 0
    1536:	bc 01       	movw	r22, r24
    1538:	cd 01       	movw	r24, r26
    153a:	0e 94 cb 1c 	call	0x3996	; 0x3996 <__udivmodsi4>
    153e:	da 01       	movw	r26, r20
    1540:	c9 01       	movw	r24, r18
    1542:	9a 83       	std	Y+2, r25	; 0x02
    1544:	89 83       	std	Y+1, r24	; 0x01
	preDecelerate_L = distance - 100;
    1546:	89 81       	ldd	r24, Y+1	; 0x01
    1548:	9a 81       	ldd	r25, Y+2	; 0x02
    154a:	84 56       	subi	r24, 0x64	; 100
    154c:	90 40       	sbci	r25, 0x00	; 0
    154e:	90 93 f8 01 	sts	0x01F8, r25
    1552:	80 93 f7 01 	sts	0x01F7, r24
	preDecelerate_R = distance - 100;
    1556:	89 81       	ldd	r24, Y+1	; 0x01
    1558:	9a 81       	ldd	r25, Y+2	; 0x02
    155a:	84 56       	subi	r24, 0x64	; 100
    155c:	90 40       	sbci	r25, 0x00	; 0
    155e:	90 93 c2 01 	sts	0x01C2, r25
    1562:	80 93 c1 01 	sts	0x01C1, r24
	preStop_L = distance;
    1566:	89 81       	ldd	r24, Y+1	; 0x01
    1568:	9a 81       	ldd	r25, Y+2	; 0x02
    156a:	90 93 cc 01 	sts	0x01CC, r25
    156e:	80 93 cb 01 	sts	0x01CB, r24
	preStop_R = distance;
    1572:	89 81       	ldd	r24, Y+1	; 0x01
    1574:	9a 81       	ldd	r25, Y+2	; 0x02
    1576:	90 93 aa 01 	sts	0x01AA, r25
    157a:	80 93 a9 01 	sts	0x01A9, r24
	if(distance < 40) {
    157e:	89 81       	ldd	r24, Y+1	; 0x01
    1580:	9a 81       	ldd	r25, Y+2	; 0x02
    1582:	88 32       	cpi	r24, 0x28	; 40
    1584:	91 05       	cpc	r25, r1
    1586:	e0 f4       	brcc	.+56     	; 0x15c0 <rotate+0xe2>
		distance = 40; 
    1588:	88 e2       	ldi	r24, 0x28	; 40
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	9a 83       	std	Y+2, r25	; 0x02
    158e:	89 83       	std	Y+1, r24	; 0x01
		preStop_L = 20;
    1590:	84 e1       	ldi	r24, 0x14	; 20
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	90 93 cc 01 	sts	0x01CC, r25
    1598:	80 93 cb 01 	sts	0x01CB, r24
		preStop_R = 20;
    159c:	84 e1       	ldi	r24, 0x14	; 20
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	90 93 aa 01 	sts	0x01AA, r25
    15a4:	80 93 a9 01 	sts	0x01A9, r24
		preDecelerate_L = 10;
    15a8:	8a e0       	ldi	r24, 0x0A	; 10
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	90 93 f8 01 	sts	0x01F8, r25
    15b0:	80 93 f7 01 	sts	0x01F7, r24
		preDecelerate_R = 10;
    15b4:	8a e0       	ldi	r24, 0x0A	; 10
    15b6:	90 e0       	ldi	r25, 0x00	; 0
    15b8:	90 93 c2 01 	sts	0x01C2, r25
    15bc:	80 93 c1 01 	sts	0x01C1, r24
	}
	moveAtSpeed(desired_speed,desired_speed);
    15c0:	8b 81       	ldd	r24, Y+3	; 0x03
    15c2:	6b 81       	ldd	r22, Y+3	; 0x03
    15c4:	0e 94 be 08 	call	0x117c	; 0x117c <moveAtSpeed>
	changeDirection(dir);
    15c8:	8c 81       	ldd	r24, Y+4	; 0x04
    15ca:	0e 94 e2 08 	call	0x11c4	; 0x11c4 <changeDirection>
	
    mleft_dist = 0; 
    15ce:	10 92 04 02 	sts	0x0204, r1
    15d2:	10 92 03 02 	sts	0x0203, r1
	mright_dist = 0;
    15d6:	10 92 f6 01 	sts	0x01F6, r1
    15da:	10 92 f5 01 	sts	0x01F5, r1
	distanceToMove_L = distance;
    15de:	89 81       	ldd	r24, Y+1	; 0x01
    15e0:	9a 81       	ldd	r25, Y+2	; 0x02
    15e2:	90 93 d4 01 	sts	0x01D4, r25
    15e6:	80 93 d3 01 	sts	0x01D3, r24
	distanceToMove_R = distance;
    15ea:	89 81       	ldd	r24, Y+1	; 0x01
    15ec:	9a 81       	ldd	r25, Y+2	; 0x02
    15ee:	90 93 b5 01 	sts	0x01B5, r25
    15f2:	80 93 b4 01 	sts	0x01B4, r24
	
	motion_status_tmp = motion_status.byte;
    15f6:	80 91 a4 01 	lds	r24, 0x01A4
    15fa:	80 93 07 02 	sts	0x0207, r24
	MOTIONCONTROL_stateChangedHandler();
    15fe:	e0 91 68 00 	lds	r30, 0x0068
    1602:	f0 91 69 00 	lds	r31, 0x0069
    1606:	09 95       	icall
	if(blocking)
    1608:	8f 81       	ldd	r24, Y+7	; 0x07
    160a:	88 23       	and	r24, r24
    160c:	39 f0       	breq	.+14     	; 0x161c <rotate+0x13e>
    160e:	02 c0       	rjmp	.+4      	; 0x1614 <rotate+0x136>
		while(!isMovementComplete())
			task_RP6System();
    1610:	0e 94 9c 13 	call	0x2738	; 0x2738 <task_RP6System>
	distanceToMove_R = distance;
	
	motion_status_tmp = motion_status.byte;
	MOTIONCONTROL_stateChangedHandler();
	if(blocking)
		while(!isMovementComplete())
    1614:	0e 94 5e 09 	call	0x12bc	; 0x12bc <isMovementComplete>
    1618:	88 23       	and	r24, r24
    161a:	d1 f3       	breq	.-12     	; 0x1610 <rotate+0x132>
			task_RP6System();
}
    161c:	27 96       	adiw	r28, 0x07	; 7
    161e:	0f b6       	in	r0, 0x3f	; 63
    1620:	f8 94       	cli
    1622:	de bf       	out	0x3e, r29	; 62
    1624:	0f be       	out	0x3f, r0	; 63
    1626:	cd bf       	out	0x3d, r28	; 61
    1628:	cf 91       	pop	r28
    162a:	df 91       	pop	r29
    162c:	08 95       	ret

0000162e <setMotorPower>:
 * task_motionControl!  This will not work!
 * -------------------------------------------------------------
 *
 */
void setMotorPower(uint8_t left_power, uint8_t right_power)
{
    162e:	df 93       	push	r29
    1630:	cf 93       	push	r28
    1632:	00 d0       	rcall	.+0      	; 0x1634 <setMotorPower+0x6>
    1634:	cd b7       	in	r28, 0x3d	; 61
    1636:	de b7       	in	r29, 0x3e	; 62
    1638:	89 83       	std	Y+1, r24	; 0x01
    163a:	6a 83       	std	Y+2, r22	; 0x02
	if(left_power > 210) left_power = 210;
    163c:	89 81       	ldd	r24, Y+1	; 0x01
    163e:	83 3d       	cpi	r24, 0xD3	; 211
    1640:	10 f0       	brcs	.+4      	; 0x1646 <setMotorPower+0x18>
    1642:	82 ed       	ldi	r24, 0xD2	; 210
    1644:	89 83       	std	Y+1, r24	; 0x01
	if(right_power > 210) right_power = 210;
    1646:	8a 81       	ldd	r24, Y+2	; 0x02
    1648:	83 3d       	cpi	r24, 0xD3	; 211
    164a:	10 f0       	brcs	.+4      	; 0x1650 <setMotorPower+0x22>
    164c:	82 ed       	ldi	r24, 0xD2	; 210
    164e:	8a 83       	std	Y+2, r24	; 0x02
	mright_power = right_power;
    1650:	8a 81       	ldd	r24, Y+2	; 0x02
    1652:	88 2f       	mov	r24, r24
    1654:	90 e0       	ldi	r25, 0x00	; 0
    1656:	90 93 ce 01 	sts	0x01CE, r25
    165a:	80 93 cd 01 	sts	0x01CD, r24
	mleft_power = left_power;
    165e:	89 81       	ldd	r24, Y+1	; 0x01
    1660:	88 2f       	mov	r24, r24
    1662:	90 e0       	ldi	r25, 0x00	; 0
    1664:	90 93 be 01 	sts	0x01BE, r25
    1668:	80 93 bd 01 	sts	0x01BD, r24
}
    166c:	0f 90       	pop	r0
    166e:	0f 90       	pop	r0
    1670:	cf 91       	pop	r28
    1672:	df 91       	pop	r29
    1674:	08 95       	ret

00001676 <setMotorDir>:
 *			setMotorDir(FWD,BWD); // Rotate left
 *			setMotorDir(BWD,BWD); // Move backwards
 *
 */
void setMotorDir(uint8_t left_dir, uint8_t right_dir)
{
    1676:	df 93       	push	r29
    1678:	cf 93       	push	r28
    167a:	00 d0       	rcall	.+0      	; 0x167c <setMotorDir+0x6>
    167c:	cd b7       	in	r28, 0x3d	; 61
    167e:	de b7       	in	r29, 0x3e	; 62
    1680:	89 83       	std	Y+1, r24	; 0x01
    1682:	6a 83       	std	Y+2, r22	; 0x02
	mleft_dir = left_dir;
    1684:	89 81       	ldd	r24, Y+1	; 0x01
    1686:	80 93 86 01 	sts	0x0186, r24
	mright_dir = right_dir;
    168a:	8a 81       	ldd	r24, Y+2	; 0x02
    168c:	80 93 87 01 	sts	0x0187, r24
	mleft_des_dir = left_dir;
    1690:	89 81       	ldd	r24, Y+1	; 0x01
    1692:	80 93 84 01 	sts	0x0184, r24
	mright_des_dir = right_dir;
    1696:	8a 81       	ldd	r24, Y+2	; 0x02
    1698:	80 93 85 01 	sts	0x0185, r24
	if(left_dir)
    169c:	89 81       	ldd	r24, Y+1	; 0x01
    169e:	88 23       	and	r24, r24
    16a0:	41 f0       	breq	.+16     	; 0x16b2 <setMotorDir+0x3c>
		PORTC |= DIR_L;
    16a2:	a5 e3       	ldi	r26, 0x35	; 53
    16a4:	b0 e0       	ldi	r27, 0x00	; 0
    16a6:	e5 e3       	ldi	r30, 0x35	; 53
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	80 81       	ld	r24, Z
    16ac:	84 60       	ori	r24, 0x04	; 4
    16ae:	8c 93       	st	X, r24
    16b0:	07 c0       	rjmp	.+14     	; 0x16c0 <setMotorDir+0x4a>
	else
		PORTC &= ~DIR_L;
    16b2:	a5 e3       	ldi	r26, 0x35	; 53
    16b4:	b0 e0       	ldi	r27, 0x00	; 0
    16b6:	e5 e3       	ldi	r30, 0x35	; 53
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	80 81       	ld	r24, Z
    16bc:	8b 7f       	andi	r24, 0xFB	; 251
    16be:	8c 93       	st	X, r24
	if(right_dir)
    16c0:	8a 81       	ldd	r24, Y+2	; 0x02
    16c2:	88 23       	and	r24, r24
    16c4:	41 f0       	breq	.+16     	; 0x16d6 <setMotorDir+0x60>
		PORTC |= DIR_R;
    16c6:	a5 e3       	ldi	r26, 0x35	; 53
    16c8:	b0 e0       	ldi	r27, 0x00	; 0
    16ca:	e5 e3       	ldi	r30, 0x35	; 53
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	80 81       	ld	r24, Z
    16d0:	88 60       	ori	r24, 0x08	; 8
    16d2:	8c 93       	st	X, r24
    16d4:	07 c0       	rjmp	.+14     	; 0x16e4 <setMotorDir+0x6e>
	else
		PORTC &= ~DIR_R;
    16d6:	a5 e3       	ldi	r26, 0x35	; 53
    16d8:	b0 e0       	ldi	r27, 0x00	; 0
    16da:	e5 e3       	ldi	r30, 0x35	; 53
    16dc:	f0 e0       	ldi	r31, 0x00	; 0
    16de:	80 81       	ld	r24, Z
    16e0:	87 7f       	andi	r24, 0xF7	; 247
    16e2:	8c 93       	st	X, r24
}
    16e4:	0f 90       	pop	r0
    16e6:	0f 90       	pop	r0
    16e8:	cf 91       	pop	r28
    16ea:	df 91       	pop	r29
    16ec:	08 95       	ret

000016ee <IRCOMM_sendRC5>:
 *  // This is another transmission with device address 30 and 60 as data
 *  // with togglebit NOT set.
 *  
 */
void IRCOMM_sendRC5(uint8_t adr, uint8_t data)
{
    16ee:	df 93       	push	r29
    16f0:	cf 93       	push	r28
    16f2:	00 d0       	rcall	.+0      	; 0x16f4 <IRCOMM_sendRC5+0x6>
    16f4:	cd b7       	in	r28, 0x3d	; 61
    16f6:	de b7       	in	r29, 0x3e	; 62
    16f8:	89 83       	std	Y+1, r24	; 0x01
    16fa:	6a 83       	std	Y+2, r22	; 0x02
    16fc:	07 c0       	rjmp	.+14     	; 0x170c <IRCOMM_sendRC5+0x1e>
	while(ircomm_send){TIMSK |= (1 << OCIE2);}
    16fe:	a9 e5       	ldi	r26, 0x59	; 89
    1700:	b0 e0       	ldi	r27, 0x00	; 0
    1702:	e9 e5       	ldi	r30, 0x59	; 89
    1704:	f0 e0       	ldi	r31, 0x00	; 0
    1706:	80 81       	ld	r24, Z
    1708:	80 68       	ori	r24, 0x80	; 128
    170a:	8c 93       	st	X, r24
    170c:	80 91 b2 01 	lds	r24, 0x01B2
    1710:	88 23       	and	r24, r24
    1712:	a9 f7       	brne	.-22     	; 0x16fe <IRCOMM_sendRC5+0x10>
	// Here we create the RC5 data packet:
	ircomm_data_tmp = 0x3000 | (((uint16_t)(adr & 0x3F)) << 6) | (((uint16_t)(data & 0x3F)));
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	88 2f       	mov	r24, r24
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	8f 73       	andi	r24, 0x3F	; 63
    171c:	90 70       	andi	r25, 0x00	; 0
    171e:	9c 01       	movw	r18, r24
    1720:	00 24       	eor	r0, r0
    1722:	36 95       	lsr	r19
    1724:	27 95       	ror	r18
    1726:	07 94       	ror	r0
    1728:	36 95       	lsr	r19
    172a:	27 95       	ror	r18
    172c:	07 94       	ror	r0
    172e:	32 2f       	mov	r19, r18
    1730:	20 2d       	mov	r18, r0
    1732:	8a 81       	ldd	r24, Y+2	; 0x02
    1734:	88 2f       	mov	r24, r24
    1736:	90 e0       	ldi	r25, 0x00	; 0
    1738:	8f 73       	andi	r24, 0x3F	; 63
    173a:	90 70       	andi	r25, 0x00	; 0
    173c:	82 2b       	or	r24, r18
    173e:	93 2b       	or	r25, r19
    1740:	90 63       	ori	r25, 0x30	; 48
    1742:	90 93 d2 01 	sts	0x01D2, r25
    1746:	80 93 d1 01 	sts	0x01D1, r24
	sysStatACS.ircomm_transmit = true;
    174a:	80 91 b1 01 	lds	r24, 0x01B1
    174e:	80 64       	ori	r24, 0x40	; 64
    1750:	80 93 b1 01 	sts	0x01B1, r24
}
    1754:	0f 90       	pop	r0
    1756:	0f 90       	pop	r0
    1758:	cf 91       	pop	r28
    175a:	df 91       	pop	r29
    175c:	08 95       	ret

0000175e <__vector_4>:
 * NEVER try to control the IRCOMM by your own routines if you do not
 * know what you are doing!
 *
 */
ISR (TIMER2_COMP_vect)
{
    175e:	1f 92       	push	r1
    1760:	0f 92       	push	r0
    1762:	0f b6       	in	r0, 0x3f	; 63
    1764:	0f 92       	push	r0
    1766:	11 24       	eor	r1, r1
    1768:	8f 93       	push	r24
    176a:	9f 93       	push	r25
    176c:	af 93       	push	r26
    176e:	bf 93       	push	r27
    1770:	ef 93       	push	r30
    1772:	ff 93       	push	r31
    1774:	df 93       	push	r29
    1776:	cf 93       	push	r28
    1778:	cd b7       	in	r28, 0x3d	; 61
    177a:	de b7       	in	r29, 0x3e	; 62
	static uint8_t ircomm_pulse;
	if(acs_state < 2) { // If ACS is not active, perform IRCOMM transmissions
    177c:	80 91 6a 00 	lds	r24, 0x006A
    1780:	82 30       	cpi	r24, 0x02	; 2
    1782:	08 f0       	brcs	.+2      	; 0x1786 <__vector_4+0x28>
    1784:	65 c0       	rjmp	.+202    	; 0x1850 <__vector_4+0xf2>
		if(ircomm_pulse) { // Do we have IR pulses to send?
    1786:	80 91 8a 01 	lds	r24, 0x018A
    178a:	88 23       	and	r24, r24
    178c:	d9 f1       	breq	.+118    	; 0x1804 <__vector_4+0xa6>
			if(ircomm_pulse < 60) { // Bi-Phase encoding...
    178e:	80 91 8a 01 	lds	r24, 0x018A
    1792:	8c 33       	cpi	r24, 0x3C	; 60
    1794:	c8 f4       	brcc	.+50     	; 0x17c8 <__vector_4+0x6a>
				if(ircomm_data & 0x4000) // check current bit
    1796:	80 91 eb 01 	lds	r24, 0x01EB
    179a:	90 91 ec 01 	lds	r25, 0x01EC
    179e:	80 70       	andi	r24, 0x00	; 0
    17a0:	90 74       	andi	r25, 0x40	; 64
    17a2:	00 97       	sbiw	r24, 0x00	; 0
    17a4:	49 f0       	breq	.+18     	; 0x17b8 <__vector_4+0x5a>
					PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    17a6:	a2 e3       	ldi	r26, 0x32	; 50
    17a8:	b0 e0       	ldi	r27, 0x00	; 0
    17aa:	e2 e3       	ldi	r30, 0x32	; 50
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	90 81       	ld	r25, Z
    17b0:	80 e8       	ldi	r24, 0x80	; 128
    17b2:	89 27       	eor	r24, r25
    17b4:	8c 93       	st	X, r24
    17b6:	20 c0       	rjmp	.+64     	; 0x17f8 <__vector_4+0x9a>
				else
					PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    17b8:	a2 e3       	ldi	r26, 0x32	; 50
    17ba:	b0 e0       	ldi	r27, 0x00	; 0
    17bc:	e2 e3       	ldi	r30, 0x32	; 50
    17be:	f0 e0       	ldi	r31, 0x00	; 0
    17c0:	80 81       	ld	r24, Z
    17c2:	8f 77       	andi	r24, 0x7F	; 127
    17c4:	8c 93       	st	X, r24
    17c6:	18 c0       	rjmp	.+48     	; 0x17f8 <__vector_4+0x9a>
			}
			else if(ircomm_data & 0x4000) // The same as above, but the other way round:
    17c8:	80 91 eb 01 	lds	r24, 0x01EB
    17cc:	90 91 ec 01 	lds	r25, 0x01EC
    17d0:	80 70       	andi	r24, 0x00	; 0
    17d2:	90 74       	andi	r25, 0x40	; 64
    17d4:	00 97       	sbiw	r24, 0x00	; 0
    17d6:	41 f0       	breq	.+16     	; 0x17e8 <__vector_4+0x8a>
				PORTD &= ~(1<<PIND7); // deactivate IRCOMM port
    17d8:	a2 e3       	ldi	r26, 0x32	; 50
    17da:	b0 e0       	ldi	r27, 0x00	; 0
    17dc:	e2 e3       	ldi	r30, 0x32	; 50
    17de:	f0 e0       	ldi	r31, 0x00	; 0
    17e0:	80 81       	ld	r24, Z
    17e2:	8f 77       	andi	r24, 0x7F	; 127
    17e4:	8c 93       	st	X, r24
    17e6:	08 c0       	rjmp	.+16     	; 0x17f8 <__vector_4+0x9a>
			else
				PORTD ^= (1<<PIND7); // Toggle IRCOMM port
    17e8:	a2 e3       	ldi	r26, 0x32	; 50
    17ea:	b0 e0       	ldi	r27, 0x00	; 0
    17ec:	e2 e3       	ldi	r30, 0x32	; 50
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	90 81       	ld	r25, Z
    17f2:	80 e8       	ldi	r24, 0x80	; 128
    17f4:	89 27       	eor	r24, r25
    17f6:	8c 93       	st	X, r24
			ircomm_pulse--;
    17f8:	80 91 8a 01 	lds	r24, 0x018A
    17fc:	81 50       	subi	r24, 0x01	; 1
    17fe:	80 93 8a 01 	sts	0x018A, r24
    1802:	54 c0       	rjmp	.+168    	; 0x18ac <__vector_4+0x14e>
		}
		else if(ircomm_send) { // Do we still have data?
    1804:	80 91 b2 01 	lds	r24, 0x01B2
    1808:	88 23       	and	r24, r24
    180a:	d1 f0       	breq	.+52     	; 0x1840 <__vector_4+0xe2>
			PORTD &= ~(1<<PIND7);
    180c:	a2 e3       	ldi	r26, 0x32	; 50
    180e:	b0 e0       	ldi	r27, 0x00	; 0
    1810:	e2 e3       	ldi	r30, 0x32	; 50
    1812:	f0 e0       	ldi	r31, 0x00	; 0
    1814:	80 81       	ld	r24, Z
    1816:	8f 77       	andi	r24, 0x7F	; 127
    1818:	8c 93       	st	X, r24
			ircomm_data <<= 1; // Next Bit!
    181a:	80 91 eb 01 	lds	r24, 0x01EB
    181e:	90 91 ec 01 	lds	r25, 0x01EC
    1822:	88 0f       	add	r24, r24
    1824:	99 1f       	adc	r25, r25
    1826:	90 93 ec 01 	sts	0x01EC, r25
    182a:	80 93 eb 01 	sts	0x01EB, r24
			ircomm_pulse = 120;
    182e:	88 e7       	ldi	r24, 0x78	; 120
    1830:	80 93 8a 01 	sts	0x018A, r24
			ircomm_send--;
    1834:	80 91 b2 01 	lds	r24, 0x01B2
    1838:	81 50       	subi	r24, 0x01	; 1
    183a:	80 93 b2 01 	sts	0x01B2, r24
    183e:	36 c0       	rjmp	.+108    	; 0x18ac <__vector_4+0x14e>
		}
		else 
			PORTD &= ~(1<<PIND7); // no more pulses - IR LEDs off!
    1840:	a2 e3       	ldi	r26, 0x32	; 50
    1842:	b0 e0       	ldi	r27, 0x00	; 0
    1844:	e2 e3       	ldi	r30, 0x32	; 50
    1846:	f0 e0       	ldi	r31, 0x00	; 0
    1848:	80 81       	ld	r24, Z
    184a:	8f 77       	andi	r24, 0x7F	; 127
    184c:	8c 93       	st	X, r24
    184e:	2e c0       	rjmp	.+92     	; 0x18ac <__vector_4+0x14e>
	}
	else if(acs_pulse) { // Send ACS IR pulses?
    1850:	80 91 b6 01 	lds	r24, 0x01B6
    1854:	88 23       	and	r24, r24
    1856:	e1 f0       	breq	.+56     	; 0x1890 <__vector_4+0x132>
		if(sysStatACS.channel == ACS_CHANNEL_LEFT) // which channel?
    1858:	80 91 b1 01 	lds	r24, 0x01B1
    185c:	81 70       	andi	r24, 0x01	; 1
    185e:	88 23       	and	r24, r24
    1860:	49 f4       	brne	.+18     	; 0x1874 <__vector_4+0x116>
			PORTB ^= ACS_L; 
    1862:	a8 e3       	ldi	r26, 0x38	; 56
    1864:	b0 e0       	ldi	r27, 0x00	; 0
    1866:	e8 e3       	ldi	r30, 0x38	; 56
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	90 81       	ld	r25, Z
    186c:	80 e4       	ldi	r24, 0x40	; 64
    186e:	89 27       	eor	r24, r25
    1870:	8c 93       	st	X, r24
    1872:	08 c0       	rjmp	.+16     	; 0x1884 <__vector_4+0x126>
		else 			
			PORTC ^= ACS_R; 
    1874:	a5 e3       	ldi	r26, 0x35	; 53
    1876:	b0 e0       	ldi	r27, 0x00	; 0
    1878:	e5 e3       	ldi	r30, 0x35	; 53
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	90 81       	ld	r25, Z
    187e:	80 e8       	ldi	r24, 0x80	; 128
    1880:	89 27       	eor	r24, r25
    1882:	8c 93       	st	X, r24
		acs_pulse--;
    1884:	80 91 b6 01 	lds	r24, 0x01B6
    1888:	81 50       	subi	r24, 0x01	; 1
    188a:	80 93 b6 01 	sts	0x01B6, r24
    188e:	0e c0       	rjmp	.+28     	; 0x18ac <__vector_4+0x14e>
	}
	else { // no more pulses - IR LEDs off!
		PORTB |= ACS_L;
    1890:	a8 e3       	ldi	r26, 0x38	; 56
    1892:	b0 e0       	ldi	r27, 0x00	; 0
    1894:	e8 e3       	ldi	r30, 0x38	; 56
    1896:	f0 e0       	ldi	r31, 0x00	; 0
    1898:	80 81       	ld	r24, Z
    189a:	80 64       	ori	r24, 0x40	; 64
    189c:	8c 93       	st	X, r24
		PORTC |= ACS_R;
    189e:	a5 e3       	ldi	r26, 0x35	; 53
    18a0:	b0 e0       	ldi	r27, 0x00	; 0
    18a2:	e5 e3       	ldi	r30, 0x35	; 53
    18a4:	f0 e0       	ldi	r31, 0x00	; 0
    18a6:	80 81       	ld	r24, Z
    18a8:	80 68       	ori	r24, 0x80	; 128
    18aa:	8c 93       	st	X, r24
	}
}
    18ac:	cf 91       	pop	r28
    18ae:	df 91       	pop	r29
    18b0:	ff 91       	pop	r31
    18b2:	ef 91       	pop	r30
    18b4:	bf 91       	pop	r27
    18b6:	af 91       	pop	r26
    18b8:	9f 91       	pop	r25
    18ba:	8f 91       	pop	r24
    18bc:	0f 90       	pop	r0
    18be:	0f be       	out	0x3f, r0	; 63
    18c0:	0f 90       	pop	r0
    18c2:	1f 90       	pop	r1
    18c4:	18 95       	reti

000018c6 <__vector_3>:
/**
 * External Interrupt 2 ISR (ACS)
 * Detects ACS Events.
 */
ISR (INT2_vect)
{
    18c6:	1f 92       	push	r1
    18c8:	0f 92       	push	r0
    18ca:	0f b6       	in	r0, 0x3f	; 63
    18cc:	0f 92       	push	r0
    18ce:	11 24       	eor	r1, r1
    18d0:	8f 93       	push	r24
    18d2:	9f 93       	push	r25
    18d4:	ef 93       	push	r30
    18d6:	ff 93       	push	r31
    18d8:	df 93       	push	r29
    18da:	cf 93       	push	r28
    18dc:	0f 92       	push	r0
    18de:	cd b7       	in	r28, 0x3d	; 61
    18e0:	de b7       	in	r29, 0x3e	; 62
	if(acs_state == ACS_STATE_WAIT_LEFT || acs_state == ACS_STATE_WAIT_RIGHT)
    18e2:	80 91 6a 00 	lds	r24, 0x006A
    18e6:	83 30       	cpi	r24, 0x03	; 3
    18e8:	21 f0       	breq	.+8      	; 0x18f2 <__vector_3+0x2c>
    18ea:	80 91 6a 00 	lds	r24, 0x006A
    18ee:	86 30       	cpi	r24, 0x06	; 6
    18f0:	c1 f4       	brne	.+48     	; 0x1922 <__vector_3+0x5c>
		if(!sysStatACS.detect_rc5 && sysStatACS.acs_go && !(PINB & ACS))
    18f2:	80 91 b1 01 	lds	r24, 0x01B1
    18f6:	80 71       	andi	r24, 0x10	; 16
    18f8:	88 23       	and	r24, r24
    18fa:	99 f4       	brne	.+38     	; 0x1922 <__vector_3+0x5c>
    18fc:	80 91 b1 01 	lds	r24, 0x01B1
    1900:	80 72       	andi	r24, 0x20	; 32
    1902:	88 23       	and	r24, r24
    1904:	71 f0       	breq	.+28     	; 0x1922 <__vector_3+0x5c>
    1906:	e6 e3       	ldi	r30, 0x36	; 54
    1908:	f0 e0       	ldi	r31, 0x00	; 0
    190a:	80 81       	ld	r24, Z
    190c:	88 2f       	mov	r24, r24
    190e:	90 e0       	ldi	r25, 0x00	; 0
    1910:	84 70       	andi	r24, 0x04	; 4
    1912:	90 70       	andi	r25, 0x00	; 0
    1914:	00 97       	sbiw	r24, 0x00	; 0
    1916:	29 f4       	brne	.+10     	; 0x1922 <__vector_3+0x5c>
			acs_event_counter++;
    1918:	80 91 06 02 	lds	r24, 0x0206
    191c:	8f 5f       	subi	r24, 0xFF	; 255
    191e:	80 93 06 02 	sts	0x0206, r24
	sysStatACS.pin = (PINB & ACS);
    1922:	e6 e3       	ldi	r30, 0x36	; 54
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	80 91 b1 01 	lds	r24, 0x01B1
    192c:	8d 7f       	andi	r24, 0xFD	; 253
    192e:	80 93 b1 01 	sts	0x01B1, r24
}
    1932:	0f 90       	pop	r0
    1934:	cf 91       	pop	r28
    1936:	df 91       	pop	r29
    1938:	ff 91       	pop	r31
    193a:	ef 91       	pop	r30
    193c:	9f 91       	pop	r25
    193e:	8f 91       	pop	r24
    1940:	0f 90       	pop	r0
    1942:	0f be       	out	0x3f, r0	; 63
    1944:	0f 90       	pop	r0
    1946:	1f 90       	pop	r1
    1948:	18 95       	reti

0000194a <IRCOMM_RC5dataReady_DUMMY>:

// -------------------------------
// RC5 Data reception Handler:

void IRCOMM_RC5dataReady_DUMMY(RC5data_t rc5data){}
    194a:	df 93       	push	r29
    194c:	cf 93       	push	r28
    194e:	00 d0       	rcall	.+0      	; 0x1950 <IRCOMM_RC5dataReady_DUMMY+0x6>
    1950:	cd b7       	in	r28, 0x3d	; 61
    1952:	de b7       	in	r29, 0x3e	; 62
    1954:	9a 83       	std	Y+2, r25	; 0x02
    1956:	89 83       	std	Y+1, r24	; 0x01
    1958:	0f 90       	pop	r0
    195a:	0f 90       	pop	r0
    195c:	cf 91       	pop	r28
    195e:	df 91       	pop	r29
    1960:	08 95       	ret

00001962 <IRCOMM_setRC5DataReadyHandler>:
 * With this setup, the function receiveRC5Data would be called everytime
 * the IRCOMM receives a RC5 Data packet.
 * 
 */
void IRCOMM_setRC5DataReadyHandler(void (*rc5Handler)(RC5data_t rc5data)) 
{
    1962:	df 93       	push	r29
    1964:	cf 93       	push	r28
    1966:	00 d0       	rcall	.+0      	; 0x1968 <IRCOMM_setRC5DataReadyHandler+0x6>
    1968:	cd b7       	in	r28, 0x3d	; 61
    196a:	de b7       	in	r29, 0x3e	; 62
    196c:	9a 83       	std	Y+2, r25	; 0x02
    196e:	89 83       	std	Y+1, r24	; 0x01
	IRCOMM_RC5dataReadyHandler = rc5Handler;
    1970:	89 81       	ldd	r24, Y+1	; 0x01
    1972:	9a 81       	ldd	r25, Y+2	; 0x02
    1974:	90 93 6c 00 	sts	0x006C, r25
    1978:	80 93 6b 00 	sts	0x006B, r24
}
    197c:	0f 90       	pop	r0
    197e:	0f 90       	pop	r0
    1980:	cf 91       	pop	r28
    1982:	df 91       	pop	r29
    1984:	08 95       	ret

00001986 <ACS_stateChanged_DUMMY>:


// -------------------------------
// ACS State changed handler:

void ACS_stateChanged_DUMMY(void){}
    1986:	df 93       	push	r29
    1988:	cf 93       	push	r28
    198a:	cd b7       	in	r28, 0x3d	; 61
    198c:	de b7       	in	r29, 0x3e	; 62
    198e:	cf 91       	pop	r28
    1990:	df 91       	pop	r29
    1992:	08 95       	ret

00001994 <ACS_setStateChangedHandler>:
 * has different status - e.g. if it suddenly detects and obstacle
 * OR if the obstacle moves out of the line of sight and ACS
 * reports "Way is free" again.
 */
void ACS_setStateChangedHandler(void (*acsHandler)(void)) 
{
    1994:	df 93       	push	r29
    1996:	cf 93       	push	r28
    1998:	00 d0       	rcall	.+0      	; 0x199a <ACS_setStateChangedHandler+0x6>
    199a:	cd b7       	in	r28, 0x3d	; 61
    199c:	de b7       	in	r29, 0x3e	; 62
    199e:	9a 83       	std	Y+2, r25	; 0x02
    19a0:	89 83       	std	Y+1, r24	; 0x01
	ACS_stateChangedHandler = acsHandler;
    19a2:	89 81       	ldd	r24, Y+1	; 0x01
    19a4:	9a 81       	ldd	r25, Y+2	; 0x02
    19a6:	90 93 6e 00 	sts	0x006E, r25
    19aa:	80 93 6d 00 	sts	0x006D, r24
}
    19ae:	0f 90       	pop	r0
    19b0:	0f 90       	pop	r0
    19b2:	cf 91       	pop	r28
    19b4:	df 91       	pop	r29
    19b6:	08 95       	ret

000019b8 <task_ACS>:
 *
 */
 

void task_ACS(void)
{
    19b8:	df 93       	push	r29
    19ba:	cf 93       	push	r28
    19bc:	cd b7       	in	r28, 0x3d	; 61
    19be:	de b7       	in	r29, 0x3e	; 62
    19c0:	2e 97       	sbiw	r28, 0x0e	; 14
    19c2:	0f b6       	in	r0, 0x3f	; 63
    19c4:	f8 94       	cli
    19c6:	de bf       	out	0x3e, r29	; 62
    19c8:	0f be       	out	0x3f, r0	; 63
    19ca:	cd bf       	out	0x3d, r28	; 61
 	static uint8_t acs_counter;
	static uint16_t acs_detect_timeout;
	if(acs_timer >= ACS_UPDATE_INTERVAL) { 
    19cc:	80 91 c9 01 	lds	r24, 0x01C9
    19d0:	90 91 ca 01 	lds	r25, 0x01CA
    19d4:	82 30       	cpi	r24, 0x02	; 2
    19d6:	91 05       	cpc	r25, r1
    19d8:	08 f4       	brcc	.+2      	; 0x19dc <task_ACS+0x24>
    19da:	4d c2       	rjmp	.+1178   	; 0x1e76 <task_ACS+0x4be>
		if(!sysStatACS.detect_rc5) {    // Any RC5 reception detected?
    19dc:	80 91 b1 01 	lds	r24, 0x01B1
    19e0:	80 71       	andi	r24, 0x10	; 16
    19e2:	88 23       	and	r24, r24
    19e4:	09 f0       	breq	.+2      	; 0x19e8 <task_ACS+0x30>
    19e6:	24 c2       	rjmp	.+1096   	; 0x1e30 <task_ACS+0x478>
			switch(acs_state) {       // No - perform IR Transmission and ACS tasks...
    19e8:	80 91 6a 00 	lds	r24, 0x006A
    19ec:	28 2f       	mov	r18, r24
    19ee:	30 e0       	ldi	r19, 0x00	; 0
    19f0:	3e 87       	std	Y+14, r19	; 0x0e
    19f2:	2d 87       	std	Y+13, r18	; 0x0d
    19f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    19f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    19f8:	82 30       	cpi	r24, 0x02	; 2
    19fa:	91 05       	cpc	r25, r1
    19fc:	09 f4       	brne	.+2      	; 0x1a00 <task_ACS+0x48>
    19fe:	b9 c0       	rjmp	.+370    	; 0x1b72 <task_ACS+0x1ba>
    1a00:	2d 85       	ldd	r18, Y+13	; 0x0d
    1a02:	3e 85       	ldd	r19, Y+14	; 0x0e
    1a04:	23 30       	cpi	r18, 0x03	; 3
    1a06:	31 05       	cpc	r19, r1
    1a08:	54 f4       	brge	.+20     	; 0x1a1e <task_ACS+0x66>
    1a0a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a0c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a0e:	00 97       	sbiw	r24, 0x00	; 0
    1a10:	c9 f0       	breq	.+50     	; 0x1a44 <task_ACS+0x8c>
    1a12:	2d 85       	ldd	r18, Y+13	; 0x0d
    1a14:	3e 85       	ldd	r19, Y+14	; 0x0e
    1a16:	21 30       	cpi	r18, 0x01	; 1
    1a18:	31 05       	cpc	r19, r1
    1a1a:	89 f1       	breq	.+98     	; 0x1a7e <task_ACS+0xc6>
    1a1c:	0f c2       	rjmp	.+1054   	; 0x1e3c <task_ACS+0x484>
    1a1e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a20:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a22:	85 30       	cpi	r24, 0x05	; 5
    1a24:	91 05       	cpc	r25, r1
    1a26:	09 f4       	brne	.+2      	; 0x1a2a <task_ACS+0x72>
    1a28:	54 c1       	rjmp	.+680    	; 0x1cd2 <task_ACS+0x31a>
    1a2a:	2d 85       	ldd	r18, Y+13	; 0x0d
    1a2c:	3e 85       	ldd	r19, Y+14	; 0x0e
    1a2e:	26 30       	cpi	r18, 0x06	; 6
    1a30:	31 05       	cpc	r19, r1
    1a32:	09 f4       	brne	.+2      	; 0x1a36 <task_ACS+0x7e>
    1a34:	83 c1       	rjmp	.+774    	; 0x1d3c <task_ACS+0x384>
    1a36:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a38:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a3a:	83 30       	cpi	r24, 0x03	; 3
    1a3c:	91 05       	cpc	r25, r1
    1a3e:	09 f4       	brne	.+2      	; 0x1a42 <task_ACS+0x8a>
    1a40:	cd c0       	rjmp	.+410    	; 0x1bdc <task_ACS+0x224>
    1a42:	fc c1       	rjmp	.+1016   	; 0x1e3c <task_ACS+0x484>
				case ACS_STATE_IDLE: // Disable Timer2 interrupt to save processing time:
					TIMSK &= ~(1 << OCIE2);
    1a44:	a9 e5       	ldi	r26, 0x59	; 89
    1a46:	b0 e0       	ldi	r27, 0x00	; 0
    1a48:	e9 e5       	ldi	r30, 0x59	; 89
    1a4a:	f0 e0       	ldi	r31, 0x00	; 0
    1a4c:	80 81       	ld	r24, Z
    1a4e:	8f 77       	andi	r24, 0x7F	; 127
    1a50:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1a52:	a2 e3       	ldi	r26, 0x32	; 50
    1a54:	b0 e0       	ldi	r27, 0x00	; 0
    1a56:	e2 e3       	ldi	r30, 0x32	; 50
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	80 81       	ld	r24, Z
    1a5c:	8f 77       	andi	r24, 0x7F	; 127
    1a5e:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1a60:	a8 e3       	ldi	r26, 0x38	; 56
    1a62:	b0 e0       	ldi	r27, 0x00	; 0
    1a64:	e8 e3       	ldi	r30, 0x38	; 56
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	80 81       	ld	r24, Z
    1a6a:	80 64       	ori	r24, 0x40	; 64
    1a6c:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1a6e:	a5 e3       	ldi	r26, 0x35	; 53
    1a70:	b0 e0       	ldi	r27, 0x00	; 0
    1a72:	e5 e3       	ldi	r30, 0x35	; 53
    1a74:	f0 e0       	ldi	r31, 0x00	; 0
    1a76:	80 81       	ld	r24, Z
    1a78:	80 68       	ori	r24, 0x80	; 128
    1a7a:	8c 93       	st	X, r24
    1a7c:	df c1       	rjmp	.+958    	; 0x1e3c <task_ACS+0x484>
				break;
				case ACS_STATE_IRCOMM_DELAY: // Check for IRCOMM transmit data:
					if(!ircomm_send) {  // Transmission finished?
    1a7e:	80 91 b2 01 	lds	r24, 0x01B2
    1a82:	88 23       	and	r24, r24
    1a84:	09 f0       	breq	.+2      	; 0x1a88 <task_ACS+0xd0>
    1a86:	4d c0       	rjmp	.+154    	; 0x1b22 <task_ACS+0x16a>
						if(sysStatACS.ircomm_transmit) { // New transmission?
    1a88:	80 91 b1 01 	lds	r24, 0x01B1
    1a8c:	80 74       	andi	r24, 0x40	; 64
    1a8e:	88 23       	and	r24, r24
    1a90:	c1 f0       	breq	.+48     	; 0x1ac2 <task_ACS+0x10a>
							ircomm_data = ircomm_data_tmp;
    1a92:	80 91 d1 01 	lds	r24, 0x01D1
    1a96:	90 91 d2 01 	lds	r25, 0x01D2
    1a9a:	90 93 ec 01 	sts	0x01EC, r25
    1a9e:	80 93 eb 01 	sts	0x01EB, r24
							ircomm_send = 14;
    1aa2:	8e e0       	ldi	r24, 0x0E	; 14
    1aa4:	80 93 b2 01 	sts	0x01B2, r24
							sysStatACS.ircomm_transmit = false;
    1aa8:	80 91 b1 01 	lds	r24, 0x01B1
    1aac:	8f 7b       	andi	r24, 0xBF	; 191
    1aae:	80 93 b1 01 	sts	0x01B1, r24
							TIMSK |= (1 << OCIE2);
    1ab2:	a9 e5       	ldi	r26, 0x59	; 89
    1ab4:	b0 e0       	ldi	r27, 0x00	; 0
    1ab6:	e9 e5       	ldi	r30, 0x59	; 89
    1ab8:	f0 e0       	ldi	r31, 0x00	; 0
    1aba:	80 81       	ld	r24, Z
    1abc:	80 68       	ori	r24, 0x80	; 128
    1abe:	8c 93       	st	X, r24
    1ac0:	1c c0       	rjmp	.+56     	; 0x1afa <task_ACS+0x142>
						}
						else {
							TIMSK &= ~(1 << OCIE2);
    1ac2:	a9 e5       	ldi	r26, 0x59	; 89
    1ac4:	b0 e0       	ldi	r27, 0x00	; 0
    1ac6:	e9 e5       	ldi	r30, 0x59	; 89
    1ac8:	f0 e0       	ldi	r31, 0x00	; 0
    1aca:	80 81       	ld	r24, Z
    1acc:	8f 77       	andi	r24, 0x7F	; 127
    1ace:	8c 93       	st	X, r24
							IRCOMM_OFF();
    1ad0:	a2 e3       	ldi	r26, 0x32	; 50
    1ad2:	b0 e0       	ldi	r27, 0x00	; 0
    1ad4:	e2 e3       	ldi	r30, 0x32	; 50
    1ad6:	f0 e0       	ldi	r31, 0x00	; 0
    1ad8:	80 81       	ld	r24, Z
    1ada:	8f 77       	andi	r24, 0x7F	; 127
    1adc:	8c 93       	st	X, r24
							PORTB |= ACS_L;
    1ade:	a8 e3       	ldi	r26, 0x38	; 56
    1ae0:	b0 e0       	ldi	r27, 0x00	; 0
    1ae2:	e8 e3       	ldi	r30, 0x38	; 56
    1ae4:	f0 e0       	ldi	r31, 0x00	; 0
    1ae6:	80 81       	ld	r24, Z
    1ae8:	80 64       	ori	r24, 0x40	; 64
    1aea:	8c 93       	st	X, r24
							PORTC |= ACS_R;
    1aec:	a5 e3       	ldi	r26, 0x35	; 53
    1aee:	b0 e0       	ldi	r27, 0x00	; 0
    1af0:	e5 e3       	ldi	r30, 0x35	; 53
    1af2:	f0 e0       	ldi	r31, 0x00	; 0
    1af4:	80 81       	ld	r24, Z
    1af6:	80 68       	ori	r24, 0x80	; 128
    1af8:	8c 93       	st	X, r24
						}
						if(acs_counter++ >= ACS_IRCOMM_WAIT_TIME) // Delay 
    1afa:	90 91 8f 01 	lds	r25, 0x018F
    1afe:	9c 87       	std	Y+12, r25	; 0x0c
    1b00:	1b 86       	std	Y+11, r1	; 0x0b
    1b02:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b04:	24 31       	cpi	r18, 0x14	; 20
    1b06:	10 f0       	brcs	.+4      	; 0x1b0c <task_ACS+0x154>
    1b08:	31 e0       	ldi	r19, 0x01	; 1
    1b0a:	3b 87       	std	Y+11, r19	; 0x0b
    1b0c:	8c 85       	ldd	r24, Y+12	; 0x0c
    1b0e:	8f 5f       	subi	r24, 0xFF	; 255
    1b10:	80 93 8f 01 	sts	0x018F, r24
    1b14:	8b 85       	ldd	r24, Y+11	; 0x0b
    1b16:	88 23       	and	r24, r24
    1b18:	59 f0       	breq	.+22     	; 0x1b30 <task_ACS+0x178>
							acs_state=ACS_STATE_SEND_LEFT;
    1b1a:	82 e0       	ldi	r24, 0x02	; 2
    1b1c:	80 93 6a 00 	sts	0x006A, r24
    1b20:	07 c0       	rjmp	.+14     	; 0x1b30 <task_ACS+0x178>
					}
					else
						TIMSK |= (1 << OCIE2);
    1b22:	a9 e5       	ldi	r26, 0x59	; 89
    1b24:	b0 e0       	ldi	r27, 0x00	; 0
    1b26:	e9 e5       	ldi	r30, 0x59	; 89
    1b28:	f0 e0       	ldi	r31, 0x00	; 0
    1b2a:	80 81       	ld	r24, Z
    1b2c:	80 68       	ori	r24, 0x80	; 128
    1b2e:	8c 93       	st	X, r24
					if(sysStatACS.rc5_data_received) { // RC5 data received? 
    1b30:	80 91 b1 01 	lds	r24, 0x01B1
    1b34:	88 70       	andi	r24, 0x08	; 8
    1b36:	88 23       	and	r24, r24
    1b38:	09 f4       	brne	.+2      	; 0x1b3c <task_ACS+0x184>
    1b3a:	80 c1       	rjmp	.+768    	; 0x1e3c <task_ACS+0x484>
						IRCOMM_RC5dataReadyHandler(IRCOMM_RC5_data_ok); // Call handler
    1b3c:	e0 91 6b 00 	lds	r30, 0x006B
    1b40:	f0 91 6c 00 	lds	r31, 0x006C
    1b44:	80 91 0a 02 	lds	r24, 0x020A
    1b48:	90 91 0b 02 	lds	r25, 0x020B
    1b4c:	09 95       	icall
						IRCOMM_RC5_data	= IRCOMM_RC5_data_ok;
    1b4e:	80 91 0a 02 	lds	r24, 0x020A
    1b52:	90 91 0b 02 	lds	r25, 0x020B
    1b56:	90 93 ba 01 	sts	0x01BA, r25
    1b5a:	80 93 b9 01 	sts	0x01B9, r24
						IRCOMM_RC5_data_ok.data = 0;
    1b5e:	10 92 0b 02 	sts	0x020B, r1
    1b62:	10 92 0a 02 	sts	0x020A, r1
						sysStatACS.rc5_data_received = false;
    1b66:	80 91 b1 01 	lds	r24, 0x01B1
    1b6a:	87 7f       	andi	r24, 0xF7	; 247
    1b6c:	80 93 b1 01 	sts	0x01B1, r24
    1b70:	65 c1       	rjmp	.+714    	; 0x1e3c <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_LEFT:  // Prepare left channel:
					TIMSK &= ~(1 << OCIE2);
    1b72:	a9 e5       	ldi	r26, 0x59	; 89
    1b74:	b0 e0       	ldi	r27, 0x00	; 0
    1b76:	e9 e5       	ldi	r30, 0x59	; 89
    1b78:	f0 e0       	ldi	r31, 0x00	; 0
    1b7a:	80 81       	ld	r24, Z
    1b7c:	8f 77       	andi	r24, 0x7F	; 127
    1b7e:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1b80:	a2 e3       	ldi	r26, 0x32	; 50
    1b82:	b0 e0       	ldi	r27, 0x00	; 0
    1b84:	e2 e3       	ldi	r30, 0x32	; 50
    1b86:	f0 e0       	ldi	r31, 0x00	; 0
    1b88:	80 81       	ld	r24, Z
    1b8a:	8f 77       	andi	r24, 0x7F	; 127
    1b8c:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1b8e:	a8 e3       	ldi	r26, 0x38	; 56
    1b90:	b0 e0       	ldi	r27, 0x00	; 0
    1b92:	e8 e3       	ldi	r30, 0x38	; 56
    1b94:	f0 e0       	ldi	r31, 0x00	; 0
    1b96:	80 81       	ld	r24, Z
    1b98:	80 64       	ori	r24, 0x40	; 64
    1b9a:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1b9c:	a5 e3       	ldi	r26, 0x35	; 53
    1b9e:	b0 e0       	ldi	r27, 0x00	; 0
    1ba0:	e5 e3       	ldi	r30, 0x35	; 53
    1ba2:	f0 e0       	ldi	r31, 0x00	; 0
    1ba4:	80 81       	ld	r24, Z
    1ba6:	80 68       	ori	r24, 0x80	; 128
    1ba8:	8c 93       	st	X, r24
					acs_pulse = 0;
    1baa:	10 92 b6 01 	sts	0x01B6, r1
					acs_event_counter = 0;
    1bae:	10 92 06 02 	sts	0x0206, r1
					acs_detect_timeout = 0;
    1bb2:	10 92 8e 01 	sts	0x018E, r1
    1bb6:	10 92 8d 01 	sts	0x018D, r1
					sysStatACS.channel = ACS_CHANNEL_LEFT;
    1bba:	80 91 b1 01 	lds	r24, 0x01B1
    1bbe:	8e 7f       	andi	r24, 0xFE	; 254
    1bc0:	80 93 b1 01 	sts	0x01B1, r24
					sysStatACS.acs_go = true;
    1bc4:	80 91 b1 01 	lds	r24, 0x01B1
    1bc8:	80 62       	ori	r24, 0x20	; 32
    1bca:	80 93 b1 01 	sts	0x01B1, r24
					acs_counter = 3; 
    1bce:	83 e0       	ldi	r24, 0x03	; 3
    1bd0:	80 93 8f 01 	sts	0x018F, r24
					acs_state = ACS_STATE_WAIT_LEFT;
    1bd4:	83 e0       	ldi	r24, 0x03	; 3
    1bd6:	80 93 6a 00 	sts	0x006A, r24
    1bda:	30 c1       	rjmp	.+608    	; 0x1e3c <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_LEFT: // Wait for reception of IR pulses from Left channel
					if(!acs_pulse && acs_counter++ > 2) { 
    1bdc:	80 91 b6 01 	lds	r24, 0x01B6
    1be0:	88 23       	and	r24, r24
    1be2:	e1 f4       	brne	.+56     	; 0x1c1c <task_ACS+0x264>
    1be4:	90 91 8f 01 	lds	r25, 0x018F
    1be8:	9a 87       	std	Y+10, r25	; 0x0a
    1bea:	19 86       	std	Y+9, r1	; 0x09
    1bec:	2a 85       	ldd	r18, Y+10	; 0x0a
    1bee:	23 30       	cpi	r18, 0x03	; 3
    1bf0:	10 f0       	brcs	.+4      	; 0x1bf6 <task_ACS+0x23e>
    1bf2:	31 e0       	ldi	r19, 0x01	; 1
    1bf4:	39 87       	std	Y+9, r19	; 0x09
    1bf6:	8a 85       	ldd	r24, Y+10	; 0x0a
    1bf8:	8f 5f       	subi	r24, 0xFF	; 255
    1bfa:	80 93 8f 01 	sts	0x018F, r24
    1bfe:	89 85       	ldd	r24, Y+9	; 0x09
    1c00:	88 23       	and	r24, r24
    1c02:	61 f0       	breq	.+24     	; 0x1c1c <task_ACS+0x264>
						TIMSK |= (1 << OCIE2); 
    1c04:	a9 e5       	ldi	r26, 0x59	; 89
    1c06:	b0 e0       	ldi	r27, 0x00	; 0
    1c08:	e9 e5       	ldi	r30, 0x59	; 89
    1c0a:	f0 e0       	ldi	r31, 0x00	; 0
    1c0c:	80 81       	ld	r24, Z
    1c0e:	80 68       	ori	r24, 0x80	; 128
    1c10:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_LEFT;  // Send pulses! 
    1c12:	88 e2       	ldi	r24, 0x28	; 40
    1c14:	80 93 b6 01 	sts	0x01B6, r24
						acs_counter = 0;
    1c18:	10 92 8f 01 	sts	0x018F, r1
					}
					if(obstacle_left && acs_event_counter >= ACS_REC_PULSES_LEFT_THRESHOLD) {
    1c1c:	80 91 e7 01 	lds	r24, 0x01E7
    1c20:	88 23       	and	r24, r24
    1c22:	69 f0       	breq	.+26     	; 0x1c3e <task_ACS+0x286>
    1c24:	80 91 06 02 	lds	r24, 0x0206
    1c28:	82 30       	cpi	r24, 0x02	; 2
    1c2a:	48 f0       	brcs	.+18     	; 0x1c3e <task_ACS+0x286>
						acs_event_counter = 0;
    1c2c:	10 92 06 02 	sts	0x0206, r1
						obstacle_left = true;
    1c30:	81 e0       	ldi	r24, 0x01	; 1
    1c32:	80 93 e7 01 	sts	0x01E7, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1c36:	85 e0       	ldi	r24, 0x05	; 5
    1c38:	80 93 6a 00 	sts	0x006A, r24
    1c3c:	ff c0       	rjmp	.+510    	; 0x1e3c <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_LEFT) { // receive min. ACS_REC_PULSES_LEFT pulses  
    1c3e:	80 91 06 02 	lds	r24, 0x0206
    1c42:	86 30       	cpi	r24, 0x06	; 6
    1c44:	48 f0       	brcs	.+18     	; 0x1c58 <task_ACS+0x2a0>
						acs_event_counter = 0;
    1c46:	10 92 06 02 	sts	0x0206, r1
						obstacle_left = true;
    1c4a:	81 e0       	ldi	r24, 0x01	; 1
    1c4c:	80 93 e7 01 	sts	0x01E7, r24
						acs_state = ACS_STATE_SEND_RIGHT;
    1c50:	85 e0       	ldi	r24, 0x05	; 5
    1c52:	80 93 6a 00 	sts	0x006A, r24
    1c56:	f2 c0       	rjmp	.+484    	; 0x1e3c <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_LEFT) { // Timeout?
    1c58:	20 91 8d 01 	lds	r18, 0x018D
    1c5c:	30 91 8e 01 	lds	r19, 0x018E
    1c60:	38 87       	std	Y+8, r19	; 0x08
    1c62:	2f 83       	std	Y+7, r18	; 0x07
    1c64:	1e 82       	std	Y+6, r1	; 0x06
    1c66:	8f 81       	ldd	r24, Y+7	; 0x07
    1c68:	98 85       	ldd	r25, Y+8	; 0x08
    1c6a:	8e 30       	cpi	r24, 0x0E	; 14
    1c6c:	91 05       	cpc	r25, r1
    1c6e:	10 f0       	brcs	.+4      	; 0x1c74 <task_ACS+0x2bc>
    1c70:	91 e0       	ldi	r25, 0x01	; 1
    1c72:	9e 83       	std	Y+6, r25	; 0x06
    1c74:	8f 81       	ldd	r24, Y+7	; 0x07
    1c76:	98 85       	ldd	r25, Y+8	; 0x08
    1c78:	01 96       	adiw	r24, 0x01	; 1
    1c7a:	90 93 8e 01 	sts	0x018E, r25
    1c7e:	80 93 8d 01 	sts	0x018D, r24
    1c82:	2e 81       	ldd	r18, Y+6	; 0x06
    1c84:	22 23       	and	r18, r18
    1c86:	09 f4       	brne	.+2      	; 0x1c8a <task_ACS+0x2d2>
    1c88:	d9 c0       	rjmp	.+434    	; 0x1e3c <task_ACS+0x484>
						obstacle_left = false;
    1c8a:	10 92 e7 01 	sts	0x01E7, r1
						acs_state = ACS_STATE_SEND_RIGHT;
    1c8e:	85 e0       	ldi	r24, 0x05	; 5
    1c90:	80 93 6a 00 	sts	0x006A, r24
						TIMSK &= ~(1 << OCIE2);
    1c94:	a9 e5       	ldi	r26, 0x59	; 89
    1c96:	b0 e0       	ldi	r27, 0x00	; 0
    1c98:	e9 e5       	ldi	r30, 0x59	; 89
    1c9a:	f0 e0       	ldi	r31, 0x00	; 0
    1c9c:	80 81       	ld	r24, Z
    1c9e:	8f 77       	andi	r24, 0x7F	; 127
    1ca0:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1ca2:	a2 e3       	ldi	r26, 0x32	; 50
    1ca4:	b0 e0       	ldi	r27, 0x00	; 0
    1ca6:	e2 e3       	ldi	r30, 0x32	; 50
    1ca8:	f0 e0       	ldi	r31, 0x00	; 0
    1caa:	80 81       	ld	r24, Z
    1cac:	8f 77       	andi	r24, 0x7F	; 127
    1cae:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1cb0:	a8 e3       	ldi	r26, 0x38	; 56
    1cb2:	b0 e0       	ldi	r27, 0x00	; 0
    1cb4:	e8 e3       	ldi	r30, 0x38	; 56
    1cb6:	f0 e0       	ldi	r31, 0x00	; 0
    1cb8:	80 81       	ld	r24, Z
    1cba:	80 64       	ori	r24, 0x40	; 64
    1cbc:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1cbe:	a5 e3       	ldi	r26, 0x35	; 53
    1cc0:	b0 e0       	ldi	r27, 0x00	; 0
    1cc2:	e5 e3       	ldi	r30, 0x35	; 53
    1cc4:	f0 e0       	ldi	r31, 0x00	; 0
    1cc6:	80 81       	ld	r24, Z
    1cc8:	80 68       	ori	r24, 0x80	; 128
    1cca:	8c 93       	st	X, r24
						acs_pulse = 0;
    1ccc:	10 92 b6 01 	sts	0x01B6, r1
    1cd0:	b5 c0       	rjmp	.+362    	; 0x1e3c <task_ACS+0x484>
					}
				break;
				case ACS_STATE_SEND_RIGHT:   // Prepare right channel:
					TIMSK &= ~(1 << OCIE2);
    1cd2:	a9 e5       	ldi	r26, 0x59	; 89
    1cd4:	b0 e0       	ldi	r27, 0x00	; 0
    1cd6:	e9 e5       	ldi	r30, 0x59	; 89
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	80 81       	ld	r24, Z
    1cdc:	8f 77       	andi	r24, 0x7F	; 127
    1cde:	8c 93       	st	X, r24
					IRCOMM_OFF();
    1ce0:	a2 e3       	ldi	r26, 0x32	; 50
    1ce2:	b0 e0       	ldi	r27, 0x00	; 0
    1ce4:	e2 e3       	ldi	r30, 0x32	; 50
    1ce6:	f0 e0       	ldi	r31, 0x00	; 0
    1ce8:	80 81       	ld	r24, Z
    1cea:	8f 77       	andi	r24, 0x7F	; 127
    1cec:	8c 93       	st	X, r24
					PORTB |= ACS_L;
    1cee:	a8 e3       	ldi	r26, 0x38	; 56
    1cf0:	b0 e0       	ldi	r27, 0x00	; 0
    1cf2:	e8 e3       	ldi	r30, 0x38	; 56
    1cf4:	f0 e0       	ldi	r31, 0x00	; 0
    1cf6:	80 81       	ld	r24, Z
    1cf8:	80 64       	ori	r24, 0x40	; 64
    1cfa:	8c 93       	st	X, r24
					PORTC |= ACS_R;
    1cfc:	a5 e3       	ldi	r26, 0x35	; 53
    1cfe:	b0 e0       	ldi	r27, 0x00	; 0
    1d00:	e5 e3       	ldi	r30, 0x35	; 53
    1d02:	f0 e0       	ldi	r31, 0x00	; 0
    1d04:	80 81       	ld	r24, Z
    1d06:	80 68       	ori	r24, 0x80	; 128
    1d08:	8c 93       	st	X, r24
					acs_pulse = 0;
    1d0a:	10 92 b6 01 	sts	0x01B6, r1
					acs_event_counter = 0;
    1d0e:	10 92 06 02 	sts	0x0206, r1
					acs_detect_timeout = 0;
    1d12:	10 92 8e 01 	sts	0x018E, r1
    1d16:	10 92 8d 01 	sts	0x018D, r1
					sysStatACS.channel = ACS_CHANNEL_RIGHT;
    1d1a:	80 91 b1 01 	lds	r24, 0x01B1
    1d1e:	81 60       	ori	r24, 0x01	; 1
    1d20:	80 93 b1 01 	sts	0x01B1, r24
					sysStatACS.acs_go = true;
    1d24:	80 91 b1 01 	lds	r24, 0x01B1
    1d28:	80 62       	ori	r24, 0x20	; 32
    1d2a:	80 93 b1 01 	sts	0x01B1, r24
					acs_counter = 3;
    1d2e:	83 e0       	ldi	r24, 0x03	; 3
    1d30:	80 93 8f 01 	sts	0x018F, r24
					acs_state = ACS_STATE_WAIT_RIGHT;
    1d34:	86 e0       	ldi	r24, 0x06	; 6
    1d36:	80 93 6a 00 	sts	0x006A, r24
    1d3a:	80 c0       	rjmp	.+256    	; 0x1e3c <task_ACS+0x484>
				break;
				case ACS_STATE_WAIT_RIGHT:  // Wait for reception of IR pulses
					if(!acs_pulse && acs_counter++ > 2) { 
    1d3c:	80 91 b6 01 	lds	r24, 0x01B6
    1d40:	88 23       	and	r24, r24
    1d42:	e1 f4       	brne	.+56     	; 0x1d7c <task_ACS+0x3c4>
    1d44:	30 91 8f 01 	lds	r19, 0x018F
    1d48:	3d 83       	std	Y+5, r19	; 0x05
    1d4a:	1c 82       	std	Y+4, r1	; 0x04
    1d4c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d4e:	83 30       	cpi	r24, 0x03	; 3
    1d50:	10 f0       	brcs	.+4      	; 0x1d56 <task_ACS+0x39e>
    1d52:	91 e0       	ldi	r25, 0x01	; 1
    1d54:	9c 83       	std	Y+4, r25	; 0x04
    1d56:	8d 81       	ldd	r24, Y+5	; 0x05
    1d58:	8f 5f       	subi	r24, 0xFF	; 255
    1d5a:	80 93 8f 01 	sts	0x018F, r24
    1d5e:	2c 81       	ldd	r18, Y+4	; 0x04
    1d60:	22 23       	and	r18, r18
    1d62:	61 f0       	breq	.+24     	; 0x1d7c <task_ACS+0x3c4>
						TIMSK |= (1 << OCIE2);
    1d64:	a9 e5       	ldi	r26, 0x59	; 89
    1d66:	b0 e0       	ldi	r27, 0x00	; 0
    1d68:	e9 e5       	ldi	r30, 0x59	; 89
    1d6a:	f0 e0       	ldi	r31, 0x00	; 0
    1d6c:	80 81       	ld	r24, Z
    1d6e:	80 68       	ori	r24, 0x80	; 128
    1d70:	8c 93       	st	X, r24
						acs_pulse = ACS_SEND_PULSES_RIGHT; 	// Send pulses!
    1d72:	88 e2       	ldi	r24, 0x28	; 40
    1d74:	80 93 b6 01 	sts	0x01B6, r24
						acs_counter = 0;
    1d78:	10 92 8f 01 	sts	0x018F, r1
					}
					if(obstacle_right && acs_event_counter >= ACS_REC_PULSES_RIGHT_THRESHOLD) {
    1d7c:	80 91 f0 01 	lds	r24, 0x01F0
    1d80:	88 23       	and	r24, r24
    1d82:	69 f0       	breq	.+26     	; 0x1d9e <task_ACS+0x3e6>
    1d84:	80 91 06 02 	lds	r24, 0x0206
    1d88:	82 30       	cpi	r24, 0x02	; 2
    1d8a:	48 f0       	brcs	.+18     	; 0x1d9e <task_ACS+0x3e6>
						acs_event_counter = 0;
    1d8c:	10 92 06 02 	sts	0x0206, r1
						obstacle_right = true;
    1d90:	81 e0       	ldi	r24, 0x01	; 1
    1d92:	80 93 f0 01 	sts	0x01F0, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1d96:	81 e0       	ldi	r24, 0x01	; 1
    1d98:	80 93 6a 00 	sts	0x006A, r24
    1d9c:	4f c0       	rjmp	.+158    	; 0x1e3c <task_ACS+0x484>
					}
					else if(acs_event_counter >= ACS_REC_PULSES_RIGHT) { // receive min. ACS_REC_PULSES_RIGHT pulses
    1d9e:	80 91 06 02 	lds	r24, 0x0206
    1da2:	86 30       	cpi	r24, 0x06	; 6
    1da4:	48 f0       	brcs	.+18     	; 0x1db8 <task_ACS+0x400>
						acs_event_counter = 0;
    1da6:	10 92 06 02 	sts	0x0206, r1
						obstacle_right = true;
    1daa:	81 e0       	ldi	r24, 0x01	; 1
    1dac:	80 93 f0 01 	sts	0x01F0, r24
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1db0:	81 e0       	ldi	r24, 0x01	; 1
    1db2:	80 93 6a 00 	sts	0x006A, r24
    1db6:	42 c0       	rjmp	.+132    	; 0x1e3c <task_ACS+0x484>
					}
					else if(acs_detect_timeout++ >= ACS_TIMEOUT_RIGHT) { // Timeout?
    1db8:	80 91 8d 01 	lds	r24, 0x018D
    1dbc:	90 91 8e 01 	lds	r25, 0x018E
    1dc0:	9b 83       	std	Y+3, r25	; 0x03
    1dc2:	8a 83       	std	Y+2, r24	; 0x02
    1dc4:	19 82       	std	Y+1, r1	; 0x01
    1dc6:	2a 81       	ldd	r18, Y+2	; 0x02
    1dc8:	3b 81       	ldd	r19, Y+3	; 0x03
    1dca:	2e 30       	cpi	r18, 0x0E	; 14
    1dcc:	31 05       	cpc	r19, r1
    1dce:	10 f0       	brcs	.+4      	; 0x1dd4 <task_ACS+0x41c>
    1dd0:	31 e0       	ldi	r19, 0x01	; 1
    1dd2:	39 83       	std	Y+1, r19	; 0x01
    1dd4:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd6:	9b 81       	ldd	r25, Y+3	; 0x03
    1dd8:	01 96       	adiw	r24, 0x01	; 1
    1dda:	90 93 8e 01 	sts	0x018E, r25
    1dde:	80 93 8d 01 	sts	0x018D, r24
    1de2:	89 81       	ldd	r24, Y+1	; 0x01
    1de4:	88 23       	and	r24, r24
    1de6:	51 f1       	breq	.+84     	; 0x1e3c <task_ACS+0x484>
						obstacle_right = false;
    1de8:	10 92 f0 01 	sts	0x01F0, r1
						acs_state = ACS_STATE_IRCOMM_DELAY;
    1dec:	81 e0       	ldi	r24, 0x01	; 1
    1dee:	80 93 6a 00 	sts	0x006A, r24
						TIMSK &= ~(1 << OCIE2);
    1df2:	a9 e5       	ldi	r26, 0x59	; 89
    1df4:	b0 e0       	ldi	r27, 0x00	; 0
    1df6:	e9 e5       	ldi	r30, 0x59	; 89
    1df8:	f0 e0       	ldi	r31, 0x00	; 0
    1dfa:	80 81       	ld	r24, Z
    1dfc:	8f 77       	andi	r24, 0x7F	; 127
    1dfe:	8c 93       	st	X, r24
						IRCOMM_OFF();
    1e00:	a2 e3       	ldi	r26, 0x32	; 50
    1e02:	b0 e0       	ldi	r27, 0x00	; 0
    1e04:	e2 e3       	ldi	r30, 0x32	; 50
    1e06:	f0 e0       	ldi	r31, 0x00	; 0
    1e08:	80 81       	ld	r24, Z
    1e0a:	8f 77       	andi	r24, 0x7F	; 127
    1e0c:	8c 93       	st	X, r24
						PORTB |= ACS_L;
    1e0e:	a8 e3       	ldi	r26, 0x38	; 56
    1e10:	b0 e0       	ldi	r27, 0x00	; 0
    1e12:	e8 e3       	ldi	r30, 0x38	; 56
    1e14:	f0 e0       	ldi	r31, 0x00	; 0
    1e16:	80 81       	ld	r24, Z
    1e18:	80 64       	ori	r24, 0x40	; 64
    1e1a:	8c 93       	st	X, r24
						PORTC |= ACS_R;
    1e1c:	a5 e3       	ldi	r26, 0x35	; 53
    1e1e:	b0 e0       	ldi	r27, 0x00	; 0
    1e20:	e5 e3       	ldi	r30, 0x35	; 53
    1e22:	f0 e0       	ldi	r31, 0x00	; 0
    1e24:	80 81       	ld	r24, Z
    1e26:	80 68       	ori	r24, 0x80	; 128
    1e28:	8c 93       	st	X, r24
						acs_pulse = 0;
    1e2a:	10 92 b6 01 	sts	0x01B6, r1
    1e2e:	06 c0       	rjmp	.+12     	; 0x1e3c <task_ACS+0x484>
					}
				break;
			}
		}
		else { // RC5 reception detected...
			acs_detect_timeout = 0;
    1e30:	10 92 8e 01 	sts	0x018E, r1
    1e34:	10 92 8d 01 	sts	0x018D, r1
			acs_counter = 0;
    1e38:	10 92 8f 01 	sts	0x018F, r1
		}
		
		// Check for changes and call event handler if necessary:
		static uint8_t acs_l_tmp;
		static uint8_t acs_r_tmp;
		if(acs_l_tmp != obstacle_left || acs_r_tmp != obstacle_right) { // Did the ACS Status change?
    1e3c:	90 91 8c 01 	lds	r25, 0x018C
    1e40:	80 91 e7 01 	lds	r24, 0x01E7
    1e44:	98 17       	cp	r25, r24
    1e46:	31 f4       	brne	.+12     	; 0x1e54 <task_ACS+0x49c>
    1e48:	90 91 8b 01 	lds	r25, 0x018B
    1e4c:	80 91 f0 01 	lds	r24, 0x01F0
    1e50:	98 17       	cp	r25, r24
    1e52:	69 f0       	breq	.+26     	; 0x1e6e <task_ACS+0x4b6>
			acs_l_tmp = obstacle_left;   // Yes, update and call event handler...
    1e54:	80 91 e7 01 	lds	r24, 0x01E7
    1e58:	80 93 8c 01 	sts	0x018C, r24
			acs_r_tmp = obstacle_right;
    1e5c:	80 91 f0 01 	lds	r24, 0x01F0
    1e60:	80 93 8b 01 	sts	0x018B, r24
			ACS_stateChangedHandler();
    1e64:	e0 91 6d 00 	lds	r30, 0x006D
    1e68:	f0 91 6e 00 	lds	r31, 0x006E
    1e6c:	09 95       	icall
		}
		acs_timer = 0;
    1e6e:	10 92 ca 01 	sts	0x01CA, r1
    1e72:	10 92 c9 01 	sts	0x01C9, r1
	}
}
    1e76:	2e 96       	adiw	r28, 0x0e	; 14
    1e78:	0f b6       	in	r0, 0x3f	; 63
    1e7a:	f8 94       	cli
    1e7c:	de bf       	out	0x3e, r29	; 62
    1e7e:	0f be       	out	0x3f, r0	; 63
    1e80:	cd bf       	out	0x3d, r28	; 61
    1e82:	cf 91       	pop	r28
    1e84:	df 91       	pop	r29
    1e86:	08 95       	ret

00001e88 <disableACS>:
/**
 * Disables the ACS task.
 * ACS and IRCOMM Transmissions/Receptions will not work anymore.
 */
void disableACS(void)
{
    1e88:	df 93       	push	r29
    1e8a:	cf 93       	push	r28
    1e8c:	cd b7       	in	r28, 0x3d	; 61
    1e8e:	de b7       	in	r29, 0x3e	; 62
	acs_state = ACS_STATE_IDLE;
    1e90:	10 92 6a 00 	sts	0x006A, r1
	TIMSK &= ~(1 << OCIE2);
    1e94:	a9 e5       	ldi	r26, 0x59	; 89
    1e96:	b0 e0       	ldi	r27, 0x00	; 0
    1e98:	e9 e5       	ldi	r30, 0x59	; 89
    1e9a:	f0 e0       	ldi	r31, 0x00	; 0
    1e9c:	80 81       	ld	r24, Z
    1e9e:	8f 77       	andi	r24, 0x7F	; 127
    1ea0:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1ea2:	a2 e3       	ldi	r26, 0x32	; 50
    1ea4:	b0 e0       	ldi	r27, 0x00	; 0
    1ea6:	e2 e3       	ldi	r30, 0x32	; 50
    1ea8:	f0 e0       	ldi	r31, 0x00	; 0
    1eaa:	80 81       	ld	r24, Z
    1eac:	8f 77       	andi	r24, 0x7F	; 127
    1eae:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1eb0:	a8 e3       	ldi	r26, 0x38	; 56
    1eb2:	b0 e0       	ldi	r27, 0x00	; 0
    1eb4:	e8 e3       	ldi	r30, 0x38	; 56
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	80 64       	ori	r24, 0x40	; 64
    1ebc:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1ebe:	a5 e3       	ldi	r26, 0x35	; 53
    1ec0:	b0 e0       	ldi	r27, 0x00	; 0
    1ec2:	e5 e3       	ldi	r30, 0x35	; 53
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	80 81       	ld	r24, Z
    1ec8:	80 68       	ori	r24, 0x80	; 128
    1eca:	8c 93       	st	X, r24
	obstacle_right = false;
    1ecc:	10 92 f0 01 	sts	0x01F0, r1
	obstacle_left = false;
    1ed0:	10 92 e7 01 	sts	0x01E7, r1
}
    1ed4:	cf 91       	pop	r28
    1ed6:	df 91       	pop	r29
    1ed8:	08 95       	ret

00001eda <enableACS>:

/**
 * Enables the ACS task.
 */
void enableACS(void)
{
    1eda:	df 93       	push	r29
    1edc:	cf 93       	push	r28
    1ede:	cd b7       	in	r28, 0x3d	; 61
    1ee0:	de b7       	in	r29, 0x3e	; 62
	TIMSK &= ~(1 << OCIE2);
    1ee2:	a9 e5       	ldi	r26, 0x59	; 89
    1ee4:	b0 e0       	ldi	r27, 0x00	; 0
    1ee6:	e9 e5       	ldi	r30, 0x59	; 89
    1ee8:	f0 e0       	ldi	r31, 0x00	; 0
    1eea:	80 81       	ld	r24, Z
    1eec:	8f 77       	andi	r24, 0x7F	; 127
    1eee:	8c 93       	st	X, r24
	IRCOMM_OFF();
    1ef0:	a2 e3       	ldi	r26, 0x32	; 50
    1ef2:	b0 e0       	ldi	r27, 0x00	; 0
    1ef4:	e2 e3       	ldi	r30, 0x32	; 50
    1ef6:	f0 e0       	ldi	r31, 0x00	; 0
    1ef8:	80 81       	ld	r24, Z
    1efa:	8f 77       	andi	r24, 0x7F	; 127
    1efc:	8c 93       	st	X, r24
	PORTB |= ACS_L;
    1efe:	a8 e3       	ldi	r26, 0x38	; 56
    1f00:	b0 e0       	ldi	r27, 0x00	; 0
    1f02:	e8 e3       	ldi	r30, 0x38	; 56
    1f04:	f0 e0       	ldi	r31, 0x00	; 0
    1f06:	80 81       	ld	r24, Z
    1f08:	80 64       	ori	r24, 0x40	; 64
    1f0a:	8c 93       	st	X, r24
	PORTC |= ACS_R;
    1f0c:	a5 e3       	ldi	r26, 0x35	; 53
    1f0e:	b0 e0       	ldi	r27, 0x00	; 0
    1f10:	e5 e3       	ldi	r30, 0x35	; 53
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	80 81       	ld	r24, Z
    1f16:	80 68       	ori	r24, 0x80	; 128
    1f18:	8c 93       	st	X, r24
	obstacle_right = false;
    1f1a:	10 92 f0 01 	sts	0x01F0, r1
	obstacle_left = false;
    1f1e:	10 92 e7 01 	sts	0x01E7, r1
	acs_state = ACS_STATE_IRCOMM_DELAY;
    1f22:	81 e0       	ldi	r24, 0x01	; 1
    1f24:	80 93 6a 00 	sts	0x006A, r24
}
    1f28:	cf 91       	pop	r28
    1f2a:	df 91       	pop	r29
    1f2c:	08 95       	ret

00001f2e <setACSPwrOff>:
 *
 *			setACSPwrOff();
 *
 */
void setACSPwrOff(void)
{
    1f2e:	df 93       	push	r29
    1f30:	cf 93       	push	r28
    1f32:	cd b7       	in	r28, 0x3d	; 61
    1f34:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    1f36:	a1 e3       	ldi	r26, 0x31	; 49
    1f38:	b0 e0       	ldi	r27, 0x00	; 0
    1f3a:	e1 e3       	ldi	r30, 0x31	; 49
    1f3c:	f0 e0       	ldi	r31, 0x00	; 0
    1f3e:	80 81       	ld	r24, Z
    1f40:	8f 7b       	andi	r24, 0xBF	; 191
    1f42:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    1f44:	a2 e3       	ldi	r26, 0x32	; 50
    1f46:	b0 e0       	ldi	r27, 0x00	; 0
    1f48:	e2 e3       	ldi	r30, 0x32	; 50
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	80 81       	ld	r24, Z
    1f4e:	8f 7b       	andi	r24, 0xBF	; 191
    1f50:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    1f52:	a7 e3       	ldi	r26, 0x37	; 55
    1f54:	b0 e0       	ldi	r27, 0x00	; 0
    1f56:	e7 e3       	ldi	r30, 0x37	; 55
    1f58:	f0 e0       	ldi	r31, 0x00	; 0
    1f5a:	80 81       	ld	r24, Z
    1f5c:	87 7f       	andi	r24, 0xF7	; 247
    1f5e:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    1f60:	a8 e3       	ldi	r26, 0x38	; 56
    1f62:	b0 e0       	ldi	r27, 0x00	; 0
    1f64:	e8 e3       	ldi	r30, 0x38	; 56
    1f66:	f0 e0       	ldi	r31, 0x00	; 0
    1f68:	80 81       	ld	r24, Z
    1f6a:	87 7f       	andi	r24, 0xF7	; 247
    1f6c:	8c 93       	st	X, r24
	PORTB &= ~ACS_L;
    1f6e:	a8 e3       	ldi	r26, 0x38	; 56
    1f70:	b0 e0       	ldi	r27, 0x00	; 0
    1f72:	e8 e3       	ldi	r30, 0x38	; 56
    1f74:	f0 e0       	ldi	r31, 0x00	; 0
    1f76:	80 81       	ld	r24, Z
    1f78:	8f 7b       	andi	r24, 0xBF	; 191
    1f7a:	8c 93       	st	X, r24
	PORTC &= ~ACS_R;
    1f7c:	a5 e3       	ldi	r26, 0x35	; 53
    1f7e:	b0 e0       	ldi	r27, 0x00	; 0
    1f80:	e5 e3       	ldi	r30, 0x35	; 53
    1f82:	f0 e0       	ldi	r31, 0x00	; 0
    1f84:	80 81       	ld	r24, Z
    1f86:	8f 77       	andi	r24, 0x7F	; 127
    1f88:	8c 93       	st	X, r24
}
    1f8a:	cf 91       	pop	r28
    1f8c:	df 91       	pop	r29
    1f8e:	08 95       	ret

00001f90 <setACSPwrLow>:
 *
 *			setACSPwrLow();
 *
 */
void setACSPwrLow(void)
{
    1f90:	df 93       	push	r29
    1f92:	cf 93       	push	r28
    1f94:	cd b7       	in	r28, 0x3d	; 61
    1f96:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    1f98:	a1 e3       	ldi	r26, 0x31	; 49
    1f9a:	b0 e0       	ldi	r27, 0x00	; 0
    1f9c:	e1 e3       	ldi	r30, 0x31	; 49
    1f9e:	f0 e0       	ldi	r31, 0x00	; 0
    1fa0:	80 81       	ld	r24, Z
    1fa2:	80 64       	ori	r24, 0x40	; 64
    1fa4:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    1fa6:	a2 e3       	ldi	r26, 0x32	; 50
    1fa8:	b0 e0       	ldi	r27, 0x00	; 0
    1faa:	e2 e3       	ldi	r30, 0x32	; 50
    1fac:	f0 e0       	ldi	r31, 0x00	; 0
    1fae:	80 81       	ld	r24, Z
    1fb0:	80 64       	ori	r24, 0x40	; 64
    1fb2:	8c 93       	st	X, r24
	DDRB &= ~ACS_PWRH;
    1fb4:	a7 e3       	ldi	r26, 0x37	; 55
    1fb6:	b0 e0       	ldi	r27, 0x00	; 0
    1fb8:	e7 e3       	ldi	r30, 0x37	; 55
    1fba:	f0 e0       	ldi	r31, 0x00	; 0
    1fbc:	80 81       	ld	r24, Z
    1fbe:	87 7f       	andi	r24, 0xF7	; 247
    1fc0:	8c 93       	st	X, r24
	PORTB &= ~ACS_PWRH;
    1fc2:	a8 e3       	ldi	r26, 0x38	; 56
    1fc4:	b0 e0       	ldi	r27, 0x00	; 0
    1fc6:	e8 e3       	ldi	r30, 0x38	; 56
    1fc8:	f0 e0       	ldi	r31, 0x00	; 0
    1fca:	80 81       	ld	r24, Z
    1fcc:	87 7f       	andi	r24, 0xF7	; 247
    1fce:	8c 93       	st	X, r24
}
    1fd0:	cf 91       	pop	r28
    1fd2:	df 91       	pop	r29
    1fd4:	08 95       	ret

00001fd6 <setACSPwrMed>:
 *
 *			setACSPwrMed();
 *
 */
void setACSPwrMed(void)
{
    1fd6:	df 93       	push	r29
    1fd8:	cf 93       	push	r28
    1fda:	cd b7       	in	r28, 0x3d	; 61
    1fdc:	de b7       	in	r29, 0x3e	; 62
	DDRD &= ~ACS_PWR;
    1fde:	a1 e3       	ldi	r26, 0x31	; 49
    1fe0:	b0 e0       	ldi	r27, 0x00	; 0
    1fe2:	e1 e3       	ldi	r30, 0x31	; 49
    1fe4:	f0 e0       	ldi	r31, 0x00	; 0
    1fe6:	80 81       	ld	r24, Z
    1fe8:	8f 7b       	andi	r24, 0xBF	; 191
    1fea:	8c 93       	st	X, r24
	PORTD &= ~ACS_PWR;
    1fec:	a2 e3       	ldi	r26, 0x32	; 50
    1fee:	b0 e0       	ldi	r27, 0x00	; 0
    1ff0:	e2 e3       	ldi	r30, 0x32	; 50
    1ff2:	f0 e0       	ldi	r31, 0x00	; 0
    1ff4:	80 81       	ld	r24, Z
    1ff6:	8f 7b       	andi	r24, 0xBF	; 191
    1ff8:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    1ffa:	a7 e3       	ldi	r26, 0x37	; 55
    1ffc:	b0 e0       	ldi	r27, 0x00	; 0
    1ffe:	e7 e3       	ldi	r30, 0x37	; 55
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	80 81       	ld	r24, Z
    2004:	88 60       	ori	r24, 0x08	; 8
    2006:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    2008:	a8 e3       	ldi	r26, 0x38	; 56
    200a:	b0 e0       	ldi	r27, 0x00	; 0
    200c:	e8 e3       	ldi	r30, 0x38	; 56
    200e:	f0 e0       	ldi	r31, 0x00	; 0
    2010:	80 81       	ld	r24, Z
    2012:	88 60       	ori	r24, 0x08	; 8
    2014:	8c 93       	st	X, r24
}
    2016:	cf 91       	pop	r28
    2018:	df 91       	pop	r29
    201a:	08 95       	ret

0000201c <setACSPwrHigh>:
 *
 *			setACSPwrHigh();
 *
 */
void setACSPwrHigh(void)
{
    201c:	df 93       	push	r29
    201e:	cf 93       	push	r28
    2020:	cd b7       	in	r28, 0x3d	; 61
    2022:	de b7       	in	r29, 0x3e	; 62
	DDRD |= ACS_PWR;
    2024:	a1 e3       	ldi	r26, 0x31	; 49
    2026:	b0 e0       	ldi	r27, 0x00	; 0
    2028:	e1 e3       	ldi	r30, 0x31	; 49
    202a:	f0 e0       	ldi	r31, 0x00	; 0
    202c:	80 81       	ld	r24, Z
    202e:	80 64       	ori	r24, 0x40	; 64
    2030:	8c 93       	st	X, r24
	PORTD |= ACS_PWR;
    2032:	a2 e3       	ldi	r26, 0x32	; 50
    2034:	b0 e0       	ldi	r27, 0x00	; 0
    2036:	e2 e3       	ldi	r30, 0x32	; 50
    2038:	f0 e0       	ldi	r31, 0x00	; 0
    203a:	80 81       	ld	r24, Z
    203c:	80 64       	ori	r24, 0x40	; 64
    203e:	8c 93       	st	X, r24
	DDRB |= ACS_PWRH;
    2040:	a7 e3       	ldi	r26, 0x37	; 55
    2042:	b0 e0       	ldi	r27, 0x00	; 0
    2044:	e7 e3       	ldi	r30, 0x37	; 55
    2046:	f0 e0       	ldi	r31, 0x00	; 0
    2048:	80 81       	ld	r24, Z
    204a:	88 60       	ori	r24, 0x08	; 8
    204c:	8c 93       	st	X, r24
	PORTB |= ACS_PWRH;
    204e:	a8 e3       	ldi	r26, 0x38	; 56
    2050:	b0 e0       	ldi	r27, 0x00	; 0
    2052:	e8 e3       	ldi	r30, 0x38	; 56
    2054:	f0 e0       	ldi	r31, 0x00	; 0
    2056:	80 81       	ld	r24, Z
    2058:	88 60       	ori	r24, 0x08	; 8
    205a:	8c 93       	st	X, r24
}
    205c:	cf 91       	pop	r28
    205e:	df 91       	pop	r29
    2060:	08 95       	ret

00002062 <powerON>:

/*****************************************************************************/
// 

void powerON(void) 
{ 
    2062:	df 93       	push	r29
    2064:	cf 93       	push	r28
    2066:	cd b7       	in	r28, 0x3d	; 61
    2068:	de b7       	in	r29, 0x3e	; 62
	PORTB |= PWRON;
    206a:	a8 e3       	ldi	r26, 0x38	; 56
    206c:	b0 e0       	ldi	r27, 0x00	; 0
    206e:	e8 e3       	ldi	r30, 0x38	; 56
    2070:	f0 e0       	ldi	r31, 0x00	; 0
    2072:	80 81       	ld	r24, Z
    2074:	80 61       	ori	r24, 0x10	; 16
    2076:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    2078:	80 91 bc 01 	lds	r24, 0x01BC
    207c:	84 30       	cpi	r24, 0x04	; 4
    207e:	18 f4       	brcc	.+6      	; 0x2086 <powerON+0x24>
			leds_on = 3;
    2080:	83 e0       	ldi	r24, 0x03	; 3
    2082:	80 93 bc 01 	sts	0x01BC, r24
	#endif
}
    2086:	cf 91       	pop	r28
    2088:	df 91       	pop	r29
    208a:	08 95       	ret

0000208c <powerOFF>:

void powerOFF(void)
{
    208c:	df 93       	push	r29
    208e:	cf 93       	push	r28
    2090:	00 d0       	rcall	.+0      	; 0x2092 <powerOFF+0x6>
    2092:	cd b7       	in	r28, 0x3d	; 61
    2094:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~PWRON;
    2096:	a8 e3       	ldi	r26, 0x38	; 56
    2098:	b0 e0       	ldi	r27, 0x00	; 0
    209a:	e8 e3       	ldi	r30, 0x38	; 56
    209c:	f0 e0       	ldi	r31, 0x00	; 0
    209e:	80 81       	ld	r24, Z
    20a0:	8f 7e       	andi	r24, 0xEF	; 239
    20a2:	8c 93       	st	X, r24
	#ifdef POWER_ON_WARNING
		if(leds_on < 4)
    20a4:	80 91 bc 01 	lds	r24, 0x01BC
    20a8:	84 30       	cpi	r24, 0x04	; 4
    20aa:	90 f4       	brcc	.+36     	; 0x20d0 <powerOFF+0x44>
			leds_on = (leds_on ? 1 : (statusLEDs.byte && 1));
    20ac:	80 91 bc 01 	lds	r24, 0x01BC
    20b0:	88 23       	and	r24, r24
    20b2:	21 f4       	brne	.+8      	; 0x20bc <powerOFF+0x30>
    20b4:	80 91 a7 01 	lds	r24, 0x01A7
    20b8:	88 23       	and	r24, r24
    20ba:	29 f0       	breq	.+10     	; 0x20c6 <powerOFF+0x3a>
    20bc:	81 e0       	ldi	r24, 0x01	; 1
    20be:	90 e0       	ldi	r25, 0x00	; 0
    20c0:	9a 83       	std	Y+2, r25	; 0x02
    20c2:	89 83       	std	Y+1, r24	; 0x01
    20c4:	02 c0       	rjmp	.+4      	; 0x20ca <powerOFF+0x3e>
    20c6:	1a 82       	std	Y+2, r1	; 0x02
    20c8:	19 82       	std	Y+1, r1	; 0x01
    20ca:	89 81       	ldd	r24, Y+1	; 0x01
    20cc:	80 93 bc 01 	sts	0x01BC, r24
	#endif
}
    20d0:	0f 90       	pop	r0
    20d2:	0f 90       	pop	r0
    20d4:	cf 91       	pop	r28
    20d6:	df 91       	pop	r29
    20d8:	08 95       	ret

000020da <__vector_10>:
 *
 * By default, it runs at 10kHz which means this ISR is called
 * every ~100µs! This is nice for all kinds of timing stuff!
 */
ISR (TIMER0_COMP_vect)
{
    20da:	1f 92       	push	r1
    20dc:	0f 92       	push	r0
    20de:	0f b6       	in	r0, 0x3f	; 63
    20e0:	0f 92       	push	r0
    20e2:	11 24       	eor	r1, r1
    20e4:	2f 93       	push	r18
    20e6:	3f 93       	push	r19
    20e8:	5f 93       	push	r21
    20ea:	6f 93       	push	r22
    20ec:	7f 93       	push	r23
    20ee:	8f 93       	push	r24
    20f0:	9f 93       	push	r25
    20f2:	af 93       	push	r26
    20f4:	bf 93       	push	r27
    20f6:	ef 93       	push	r30
    20f8:	ff 93       	push	r31
    20fa:	df 93       	push	r29
    20fc:	cf 93       	push	r28
    20fe:	cd b7       	in	r28, 0x3d	; 61
    2100:	de b7       	in	r29, 0x3e	; 62
    2102:	2b 97       	sbiw	r28, 0x0b	; 11
    2104:	de bf       	out	0x3e, r29	; 62
    2106:	cd bf       	out	0x3d, r28	; 61
	#ifdef POWER_ON_WARNING
		static uint16_t leds_on_timer = 0;
	#endif
	
	// 16bit timer (100µs resolution)
	timer++;
    2108:	80 91 a2 01 	lds	r24, 0x01A2
    210c:	90 91 a3 01 	lds	r25, 0x01A3
    2110:	01 96       	adiw	r24, 0x01	; 1
    2112:	90 93 a3 01 	sts	0x01A3, r25
    2116:	80 93 a2 01 	sts	0x01A2, r24
	
	// Blocking delay (100µs):
	delay_timer++;
    211a:	80 91 fd 01 	lds	r24, 0x01FD
    211e:	8f 5f       	subi	r24, 0xFF	; 255
    2120:	80 93 fd 01 	sts	0x01FD, r24
	
	// All 1ms based timing stuff
	if(ms_timer++ >= 9) { // 10 * 100µs = 1ms, >= 9 because 0..9 = 10 counts
    2124:	20 91 00 02 	lds	r18, 0x0200
    2128:	2b 87       	std	Y+11, r18	; 0x0b
    212a:	1a 86       	std	Y+10, r1	; 0x0a
    212c:	8b 85       	ldd	r24, Y+11	; 0x0b
    212e:	89 30       	cpi	r24, 0x09	; 9
    2130:	10 f0       	brcs	.+4      	; 0x2136 <__vector_10+0x5c>
    2132:	91 e0       	ldi	r25, 0x01	; 1
    2134:	9a 87       	std	Y+10, r25	; 0x0a
    2136:	8b 85       	ldd	r24, Y+11	; 0x0b
    2138:	8f 5f       	subi	r24, 0xFF	; 255
    213a:	80 93 00 02 	sts	0x0200, r24
    213e:	2a 85       	ldd	r18, Y+10	; 0x0a
    2140:	22 23       	and	r18, r18
    2142:	09 f4       	brne	.+2      	; 0x2146 <__vector_10+0x6c>
    2144:	ec c1       	rjmp	.+984    	; 0x251e <__vector_10+0x444>
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
    2146:	80 91 d5 01 	lds	r24, 0x01D5
    214a:	88 2f       	mov	r24, r24
    214c:	90 e0       	ldi	r25, 0x00	; 0
    214e:	81 70       	andi	r24, 0x01	; 1
    2150:	90 70       	andi	r25, 0x00	; 0
    2152:	88 23       	and	r24, r24
    2154:	49 f0       	breq	.+18     	; 0x2168 <__vector_10+0x8e>
			stopwatches.watch1++;
    2156:	80 91 d6 01 	lds	r24, 0x01D6
    215a:	90 91 d7 01 	lds	r25, 0x01D7
    215e:	01 96       	adiw	r24, 0x01	; 1
    2160:	90 93 d7 01 	sts	0x01D7, r25
    2164:	80 93 d6 01 	sts	0x01D6, r24
		if(stopwatches.watches & STOPWATCH2)
    2168:	80 91 d5 01 	lds	r24, 0x01D5
    216c:	88 2f       	mov	r24, r24
    216e:	90 e0       	ldi	r25, 0x00	; 0
    2170:	82 70       	andi	r24, 0x02	; 2
    2172:	90 70       	andi	r25, 0x00	; 0
    2174:	00 97       	sbiw	r24, 0x00	; 0
    2176:	49 f0       	breq	.+18     	; 0x218a <__vector_10+0xb0>
			stopwatches.watch2++;
    2178:	80 91 d8 01 	lds	r24, 0x01D8
    217c:	90 91 d9 01 	lds	r25, 0x01D9
    2180:	01 96       	adiw	r24, 0x01	; 1
    2182:	90 93 d9 01 	sts	0x01D9, r25
    2186:	80 93 d8 01 	sts	0x01D8, r24
		if(stopwatches.watches & STOPWATCH3)
    218a:	80 91 d5 01 	lds	r24, 0x01D5
    218e:	88 2f       	mov	r24, r24
    2190:	90 e0       	ldi	r25, 0x00	; 0
    2192:	84 70       	andi	r24, 0x04	; 4
    2194:	90 70       	andi	r25, 0x00	; 0
    2196:	00 97       	sbiw	r24, 0x00	; 0
    2198:	49 f0       	breq	.+18     	; 0x21ac <__vector_10+0xd2>
			stopwatches.watch3++;
    219a:	80 91 da 01 	lds	r24, 0x01DA
    219e:	90 91 db 01 	lds	r25, 0x01DB
    21a2:	01 96       	adiw	r24, 0x01	; 1
    21a4:	90 93 db 01 	sts	0x01DB, r25
    21a8:	80 93 da 01 	sts	0x01DA, r24
		if(stopwatches.watches & STOPWATCH4)
    21ac:	80 91 d5 01 	lds	r24, 0x01D5
    21b0:	88 2f       	mov	r24, r24
    21b2:	90 e0       	ldi	r25, 0x00	; 0
    21b4:	88 70       	andi	r24, 0x08	; 8
    21b6:	90 70       	andi	r25, 0x00	; 0
    21b8:	00 97       	sbiw	r24, 0x00	; 0
    21ba:	49 f0       	breq	.+18     	; 0x21ce <__vector_10+0xf4>
			stopwatches.watch4++;
    21bc:	80 91 dc 01 	lds	r24, 0x01DC
    21c0:	90 91 dd 01 	lds	r25, 0x01DD
    21c4:	01 96       	adiw	r24, 0x01	; 1
    21c6:	90 93 dd 01 	sts	0x01DD, r25
    21ca:	80 93 dc 01 	sts	0x01DC, r24
		if(stopwatches.watches & STOPWATCH5)
    21ce:	80 91 d5 01 	lds	r24, 0x01D5
    21d2:	88 2f       	mov	r24, r24
    21d4:	90 e0       	ldi	r25, 0x00	; 0
    21d6:	80 71       	andi	r24, 0x10	; 16
    21d8:	90 70       	andi	r25, 0x00	; 0
    21da:	00 97       	sbiw	r24, 0x00	; 0
    21dc:	49 f0       	breq	.+18     	; 0x21f0 <__vector_10+0x116>
			stopwatches.watch5++;
    21de:	80 91 de 01 	lds	r24, 0x01DE
    21e2:	90 91 df 01 	lds	r25, 0x01DF
    21e6:	01 96       	adiw	r24, 0x01	; 1
    21e8:	90 93 df 01 	sts	0x01DF, r25
    21ec:	80 93 de 01 	sts	0x01DE, r24
		if(stopwatches.watches & STOPWATCH6)
    21f0:	80 91 d5 01 	lds	r24, 0x01D5
    21f4:	88 2f       	mov	r24, r24
    21f6:	90 e0       	ldi	r25, 0x00	; 0
    21f8:	80 72       	andi	r24, 0x20	; 32
    21fa:	90 70       	andi	r25, 0x00	; 0
    21fc:	00 97       	sbiw	r24, 0x00	; 0
    21fe:	49 f0       	breq	.+18     	; 0x2212 <__vector_10+0x138>
			stopwatches.watch6++;
    2200:	80 91 e0 01 	lds	r24, 0x01E0
    2204:	90 91 e1 01 	lds	r25, 0x01E1
    2208:	01 96       	adiw	r24, 0x01	; 1
    220a:	90 93 e1 01 	sts	0x01E1, r25
    220e:	80 93 e0 01 	sts	0x01E0, r24
		if(stopwatches.watches & STOPWATCH7)
    2212:	80 91 d5 01 	lds	r24, 0x01D5
    2216:	88 2f       	mov	r24, r24
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	80 74       	andi	r24, 0x40	; 64
    221c:	90 70       	andi	r25, 0x00	; 0
    221e:	00 97       	sbiw	r24, 0x00	; 0
    2220:	49 f0       	breq	.+18     	; 0x2234 <__vector_10+0x15a>
			stopwatches.watch7++;
    2222:	80 91 e2 01 	lds	r24, 0x01E2
    2226:	90 91 e3 01 	lds	r25, 0x01E3
    222a:	01 96       	adiw	r24, 0x01	; 1
    222c:	90 93 e3 01 	sts	0x01E3, r25
    2230:	80 93 e2 01 	sts	0x01E2, r24
		if(stopwatches.watches & STOPWATCH8)
    2234:	80 91 d5 01 	lds	r24, 0x01D5
    2238:	88 23       	and	r24, r24
    223a:	4c f4       	brge	.+18     	; 0x224e <__vector_10+0x174>
			stopwatches.watch8++;
    223c:	80 91 e4 01 	lds	r24, 0x01E4
    2240:	90 91 e5 01 	lds	r25, 0x01E5
    2244:	01 96       	adiw	r24, 0x01	; 1
    2246:	90 93 e5 01 	sts	0x01E5, r25
    224a:	80 93 e4 01 	sts	0x01E4, r24

		// Speed measurement timer
		if(speed_timer++ > SPEED_TIMER_BASE) {
    224e:	80 91 f1 01 	lds	r24, 0x01F1
    2252:	89 87       	std	Y+9, r24	; 0x09
    2254:	18 86       	std	Y+8, r1	; 0x08
    2256:	99 85       	ldd	r25, Y+9	; 0x09
    2258:	99 3c       	cpi	r25, 0xC9	; 201
    225a:	10 f0       	brcs	.+4      	; 0x2260 <__vector_10+0x186>
    225c:	21 e0       	ldi	r18, 0x01	; 1
    225e:	28 87       	std	Y+8, r18	; 0x08
    2260:	89 85       	ldd	r24, Y+9	; 0x09
    2262:	8f 5f       	subi	r24, 0xFF	; 255
    2264:	80 93 f1 01 	sts	0x01F1, r24
    2268:	88 85       	ldd	r24, Y+8	; 0x08
    226a:	88 23       	and	r24, r24
    226c:	e9 f0       	breq	.+58     	; 0x22a8 <__vector_10+0x1ce>
			mright_speed = mright_counter;
    226e:	80 91 cf 01 	lds	r24, 0x01CF
    2272:	90 91 d0 01 	lds	r25, 0x01D0
    2276:	90 93 02 02 	sts	0x0202, r25
    227a:	80 93 01 02 	sts	0x0201, r24
			mleft_speed = mleft_counter;
    227e:	80 91 f9 01 	lds	r24, 0x01F9
    2282:	90 91 fa 01 	lds	r25, 0x01FA
    2286:	90 93 c0 01 	sts	0x01C0, r25
    228a:	80 93 bf 01 	sts	0x01BF, r24
			mright_counter = 0;
    228e:	10 92 d0 01 	sts	0x01D0, r1
    2292:	10 92 cf 01 	sts	0x01CF, r1
			mleft_counter = 0;
    2296:	10 92 fa 01 	sts	0x01FA, r1
    229a:	10 92 f9 01 	sts	0x01F9, r1
			motor_control = true;
    229e:	81 e0       	ldi	r24, 0x01	; 1
    22a0:	80 93 bb 01 	sts	0x01BB, r24
			speed_timer = 0;
    22a4:	10 92 f1 01 	sts	0x01F1, r1
		}
		
		// Power on LED flashing:
		#ifdef POWER_ON_WARNING
			if(leds_on < 3) {
    22a8:	80 91 bc 01 	lds	r24, 0x01BC
    22ac:	83 30       	cpi	r24, 0x03	; 3
    22ae:	08 f0       	brcs	.+2      	; 0x22b2 <__vector_10+0x1d8>
    22b0:	a3 c0       	rjmp	.+326    	; 0x23f8 <__vector_10+0x31e>
				if(leds_on == 2) {
    22b2:	80 91 bc 01 	lds	r24, 0x01BC
    22b6:	82 30       	cpi	r24, 0x02	; 2
    22b8:	09 f0       	breq	.+2      	; 0x22bc <__vector_10+0x1e2>
    22ba:	6b c0       	rjmp	.+214    	; 0x2392 <__vector_10+0x2b8>
					if(!statusLEDs.byte) {
    22bc:	80 91 a7 01 	lds	r24, 0x01A7
    22c0:	88 23       	and	r24, r24
    22c2:	09 f0       	breq	.+2      	; 0x22c6 <__vector_10+0x1ec>
    22c4:	4b c0       	rjmp	.+150    	; 0x235c <__vector_10+0x282>
						if(leds_on_timer++ % 200 == 0) {
    22c6:	80 91 94 01 	lds	r24, 0x0194
    22ca:	90 91 95 01 	lds	r25, 0x0195
    22ce:	9f 83       	std	Y+7, r25	; 0x07
    22d0:	8e 83       	std	Y+6, r24	; 0x06
    22d2:	28 ec       	ldi	r18, 0xC8	; 200
    22d4:	30 e0       	ldi	r19, 0x00	; 0
    22d6:	8e 81       	ldd	r24, Y+6	; 0x06
    22d8:	9f 81       	ldd	r25, Y+7	; 0x07
    22da:	b9 01       	movw	r22, r18
    22dc:	0e 94 b7 1c 	call	0x396e	; 0x396e <__udivmodhi4>
    22e0:	1d 82       	std	Y+5, r1	; 0x05
    22e2:	00 97       	sbiw	r24, 0x00	; 0
    22e4:	11 f4       	brne	.+4      	; 0x22ea <__vector_10+0x210>
    22e6:	91 e0       	ldi	r25, 0x01	; 1
    22e8:	9d 83       	std	Y+5, r25	; 0x05
    22ea:	8e 81       	ldd	r24, Y+6	; 0x06
    22ec:	9f 81       	ldd	r25, Y+7	; 0x07
    22ee:	01 96       	adiw	r24, 0x01	; 1
    22f0:	90 93 95 01 	sts	0x0195, r25
    22f4:	80 93 94 01 	sts	0x0194, r24
    22f8:	2d 81       	ldd	r18, Y+5	; 0x05
    22fa:	22 23       	and	r18, r18
    22fc:	09 f4       	brne	.+2      	; 0x2300 <__vector_10+0x226>
    22fe:	7c c0       	rjmp	.+248    	; 0x23f8 <__vector_10+0x31e>
							if(leds_on_timer > POWER_ON_SHOW_TIME) {
    2300:	80 91 94 01 	lds	r24, 0x0194
    2304:	90 91 95 01 	lds	r25, 0x0195
    2308:	2f e0       	ldi	r18, 0x0F	; 15
    230a:	81 3a       	cpi	r24, 0xA1	; 161
    230c:	92 07       	cpc	r25, r18
    230e:	a8 f0       	brcs	.+42     	; 0x233a <__vector_10+0x260>
								DDRB &= ~SL5; 
    2310:	a7 e3       	ldi	r26, 0x37	; 55
    2312:	b0 e0       	ldi	r27, 0x00	; 0
    2314:	e7 e3       	ldi	r30, 0x37	; 55
    2316:	f0 e0       	ldi	r31, 0x00	; 0
    2318:	80 81       	ld	r24, Z
    231a:	8d 7f       	andi	r24, 0xFD	; 253
    231c:	8c 93       	st	X, r24
								PORTB &= ~SL5;
    231e:	a8 e3       	ldi	r26, 0x38	; 56
    2320:	b0 e0       	ldi	r27, 0x00	; 0
    2322:	e8 e3       	ldi	r30, 0x38	; 56
    2324:	f0 e0       	ldi	r31, 0x00	; 0
    2326:	80 81       	ld	r24, Z
    2328:	8d 7f       	andi	r24, 0xFD	; 253
    232a:	8c 93       	st	X, r24
								leds_on = 0;
    232c:	10 92 bc 01 	sts	0x01BC, r1
								leds_on_timer = 0;
    2330:	10 92 95 01 	sts	0x0195, r1
    2334:	10 92 94 01 	sts	0x0194, r1
    2338:	5f c0       	rjmp	.+190    	; 0x23f8 <__vector_10+0x31e>
							}
							else {
								DDRB ^= SL5; 
    233a:	a7 e3       	ldi	r26, 0x37	; 55
    233c:	b0 e0       	ldi	r27, 0x00	; 0
    233e:	e7 e3       	ldi	r30, 0x37	; 55
    2340:	f0 e0       	ldi	r31, 0x00	; 0
    2342:	90 81       	ld	r25, Z
    2344:	82 e0       	ldi	r24, 0x02	; 2
    2346:	89 27       	eor	r24, r25
    2348:	8c 93       	st	X, r24
								PORTB ^= SL5;
    234a:	a8 e3       	ldi	r26, 0x38	; 56
    234c:	b0 e0       	ldi	r27, 0x00	; 0
    234e:	e8 e3       	ldi	r30, 0x38	; 56
    2350:	f0 e0       	ldi	r31, 0x00	; 0
    2352:	90 81       	ld	r25, Z
    2354:	82 e0       	ldi	r24, 0x02	; 2
    2356:	89 27       	eor	r24, r25
    2358:	8c 93       	st	X, r24
    235a:	4e c0       	rjmp	.+156    	; 0x23f8 <__vector_10+0x31e>
							}
						}
					}
					else {
						if(!statusLEDs.LED5) {
    235c:	80 91 a7 01 	lds	r24, 0x01A7
    2360:	80 71       	andi	r24, 0x10	; 16
    2362:	88 23       	and	r24, r24
    2364:	71 f4       	brne	.+28     	; 0x2382 <__vector_10+0x2a8>
							DDRB &= ~SL5; 
    2366:	a7 e3       	ldi	r26, 0x37	; 55
    2368:	b0 e0       	ldi	r27, 0x00	; 0
    236a:	e7 e3       	ldi	r30, 0x37	; 55
    236c:	f0 e0       	ldi	r31, 0x00	; 0
    236e:	80 81       	ld	r24, Z
    2370:	8d 7f       	andi	r24, 0xFD	; 253
    2372:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    2374:	a8 e3       	ldi	r26, 0x38	; 56
    2376:	b0 e0       	ldi	r27, 0x00	; 0
    2378:	e8 e3       	ldi	r30, 0x38	; 56
    237a:	f0 e0       	ldi	r31, 0x00	; 0
    237c:	80 81       	ld	r24, Z
    237e:	8d 7f       	andi	r24, 0xFD	; 253
    2380:	8c 93       	st	X, r24
						}
						leds_on_timer = 0;
    2382:	10 92 95 01 	sts	0x0195, r1
    2386:	10 92 94 01 	sts	0x0194, r1
						leds_on = 1;
    238a:	81 e0       	ldi	r24, 0x01	; 1
    238c:	80 93 bc 01 	sts	0x01BC, r24
    2390:	33 c0       	rjmp	.+102    	; 0x23f8 <__vector_10+0x31e>
					}
				}
				else if(leds_on_timer > POWER_ON_WAIT_TIME) {
    2392:	80 91 94 01 	lds	r24, 0x0194
    2396:	90 91 95 01 	lds	r25, 0x0195
    239a:	2e e2       	ldi	r18, 0x2E	; 46
    239c:	81 3e       	cpi	r24, 0xE1	; 225
    239e:	92 07       	cpc	r25, r18
    23a0:	10 f1       	brcs	.+68     	; 0x23e6 <__vector_10+0x30c>
					if(leds_on == 1) {
    23a2:	80 91 bc 01 	lds	r24, 0x01BC
    23a6:	81 30       	cpi	r24, 0x01	; 1
    23a8:	b1 f4       	brne	.+44     	; 0x23d6 <__vector_10+0x2fc>
						leds_on = 0;
    23aa:	10 92 bc 01 	sts	0x01BC, r1
						if(!statusLEDs.LED5) {
    23ae:	80 91 a7 01 	lds	r24, 0x01A7
    23b2:	80 71       	andi	r24, 0x10	; 16
    23b4:	88 23       	and	r24, r24
    23b6:	91 f4       	brne	.+36     	; 0x23dc <__vector_10+0x302>
							DDRB &= ~SL5; 
    23b8:	a7 e3       	ldi	r26, 0x37	; 55
    23ba:	b0 e0       	ldi	r27, 0x00	; 0
    23bc:	e7 e3       	ldi	r30, 0x37	; 55
    23be:	f0 e0       	ldi	r31, 0x00	; 0
    23c0:	80 81       	ld	r24, Z
    23c2:	8d 7f       	andi	r24, 0xFD	; 253
    23c4:	8c 93       	st	X, r24
							PORTB &= ~SL5;
    23c6:	a8 e3       	ldi	r26, 0x38	; 56
    23c8:	b0 e0       	ldi	r27, 0x00	; 0
    23ca:	e8 e3       	ldi	r30, 0x38	; 56
    23cc:	f0 e0       	ldi	r31, 0x00	; 0
    23ce:	80 81       	ld	r24, Z
    23d0:	8d 7f       	andi	r24, 0xFD	; 253
    23d2:	8c 93       	st	X, r24
    23d4:	03 c0       	rjmp	.+6      	; 0x23dc <__vector_10+0x302>
						}
					}
					else 
						leds_on = 2;
    23d6:	82 e0       	ldi	r24, 0x02	; 2
    23d8:	80 93 bc 01 	sts	0x01BC, r24
					leds_on_timer = 0;
    23dc:	10 92 95 01 	sts	0x0195, r1
    23e0:	10 92 94 01 	sts	0x0194, r1
    23e4:	09 c0       	rjmp	.+18     	; 0x23f8 <__vector_10+0x31e>
				}
				else
					leds_on_timer++;
    23e6:	80 91 94 01 	lds	r24, 0x0194
    23ea:	90 91 95 01 	lds	r25, 0x0195
    23ee:	01 96       	adiw	r24, 0x01	; 1
    23f0:	90 93 95 01 	sts	0x0195, r25
    23f4:	80 93 94 01 	sts	0x0194, r24
			}
		#endif

		// ACS timer:
		if(acs_timer < (ACS_UPDATE_INTERVAL+1))
    23f8:	80 91 c9 01 	lds	r24, 0x01C9
    23fc:	90 91 ca 01 	lds	r25, 0x01CA
    2400:	83 30       	cpi	r24, 0x03	; 3
    2402:	91 05       	cpc	r25, r1
    2404:	48 f4       	brcc	.+18     	; 0x2418 <__vector_10+0x33e>
			acs_timer++;	
    2406:	80 91 c9 01 	lds	r24, 0x01C9
    240a:	90 91 ca 01 	lds	r25, 0x01CA
    240e:	01 96       	adiw	r24, 0x01	; 1
    2410:	90 93 ca 01 	sts	0x01CA, r25
    2414:	80 93 c9 01 	sts	0x01C9, r24

		// Overcurrent measurement timer
		if(overcurrent_timer < 55)
    2418:	80 91 e9 01 	lds	r24, 0x01E9
    241c:	87 33       	cpi	r24, 0x37	; 55
    241e:	28 f4       	brcc	.+10     	; 0x242a <__vector_10+0x350>
			overcurrent_timer++;
    2420:	80 91 e9 01 	lds	r24, 0x01E9
    2424:	8f 5f       	subi	r24, 0xFF	; 255
    2426:	80 93 e9 01 	sts	0x01E9, r24
		
		// Bumper check timer
		if(bumper_timer < 52)
    242a:	80 91 f4 01 	lds	r24, 0x01F4
    242e:	84 33       	cpi	r24, 0x34	; 52
    2430:	28 f4       	brcc	.+10     	; 0x243c <__vector_10+0x362>
			bumper_timer++;		
    2432:	80 91 f4 01 	lds	r24, 0x01F4
    2436:	8f 5f       	subi	r24, 0xFF	; 255
    2438:	80 93 f4 01 	sts	0x01F4, r24
		
		// Soft PWM adjustment and automatic PWM shutdown if motor power is 0:
		if(speed_adjust_timer++ > 2) {
    243c:	80 91 ef 01 	lds	r24, 0x01EF
    2440:	8c 83       	std	Y+4, r24	; 0x04
    2442:	1b 82       	std	Y+3, r1	; 0x03
    2444:	9c 81       	ldd	r25, Y+4	; 0x04
    2446:	93 30       	cpi	r25, 0x03	; 3
    2448:	10 f0       	brcs	.+4      	; 0x244e <__vector_10+0x374>
    244a:	21 e0       	ldi	r18, 0x01	; 1
    244c:	2b 83       	std	Y+3, r18	; 0x03
    244e:	8c 81       	ldd	r24, Y+4	; 0x04
    2450:	8f 5f       	subi	r24, 0xFF	; 255
    2452:	80 93 ef 01 	sts	0x01EF, r24
    2456:	8b 81       	ldd	r24, Y+3	; 0x03
    2458:	88 23       	and	r24, r24
    245a:	09 f4       	brne	.+2      	; 0x245e <__vector_10+0x384>
    245c:	5e c0       	rjmp	.+188    	; 0x251a <__vector_10+0x440>
			if(mright_ptmp != mright_power) {
    245e:	80 91 ea 01 	lds	r24, 0x01EA
    2462:	28 2f       	mov	r18, r24
    2464:	30 e0       	ldi	r19, 0x00	; 0
    2466:	80 91 cd 01 	lds	r24, 0x01CD
    246a:	90 91 ce 01 	lds	r25, 0x01CE
    246e:	28 17       	cp	r18, r24
    2470:	39 07       	cpc	r19, r25
    2472:	d9 f0       	breq	.+54     	; 0x24aa <__vector_10+0x3d0>
				if(mright_ptmp < mright_power) 
    2474:	80 91 ea 01 	lds	r24, 0x01EA
    2478:	28 2f       	mov	r18, r24
    247a:	30 e0       	ldi	r19, 0x00	; 0
    247c:	80 91 cd 01 	lds	r24, 0x01CD
    2480:	90 91 ce 01 	lds	r25, 0x01CE
    2484:	28 17       	cp	r18, r24
    2486:	39 07       	cpc	r19, r25
    2488:	34 f4       	brge	.+12     	; 0x2496 <__vector_10+0x3bc>
					mright_ptmp++;
    248a:	80 91 ea 01 	lds	r24, 0x01EA
    248e:	8f 5f       	subi	r24, 0xFF	; 255
    2490:	80 93 ea 01 	sts	0x01EA, r24
    2494:	05 c0       	rjmp	.+10     	; 0x24a0 <__vector_10+0x3c6>
				else 
					mright_ptmp--;
    2496:	80 91 ea 01 	lds	r24, 0x01EA
    249a:	81 50       	subi	r24, 0x01	; 1
    249c:	80 93 ea 01 	sts	0x01EA, r24
				OCR1AL = mright_ptmp;
    24a0:	ea e4       	ldi	r30, 0x4A	; 74
    24a2:	f0 e0       	ldi	r31, 0x00	; 0
    24a4:	80 91 ea 01 	lds	r24, 0x01EA
    24a8:	80 83       	st	Z, r24
			}
			if(mleft_ptmp != mleft_power) {
    24aa:	80 91 0c 02 	lds	r24, 0x020C
    24ae:	28 2f       	mov	r18, r24
    24b0:	30 e0       	ldi	r19, 0x00	; 0
    24b2:	80 91 bd 01 	lds	r24, 0x01BD
    24b6:	90 91 be 01 	lds	r25, 0x01BE
    24ba:	28 17       	cp	r18, r24
    24bc:	39 07       	cpc	r19, r25
    24be:	d9 f0       	breq	.+54     	; 0x24f6 <__vector_10+0x41c>
				if(mleft_ptmp < mleft_power) 
    24c0:	80 91 0c 02 	lds	r24, 0x020C
    24c4:	28 2f       	mov	r18, r24
    24c6:	30 e0       	ldi	r19, 0x00	; 0
    24c8:	80 91 bd 01 	lds	r24, 0x01BD
    24cc:	90 91 be 01 	lds	r25, 0x01BE
    24d0:	28 17       	cp	r18, r24
    24d2:	39 07       	cpc	r19, r25
    24d4:	34 f4       	brge	.+12     	; 0x24e2 <__vector_10+0x408>
					mleft_ptmp++;
    24d6:	80 91 0c 02 	lds	r24, 0x020C
    24da:	8f 5f       	subi	r24, 0xFF	; 255
    24dc:	80 93 0c 02 	sts	0x020C, r24
    24e0:	05 c0       	rjmp	.+10     	; 0x24ec <__vector_10+0x412>
				else 
					mleft_ptmp--;
    24e2:	80 91 0c 02 	lds	r24, 0x020C
    24e6:	81 50       	subi	r24, 0x01	; 1
    24e8:	80 93 0c 02 	sts	0x020C, r24
				OCR1BL = mleft_ptmp;
    24ec:	e8 e4       	ldi	r30, 0x48	; 72
    24ee:	f0 e0       	ldi	r31, 0x00	; 0
    24f0:	80 91 0c 02 	lds	r24, 0x020C
    24f4:	80 83       	st	Z, r24
			}
			if(mleft_ptmp || mright_ptmp)
    24f6:	80 91 0c 02 	lds	r24, 0x020C
    24fa:	88 23       	and	r24, r24
    24fc:	21 f4       	brne	.+8      	; 0x2506 <__vector_10+0x42c>
    24fe:	80 91 ea 01 	lds	r24, 0x01EA
    2502:	88 23       	and	r24, r24
    2504:	29 f0       	breq	.+10     	; 0x2510 <__vector_10+0x436>
				TCCR1A = (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    2506:	ef e4       	ldi	r30, 0x4F	; 79
    2508:	f0 e0       	ldi	r31, 0x00	; 0
    250a:	82 ea       	ldi	r24, 0xA2	; 162
    250c:	80 83       	st	Z, r24
    250e:	03 c0       	rjmp	.+6      	; 0x2516 <__vector_10+0x43c>
			else
				TCCR1A = 0;
    2510:	ef e4       	ldi	r30, 0x4F	; 79
    2512:	f0 e0       	ldi	r31, 0x00	; 0
    2514:	10 82       	st	Z, r1
			speed_adjust_timer = 0;
    2516:	10 92 ef 01 	sts	0x01EF, r1
		}

		ms_timer = 0;
    251a:	10 92 00 02 	sts	0x0200, r1
	
	static uint8_t	IRCOMM_RC5_bit;		// bit value
	static uint8_t	IRCOMM_RC5_time;	// count bit time
	static uint16_t IRCOMM_RC5_tmp;		// shift bits in
	
	if((!sysStatACS.rc5_data_received)) {
    251e:	80 91 b1 01 	lds	r24, 0x01B1
    2522:	88 70       	andi	r24, 0x08	; 8
    2524:	88 23       	and	r24, r24
    2526:	09 f0       	breq	.+2      	; 0x252a <__vector_10+0x450>
    2528:	77 c0       	rjmp	.+238    	; 0x2618 <__vector_10+0x53e>
		uint16_t tmp = IRCOMM_RC5_tmp;
    252a:	80 91 90 01 	lds	r24, 0x0190
    252e:	90 91 91 01 	lds	r25, 0x0191
    2532:	9a 83       	std	Y+2, r25	; 0x02
    2534:	89 83       	std	Y+1, r24	; 0x01
		if(++IRCOMM_RC5_time > RC5_PULSE_MAX) {				// count pulse time
    2536:	80 91 92 01 	lds	r24, 0x0192
    253a:	8f 5f       	subi	r24, 0xFF	; 255
    253c:	80 93 92 01 	sts	0x0192, r24
    2540:	80 91 92 01 	lds	r24, 0x0192
    2544:	86 31       	cpi	r24, 0x16	; 22
    2546:	f0 f0       	brcs	.+60     	; 0x2584 <__vector_10+0x4aa>
			if(!(tmp & 0x4000) && (tmp & 0x2000)) {			// only 14 bits received?
    2548:	89 81       	ldd	r24, Y+1	; 0x01
    254a:	9a 81       	ldd	r25, Y+2	; 0x02
    254c:	80 70       	andi	r24, 0x00	; 0
    254e:	90 74       	andi	r25, 0x40	; 64
    2550:	00 97       	sbiw	r24, 0x00	; 0
    2552:	89 f4       	brne	.+34     	; 0x2576 <__vector_10+0x49c>
    2554:	89 81       	ldd	r24, Y+1	; 0x01
    2556:	9a 81       	ldd	r25, Y+2	; 0x02
    2558:	80 70       	andi	r24, 0x00	; 0
    255a:	90 72       	andi	r25, 0x20	; 32
    255c:	00 97       	sbiw	r24, 0x00	; 0
    255e:	59 f0       	breq	.+22     	; 0x2576 <__vector_10+0x49c>
				IRCOMM_RC5_data_ok.data = tmp;				// store result
    2560:	89 81       	ldd	r24, Y+1	; 0x01
    2562:	9a 81       	ldd	r25, Y+2	; 0x02
    2564:	90 93 0b 02 	sts	0x020B, r25
    2568:	80 93 0a 02 	sts	0x020A, r24
				sysStatACS.rc5_data_received = true; // we have new data!
    256c:	80 91 b1 01 	lds	r24, 0x01B1
    2570:	88 60       	ori	r24, 0x08	; 8
    2572:	80 93 b1 01 	sts	0x01B1, r24
			}
			sysStatACS.detect_rc5 = false; // NO RC5! 
    2576:	80 91 b1 01 	lds	r24, 0x01B1
    257a:	8f 7e       	andi	r24, 0xEF	; 239
    257c:	80 93 b1 01 	sts	0x01B1, r24
			tmp = 0;
    2580:	1a 82       	std	Y+2, r1	; 0x02
    2582:	19 82       	std	Y+1, r1	; 0x01
		}
		if ((IRCOMM_RC5_bit ^ PINB) & ACS) {				// change detect
    2584:	e6 e3       	ldi	r30, 0x36	; 54
    2586:	f0 e0       	ldi	r31, 0x00	; 0
    2588:	90 81       	ld	r25, Z
    258a:	80 91 93 01 	lds	r24, 0x0193
    258e:	89 27       	eor	r24, r25
    2590:	88 2f       	mov	r24, r24
    2592:	90 e0       	ldi	r25, 0x00	; 0
    2594:	84 70       	andi	r24, 0x04	; 4
    2596:	90 70       	andi	r25, 0x00	; 0
    2598:	00 97       	sbiw	r24, 0x00	; 0
    259a:	c1 f1       	breq	.+112    	; 0x260c <__vector_10+0x532>
			IRCOMM_RC5_bit = ~IRCOMM_RC5_bit;				// 0x00 -> 0xFF -> 0x00
    259c:	80 91 93 01 	lds	r24, 0x0193
    25a0:	80 95       	com	r24
    25a2:	80 93 93 01 	sts	0x0193, r24
			if(IRCOMM_RC5_time < RC5_PULSE_MIN)	{			// to short
    25a6:	80 91 92 01 	lds	r24, 0x0192
    25aa:	87 30       	cpi	r24, 0x07	; 7
    25ac:	38 f4       	brcc	.+14     	; 0x25bc <__vector_10+0x4e2>
				sysStatACS.detect_rc5 = false; // RC5 transmission detected! 
    25ae:	80 91 b1 01 	lds	r24, 0x01B1
    25b2:	8f 7e       	andi	r24, 0xEF	; 239
    25b4:	80 93 b1 01 	sts	0x01B1, r24
				tmp = 0;
    25b8:	1a 82       	std	Y+2, r1	; 0x02
    25ba:	19 82       	std	Y+1, r1	; 0x01
			}
			if(!tmp || (IRCOMM_RC5_time > RC5_PULSE_1_2)) {	// start or long pulse time
    25bc:	89 81       	ldd	r24, Y+1	; 0x01
    25be:	9a 81       	ldd	r25, Y+2	; 0x02
    25c0:	00 97       	sbiw	r24, 0x00	; 0
    25c2:	21 f0       	breq	.+8      	; 0x25cc <__vector_10+0x4f2>
    25c4:	80 91 92 01 	lds	r24, 0x0192
    25c8:	8f 30       	cpi	r24, 0x0F	; 15
    25ca:	00 f1       	brcs	.+64     	; 0x260c <__vector_10+0x532>
				sysStatACS.detect_rc5 = true;
    25cc:	80 91 b1 01 	lds	r24, 0x01B1
    25d0:	80 61       	ori	r24, 0x10	; 16
    25d2:	80 93 b1 01 	sts	0x01B1, r24
				if(!(tmp & 0x4000))							// not to many bits
    25d6:	89 81       	ldd	r24, Y+1	; 0x01
    25d8:	9a 81       	ldd	r25, Y+2	; 0x02
    25da:	80 70       	andi	r24, 0x00	; 0
    25dc:	90 74       	andi	r25, 0x40	; 64
    25de:	00 97       	sbiw	r24, 0x00	; 0
    25e0:	31 f4       	brne	.+12     	; 0x25ee <__vector_10+0x514>
					tmp <<= 1;								// shift
    25e2:	89 81       	ldd	r24, Y+1	; 0x01
    25e4:	9a 81       	ldd	r25, Y+2	; 0x02
    25e6:	88 0f       	add	r24, r24
    25e8:	99 1f       	adc	r25, r25
    25ea:	9a 83       	std	Y+2, r25	; 0x02
    25ec:	89 83       	std	Y+1, r24	; 0x01
				if(!(IRCOMM_RC5_bit & ACS))					// inverted bit
    25ee:	80 91 93 01 	lds	r24, 0x0193
    25f2:	88 2f       	mov	r24, r24
    25f4:	90 e0       	ldi	r25, 0x00	; 0
    25f6:	84 70       	andi	r24, 0x04	; 4
    25f8:	90 70       	andi	r25, 0x00	; 0
    25fa:	00 97       	sbiw	r24, 0x00	; 0
    25fc:	29 f4       	brne	.+10     	; 0x2608 <__vector_10+0x52e>
					tmp |= 1;								// insert new bit
    25fe:	89 81       	ldd	r24, Y+1	; 0x01
    2600:	9a 81       	ldd	r25, Y+2	; 0x02
    2602:	81 60       	ori	r24, 0x01	; 1
    2604:	9a 83       	std	Y+2, r25	; 0x02
    2606:	89 83       	std	Y+1, r24	; 0x01
				IRCOMM_RC5_time = 0;						// count next pulse time
    2608:	10 92 92 01 	sts	0x0192, r1
			}
		}
		IRCOMM_RC5_tmp = tmp;	
    260c:	89 81       	ldd	r24, Y+1	; 0x01
    260e:	9a 81       	ldd	r25, Y+2	; 0x02
    2610:	90 93 91 01 	sts	0x0191, r25
    2614:	80 93 90 01 	sts	0x0190, r24
		if(!isEncoderRight())
			cycle_l_r_tmp++;
		else 
			cycle_h_r_tmp++;
	#endif
}
    2618:	2b 96       	adiw	r28, 0x0b	; 11
    261a:	de bf       	out	0x3e, r29	; 62
    261c:	cd bf       	out	0x3d, r28	; 61
    261e:	cf 91       	pop	r28
    2620:	df 91       	pop	r29
    2622:	ff 91       	pop	r31
    2624:	ef 91       	pop	r30
    2626:	bf 91       	pop	r27
    2628:	af 91       	pop	r26
    262a:	9f 91       	pop	r25
    262c:	8f 91       	pop	r24
    262e:	7f 91       	pop	r23
    2630:	6f 91       	pop	r22
    2632:	5f 91       	pop	r21
    2634:	3f 91       	pop	r19
    2636:	2f 91       	pop	r18
    2638:	0f 90       	pop	r0
    263a:	0f be       	out	0x3f, r0	; 63
    263c:	0f 90       	pop	r0
    263e:	1f 90       	pop	r1
    2640:	18 95       	reti

00002642 <sleep>:
 *		sleep(100); // delay 100 * 100us = 10000us = 10ms
 *		// The maximum delay is:
 *		sleep(255); // delay 255 * 100us = 25500us = 25.5ms
 */
void sleep(uint8_t time)
{
    2642:	df 93       	push	r29
    2644:	cf 93       	push	r28
    2646:	0f 92       	push	r0
    2648:	cd b7       	in	r28, 0x3d	; 61
    264a:	de b7       	in	r29, 0x3e	; 62
    264c:	89 83       	std	Y+1, r24	; 0x01
	for (delay_timer = 0; delay_timer < time;);
    264e:	10 92 fd 01 	sts	0x01FD, r1
    2652:	90 91 fd 01 	lds	r25, 0x01FD
    2656:	89 81       	ldd	r24, Y+1	; 0x01
    2658:	98 17       	cp	r25, r24
    265a:	d8 f3       	brcs	.-10     	; 0x2652 <sleep+0x10>
}
    265c:	0f 90       	pop	r0
    265e:	cf 91       	pop	r28
    2660:	df 91       	pop	r29
    2662:	08 95       	ret

00002664 <mSleep>:
 *      mSleep(100); // delay 100 * 1ms = 100ms = 0.1s
 *		mSleep(1000); // delay 1000 * 1ms = 1000ms = 1s
 *
 */
void mSleep(uint16_t time)
{
    2664:	df 93       	push	r29
    2666:	cf 93       	push	r28
    2668:	00 d0       	rcall	.+0      	; 0x266a <mSleep+0x6>
    266a:	0f 92       	push	r0
    266c:	cd b7       	in	r28, 0x3d	; 61
    266e:	de b7       	in	r29, 0x3e	; 62
    2670:	9a 83       	std	Y+2, r25	; 0x02
    2672:	89 83       	std	Y+1, r24	; 0x01
    2674:	03 c0       	rjmp	.+6      	; 0x267c <mSleep+0x18>
	while (time--) sleep(10);
    2676:	8a e0       	ldi	r24, 0x0A	; 10
    2678:	0e 94 21 13 	call	0x2642	; 0x2642 <sleep>
    267c:	1b 82       	std	Y+3, r1	; 0x03
    267e:	89 81       	ldd	r24, Y+1	; 0x01
    2680:	9a 81       	ldd	r25, Y+2	; 0x02
    2682:	00 97       	sbiw	r24, 0x00	; 0
    2684:	11 f0       	breq	.+4      	; 0x268a <mSleep+0x26>
    2686:	81 e0       	ldi	r24, 0x01	; 1
    2688:	8b 83       	std	Y+3, r24	; 0x03
    268a:	89 81       	ldd	r24, Y+1	; 0x01
    268c:	9a 81       	ldd	r25, Y+2	; 0x02
    268e:	01 97       	sbiw	r24, 0x01	; 1
    2690:	9a 83       	std	Y+2, r25	; 0x02
    2692:	89 83       	std	Y+1, r24	; 0x01
    2694:	8b 81       	ldd	r24, Y+3	; 0x03
    2696:	88 23       	and	r24, r24
    2698:	71 f7       	brne	.-36     	; 0x2676 <mSleep+0x12>
}
    269a:	0f 90       	pop	r0
    269c:	0f 90       	pop	r0
    269e:	0f 90       	pop	r0
    26a0:	cf 91       	pop	r28
    26a2:	df 91       	pop	r29
    26a4:	08 95       	ret

000026a6 <delayCycles>:
 * Example:
 * 	delayCycles(1000); // Delays for minimal 1000 instruction cycles
 *					   // (it will be a lot more...)
 */
void delayCycles(uint16_t dly)
{
    26a6:	df 93       	push	r29
    26a8:	cf 93       	push	r28
    26aa:	00 d0       	rcall	.+0      	; 0x26ac <delayCycles+0x6>
    26ac:	0f 92       	push	r0
    26ae:	cd b7       	in	r28, 0x3d	; 61
    26b0:	de b7       	in	r29, 0x3e	; 62
    26b2:	9a 83       	std	Y+2, r25	; 0x02
    26b4:	89 83       	std	Y+1, r24	; 0x01
    26b6:	01 c0       	rjmp	.+2      	; 0x26ba <delayCycles+0x14>
	while(dly--) nop();
    26b8:	00 00       	nop
    26ba:	1b 82       	std	Y+3, r1	; 0x03
    26bc:	89 81       	ldd	r24, Y+1	; 0x01
    26be:	9a 81       	ldd	r25, Y+2	; 0x02
    26c0:	00 97       	sbiw	r24, 0x00	; 0
    26c2:	11 f0       	breq	.+4      	; 0x26c8 <delayCycles+0x22>
    26c4:	81 e0       	ldi	r24, 0x01	; 1
    26c6:	8b 83       	std	Y+3, r24	; 0x03
    26c8:	89 81       	ldd	r24, Y+1	; 0x01
    26ca:	9a 81       	ldd	r25, Y+2	; 0x02
    26cc:	01 97       	sbiw	r24, 0x01	; 1
    26ce:	9a 83       	std	Y+2, r25	; 0x02
    26d0:	89 83       	std	Y+1, r24	; 0x01
    26d2:	8b 81       	ldd	r24, Y+3	; 0x03
    26d4:	88 23       	and	r24, r24
    26d6:	81 f7       	brne	.-32     	; 0x26b8 <delayCycles+0x12>
}
    26d8:	0f 90       	pop	r0
    26da:	0f 90       	pop	r0
    26dc:	0f 90       	pop	r0
    26de:	cf 91       	pop	r28
    26e0:	df 91       	pop	r29
    26e2:	08 95       	ret

000026e4 <extIntON>:

/**
 * Set external interrupt to high level
 */
void extIntON(void)
{
    26e4:	df 93       	push	r29
    26e6:	cf 93       	push	r28
    26e8:	cd b7       	in	r28, 0x3d	; 61
    26ea:	de b7       	in	r29, 0x3e	; 62
	DDRA |= E_INT1;
    26ec:	aa e3       	ldi	r26, 0x3A	; 58
    26ee:	b0 e0       	ldi	r27, 0x00	; 0
    26f0:	ea e3       	ldi	r30, 0x3A	; 58
    26f2:	f0 e0       	ldi	r31, 0x00	; 0
    26f4:	80 81       	ld	r24, Z
    26f6:	80 61       	ori	r24, 0x10	; 16
    26f8:	8c 93       	st	X, r24
	PORTA |= E_INT1;
    26fa:	ab e3       	ldi	r26, 0x3B	; 59
    26fc:	b0 e0       	ldi	r27, 0x00	; 0
    26fe:	eb e3       	ldi	r30, 0x3B	; 59
    2700:	f0 e0       	ldi	r31, 0x00	; 0
    2702:	80 81       	ld	r24, Z
    2704:	80 61       	ori	r24, 0x10	; 16
    2706:	8c 93       	st	X, r24
}
    2708:	cf 91       	pop	r28
    270a:	df 91       	pop	r29
    270c:	08 95       	ret

0000270e <extIntOFF>:

/**
 * Set external interrupt to low level
 */
void extIntOFF(void)
{
    270e:	df 93       	push	r29
    2710:	cf 93       	push	r28
    2712:	cd b7       	in	r28, 0x3d	; 61
    2714:	de b7       	in	r29, 0x3e	; 62
	PORTA &= ~E_INT1;
    2716:	ab e3       	ldi	r26, 0x3B	; 59
    2718:	b0 e0       	ldi	r27, 0x00	; 0
    271a:	eb e3       	ldi	r30, 0x3B	; 59
    271c:	f0 e0       	ldi	r31, 0x00	; 0
    271e:	80 81       	ld	r24, Z
    2720:	8f 7e       	andi	r24, 0xEF	; 239
    2722:	8c 93       	st	X, r24
	DDRA &= ~E_INT1;
    2724:	aa e3       	ldi	r26, 0x3A	; 58
    2726:	b0 e0       	ldi	r27, 0x00	; 0
    2728:	ea e3       	ldi	r30, 0x3A	; 58
    272a:	f0 e0       	ldi	r31, 0x00	; 0
    272c:	80 81       	ld	r24, Z
    272e:	8f 7e       	andi	r24, 0xEF	; 239
    2730:	8c 93       	st	X, r24
}
    2732:	cf 91       	pop	r28
    2734:	df 91       	pop	r29
    2736:	08 95       	ret

00002738 <task_RP6System>:

/**
 * Calls all important system tasks.
 */
void task_RP6System(void)
{
    2738:	df 93       	push	r29
    273a:	cf 93       	push	r28
    273c:	cd b7       	in	r28, 0x3d	; 61
    273e:	de b7       	in	r29, 0x3e	; 62
	task_ADC();
    2740:	0e 94 80 04 	call	0x900	; 0x900 <task_ADC>
	task_ACS();
    2744:	0e 94 dc 0c 	call	0x19b8	; 0x19b8 <task_ACS>
	task_Bumpers();
    2748:	0e 94 08 04 	call	0x810	; 0x810 <task_Bumpers>
	task_motionControl();
    274c:	0e 94 18 06 	call	0xc30	; 0xc30 <task_motionControl>
}
    2750:	cf 91       	pop	r28
    2752:	df 91       	pop	r29
    2754:	08 95       	ret

00002756 <initRobotBase>:
 *				return 0;
 *			}
 *
 */
void initRobotBase(void)
{
    2756:	df 93       	push	r29
    2758:	cf 93       	push	r28
    275a:	0f 92       	push	r0
    275c:	cd b7       	in	r28, 0x3d	; 61
    275e:	de b7       	in	r29, 0x3e	; 62
	portInit();		// Setup port directions and initial values.
    2760:	eb e3       	ldi	r30, 0x3B	; 59
    2762:	f0 e0       	ldi	r31, 0x00	; 0
    2764:	10 82       	st	Z, r1
    2766:	e8 e3       	ldi	r30, 0x38	; 56
    2768:	f0 e0       	ldi	r31, 0x00	; 0
    276a:	10 82       	st	Z, r1
    276c:	e5 e3       	ldi	r30, 0x35	; 53
    276e:	f0 e0       	ldi	r31, 0x00	; 0
    2770:	10 82       	st	Z, r1
    2772:	e2 e3       	ldi	r30, 0x32	; 50
    2774:	f0 e0       	ldi	r31, 0x00	; 0
    2776:	81 e0       	ldi	r24, 0x01	; 1
    2778:	80 83       	st	Z, r24
    277a:	ea e3       	ldi	r30, 0x3A	; 58
    277c:	f0 e0       	ldi	r31, 0x00	; 0
    277e:	10 82       	st	Z, r1
    2780:	e7 e3       	ldi	r30, 0x37	; 55
    2782:	f0 e0       	ldi	r31, 0x00	; 0
    2784:	88 e5       	ldi	r24, 0x58	; 88
    2786:	80 83       	st	Z, r24
    2788:	e4 e3       	ldi	r30, 0x34	; 52
    278a:	f0 e0       	ldi	r31, 0x00	; 0
    278c:	8c e8       	ldi	r24, 0x8C	; 140
    278e:	80 83       	st	Z, r24
    2790:	e1 e3       	ldi	r30, 0x31	; 49
    2792:	f0 e0       	ldi	r31, 0x00	; 0
    2794:	82 ef       	ldi	r24, 0xF2	; 242
    2796:	80 83       	st	Z, r24
					// THIS IS THE MOST IMPORTANT STEP!

	cli();			// Disable global interrupts
    2798:	f8 94       	cli
	
	enableResetButton(); // Make sure the Reset Button is enabled!
    279a:	a8 e3       	ldi	r26, 0x38	; 56
    279c:	b0 e0       	ldi	r27, 0x00	; 0
    279e:	e8 e3       	ldi	r30, 0x38	; 56
    27a0:	f0 e0       	ldi	r31, 0x00	; 0
    27a2:	80 81       	ld	r24, Z
    27a4:	8f 7d       	andi	r24, 0xDF	; 223
    27a6:	8c 93       	st	X, r24
    27a8:	a7 e3       	ldi	r26, 0x37	; 55
    27aa:	b0 e0       	ldi	r27, 0x00	; 0
    27ac:	e7 e3       	ldi	r30, 0x37	; 55
    27ae:	f0 e0       	ldi	r31, 0x00	; 0
    27b0:	80 81       	ld	r24, Z
    27b2:	80 62       	ori	r24, 0x20	; 32
    27b4:	8c 93       	st	X, r24
    27b6:	8c 91       	ld	r24, X
						 // Do not disable it if you want to be able to
						 // reset your robot! (Otherwise you can only
						 // stop it by switching it off completely, 
						 // if it gets out of control ;) )

	IRCOMM_OFF(); 	     // Make sure that IRCOMM and ...
    27b8:	a2 e3       	ldi	r26, 0x32	; 50
    27ba:	b0 e0       	ldi	r27, 0x00	; 0
    27bc:	e2 e3       	ldi	r30, 0x32	; 50
    27be:	f0 e0       	ldi	r31, 0x00	; 0
    27c0:	80 81       	ld	r24, Z
    27c2:	8f 77       	andi	r24, 0x7F	; 127
    27c4:	8c 93       	st	X, r24
	setACSPwrOff();		 // ACS are turned OFF!
    27c6:	0e 94 97 0f 	call	0x1f2e	; 0x1f2e <setACSPwrOff>

	// UART:
	UBRRH = UBRR_BAUD_LOW >> 8;	// Setup UART: Baudrate is Low Speed
    27ca:	e0 e4       	ldi	r30, 0x40	; 64
    27cc:	f0 e0       	ldi	r31, 0x00	; 0
    27ce:	10 82       	st	Z, r1
	UBRRL = (uint8_t) UBRR_BAUD_LOW;
    27d0:	e9 e2       	ldi	r30, 0x29	; 41
    27d2:	f0 e0       	ldi	r31, 0x00	; 0
    27d4:	8c e0       	ldi	r24, 0x0C	; 12
    27d6:	80 83       	st	Z, r24
	UCSRA = 0x00;
    27d8:	eb e2       	ldi	r30, 0x2B	; 43
    27da:	f0 e0       	ldi	r31, 0x00	; 0
    27dc:	10 82       	st	Z, r1
    UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
    27de:	e0 e4       	ldi	r30, 0x40	; 64
    27e0:	f0 e0       	ldi	r31, 0x00	; 0
    27e2:	86 e8       	ldi	r24, 0x86	; 134
    27e4:	80 83       	st	Z, r24
    UCSRB = (1 << TXEN) | (1 << RXEN) | (1 << RXCIE);
    27e6:	ea e2       	ldi	r30, 0x2A	; 42
    27e8:	f0 e0       	ldi	r31, 0x00	; 0
    27ea:	88 e9       	ldi	r24, 0x98	; 152
    27ec:	80 83       	st	Z, r24
	
	// Initialize ADC:
	ADMUX = 0; //external reference 
    27ee:	e7 e2       	ldi	r30, 0x27	; 39
    27f0:	f0 e0       	ldi	r31, 0x00	; 0
    27f2:	10 82       	st	Z, r1
	ADCSRA = (0<<ADIE) | (0<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADIF);
    27f4:	e6 e2       	ldi	r30, 0x26	; 38
    27f6:	f0 e0       	ldi	r31, 0x00	; 0
    27f8:	86 e1       	ldi	r24, 0x16	; 22
    27fa:	80 83       	st	Z, r24
	SFIOR = 0;
    27fc:	e0 e5       	ldi	r30, 0x50	; 80
    27fe:	f0 e0       	ldi	r31, 0x00	; 0
    2800:	10 82       	st	Z, r1

	// Initialize External interrupts:
	MCUCR = (0 << ISC11) | (1 << ISC10) | (0 << ISC01) | (1 << ISC00);
    2802:	e5 e5       	ldi	r30, 0x55	; 85
    2804:	f0 e0       	ldi	r31, 0x00	; 0
    2806:	85 e0       	ldi	r24, 0x05	; 5
    2808:	80 83       	st	Z, r24
	GICR = (1 << INT2) | (1 << INT1) | (1 << INT0);
    280a:	eb e5       	ldi	r30, 0x5B	; 91
    280c:	f0 e0       	ldi	r31, 0x00	; 0
    280e:	80 ee       	ldi	r24, 0xE0	; 224
    2810:	80 83       	st	Z, r24
	MCUCSR = (0 << ISC2);
    2812:	e4 e5       	ldi	r30, 0x54	; 84
    2814:	f0 e0       	ldi	r31, 0x00	; 0
    2816:	10 82       	st	Z, r1

	// Initialize Timer 0 -  100µs cycle for Delays/Stopwatches, RC5 reception etc.:
	TCCR0 =   (0 << WGM00) | (1 << WGM01) 
    2818:	e3 e5       	ldi	r30, 0x53	; 83
    281a:	f0 e0       	ldi	r31, 0x00	; 0
    281c:	8a e0       	ldi	r24, 0x0A	; 10
    281e:	80 83       	st	Z, r24
			| (0 << COM00) | (0 << COM01) 
			| (0 << CS02)  | (1 << CS01) | (0 << CS00);
	OCR0  = 99;
    2820:	ec e5       	ldi	r30, 0x5C	; 92
    2822:	f0 e0       	ldi	r31, 0x00	; 0
    2824:	83 e6       	ldi	r24, 0x63	; 99
    2826:	80 83       	st	Z, r24

	// Initialize Timer1 - PWM:
	// PWM, phase correct with ICR1 as top value.
	TCCR1A = (0 << WGM10) | (1 << WGM11) | (1 << COM1A1) | (1 << COM1B1);
    2828:	ef e4       	ldi	r30, 0x4F	; 79
    282a:	f0 e0       	ldi	r31, 0x00	; 0
    282c:	82 ea       	ldi	r24, 0xA2	; 162
    282e:	80 83       	st	Z, r24
	TCCR1B =  (1 << WGM13) | (0 << WGM12) | (1 << CS10);
    2830:	ee e4       	ldi	r30, 0x4E	; 78
    2832:	f0 e0       	ldi	r31, 0x00	; 0
    2834:	81 e1       	ldi	r24, 0x11	; 17
    2836:	80 83       	st	Z, r24
	ICR1 = 210; // Phase corret PWM top value - 210 results in 
    2838:	e6 e4       	ldi	r30, 0x46	; 70
    283a:	f0 e0       	ldi	r31, 0x00	; 0
    283c:	82 ed       	ldi	r24, 0xD2	; 210
    283e:	90 e0       	ldi	r25, 0x00	; 0
    2840:	91 83       	std	Z+1, r25	; 0x01
    2842:	80 83       	st	Z, r24
				// annoying high pitch noises from the motors!
				// 19 kHz is a bit over the maximum frequency most people can
				// hear!
				// 
				// ATTENTION: Max PWM value is 210 and NOT 255 !!!
	OCR1AL = 0;
    2844:	ea e4       	ldi	r30, 0x4A	; 74
    2846:	f0 e0       	ldi	r31, 0x00	; 0
    2848:	10 82       	st	Z, r1
	OCR1BL = 0;
    284a:	e8 e4       	ldi	r30, 0x48	; 72
    284c:	f0 e0       	ldi	r31, 0x00	; 0
    284e:	10 82       	st	Z, r1
	setMotorDir(FWD,FWD); 	// Direction Forwards
    2850:	80 e0       	ldi	r24, 0x00	; 0
    2852:	60 e0       	ldi	r22, 0x00	; 0
    2854:	0e 94 3b 0b 	call	0x1676	; 0x1676 <setMotorDir>

	// Initialize Timer2 - ACS:
	TCCR2 = (1 << WGM21) | (0 << COM20) | (1 << CS20);
    2858:	e5 e4       	ldi	r30, 0x45	; 69
    285a:	f0 e0       	ldi	r31, 0x00	; 0
    285c:	89 e0       	ldi	r24, 0x09	; 9
    285e:	80 83       	st	Z, r24
	OCR2  = 0x6E; // 0x6E = 72kHz @8MHz
    2860:	e3 e4       	ldi	r30, 0x43	; 67
    2862:	f0 e0       	ldi	r31, 0x00	; 0
    2864:	8e e6       	ldi	r24, 0x6E	; 110
    2866:	80 83       	st	Z, r24
	
	// Initialize Timer Interrupts:
	TIMSK = (1 << OCIE0); //| (1 << OCIE2); // Fixed: Timer2 Interrupt is turned 
    2868:	e9 e5       	ldi	r30, 0x59	; 89
    286a:	f0 e0       	ldi	r31, 0x00	; 0
    286c:	82 e0       	ldi	r24, 0x02	; 2
    286e:	80 83       	st	Z, r24
	                      // off by default now! It is only active 
						  // when ACS/IRCOMM are transmitting.

	// Initialize ACS:
	sysStatACS.channel = ACS_CHANNEL_RIGHT;
    2870:	80 91 b1 01 	lds	r24, 0x01B1
    2874:	81 60       	ori	r24, 0x01	; 1
    2876:	80 93 b1 01 	sts	0x01B1, r24
	acs_state = ACS_STATE_IRCOMM_DELAY;
    287a:	81 e0       	ldi	r24, 0x01	; 1
    287c:	80 93 6a 00 	sts	0x006A, r24

	sei(); // Enable Global Interrupts
    2880:	78 94       	sei
}
    2882:	0f 90       	pop	r0
    2884:	cf 91       	pop	r28
    2886:	df 91       	pop	r29
    2888:	08 95       	ret

0000288a <I2CTWI_initSlave>:
 *
 * Example:
 * I2CTWI_initSlave((TWI_slaveAddress<<TWI_ADR_BITS) | (TRUE<<TWI_GEN_BIT));  
 */
void I2CTWI_initSlave(uint8_t address)
{
    288a:	df 93       	push	r29
    288c:	cf 93       	push	r28
    288e:	0f 92       	push	r0
    2890:	cd b7       	in	r28, 0x3d	; 61
    2892:	de b7       	in	r29, 0x3e	; 62
    2894:	89 83       	std	Y+1, r24	; 0x01
	cli();
    2896:	f8 94       	cli
	TWAR = address;                  // Set own TWI slave address. Accept TWI General Calls.
    2898:	e2 e2       	ldi	r30, 0x22	; 34
    289a:	f0 e0       	ldi	r31, 0x00	; 0
    289c:	89 81       	ldd	r24, Y+1	; 0x01
    289e:	80 83       	st	Z, r24
	TWDR = 0xFF;                     // Default content = SDA released.
    28a0:	e3 e2       	ldi	r30, 0x23	; 35
    28a2:	f0 e0       	ldi	r31, 0x00	; 0
    28a4:	8f ef       	ldi	r24, 0xFF	; 255
    28a6:	80 83       	st	Z, r24
	TWCR = (1<<TWEN);
    28a8:	e6 e5       	ldi	r30, 0x56	; 86
    28aa:	f0 e0       	ldi	r31, 0x00	; 0
    28ac:	84 e0       	ldi	r24, 0x04	; 4
    28ae:	80 83       	st	Z, r24
	sei();
    28b0:	78 94       	sei
	// Start the TWI transceiver to enable reception of the first command from the TWI Master.
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    28b2:	e6 e5       	ldi	r30, 0x56	; 86
    28b4:	f0 e0       	ldi	r31, 0x00	; 0
    28b6:	85 ec       	ldi	r24, 0xC5	; 197
    28b8:	80 83       	st	Z, r24
}
    28ba:	0f 90       	pop	r0
    28bc:	cf 91       	pop	r28
    28be:	df 91       	pop	r29
    28c0:	08 95       	ret

000028c2 <__vector_19>:

volatile uint8_t I2CTWI_readBusy = 0;
volatile uint8_t I2CTWI_writeBusy = 0;

ISR (TWI_vect)
{
    28c2:	1f 92       	push	r1
    28c4:	0f 92       	push	r0
    28c6:	0f b6       	in	r0, 0x3f	; 63
    28c8:	0f 92       	push	r0
    28ca:	11 24       	eor	r1, r1
    28cc:	2f 93       	push	r18
    28ce:	3f 93       	push	r19
    28d0:	8f 93       	push	r24
    28d2:	9f 93       	push	r25
    28d4:	af 93       	push	r26
    28d6:	bf 93       	push	r27
    28d8:	ef 93       	push	r30
    28da:	ff 93       	push	r31
    28dc:	df 93       	push	r29
    28de:	cf 93       	push	r28
    28e0:	00 d0       	rcall	.+0      	; 0x28e2 <__vector_19+0x20>
    28e2:	cd b7       	in	r28, 0x3d	; 61
    28e4:	de b7       	in	r29, 0x3e	; 62
	static uint8_t current_register = 0;
	static uint8_t TWI_state = I2CTWI_STATE_IDLE;
	switch (TWSR) {
    28e6:	e1 e2       	ldi	r30, 0x21	; 33
    28e8:	f0 e0       	ldi	r31, 0x00	; 0
    28ea:	80 81       	ld	r24, Z
    28ec:	28 2f       	mov	r18, r24
    28ee:	30 e0       	ldi	r19, 0x00	; 0
    28f0:	3a 83       	std	Y+2, r19	; 0x02
    28f2:	29 83       	std	Y+1, r18	; 0x01
    28f4:	89 81       	ldd	r24, Y+1	; 0x01
    28f6:	9a 81       	ldd	r25, Y+2	; 0x02
    28f8:	80 39       	cpi	r24, 0x90	; 144
    28fa:	91 05       	cpc	r25, r1
    28fc:	09 f4       	brne	.+2      	; 0x2900 <__vector_19+0x3e>
    28fe:	9c c0       	rjmp	.+312    	; 0x2a38 <__vector_19+0x176>
    2900:	29 81       	ldd	r18, Y+1	; 0x01
    2902:	3a 81       	ldd	r19, Y+2	; 0x02
    2904:	21 39       	cpi	r18, 0x91	; 145
    2906:	31 05       	cpc	r19, r1
    2908:	9c f4       	brge	.+38     	; 0x2930 <__vector_19+0x6e>
    290a:	89 81       	ldd	r24, Y+1	; 0x01
    290c:	9a 81       	ldd	r25, Y+2	; 0x02
    290e:	80 37       	cpi	r24, 0x70	; 112
    2910:	91 05       	cpc	r25, r1
    2912:	09 f4       	brne	.+2      	; 0x2916 <__vector_19+0x54>
    2914:	89 c0       	rjmp	.+274    	; 0x2a28 <__vector_19+0x166>
    2916:	29 81       	ldd	r18, Y+1	; 0x01
    2918:	3a 81       	ldd	r19, Y+2	; 0x02
    291a:	20 38       	cpi	r18, 0x80	; 128
    291c:	31 05       	cpc	r19, r1
    291e:	09 f4       	brne	.+2      	; 0x2922 <__vector_19+0x60>
    2920:	5a c0       	rjmp	.+180    	; 0x29d6 <__vector_19+0x114>
    2922:	89 81       	ldd	r24, Y+1	; 0x01
    2924:	9a 81       	ldd	r25, Y+2	; 0x02
    2926:	80 36       	cpi	r24, 0x60	; 96
    2928:	91 05       	cpc	r25, r1
    292a:	09 f4       	brne	.+2      	; 0x292e <__vector_19+0x6c>
    292c:	49 c0       	rjmp	.+146    	; 0x29c0 <__vector_19+0xfe>
    292e:	98 c0       	rjmp	.+304    	; 0x2a60 <__vector_19+0x19e>
    2930:	29 81       	ldd	r18, Y+1	; 0x01
    2932:	3a 81       	ldd	r19, Y+2	; 0x02
    2934:	28 3a       	cpi	r18, 0xA8	; 168
    2936:	31 05       	cpc	r19, r1
    2938:	b9 f0       	breq	.+46     	; 0x2968 <__vector_19+0xa6>
    293a:	89 81       	ldd	r24, Y+1	; 0x01
    293c:	9a 81       	ldd	r25, Y+2	; 0x02
    293e:	89 3a       	cpi	r24, 0xA9	; 169
    2940:	91 05       	cpc	r25, r1
    2942:	3c f4       	brge	.+14     	; 0x2952 <__vector_19+0x90>
    2944:	29 81       	ldd	r18, Y+1	; 0x01
    2946:	3a 81       	ldd	r19, Y+2	; 0x02
    2948:	20 3a       	cpi	r18, 0xA0	; 160
    294a:	31 05       	cpc	r19, r1
    294c:	09 f4       	brne	.+2      	; 0x2950 <__vector_19+0x8e>
    294e:	7e c0       	rjmp	.+252    	; 0x2a4c <__vector_19+0x18a>
    2950:	87 c0       	rjmp	.+270    	; 0x2a60 <__vector_19+0x19e>
    2952:	89 81       	ldd	r24, Y+1	; 0x01
    2954:	9a 81       	ldd	r25, Y+2	; 0x02
    2956:	88 3b       	cpi	r24, 0xB8	; 184
    2958:	91 05       	cpc	r25, r1
    295a:	61 f0       	breq	.+24     	; 0x2974 <__vector_19+0xb2>
    295c:	29 81       	ldd	r18, Y+1	; 0x01
    295e:	3a 81       	ldd	r19, Y+2	; 0x02
    2960:	20 3c       	cpi	r18, 0xC0	; 192
    2962:	31 05       	cpc	r19, r1
    2964:	f9 f0       	breq	.+62     	; 0x29a4 <__vector_19+0xe2>
    2966:	7c c0       	rjmp	.+248    	; 0x2a60 <__vector_19+0x19e>
		case TWI_STX_ADR_ACK:   // Own SLA+R has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_READ_REG;				
    2968:	84 e0       	ldi	r24, 0x04	; 4
    296a:	80 93 9a 01 	sts	0x019A, r24
			I2CTWI_readBusy = 1;		
    296e:	81 e0       	ldi	r24, 0x01	; 1
    2970:	80 93 98 01 	sts	0x0198, r24
		case TWI_STX_DATA_ACK:  // Data byte in TWDR has been transmitted; ACK has been received
			if(TWI_state == I2CTWI_STATE_READ_REG)
    2974:	80 91 9a 01 	lds	r24, 0x019A
    2978:	84 30       	cpi	r24, 0x04	; 4
    297a:	79 f4       	brne	.+30     	; 0x299a <__vector_19+0xd8>
				TWDR = I2CTWI_readRegisters[current_register++];
    297c:	a3 e2       	ldi	r26, 0x23	; 35
    297e:	b0 e0       	ldi	r27, 0x00	; 0
    2980:	20 91 9b 01 	lds	r18, 0x019B
    2984:	82 2f       	mov	r24, r18
    2986:	90 e0       	ldi	r25, 0x00	; 0
    2988:	fc 01       	movw	r30, r24
    298a:	e0 5e       	subi	r30, 0xE0	; 224
    298c:	fd 4f       	sbci	r31, 0xFD	; 253
    298e:	80 81       	ld	r24, Z
    2990:	8c 93       	st	X, r24
    2992:	82 2f       	mov	r24, r18
    2994:	8f 5f       	subi	r24, 0xFF	; 255
    2996:	80 93 9b 01 	sts	0x019B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Enable TWI Interupt and clear the flag to send byte
    299a:	e6 e5       	ldi	r30, 0x56	; 86
    299c:	f0 e0       	ldi	r31, 0x00	; 0
    299e:	85 ec       	ldi	r24, 0xC5	; 197
    29a0:	80 83       	st	Z, r24
    29a2:	62 c0       	rjmp	.+196    	; 0x2a68 <__vector_19+0x1a6>
		break;
		case TWI_STX_DATA_NACK: // Data byte in TWDR has been transmitted; NACK has been received.
			TWI_state = I2CTWI_STATE_IDLE; // ... this is most likely the end of the transmission.
    29a4:	10 92 9a 01 	sts	0x019A, r1
			current_register = 0;
    29a8:	10 92 9b 01 	sts	0x019B, r1
			I2CTWI_readBusy = 0;	
    29ac:	10 92 98 01 	sts	0x0198, r1
			I2CTWI_dataWasRead = 1;
    29b0:	81 e0       	ldi	r24, 0x01	; 1
    29b2:	80 93 96 01 	sts	0x0196, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    29b6:	e6 e5       	ldi	r30, 0x56	; 86
    29b8:	f0 e0       	ldi	r31, 0x00	; 0
    29ba:	85 ec       	ldi	r24, 0xC5	; 197
    29bc:	80 83       	st	Z, r24
    29be:	54 c0       	rjmp	.+168    	; 0x2a68 <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_ACK: // Own SLA+W has been received ACK has been returned
			I2CTWI_writeBusy = 1;
    29c0:	81 e0       	ldi	r24, 0x01	; 1
    29c2:	80 93 99 01 	sts	0x0199, r24
			TWI_state = I2CTWI_STATE_WRITE_REG;	
    29c6:	82 e0       	ldi	r24, 0x02	; 2
    29c8:	80 93 9a 01 	sts	0x019A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event.	
    29cc:	e6 e5       	ldi	r30, 0x56	; 86
    29ce:	f0 e0       	ldi	r31, 0x00	; 0
    29d0:	85 ec       	ldi	r24, 0xC5	; 197
    29d2:	80 83       	st	Z, r24
    29d4:	49 c0       	rjmp	.+146    	; 0x2a68 <__vector_19+0x1a6>
		break;
		case TWI_SRX_ADR_DATA_ACK: // Previously addressed with own SLA+W; data has been received; ACK has been returned
			if(TWI_state == I2CTWI_STATE_WRITE_REG) {
    29d6:	80 91 9a 01 	lds	r24, 0x019A
    29da:	82 30       	cpi	r24, 0x02	; 2
    29dc:	69 f4       	brne	.+26     	; 0x29f8 <__vector_19+0x136>
				current_register = TWDR;
    29de:	e3 e2       	ldi	r30, 0x23	; 35
    29e0:	f0 e0       	ldi	r31, 0x00	; 0
    29e2:	80 81       	ld	r24, Z
    29e4:	80 93 9b 01 	sts	0x019B, r24
				I2CTWI_dataReadFromReg = current_register;
    29e8:	80 91 9b 01 	lds	r24, 0x019B
    29ec:	80 93 97 01 	sts	0x0197, r24
				TWI_state = I2CTWI_STATE_WRITE_DATA;
    29f0:	83 e0       	ldi	r24, 0x03	; 3
    29f2:	80 93 9a 01 	sts	0x019A, r24
    29f6:	13 c0       	rjmp	.+38     	; 0x2a1e <__vector_19+0x15c>
			}
			else if(TWI_state == I2CTWI_STATE_WRITE_DATA)
    29f8:	80 91 9a 01 	lds	r24, 0x019A
    29fc:	83 30       	cpi	r24, 0x03	; 3
    29fe:	79 f4       	brne	.+30     	; 0x2a1e <__vector_19+0x15c>
				I2CTWI_writeRegisters[current_register++] = TWDR;
    2a00:	30 91 9b 01 	lds	r19, 0x019B
    2a04:	83 2f       	mov	r24, r19
    2a06:	90 e0       	ldi	r25, 0x00	; 0
    2a08:	e3 e2       	ldi	r30, 0x23	; 35
    2a0a:	f0 e0       	ldi	r31, 0x00	; 0
    2a0c:	20 81       	ld	r18, Z
    2a0e:	fc 01       	movw	r30, r24
    2a10:	e0 5f       	subi	r30, 0xF0	; 240
    2a12:	fd 4f       	sbci	r31, 0xFD	; 253
    2a14:	20 83       	st	Z, r18
    2a16:	83 2f       	mov	r24, r19
    2a18:	8f 5f       	subi	r24, 0xFF	; 255
    2a1a:	80 93 9b 01 	sts	0x019B, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event, send ACK after next reception
    2a1e:	e6 e5       	ldi	r30, 0x56	; 86
    2a20:	f0 e0       	ldi	r31, 0x00	; 0
    2a22:	85 ec       	ldi	r24, 0xC5	; 197
    2a24:	80 83       	st	Z, r24
    2a26:	20 c0       	rjmp	.+64     	; 0x2a68 <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_ACK: // General call address has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_GEN_CALL;
    2a28:	81 e0       	ldi	r24, 0x01	; 1
    2a2a:	80 93 9a 01 	sts	0x019A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2a2e:	e6 e5       	ldi	r30, 0x56	; 86
    2a30:	f0 e0       	ldi	r31, 0x00	; 0
    2a32:	85 ec       	ldi	r24, 0xC5	; 197
    2a34:	80 83       	st	Z, r24
    2a36:	18 c0       	rjmp	.+48     	; 0x2a68 <__vector_19+0x1a6>
		break;
		case TWI_SRX_GEN_DATA_ACK: // Previously addressed with general call; data has been received; ACK has been returned
			I2CTWI_genCallCMD = TWDR;
    2a38:	e3 e2       	ldi	r30, 0x23	; 35
    2a3a:	f0 e0       	ldi	r31, 0x00	; 0
    2a3c:	80 81       	ld	r24, Z
    2a3e:	80 93 0f 02 	sts	0x020F, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Send ACK after next reception
    2a42:	e6 e5       	ldi	r30, 0x56	; 86
    2a44:	f0 e0       	ldi	r31, 0x00	; 0
    2a46:	85 ec       	ldi	r24, 0xC5	; 197
    2a48:	80 83       	st	Z, r24
    2a4a:	0e c0       	rjmp	.+28     	; 0x2a68 <__vector_19+0x1a6>
	    break;
		case TWI_SRX_STOP_RESTART:  // A STOP condition or repeated START condition has been received while still addressed as Slave
			TWI_state = I2CTWI_STATE_REP_START;
    2a4c:	85 e0       	ldi	r24, 0x05	; 5
    2a4e:	80 93 9a 01 	sts	0x019A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    2a52:	e6 e5       	ldi	r30, 0x56	; 86
    2a54:	f0 e0       	ldi	r31, 0x00	; 0
    2a56:	85 ec       	ldi	r24, 0xC5	; 197
    2a58:	80 83       	st	Z, r24
			I2CTWI_writeBusy = 0;
    2a5a:	10 92 99 01 	sts	0x0199, r1
    2a5e:	04 c0       	rjmp	.+8      	; 0x2a68 <__vector_19+0x1a6>
		break;
		default: // Any error, no state etc. 
			TWCR = (1<<TWEN)|(1<<TWINT); 
    2a60:	e6 e5       	ldi	r30, 0x56	; 86
    2a62:	f0 e0       	ldi	r31, 0x00	; 0
    2a64:	84 e8       	ldi	r24, 0x84	; 132
    2a66:	80 83       	st	Z, r24
		break;
	}
}
    2a68:	0f 90       	pop	r0
    2a6a:	0f 90       	pop	r0
    2a6c:	cf 91       	pop	r28
    2a6e:	df 91       	pop	r29
    2a70:	ff 91       	pop	r31
    2a72:	ef 91       	pop	r30
    2a74:	bf 91       	pop	r27
    2a76:	af 91       	pop	r26
    2a78:	9f 91       	pop	r25
    2a7a:	8f 91       	pop	r24
    2a7c:	3f 91       	pop	r19
    2a7e:	2f 91       	pop	r18
    2a80:	0f 90       	pop	r0
    2a82:	0f be       	out	0x3f, r0	; 63
    2a84:	0f 90       	pop	r0
    2a86:	1f 90       	pop	r1
    2a88:	18 95       	reti

00002a8a <writeChar>:
 *			RP6
 *			00123
 *
 */
void writeChar(char ch)
{
    2a8a:	df 93       	push	r29
    2a8c:	cf 93       	push	r28
    2a8e:	0f 92       	push	r0
    2a90:	cd b7       	in	r28, 0x3d	; 61
    2a92:	de b7       	in	r29, 0x3e	; 62
    2a94:	89 83       	std	Y+1, r24	; 0x01
    while (!(UCSRA & (1<<UDRE)));
    2a96:	eb e2       	ldi	r30, 0x2B	; 43
    2a98:	f0 e0       	ldi	r31, 0x00	; 0
    2a9a:	80 81       	ld	r24, Z
    2a9c:	88 2f       	mov	r24, r24
    2a9e:	90 e0       	ldi	r25, 0x00	; 0
    2aa0:	80 72       	andi	r24, 0x20	; 32
    2aa2:	90 70       	andi	r25, 0x00	; 0
    2aa4:	00 97       	sbiw	r24, 0x00	; 0
    2aa6:	b9 f3       	breq	.-18     	; 0x2a96 <writeChar+0xc>
    UDR = (uint8_t)ch;
    2aa8:	ec e2       	ldi	r30, 0x2C	; 44
    2aaa:	f0 e0       	ldi	r31, 0x00	; 0
    2aac:	89 81       	ldd	r24, Y+1	; 0x01
    2aae:	80 83       	st	Z, r24
}
    2ab0:	0f 90       	pop	r0
    2ab2:	cf 91       	pop	r28
    2ab4:	df 91       	pop	r29
    2ab6:	08 95       	ret

00002ab8 <writeString>:
 *
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
    2ab8:	df 93       	push	r29
    2aba:	cf 93       	push	r28
    2abc:	00 d0       	rcall	.+0      	; 0x2abe <writeString+0x6>
    2abe:	cd b7       	in	r28, 0x3d	; 61
    2ac0:	de b7       	in	r29, 0x3e	; 62
    2ac2:	9a 83       	std	Y+2, r25	; 0x02
    2ac4:	89 83       	std	Y+1, r24	; 0x01
    2ac6:	0b c0       	rjmp	.+22     	; 0x2ade <writeString+0x26>
	while(*string)
		writeChar(*string++);
    2ac8:	e9 81       	ldd	r30, Y+1	; 0x01
    2aca:	fa 81       	ldd	r31, Y+2	; 0x02
    2acc:	20 81       	ld	r18, Z
    2ace:	89 81       	ldd	r24, Y+1	; 0x01
    2ad0:	9a 81       	ldd	r25, Y+2	; 0x02
    2ad2:	01 96       	adiw	r24, 0x01	; 1
    2ad4:	9a 83       	std	Y+2, r25	; 0x02
    2ad6:	89 83       	std	Y+1, r24	; 0x01
    2ad8:	82 2f       	mov	r24, r18
    2ada:	0e 94 45 15 	call	0x2a8a	; 0x2a8a <writeChar>
 *			writeString("RP6 Robot System\n");
 *
 */
void writeString(char *string)
{
	while(*string)
    2ade:	e9 81       	ldd	r30, Y+1	; 0x01
    2ae0:	fa 81       	ldd	r31, Y+2	; 0x02
    2ae2:	80 81       	ld	r24, Z
    2ae4:	88 23       	and	r24, r24
    2ae6:	81 f7       	brne	.-32     	; 0x2ac8 <writeString+0x10>
		writeChar(*string++);
}
    2ae8:	0f 90       	pop	r0
    2aea:	0f 90       	pop	r0
    2aec:	cf 91       	pop	r28
    2aee:	df 91       	pop	r29
    2af0:	08 95       	ret

00002af2 <writeNStringP>:
 *			// you can simply write:
 *			writeString_P("RP6 Robot System\n");
 *
 */
void writeNStringP(const char *pstring)
{
    2af2:	df 93       	push	r29
    2af4:	cf 93       	push	r28
    2af6:	00 d0       	rcall	.+0      	; 0x2af8 <writeNStringP+0x6>
    2af8:	00 d0       	rcall	.+0      	; 0x2afa <writeNStringP+0x8>
    2afa:	00 d0       	rcall	.+0      	; 0x2afc <writeNStringP+0xa>
    2afc:	cd b7       	in	r28, 0x3d	; 61
    2afe:	de b7       	in	r29, 0x3e	; 62
    2b00:	9e 83       	std	Y+6, r25	; 0x06
    2b02:	8d 83       	std	Y+5, r24	; 0x05
    2b04:	03 c0       	rjmp	.+6      	; 0x2b0c <writeNStringP+0x1a>
    uint8_t c;
    for (;(c = pgm_read_byte_near(pstring++));writeChar(c));
    2b06:	8c 81       	ldd	r24, Y+4	; 0x04
    2b08:	0e 94 45 15 	call	0x2a8a	; 0x2a8a <writeChar>
    2b0c:	8d 81       	ldd	r24, Y+5	; 0x05
    2b0e:	9e 81       	ldd	r25, Y+6	; 0x06
    2b10:	9b 83       	std	Y+3, r25	; 0x03
    2b12:	8a 83       	std	Y+2, r24	; 0x02
    2b14:	8d 81       	ldd	r24, Y+5	; 0x05
    2b16:	9e 81       	ldd	r25, Y+6	; 0x06
    2b18:	01 96       	adiw	r24, 0x01	; 1
    2b1a:	9e 83       	std	Y+6, r25	; 0x06
    2b1c:	8d 83       	std	Y+5, r24	; 0x05
    2b1e:	ea 81       	ldd	r30, Y+2	; 0x02
    2b20:	fb 81       	ldd	r31, Y+3	; 0x03
    2b22:	84 91       	lpm	r24, Z+
    2b24:	89 83       	std	Y+1, r24	; 0x01
    2b26:	89 81       	ldd	r24, Y+1	; 0x01
    2b28:	8c 83       	std	Y+4, r24	; 0x04
    2b2a:	8c 81       	ldd	r24, Y+4	; 0x04
    2b2c:	88 23       	and	r24, r24
    2b2e:	59 f7       	brne	.-42     	; 0x2b06 <writeNStringP+0x14>
}
    2b30:	26 96       	adiw	r28, 0x06	; 6
    2b32:	0f b6       	in	r0, 0x3f	; 63
    2b34:	f8 94       	cli
    2b36:	de bf       	out	0x3e, r29	; 62
    2b38:	0f be       	out	0x3f, r0	; 63
    2b3a:	cd bf       	out	0x3d, r28	; 61
    2b3c:	cf 91       	pop	r28
    2b3e:	df 91       	pop	r29
    2b40:	08 95       	ret

00002b42 <writeStringLength>:
 *			// would output: "Robot System\n"
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
    2b42:	df 93       	push	r29
    2b44:	cf 93       	push	r28
    2b46:	00 d0       	rcall	.+0      	; 0x2b48 <writeStringLength+0x6>
    2b48:	00 d0       	rcall	.+0      	; 0x2b4a <writeStringLength+0x8>
    2b4a:	cd b7       	in	r28, 0x3d	; 61
    2b4c:	de b7       	in	r29, 0x3e	; 62
    2b4e:	9a 83       	std	Y+2, r25	; 0x02
    2b50:	89 83       	std	Y+1, r24	; 0x01
    2b52:	6b 83       	std	Y+3, r22	; 0x03
    2b54:	4c 83       	std	Y+4, r20	; 0x04
	for(string = &string[offset]; *string && length; length--)
    2b56:	8c 81       	ldd	r24, Y+4	; 0x04
    2b58:	28 2f       	mov	r18, r24
    2b5a:	30 e0       	ldi	r19, 0x00	; 0
    2b5c:	89 81       	ldd	r24, Y+1	; 0x01
    2b5e:	9a 81       	ldd	r25, Y+2	; 0x02
    2b60:	82 0f       	add	r24, r18
    2b62:	93 1f       	adc	r25, r19
    2b64:	9a 83       	std	Y+2, r25	; 0x02
    2b66:	89 83       	std	Y+1, r24	; 0x01
    2b68:	0e c0       	rjmp	.+28     	; 0x2b86 <writeStringLength+0x44>
		writeChar(*string++);
    2b6a:	e9 81       	ldd	r30, Y+1	; 0x01
    2b6c:	fa 81       	ldd	r31, Y+2	; 0x02
    2b6e:	20 81       	ld	r18, Z
    2b70:	89 81       	ldd	r24, Y+1	; 0x01
    2b72:	9a 81       	ldd	r25, Y+2	; 0x02
    2b74:	01 96       	adiw	r24, 0x01	; 1
    2b76:	9a 83       	std	Y+2, r25	; 0x02
    2b78:	89 83       	std	Y+1, r24	; 0x01
    2b7a:	82 2f       	mov	r24, r18
    2b7c:	0e 94 45 15 	call	0x2a8a	; 0x2a8a <writeChar>
 *			// No matter if the specified length is 40 characters!
 *
 */
void writeStringLength(char *string, uint8_t length, uint8_t offset)
{
	for(string = &string[offset]; *string && length; length--)
    2b80:	8b 81       	ldd	r24, Y+3	; 0x03
    2b82:	81 50       	subi	r24, 0x01	; 1
    2b84:	8b 83       	std	Y+3, r24	; 0x03
    2b86:	e9 81       	ldd	r30, Y+1	; 0x01
    2b88:	fa 81       	ldd	r31, Y+2	; 0x02
    2b8a:	80 81       	ld	r24, Z
    2b8c:	88 23       	and	r24, r24
    2b8e:	19 f0       	breq	.+6      	; 0x2b96 <writeStringLength+0x54>
    2b90:	8b 81       	ldd	r24, Y+3	; 0x03
    2b92:	88 23       	and	r24, r24
    2b94:	51 f7       	brne	.-44     	; 0x2b6a <writeStringLength+0x28>
		writeChar(*string++);
}
    2b96:	0f 90       	pop	r0
    2b98:	0f 90       	pop	r0
    2b9a:	0f 90       	pop	r0
    2b9c:	0f 90       	pop	r0
    2b9e:	cf 91       	pop	r28
    2ba0:	df 91       	pop	r29
    2ba2:	08 95       	ret

00002ba4 <writeInteger>:
 *			writeInteger(1024,DEC);  	// Decimal
 *			writeInteger(044,OCT);		// Ocal
 *			writeInteger(0b11010111,BIN); // Binary
 */
void writeInteger(int16_t number, uint8_t base)
{
    2ba4:	df 93       	push	r29
    2ba6:	cf 93       	push	r28
    2ba8:	cd b7       	in	r28, 0x3d	; 61
    2baa:	de b7       	in	r29, 0x3e	; 62
    2bac:	64 97       	sbiw	r28, 0x14	; 20
    2bae:	0f b6       	in	r0, 0x3f	; 63
    2bb0:	f8 94       	cli
    2bb2:	de bf       	out	0x3e, r29	; 62
    2bb4:	0f be       	out	0x3f, r0	; 63
    2bb6:	cd bf       	out	0x3d, r28	; 61
    2bb8:	9b 8b       	std	Y+19, r25	; 0x13
    2bba:	8a 8b       	std	Y+18, r24	; 0x12
    2bbc:	6c 8b       	std	Y+20, r22	; 0x14
	char buffer[17];
	itoa(number, &buffer[0], base);
    2bbe:	8c 89       	ldd	r24, Y+20	; 0x14
    2bc0:	48 2f       	mov	r20, r24
    2bc2:	50 e0       	ldi	r21, 0x00	; 0
    2bc4:	8a 89       	ldd	r24, Y+18	; 0x12
    2bc6:	9b 89       	ldd	r25, Y+19	; 0x13
    2bc8:	9e 01       	movw	r18, r28
    2bca:	2f 5f       	subi	r18, 0xFF	; 255
    2bcc:	3f 4f       	sbci	r19, 0xFF	; 255
    2bce:	b9 01       	movw	r22, r18
    2bd0:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <itoa>
	writeString(&buffer[0]);
    2bd4:	ce 01       	movw	r24, r28
    2bd6:	01 96       	adiw	r24, 0x01	; 1
    2bd8:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <writeString>
}
    2bdc:	64 96       	adiw	r28, 0x14	; 20
    2bde:	0f b6       	in	r0, 0x3f	; 63
    2be0:	f8 94       	cli
    2be2:	de bf       	out	0x3e, r29	; 62
    2be4:	0f be       	out	0x3f, r0	; 63
    2be6:	cd bf       	out	0x3d, r28	; 61
    2be8:	cf 91       	pop	r28
    2bea:	df 91       	pop	r29
    2bec:	08 95       	ret

00002bee <writeIntegerLength>:
 *			writeIntegerLength(1024,DEC,6);  	// Decimal
 *			writeIntegerLength(044,OCT,4);		// Ocal
 *			writeIntegerLength(0b11010111,BIN,8); // Binary
 */
void writeIntegerLength(int16_t number, uint8_t base, uint8_t length)
{
    2bee:	df 93       	push	r29
    2bf0:	cf 93       	push	r28
    2bf2:	cd b7       	in	r28, 0x3d	; 61
    2bf4:	de b7       	in	r29, 0x3e	; 62
    2bf6:	66 97       	sbiw	r28, 0x16	; 22
    2bf8:	0f b6       	in	r0, 0x3f	; 63
    2bfa:	f8 94       	cli
    2bfc:	de bf       	out	0x3e, r29	; 62
    2bfe:	0f be       	out	0x3f, r0	; 63
    2c00:	cd bf       	out	0x3d, r28	; 61
    2c02:	9c 8b       	std	Y+20, r25	; 0x14
    2c04:	8b 8b       	std	Y+19, r24	; 0x13
    2c06:	6d 8b       	std	Y+21, r22	; 0x15
    2c08:	4e 8b       	std	Y+22, r20	; 0x16
	char buffer[17];
	itoa(number, &buffer[0], base);
    2c0a:	8d 89       	ldd	r24, Y+21	; 0x15
    2c0c:	48 2f       	mov	r20, r24
    2c0e:	50 e0       	ldi	r21, 0x00	; 0
    2c10:	8b 89       	ldd	r24, Y+19	; 0x13
    2c12:	9c 89       	ldd	r25, Y+20	; 0x14
    2c14:	9e 01       	movw	r18, r28
    2c16:	2e 5f       	subi	r18, 0xFE	; 254
    2c18:	3f 4f       	sbci	r19, 0xFF	; 255
    2c1a:	b9 01       	movw	r22, r18
    2c1c:	0e 94 2d 1d 	call	0x3a5a	; 0x3a5a <itoa>
	int8_t cnt = length - strlen(buffer);
    2c20:	ce 01       	movw	r24, r28
    2c22:	02 96       	adiw	r24, 0x02	; 2
    2c24:	0e 94 24 1d 	call	0x3a48	; 0x3a48 <strlen>
    2c28:	98 2f       	mov	r25, r24
    2c2a:	8e 89       	ldd	r24, Y+22	; 0x16
    2c2c:	89 1b       	sub	r24, r25
    2c2e:	89 83       	std	Y+1, r24	; 0x01
	if(cnt > 0) {
    2c30:	89 81       	ldd	r24, Y+1	; 0x01
    2c32:	18 16       	cp	r1, r24
    2c34:	7c f4       	brge	.+30     	; 0x2c54 <writeIntegerLength+0x66>
    2c36:	06 c0       	rjmp	.+12     	; 0x2c44 <writeIntegerLength+0x56>
		for(; cnt > 0; cnt--, writeChar('0'));
    2c38:	89 81       	ldd	r24, Y+1	; 0x01
    2c3a:	81 50       	subi	r24, 0x01	; 1
    2c3c:	89 83       	std	Y+1, r24	; 0x01
    2c3e:	80 e3       	ldi	r24, 0x30	; 48
    2c40:	0e 94 45 15 	call	0x2a8a	; 0x2a8a <writeChar>
    2c44:	89 81       	ldd	r24, Y+1	; 0x01
    2c46:	18 16       	cp	r1, r24
    2c48:	bc f3       	brlt	.-18     	; 0x2c38 <writeIntegerLength+0x4a>
		writeString(&buffer[0]);
    2c4a:	ce 01       	movw	r24, r28
    2c4c:	02 96       	adiw	r24, 0x02	; 2
    2c4e:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <writeString>
    2c52:	09 c0       	rjmp	.+18     	; 0x2c66 <writeIntegerLength+0x78>
	}
	else 
		writeStringLength(&buffer[0],length,-cnt);
    2c54:	89 81       	ldd	r24, Y+1	; 0x01
    2c56:	81 95       	neg	r24
    2c58:	28 2f       	mov	r18, r24
    2c5a:	ce 01       	movw	r24, r28
    2c5c:	02 96       	adiw	r24, 0x02	; 2
    2c5e:	6e 89       	ldd	r22, Y+22	; 0x16
    2c60:	42 2f       	mov	r20, r18
    2c62:	0e 94 a1 15 	call	0x2b42	; 0x2b42 <writeStringLength>
}
    2c66:	66 96       	adiw	r28, 0x16	; 22
    2c68:	0f b6       	in	r0, 0x3f	; 63
    2c6a:	f8 94       	cli
    2c6c:	de bf       	out	0x3e, r29	; 62
    2c6e:	0f be       	out	0x3f, r0	; 63
    2c70:	cd bf       	out	0x3d, r28	; 61
    2c72:	cf 91       	pop	r28
    2c74:	df 91       	pop	r29
    2c76:	08 95       	ret

00002c78 <__vector_13>:
/**
 * UART receive ISR.
 * Handles reception to circular buffer.
 */
ISR(USART_RXC_vect)
{	
    2c78:	1f 92       	push	r1
    2c7a:	0f 92       	push	r0
    2c7c:	0f b6       	in	r0, 0x3f	; 63
    2c7e:	0f 92       	push	r0
    2c80:	11 24       	eor	r1, r1
    2c82:	2f 93       	push	r18
    2c84:	3f 93       	push	r19
    2c86:	8f 93       	push	r24
    2c88:	9f 93       	push	r25
    2c8a:	ef 93       	push	r30
    2c8c:	ff 93       	push	r31
    2c8e:	df 93       	push	r29
    2c90:	cf 93       	push	r28
    2c92:	cd b7       	in	r28, 0x3d	; 61
    2c94:	de b7       	in	r29, 0x3e	; 62
	static volatile uint8_t dummy;
	if(((uint8_t)(write_size - read_size)) < UART_RECEIVE_BUFFER_SIZE) {
    2c96:	80 91 9f 01 	lds	r24, 0x019F
    2c9a:	90 91 9e 01 	lds	r25, 0x019E
    2c9e:	89 1b       	sub	r24, r25
    2ca0:	80 32       	cpi	r24, 0x20	; 32
    2ca2:	e8 f4       	brcc	.+58     	; 0x2cde <__vector_13+0x66>
		uart_receive_buffer[write_pos++] = UDR;
    2ca4:	90 91 9d 01 	lds	r25, 0x019D
    2ca8:	29 2f       	mov	r18, r25
    2caa:	30 e0       	ldi	r19, 0x00	; 0
    2cac:	ec e2       	ldi	r30, 0x2C	; 44
    2cae:	f0 e0       	ldi	r31, 0x00	; 0
    2cb0:	80 81       	ld	r24, Z
    2cb2:	f9 01       	movw	r30, r18
    2cb4:	ef 5a       	subi	r30, 0xAF	; 175
    2cb6:	fd 4f       	sbci	r31, 0xFD	; 253
    2cb8:	80 83       	st	Z, r24
    2cba:	89 2f       	mov	r24, r25
    2cbc:	8f 5f       	subi	r24, 0xFF	; 255
    2cbe:	80 93 9d 01 	sts	0x019D, r24
		write_size++;
    2cc2:	80 91 9f 01 	lds	r24, 0x019F
    2cc6:	8f 5f       	subi	r24, 0xFF	; 255
    2cc8:	80 93 9f 01 	sts	0x019F, r24
		if(write_pos > UART_RECEIVE_BUFFER_SIZE) 
    2ccc:	80 91 9d 01 	lds	r24, 0x019D
    2cd0:	81 32       	cpi	r24, 0x21	; 33
    2cd2:	10 f0       	brcs	.+4      	; 0x2cd8 <__vector_13+0x60>
			write_pos = 0;
    2cd4:	10 92 9d 01 	sts	0x019D, r1
		uart_status = UART_BUFFER_OK;
    2cd8:	10 92 50 02 	sts	0x0250, r1
    2cdc:	08 c0       	rjmp	.+16     	; 0x2cee <__vector_13+0x76>
	}
	else {	
		dummy = UDR;
    2cde:	ec e2       	ldi	r30, 0x2C	; 44
    2ce0:	f0 e0       	ldi	r31, 0x00	; 0
    2ce2:	80 81       	ld	r24, Z
    2ce4:	80 93 a0 01 	sts	0x01A0, r24
		uart_status = UART_BUFFER_OVERFLOW;
    2ce8:	81 e0       	ldi	r24, 0x01	; 1
    2cea:	80 93 50 02 	sts	0x0250, r24
	}
}
    2cee:	cf 91       	pop	r28
    2cf0:	df 91       	pop	r29
    2cf2:	ff 91       	pop	r31
    2cf4:	ef 91       	pop	r30
    2cf6:	9f 91       	pop	r25
    2cf8:	8f 91       	pop	r24
    2cfa:	3f 91       	pop	r19
    2cfc:	2f 91       	pop	r18
    2cfe:	0f 90       	pop	r0
    2d00:	0f be       	out	0x3f, r0	; 63
    2d02:	0f 90       	pop	r0
    2d04:	1f 90       	pop	r1
    2d06:	18 95       	reti

00002d08 <readChar>:
 *	   receivedData[data_position++] = readChar();
 * // [...]
 *
 */
char readChar(void)
{
    2d08:	df 93       	push	r29
    2d0a:	cf 93       	push	r28
    2d0c:	0f 92       	push	r0
    2d0e:	cd b7       	in	r28, 0x3d	; 61
    2d10:	de b7       	in	r29, 0x3e	; 62
	uart_status = UART_BUFFER_OK;
    2d12:	10 92 50 02 	sts	0x0250, r1
	if(((uint8_t)(write_size - read_size)) > 0) {
    2d16:	90 91 9f 01 	lds	r25, 0x019F
    2d1a:	80 91 9e 01 	lds	r24, 0x019E
    2d1e:	98 17       	cp	r25, r24
    2d20:	c9 f0       	breq	.+50     	; 0x2d54 <readChar+0x4c>
		read_size++;
    2d22:	80 91 9e 01 	lds	r24, 0x019E
    2d26:	8f 5f       	subi	r24, 0xFF	; 255
    2d28:	80 93 9e 01 	sts	0x019E, r24
		if(read_pos > UART_RECEIVE_BUFFER_SIZE) 
    2d2c:	80 91 9c 01 	lds	r24, 0x019C
    2d30:	81 32       	cpi	r24, 0x21	; 33
    2d32:	10 f0       	brcs	.+4      	; 0x2d38 <readChar+0x30>
			read_pos = 0;
    2d34:	10 92 9c 01 	sts	0x019C, r1
		return uart_receive_buffer[read_pos++];
    2d38:	20 91 9c 01 	lds	r18, 0x019C
    2d3c:	82 2f       	mov	r24, r18
    2d3e:	90 e0       	ldi	r25, 0x00	; 0
    2d40:	fc 01       	movw	r30, r24
    2d42:	ef 5a       	subi	r30, 0xAF	; 175
    2d44:	fd 4f       	sbci	r31, 0xFD	; 253
    2d46:	80 81       	ld	r24, Z
    2d48:	89 83       	std	Y+1, r24	; 0x01
    2d4a:	82 2f       	mov	r24, r18
    2d4c:	8f 5f       	subi	r24, 0xFF	; 255
    2d4e:	80 93 9c 01 	sts	0x019C, r24
    2d52:	01 c0       	rjmp	.+2      	; 0x2d56 <readChar+0x4e>
	}
	return 0;
    2d54:	19 82       	std	Y+1, r1	; 0x01
    2d56:	89 81       	ldd	r24, Y+1	; 0x01
}
    2d58:	0f 90       	pop	r0
    2d5a:	cf 91       	pop	r28
    2d5c:	df 91       	pop	r29
    2d5e:	08 95       	ret

00002d60 <readChars>:
 * circular buffer to buf. 
 * It also returns the number of characters really copied to the buffer! 
 * Just in case that there were fewer chars in the buffer...
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
    2d60:	df 93       	push	r29
    2d62:	cf 93       	push	r28
    2d64:	00 d0       	rcall	.+0      	; 0x2d66 <readChars+0x6>
    2d66:	00 d0       	rcall	.+0      	; 0x2d68 <readChars+0x8>
    2d68:	cd b7       	in	r28, 0x3d	; 61
    2d6a:	de b7       	in	r29, 0x3e	; 62
    2d6c:	9b 83       	std	Y+3, r25	; 0x03
    2d6e:	8a 83       	std	Y+2, r24	; 0x02
    2d70:	6c 83       	std	Y+4, r22	; 0x04
   uint8_t i = 0;
    2d72:	19 82       	std	Y+1, r1	; 0x01
   uart_status = UART_BUFFER_OK;
    2d74:	10 92 50 02 	sts	0x0250, r1
    2d78:	23 c0       	rjmp	.+70     	; 0x2dc0 <readChars+0x60>
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
      read_size++;
    2d7a:	80 91 9e 01 	lds	r24, 0x019E
    2d7e:	8f 5f       	subi	r24, 0xFF	; 255
    2d80:	80 93 9e 01 	sts	0x019E, r24
      buf[i++] = uart_receive_buffer[read_pos++];
    2d84:	89 81       	ldd	r24, Y+1	; 0x01
    2d86:	28 2f       	mov	r18, r24
    2d88:	30 e0       	ldi	r19, 0x00	; 0
    2d8a:	8a 81       	ldd	r24, Y+2	; 0x02
    2d8c:	9b 81       	ldd	r25, Y+3	; 0x03
    2d8e:	dc 01       	movw	r26, r24
    2d90:	a2 0f       	add	r26, r18
    2d92:	b3 1f       	adc	r27, r19
    2d94:	20 91 9c 01 	lds	r18, 0x019C
    2d98:	82 2f       	mov	r24, r18
    2d9a:	90 e0       	ldi	r25, 0x00	; 0
    2d9c:	fc 01       	movw	r30, r24
    2d9e:	ef 5a       	subi	r30, 0xAF	; 175
    2da0:	fd 4f       	sbci	r31, 0xFD	; 253
    2da2:	80 81       	ld	r24, Z
    2da4:	8c 93       	st	X, r24
    2da6:	89 81       	ldd	r24, Y+1	; 0x01
    2da8:	8f 5f       	subi	r24, 0xFF	; 255
    2daa:	89 83       	std	Y+1, r24	; 0x01
    2dac:	82 2f       	mov	r24, r18
    2dae:	8f 5f       	subi	r24, 0xFF	; 255
    2db0:	80 93 9c 01 	sts	0x019C, r24
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
    2db4:	80 91 9c 01 	lds	r24, 0x019C
    2db8:	81 32       	cpi	r24, 0x21	; 33
    2dba:	10 f0       	brcs	.+4      	; 0x2dc0 <readChars+0x60>
         read_pos = 0;
    2dbc:	10 92 9c 01 	sts	0x019C, r1
 */
uint8_t readChars(char *buf, uint8_t numberOfChars)
{
   uint8_t i = 0;
   uart_status = UART_BUFFER_OK;
   while(((uint8_t)(write_size - read_size))  > 0 && i < numberOfChars) {
    2dc0:	90 91 9f 01 	lds	r25, 0x019F
    2dc4:	80 91 9e 01 	lds	r24, 0x019E
    2dc8:	98 17       	cp	r25, r24
    2dca:	21 f0       	breq	.+8      	; 0x2dd4 <readChars+0x74>
    2dcc:	99 81       	ldd	r25, Y+1	; 0x01
    2dce:	8c 81       	ldd	r24, Y+4	; 0x04
    2dd0:	98 17       	cp	r25, r24
    2dd2:	98 f2       	brcs	.-90     	; 0x2d7a <readChars+0x1a>
      read_size++;
      buf[i++] = uart_receive_buffer[read_pos++];
      if(read_pos > UART_RECEIVE_BUFFER_SIZE)
         read_pos = 0;
   }
   return i;
    2dd4:	89 81       	ldd	r24, Y+1	; 0x01
} 
    2dd6:	0f 90       	pop	r0
    2dd8:	0f 90       	pop	r0
    2dda:	0f 90       	pop	r0
    2ddc:	0f 90       	pop	r0
    2dde:	cf 91       	pop	r28
    2de0:	df 91       	pop	r29
    2de2:	08 95       	ret

00002de4 <getBufferLength>:
 *
 * Example:
 * s. readChar function above!
 */
uint8_t getBufferLength(void)
{
    2de4:	df 93       	push	r29
    2de6:	cf 93       	push	r28
    2de8:	cd b7       	in	r28, 0x3d	; 61
    2dea:	de b7       	in	r29, 0x3e	; 62
	return (((uint8_t)(write_size - read_size)));
    2dec:	90 91 9f 01 	lds	r25, 0x019F
    2df0:	80 91 9e 01 	lds	r24, 0x019E
    2df4:	29 2f       	mov	r18, r25
    2df6:	28 1b       	sub	r18, r24
    2df8:	82 2f       	mov	r24, r18
}
    2dfa:	cf 91       	pop	r28
    2dfc:	df 91       	pop	r29
    2dfe:	08 95       	ret

00002e00 <clearReceptionBuffer>:
/**
 * Clears the reception buffer - it disables UART Receive 
 * interrupt for a short period of time. 
 */
void clearReceptionBuffer(void)
{
    2e00:	df 93       	push	r29
    2e02:	cf 93       	push	r28
    2e04:	cd b7       	in	r28, 0x3d	; 61
    2e06:	de b7       	in	r29, 0x3e	; 62
	static uint8_t dummy;
	UCSRB &= ~(1 << RXCIE); // disable UART RX Interrupt
    2e08:	aa e2       	ldi	r26, 0x2A	; 42
    2e0a:	b0 e0       	ldi	r27, 0x00	; 0
    2e0c:	ea e2       	ldi	r30, 0x2A	; 42
    2e0e:	f0 e0       	ldi	r31, 0x00	; 0
    2e10:	80 81       	ld	r24, Z
    2e12:	8f 77       	andi	r24, 0x7F	; 127
    2e14:	8c 93       	st	X, r24
	dummy = UDR;
    2e16:	ec e2       	ldi	r30, 0x2C	; 44
    2e18:	f0 e0       	ldi	r31, 0x00	; 0
    2e1a:	80 81       	ld	r24, Z
    2e1c:	80 93 a1 01 	sts	0x01A1, r24
	read_pos = 0;
    2e20:	10 92 9c 01 	sts	0x019C, r1
	write_pos = 0; 
    2e24:	10 92 9d 01 	sts	0x019D, r1
	read_size = 0;
    2e28:	10 92 9e 01 	sts	0x019E, r1
	write_size = 0;
    2e2c:	10 92 9f 01 	sts	0x019F, r1
	uart_status = UART_BUFFER_OK;
    2e30:	10 92 50 02 	sts	0x0250, r1
	UCSRB |= (1 << RXCIE); // enable Interrupt again
    2e34:	aa e2       	ldi	r26, 0x2A	; 42
    2e36:	b0 e0       	ldi	r27, 0x00	; 0
    2e38:	ea e2       	ldi	r30, 0x2A	; 42
    2e3a:	f0 e0       	ldi	r31, 0x00	; 0
    2e3c:	80 81       	ld	r24, Z
    2e3e:	80 68       	ori	r24, 0x80	; 128
    2e40:	8c 93       	st	X, r24
}
    2e42:	cf 91       	pop	r28
    2e44:	df 91       	pop	r29
    2e46:	08 95       	ret

00002e48 <__fixunssfsi>:
    2e48:	ef 92       	push	r14
    2e4a:	ff 92       	push	r15
    2e4c:	0f 93       	push	r16
    2e4e:	1f 93       	push	r17
    2e50:	7b 01       	movw	r14, r22
    2e52:	8c 01       	movw	r16, r24
    2e54:	20 e0       	ldi	r18, 0x00	; 0
    2e56:	30 e0       	ldi	r19, 0x00	; 0
    2e58:	40 e0       	ldi	r20, 0x00	; 0
    2e5a:	5f e4       	ldi	r21, 0x4F	; 79
    2e5c:	0e 94 a6 19 	call	0x334c	; 0x334c <__gesf2>
    2e60:	88 23       	and	r24, r24
    2e62:	8c f0       	brlt	.+34     	; 0x2e86 <__fixunssfsi+0x3e>
    2e64:	c8 01       	movw	r24, r16
    2e66:	b7 01       	movw	r22, r14
    2e68:	20 e0       	ldi	r18, 0x00	; 0
    2e6a:	30 e0       	ldi	r19, 0x00	; 0
    2e6c:	40 e0       	ldi	r20, 0x00	; 0
    2e6e:	5f e4       	ldi	r21, 0x4F	; 79
    2e70:	0e 94 9c 18 	call	0x3138	; 0x3138 <__subsf3>
    2e74:	0e 94 d6 19 	call	0x33ac	; 0x33ac <__fixsfsi>
    2e78:	9b 01       	movw	r18, r22
    2e7a:	ac 01       	movw	r20, r24
    2e7c:	20 50       	subi	r18, 0x00	; 0
    2e7e:	30 40       	sbci	r19, 0x00	; 0
    2e80:	40 40       	sbci	r20, 0x00	; 0
    2e82:	50 48       	sbci	r21, 0x80	; 128
    2e84:	06 c0       	rjmp	.+12     	; 0x2e92 <__fixunssfsi+0x4a>
    2e86:	c8 01       	movw	r24, r16
    2e88:	b7 01       	movw	r22, r14
    2e8a:	0e 94 d6 19 	call	0x33ac	; 0x33ac <__fixsfsi>
    2e8e:	9b 01       	movw	r18, r22
    2e90:	ac 01       	movw	r20, r24
    2e92:	b9 01       	movw	r22, r18
    2e94:	ca 01       	movw	r24, r20
    2e96:	1f 91       	pop	r17
    2e98:	0f 91       	pop	r16
    2e9a:	ff 90       	pop	r15
    2e9c:	ef 90       	pop	r14
    2e9e:	08 95       	ret

00002ea0 <_fpadd_parts>:
    2ea0:	a0 e0       	ldi	r26, 0x00	; 0
    2ea2:	b0 e0       	ldi	r27, 0x00	; 0
    2ea4:	e6 e5       	ldi	r30, 0x56	; 86
    2ea6:	f7 e1       	ldi	r31, 0x17	; 23
    2ea8:	0c 94 ed 1c 	jmp	0x39da	; 0x39da <__prologue_saves__>
    2eac:	dc 01       	movw	r26, r24
    2eae:	2b 01       	movw	r4, r22
    2eb0:	fa 01       	movw	r30, r20
    2eb2:	9c 91       	ld	r25, X
    2eb4:	92 30       	cpi	r25, 0x02	; 2
    2eb6:	08 f4       	brcc	.+2      	; 0x2eba <_fpadd_parts+0x1a>
    2eb8:	39 c1       	rjmp	.+626    	; 0x312c <_fpadd_parts+0x28c>
    2eba:	eb 01       	movw	r28, r22
    2ebc:	88 81       	ld	r24, Y
    2ebe:	82 30       	cpi	r24, 0x02	; 2
    2ec0:	08 f4       	brcc	.+2      	; 0x2ec4 <_fpadd_parts+0x24>
    2ec2:	33 c1       	rjmp	.+614    	; 0x312a <_fpadd_parts+0x28a>
    2ec4:	94 30       	cpi	r25, 0x04	; 4
    2ec6:	69 f4       	brne	.+26     	; 0x2ee2 <_fpadd_parts+0x42>
    2ec8:	84 30       	cpi	r24, 0x04	; 4
    2eca:	09 f0       	breq	.+2      	; 0x2ece <_fpadd_parts+0x2e>
    2ecc:	2f c1       	rjmp	.+606    	; 0x312c <_fpadd_parts+0x28c>
    2ece:	11 96       	adiw	r26, 0x01	; 1
    2ed0:	9c 91       	ld	r25, X
    2ed2:	11 97       	sbiw	r26, 0x01	; 1
    2ed4:	89 81       	ldd	r24, Y+1	; 0x01
    2ed6:	98 17       	cp	r25, r24
    2ed8:	09 f4       	brne	.+2      	; 0x2edc <_fpadd_parts+0x3c>
    2eda:	28 c1       	rjmp	.+592    	; 0x312c <_fpadd_parts+0x28c>
    2edc:	af e6       	ldi	r26, 0x6F	; 111
    2ede:	b0 e0       	ldi	r27, 0x00	; 0
    2ee0:	25 c1       	rjmp	.+586    	; 0x312c <_fpadd_parts+0x28c>
    2ee2:	84 30       	cpi	r24, 0x04	; 4
    2ee4:	09 f4       	brne	.+2      	; 0x2ee8 <_fpadd_parts+0x48>
    2ee6:	21 c1       	rjmp	.+578    	; 0x312a <_fpadd_parts+0x28a>
    2ee8:	82 30       	cpi	r24, 0x02	; 2
    2eea:	a9 f4       	brne	.+42     	; 0x2f16 <_fpadd_parts+0x76>
    2eec:	92 30       	cpi	r25, 0x02	; 2
    2eee:	09 f0       	breq	.+2      	; 0x2ef2 <_fpadd_parts+0x52>
    2ef0:	1d c1       	rjmp	.+570    	; 0x312c <_fpadd_parts+0x28c>
    2ef2:	9a 01       	movw	r18, r20
    2ef4:	ad 01       	movw	r20, r26
    2ef6:	88 e0       	ldi	r24, 0x08	; 8
    2ef8:	ea 01       	movw	r28, r20
    2efa:	09 90       	ld	r0, Y+
    2efc:	ae 01       	movw	r20, r28
    2efe:	e9 01       	movw	r28, r18
    2f00:	09 92       	st	Y+, r0
    2f02:	9e 01       	movw	r18, r28
    2f04:	81 50       	subi	r24, 0x01	; 1
    2f06:	c1 f7       	brne	.-16     	; 0x2ef8 <_fpadd_parts+0x58>
    2f08:	e2 01       	movw	r28, r4
    2f0a:	89 81       	ldd	r24, Y+1	; 0x01
    2f0c:	11 96       	adiw	r26, 0x01	; 1
    2f0e:	9c 91       	ld	r25, X
    2f10:	89 23       	and	r24, r25
    2f12:	81 83       	std	Z+1, r24	; 0x01
    2f14:	08 c1       	rjmp	.+528    	; 0x3126 <_fpadd_parts+0x286>
    2f16:	92 30       	cpi	r25, 0x02	; 2
    2f18:	09 f4       	brne	.+2      	; 0x2f1c <_fpadd_parts+0x7c>
    2f1a:	07 c1       	rjmp	.+526    	; 0x312a <_fpadd_parts+0x28a>
    2f1c:	12 96       	adiw	r26, 0x02	; 2
    2f1e:	2d 90       	ld	r2, X+
    2f20:	3c 90       	ld	r3, X
    2f22:	13 97       	sbiw	r26, 0x03	; 3
    2f24:	eb 01       	movw	r28, r22
    2f26:	8a 81       	ldd	r24, Y+2	; 0x02
    2f28:	9b 81       	ldd	r25, Y+3	; 0x03
    2f2a:	14 96       	adiw	r26, 0x04	; 4
    2f2c:	ad 90       	ld	r10, X+
    2f2e:	bd 90       	ld	r11, X+
    2f30:	cd 90       	ld	r12, X+
    2f32:	dc 90       	ld	r13, X
    2f34:	17 97       	sbiw	r26, 0x07	; 7
    2f36:	ec 80       	ldd	r14, Y+4	; 0x04
    2f38:	fd 80       	ldd	r15, Y+5	; 0x05
    2f3a:	0e 81       	ldd	r16, Y+6	; 0x06
    2f3c:	1f 81       	ldd	r17, Y+7	; 0x07
    2f3e:	91 01       	movw	r18, r2
    2f40:	28 1b       	sub	r18, r24
    2f42:	39 0b       	sbc	r19, r25
    2f44:	b9 01       	movw	r22, r18
    2f46:	37 ff       	sbrs	r19, 7
    2f48:	04 c0       	rjmp	.+8      	; 0x2f52 <_fpadd_parts+0xb2>
    2f4a:	66 27       	eor	r22, r22
    2f4c:	77 27       	eor	r23, r23
    2f4e:	62 1b       	sub	r22, r18
    2f50:	73 0b       	sbc	r23, r19
    2f52:	60 32       	cpi	r22, 0x20	; 32
    2f54:	71 05       	cpc	r23, r1
    2f56:	0c f0       	brlt	.+2      	; 0x2f5a <_fpadd_parts+0xba>
    2f58:	61 c0       	rjmp	.+194    	; 0x301c <_fpadd_parts+0x17c>
    2f5a:	12 16       	cp	r1, r18
    2f5c:	13 06       	cpc	r1, r19
    2f5e:	6c f5       	brge	.+90     	; 0x2fba <_fpadd_parts+0x11a>
    2f60:	37 01       	movw	r6, r14
    2f62:	48 01       	movw	r8, r16
    2f64:	06 2e       	mov	r0, r22
    2f66:	04 c0       	rjmp	.+8      	; 0x2f70 <_fpadd_parts+0xd0>
    2f68:	96 94       	lsr	r9
    2f6a:	87 94       	ror	r8
    2f6c:	77 94       	ror	r7
    2f6e:	67 94       	ror	r6
    2f70:	0a 94       	dec	r0
    2f72:	d2 f7       	brpl	.-12     	; 0x2f68 <_fpadd_parts+0xc8>
    2f74:	21 e0       	ldi	r18, 0x01	; 1
    2f76:	30 e0       	ldi	r19, 0x00	; 0
    2f78:	40 e0       	ldi	r20, 0x00	; 0
    2f7a:	50 e0       	ldi	r21, 0x00	; 0
    2f7c:	04 c0       	rjmp	.+8      	; 0x2f86 <_fpadd_parts+0xe6>
    2f7e:	22 0f       	add	r18, r18
    2f80:	33 1f       	adc	r19, r19
    2f82:	44 1f       	adc	r20, r20
    2f84:	55 1f       	adc	r21, r21
    2f86:	6a 95       	dec	r22
    2f88:	d2 f7       	brpl	.-12     	; 0x2f7e <_fpadd_parts+0xde>
    2f8a:	21 50       	subi	r18, 0x01	; 1
    2f8c:	30 40       	sbci	r19, 0x00	; 0
    2f8e:	40 40       	sbci	r20, 0x00	; 0
    2f90:	50 40       	sbci	r21, 0x00	; 0
    2f92:	2e 21       	and	r18, r14
    2f94:	3f 21       	and	r19, r15
    2f96:	40 23       	and	r20, r16
    2f98:	51 23       	and	r21, r17
    2f9a:	21 15       	cp	r18, r1
    2f9c:	31 05       	cpc	r19, r1
    2f9e:	41 05       	cpc	r20, r1
    2fa0:	51 05       	cpc	r21, r1
    2fa2:	21 f0       	breq	.+8      	; 0x2fac <_fpadd_parts+0x10c>
    2fa4:	21 e0       	ldi	r18, 0x01	; 1
    2fa6:	30 e0       	ldi	r19, 0x00	; 0
    2fa8:	40 e0       	ldi	r20, 0x00	; 0
    2faa:	50 e0       	ldi	r21, 0x00	; 0
    2fac:	79 01       	movw	r14, r18
    2fae:	8a 01       	movw	r16, r20
    2fb0:	e6 28       	or	r14, r6
    2fb2:	f7 28       	or	r15, r7
    2fb4:	08 29       	or	r16, r8
    2fb6:	19 29       	or	r17, r9
    2fb8:	3c c0       	rjmp	.+120    	; 0x3032 <_fpadd_parts+0x192>
    2fba:	23 2b       	or	r18, r19
    2fbc:	d1 f1       	breq	.+116    	; 0x3032 <_fpadd_parts+0x192>
    2fbe:	26 0e       	add	r2, r22
    2fc0:	37 1e       	adc	r3, r23
    2fc2:	35 01       	movw	r6, r10
    2fc4:	46 01       	movw	r8, r12
    2fc6:	06 2e       	mov	r0, r22
    2fc8:	04 c0       	rjmp	.+8      	; 0x2fd2 <_fpadd_parts+0x132>
    2fca:	96 94       	lsr	r9
    2fcc:	87 94       	ror	r8
    2fce:	77 94       	ror	r7
    2fd0:	67 94       	ror	r6
    2fd2:	0a 94       	dec	r0
    2fd4:	d2 f7       	brpl	.-12     	; 0x2fca <_fpadd_parts+0x12a>
    2fd6:	21 e0       	ldi	r18, 0x01	; 1
    2fd8:	30 e0       	ldi	r19, 0x00	; 0
    2fda:	40 e0       	ldi	r20, 0x00	; 0
    2fdc:	50 e0       	ldi	r21, 0x00	; 0
    2fde:	04 c0       	rjmp	.+8      	; 0x2fe8 <_fpadd_parts+0x148>
    2fe0:	22 0f       	add	r18, r18
    2fe2:	33 1f       	adc	r19, r19
    2fe4:	44 1f       	adc	r20, r20
    2fe6:	55 1f       	adc	r21, r21
    2fe8:	6a 95       	dec	r22
    2fea:	d2 f7       	brpl	.-12     	; 0x2fe0 <_fpadd_parts+0x140>
    2fec:	21 50       	subi	r18, 0x01	; 1
    2fee:	30 40       	sbci	r19, 0x00	; 0
    2ff0:	40 40       	sbci	r20, 0x00	; 0
    2ff2:	50 40       	sbci	r21, 0x00	; 0
    2ff4:	2a 21       	and	r18, r10
    2ff6:	3b 21       	and	r19, r11
    2ff8:	4c 21       	and	r20, r12
    2ffa:	5d 21       	and	r21, r13
    2ffc:	21 15       	cp	r18, r1
    2ffe:	31 05       	cpc	r19, r1
    3000:	41 05       	cpc	r20, r1
    3002:	51 05       	cpc	r21, r1
    3004:	21 f0       	breq	.+8      	; 0x300e <_fpadd_parts+0x16e>
    3006:	21 e0       	ldi	r18, 0x01	; 1
    3008:	30 e0       	ldi	r19, 0x00	; 0
    300a:	40 e0       	ldi	r20, 0x00	; 0
    300c:	50 e0       	ldi	r21, 0x00	; 0
    300e:	59 01       	movw	r10, r18
    3010:	6a 01       	movw	r12, r20
    3012:	a6 28       	or	r10, r6
    3014:	b7 28       	or	r11, r7
    3016:	c8 28       	or	r12, r8
    3018:	d9 28       	or	r13, r9
    301a:	0b c0       	rjmp	.+22     	; 0x3032 <_fpadd_parts+0x192>
    301c:	82 15       	cp	r24, r2
    301e:	93 05       	cpc	r25, r3
    3020:	2c f0       	brlt	.+10     	; 0x302c <_fpadd_parts+0x18c>
    3022:	1c 01       	movw	r2, r24
    3024:	aa 24       	eor	r10, r10
    3026:	bb 24       	eor	r11, r11
    3028:	65 01       	movw	r12, r10
    302a:	03 c0       	rjmp	.+6      	; 0x3032 <_fpadd_parts+0x192>
    302c:	ee 24       	eor	r14, r14
    302e:	ff 24       	eor	r15, r15
    3030:	87 01       	movw	r16, r14
    3032:	11 96       	adiw	r26, 0x01	; 1
    3034:	9c 91       	ld	r25, X
    3036:	d2 01       	movw	r26, r4
    3038:	11 96       	adiw	r26, 0x01	; 1
    303a:	8c 91       	ld	r24, X
    303c:	98 17       	cp	r25, r24
    303e:	09 f4       	brne	.+2      	; 0x3042 <_fpadd_parts+0x1a2>
    3040:	45 c0       	rjmp	.+138    	; 0x30cc <_fpadd_parts+0x22c>
    3042:	99 23       	and	r25, r25
    3044:	39 f0       	breq	.+14     	; 0x3054 <_fpadd_parts+0x1b4>
    3046:	a8 01       	movw	r20, r16
    3048:	97 01       	movw	r18, r14
    304a:	2a 19       	sub	r18, r10
    304c:	3b 09       	sbc	r19, r11
    304e:	4c 09       	sbc	r20, r12
    3050:	5d 09       	sbc	r21, r13
    3052:	06 c0       	rjmp	.+12     	; 0x3060 <_fpadd_parts+0x1c0>
    3054:	a6 01       	movw	r20, r12
    3056:	95 01       	movw	r18, r10
    3058:	2e 19       	sub	r18, r14
    305a:	3f 09       	sbc	r19, r15
    305c:	40 0b       	sbc	r20, r16
    305e:	51 0b       	sbc	r21, r17
    3060:	57 fd       	sbrc	r21, 7
    3062:	08 c0       	rjmp	.+16     	; 0x3074 <_fpadd_parts+0x1d4>
    3064:	11 82       	std	Z+1, r1	; 0x01
    3066:	33 82       	std	Z+3, r3	; 0x03
    3068:	22 82       	std	Z+2, r2	; 0x02
    306a:	24 83       	std	Z+4, r18	; 0x04
    306c:	35 83       	std	Z+5, r19	; 0x05
    306e:	46 83       	std	Z+6, r20	; 0x06
    3070:	57 83       	std	Z+7, r21	; 0x07
    3072:	1d c0       	rjmp	.+58     	; 0x30ae <_fpadd_parts+0x20e>
    3074:	81 e0       	ldi	r24, 0x01	; 1
    3076:	81 83       	std	Z+1, r24	; 0x01
    3078:	33 82       	std	Z+3, r3	; 0x03
    307a:	22 82       	std	Z+2, r2	; 0x02
    307c:	88 27       	eor	r24, r24
    307e:	99 27       	eor	r25, r25
    3080:	dc 01       	movw	r26, r24
    3082:	82 1b       	sub	r24, r18
    3084:	93 0b       	sbc	r25, r19
    3086:	a4 0b       	sbc	r26, r20
    3088:	b5 0b       	sbc	r27, r21
    308a:	84 83       	std	Z+4, r24	; 0x04
    308c:	95 83       	std	Z+5, r25	; 0x05
    308e:	a6 83       	std	Z+6, r26	; 0x06
    3090:	b7 83       	std	Z+7, r27	; 0x07
    3092:	0d c0       	rjmp	.+26     	; 0x30ae <_fpadd_parts+0x20e>
    3094:	22 0f       	add	r18, r18
    3096:	33 1f       	adc	r19, r19
    3098:	44 1f       	adc	r20, r20
    309a:	55 1f       	adc	r21, r21
    309c:	24 83       	std	Z+4, r18	; 0x04
    309e:	35 83       	std	Z+5, r19	; 0x05
    30a0:	46 83       	std	Z+6, r20	; 0x06
    30a2:	57 83       	std	Z+7, r21	; 0x07
    30a4:	82 81       	ldd	r24, Z+2	; 0x02
    30a6:	93 81       	ldd	r25, Z+3	; 0x03
    30a8:	01 97       	sbiw	r24, 0x01	; 1
    30aa:	93 83       	std	Z+3, r25	; 0x03
    30ac:	82 83       	std	Z+2, r24	; 0x02
    30ae:	24 81       	ldd	r18, Z+4	; 0x04
    30b0:	35 81       	ldd	r19, Z+5	; 0x05
    30b2:	46 81       	ldd	r20, Z+6	; 0x06
    30b4:	57 81       	ldd	r21, Z+7	; 0x07
    30b6:	da 01       	movw	r26, r20
    30b8:	c9 01       	movw	r24, r18
    30ba:	01 97       	sbiw	r24, 0x01	; 1
    30bc:	a1 09       	sbc	r26, r1
    30be:	b1 09       	sbc	r27, r1
    30c0:	8f 5f       	subi	r24, 0xFF	; 255
    30c2:	9f 4f       	sbci	r25, 0xFF	; 255
    30c4:	af 4f       	sbci	r26, 0xFF	; 255
    30c6:	bf 43       	sbci	r27, 0x3F	; 63
    30c8:	28 f3       	brcs	.-54     	; 0x3094 <_fpadd_parts+0x1f4>
    30ca:	0b c0       	rjmp	.+22     	; 0x30e2 <_fpadd_parts+0x242>
    30cc:	91 83       	std	Z+1, r25	; 0x01
    30ce:	33 82       	std	Z+3, r3	; 0x03
    30d0:	22 82       	std	Z+2, r2	; 0x02
    30d2:	ea 0c       	add	r14, r10
    30d4:	fb 1c       	adc	r15, r11
    30d6:	0c 1d       	adc	r16, r12
    30d8:	1d 1d       	adc	r17, r13
    30da:	e4 82       	std	Z+4, r14	; 0x04
    30dc:	f5 82       	std	Z+5, r15	; 0x05
    30de:	06 83       	std	Z+6, r16	; 0x06
    30e0:	17 83       	std	Z+7, r17	; 0x07
    30e2:	83 e0       	ldi	r24, 0x03	; 3
    30e4:	80 83       	st	Z, r24
    30e6:	24 81       	ldd	r18, Z+4	; 0x04
    30e8:	35 81       	ldd	r19, Z+5	; 0x05
    30ea:	46 81       	ldd	r20, Z+6	; 0x06
    30ec:	57 81       	ldd	r21, Z+7	; 0x07
    30ee:	57 ff       	sbrs	r21, 7
    30f0:	1a c0       	rjmp	.+52     	; 0x3126 <_fpadd_parts+0x286>
    30f2:	c9 01       	movw	r24, r18
    30f4:	aa 27       	eor	r26, r26
    30f6:	97 fd       	sbrc	r25, 7
    30f8:	a0 95       	com	r26
    30fa:	ba 2f       	mov	r27, r26
    30fc:	81 70       	andi	r24, 0x01	; 1
    30fe:	90 70       	andi	r25, 0x00	; 0
    3100:	a0 70       	andi	r26, 0x00	; 0
    3102:	b0 70       	andi	r27, 0x00	; 0
    3104:	56 95       	lsr	r21
    3106:	47 95       	ror	r20
    3108:	37 95       	ror	r19
    310a:	27 95       	ror	r18
    310c:	82 2b       	or	r24, r18
    310e:	93 2b       	or	r25, r19
    3110:	a4 2b       	or	r26, r20
    3112:	b5 2b       	or	r27, r21
    3114:	84 83       	std	Z+4, r24	; 0x04
    3116:	95 83       	std	Z+5, r25	; 0x05
    3118:	a6 83       	std	Z+6, r26	; 0x06
    311a:	b7 83       	std	Z+7, r27	; 0x07
    311c:	82 81       	ldd	r24, Z+2	; 0x02
    311e:	93 81       	ldd	r25, Z+3	; 0x03
    3120:	01 96       	adiw	r24, 0x01	; 1
    3122:	93 83       	std	Z+3, r25	; 0x03
    3124:	82 83       	std	Z+2, r24	; 0x02
    3126:	df 01       	movw	r26, r30
    3128:	01 c0       	rjmp	.+2      	; 0x312c <_fpadd_parts+0x28c>
    312a:	d2 01       	movw	r26, r4
    312c:	cd 01       	movw	r24, r26
    312e:	cd b7       	in	r28, 0x3d	; 61
    3130:	de b7       	in	r29, 0x3e	; 62
    3132:	e2 e1       	ldi	r30, 0x12	; 18
    3134:	0c 94 09 1d 	jmp	0x3a12	; 0x3a12 <__epilogue_restores__>

00003138 <__subsf3>:
    3138:	a0 e2       	ldi	r26, 0x20	; 32
    313a:	b0 e0       	ldi	r27, 0x00	; 0
    313c:	e2 ea       	ldi	r30, 0xA2	; 162
    313e:	f8 e1       	ldi	r31, 0x18	; 24
    3140:	0c 94 f9 1c 	jmp	0x39f2	; 0x39f2 <__prologue_saves__+0x18>
    3144:	69 83       	std	Y+1, r22	; 0x01
    3146:	7a 83       	std	Y+2, r23	; 0x02
    3148:	8b 83       	std	Y+3, r24	; 0x03
    314a:	9c 83       	std	Y+4, r25	; 0x04
    314c:	2d 83       	std	Y+5, r18	; 0x05
    314e:	3e 83       	std	Y+6, r19	; 0x06
    3150:	4f 83       	std	Y+7, r20	; 0x07
    3152:	58 87       	std	Y+8, r21	; 0x08
    3154:	e9 e0       	ldi	r30, 0x09	; 9
    3156:	ee 2e       	mov	r14, r30
    3158:	f1 2c       	mov	r15, r1
    315a:	ec 0e       	add	r14, r28
    315c:	fd 1e       	adc	r15, r29
    315e:	ce 01       	movw	r24, r28
    3160:	01 96       	adiw	r24, 0x01	; 1
    3162:	b7 01       	movw	r22, r14
    3164:	0e 94 c7 1b 	call	0x378e	; 0x378e <__unpack_f>
    3168:	8e 01       	movw	r16, r28
    316a:	0f 5e       	subi	r16, 0xEF	; 239
    316c:	1f 4f       	sbci	r17, 0xFF	; 255
    316e:	ce 01       	movw	r24, r28
    3170:	05 96       	adiw	r24, 0x05	; 5
    3172:	b8 01       	movw	r22, r16
    3174:	0e 94 c7 1b 	call	0x378e	; 0x378e <__unpack_f>
    3178:	8a 89       	ldd	r24, Y+18	; 0x12
    317a:	91 e0       	ldi	r25, 0x01	; 1
    317c:	89 27       	eor	r24, r25
    317e:	8a 8b       	std	Y+18, r24	; 0x12
    3180:	c7 01       	movw	r24, r14
    3182:	b8 01       	movw	r22, r16
    3184:	ae 01       	movw	r20, r28
    3186:	47 5e       	subi	r20, 0xE7	; 231
    3188:	5f 4f       	sbci	r21, 0xFF	; 255
    318a:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <_fpadd_parts>
    318e:	0e 94 f2 1a 	call	0x35e4	; 0x35e4 <__pack_f>
    3192:	a0 96       	adiw	r28, 0x20	; 32
    3194:	e6 e0       	ldi	r30, 0x06	; 6
    3196:	0c 94 15 1d 	jmp	0x3a2a	; 0x3a2a <__epilogue_restores__+0x18>

0000319a <__addsf3>:
    319a:	a0 e2       	ldi	r26, 0x20	; 32
    319c:	b0 e0       	ldi	r27, 0x00	; 0
    319e:	e3 ed       	ldi	r30, 0xD3	; 211
    31a0:	f8 e1       	ldi	r31, 0x18	; 24
    31a2:	0c 94 f9 1c 	jmp	0x39f2	; 0x39f2 <__prologue_saves__+0x18>
    31a6:	69 83       	std	Y+1, r22	; 0x01
    31a8:	7a 83       	std	Y+2, r23	; 0x02
    31aa:	8b 83       	std	Y+3, r24	; 0x03
    31ac:	9c 83       	std	Y+4, r25	; 0x04
    31ae:	2d 83       	std	Y+5, r18	; 0x05
    31b0:	3e 83       	std	Y+6, r19	; 0x06
    31b2:	4f 83       	std	Y+7, r20	; 0x07
    31b4:	58 87       	std	Y+8, r21	; 0x08
    31b6:	f9 e0       	ldi	r31, 0x09	; 9
    31b8:	ef 2e       	mov	r14, r31
    31ba:	f1 2c       	mov	r15, r1
    31bc:	ec 0e       	add	r14, r28
    31be:	fd 1e       	adc	r15, r29
    31c0:	ce 01       	movw	r24, r28
    31c2:	01 96       	adiw	r24, 0x01	; 1
    31c4:	b7 01       	movw	r22, r14
    31c6:	0e 94 c7 1b 	call	0x378e	; 0x378e <__unpack_f>
    31ca:	8e 01       	movw	r16, r28
    31cc:	0f 5e       	subi	r16, 0xEF	; 239
    31ce:	1f 4f       	sbci	r17, 0xFF	; 255
    31d0:	ce 01       	movw	r24, r28
    31d2:	05 96       	adiw	r24, 0x05	; 5
    31d4:	b8 01       	movw	r22, r16
    31d6:	0e 94 c7 1b 	call	0x378e	; 0x378e <__unpack_f>
    31da:	c7 01       	movw	r24, r14
    31dc:	b8 01       	movw	r22, r16
    31de:	ae 01       	movw	r20, r28
    31e0:	47 5e       	subi	r20, 0xE7	; 231
    31e2:	5f 4f       	sbci	r21, 0xFF	; 255
    31e4:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <_fpadd_parts>
    31e8:	0e 94 f2 1a 	call	0x35e4	; 0x35e4 <__pack_f>
    31ec:	a0 96       	adiw	r28, 0x20	; 32
    31ee:	e6 e0       	ldi	r30, 0x06	; 6
    31f0:	0c 94 15 1d 	jmp	0x3a2a	; 0x3a2a <__epilogue_restores__+0x18>

000031f4 <__divsf3>:
    31f4:	a8 e1       	ldi	r26, 0x18	; 24
    31f6:	b0 e0       	ldi	r27, 0x00	; 0
    31f8:	e0 e0       	ldi	r30, 0x00	; 0
    31fa:	f9 e1       	ldi	r31, 0x19	; 25
    31fc:	0c 94 f5 1c 	jmp	0x39ea	; 0x39ea <__prologue_saves__+0x10>
    3200:	69 83       	std	Y+1, r22	; 0x01
    3202:	7a 83       	std	Y+2, r23	; 0x02
    3204:	8b 83       	std	Y+3, r24	; 0x03
    3206:	9c 83       	std	Y+4, r25	; 0x04
    3208:	2d 83       	std	Y+5, r18	; 0x05
    320a:	3e 83       	std	Y+6, r19	; 0x06
    320c:	4f 83       	std	Y+7, r20	; 0x07
    320e:	58 87       	std	Y+8, r21	; 0x08
    3210:	b9 e0       	ldi	r27, 0x09	; 9
    3212:	eb 2e       	mov	r14, r27
    3214:	f1 2c       	mov	r15, r1
    3216:	ec 0e       	add	r14, r28
    3218:	fd 1e       	adc	r15, r29
    321a:	ce 01       	movw	r24, r28
    321c:	01 96       	adiw	r24, 0x01	; 1
    321e:	b7 01       	movw	r22, r14
    3220:	0e 94 c7 1b 	call	0x378e	; 0x378e <__unpack_f>
    3224:	8e 01       	movw	r16, r28
    3226:	0f 5e       	subi	r16, 0xEF	; 239
    3228:	1f 4f       	sbci	r17, 0xFF	; 255
    322a:	ce 01       	movw	r24, r28
    322c:	05 96       	adiw	r24, 0x05	; 5
    322e:	b8 01       	movw	r22, r16
    3230:	0e 94 c7 1b 	call	0x378e	; 0x378e <__unpack_f>
    3234:	29 85       	ldd	r18, Y+9	; 0x09
    3236:	22 30       	cpi	r18, 0x02	; 2
    3238:	08 f4       	brcc	.+2      	; 0x323c <__divsf3+0x48>
    323a:	7e c0       	rjmp	.+252    	; 0x3338 <__divsf3+0x144>
    323c:	39 89       	ldd	r19, Y+17	; 0x11
    323e:	32 30       	cpi	r19, 0x02	; 2
    3240:	10 f4       	brcc	.+4      	; 0x3246 <__divsf3+0x52>
    3242:	b8 01       	movw	r22, r16
    3244:	7c c0       	rjmp	.+248    	; 0x333e <__divsf3+0x14a>
    3246:	8a 85       	ldd	r24, Y+10	; 0x0a
    3248:	9a 89       	ldd	r25, Y+18	; 0x12
    324a:	89 27       	eor	r24, r25
    324c:	8a 87       	std	Y+10, r24	; 0x0a
    324e:	24 30       	cpi	r18, 0x04	; 4
    3250:	11 f0       	breq	.+4      	; 0x3256 <__divsf3+0x62>
    3252:	22 30       	cpi	r18, 0x02	; 2
    3254:	31 f4       	brne	.+12     	; 0x3262 <__divsf3+0x6e>
    3256:	23 17       	cp	r18, r19
    3258:	09 f0       	breq	.+2      	; 0x325c <__divsf3+0x68>
    325a:	6e c0       	rjmp	.+220    	; 0x3338 <__divsf3+0x144>
    325c:	6f e6       	ldi	r22, 0x6F	; 111
    325e:	70 e0       	ldi	r23, 0x00	; 0
    3260:	6e c0       	rjmp	.+220    	; 0x333e <__divsf3+0x14a>
    3262:	34 30       	cpi	r19, 0x04	; 4
    3264:	39 f4       	brne	.+14     	; 0x3274 <__divsf3+0x80>
    3266:	1d 86       	std	Y+13, r1	; 0x0d
    3268:	1e 86       	std	Y+14, r1	; 0x0e
    326a:	1f 86       	std	Y+15, r1	; 0x0f
    326c:	18 8a       	std	Y+16, r1	; 0x10
    326e:	1c 86       	std	Y+12, r1	; 0x0c
    3270:	1b 86       	std	Y+11, r1	; 0x0b
    3272:	04 c0       	rjmp	.+8      	; 0x327c <__divsf3+0x88>
    3274:	32 30       	cpi	r19, 0x02	; 2
    3276:	21 f4       	brne	.+8      	; 0x3280 <__divsf3+0x8c>
    3278:	84 e0       	ldi	r24, 0x04	; 4
    327a:	89 87       	std	Y+9, r24	; 0x09
    327c:	b7 01       	movw	r22, r14
    327e:	5f c0       	rjmp	.+190    	; 0x333e <__divsf3+0x14a>
    3280:	2b 85       	ldd	r18, Y+11	; 0x0b
    3282:	3c 85       	ldd	r19, Y+12	; 0x0c
    3284:	8b 89       	ldd	r24, Y+19	; 0x13
    3286:	9c 89       	ldd	r25, Y+20	; 0x14
    3288:	28 1b       	sub	r18, r24
    328a:	39 0b       	sbc	r19, r25
    328c:	3c 87       	std	Y+12, r19	; 0x0c
    328e:	2b 87       	std	Y+11, r18	; 0x0b
    3290:	ed 84       	ldd	r14, Y+13	; 0x0d
    3292:	fe 84       	ldd	r15, Y+14	; 0x0e
    3294:	0f 85       	ldd	r16, Y+15	; 0x0f
    3296:	18 89       	ldd	r17, Y+16	; 0x10
    3298:	ad 88       	ldd	r10, Y+21	; 0x15
    329a:	be 88       	ldd	r11, Y+22	; 0x16
    329c:	cf 88       	ldd	r12, Y+23	; 0x17
    329e:	d8 8c       	ldd	r13, Y+24	; 0x18
    32a0:	ea 14       	cp	r14, r10
    32a2:	fb 04       	cpc	r15, r11
    32a4:	0c 05       	cpc	r16, r12
    32a6:	1d 05       	cpc	r17, r13
    32a8:	40 f4       	brcc	.+16     	; 0x32ba <__divsf3+0xc6>
    32aa:	ee 0c       	add	r14, r14
    32ac:	ff 1c       	adc	r15, r15
    32ae:	00 1f       	adc	r16, r16
    32b0:	11 1f       	adc	r17, r17
    32b2:	21 50       	subi	r18, 0x01	; 1
    32b4:	30 40       	sbci	r19, 0x00	; 0
    32b6:	3c 87       	std	Y+12, r19	; 0x0c
    32b8:	2b 87       	std	Y+11, r18	; 0x0b
    32ba:	20 e0       	ldi	r18, 0x00	; 0
    32bc:	30 e0       	ldi	r19, 0x00	; 0
    32be:	40 e0       	ldi	r20, 0x00	; 0
    32c0:	50 e0       	ldi	r21, 0x00	; 0
    32c2:	80 e0       	ldi	r24, 0x00	; 0
    32c4:	90 e0       	ldi	r25, 0x00	; 0
    32c6:	a0 e0       	ldi	r26, 0x00	; 0
    32c8:	b0 e4       	ldi	r27, 0x40	; 64
    32ca:	60 e0       	ldi	r22, 0x00	; 0
    32cc:	70 e0       	ldi	r23, 0x00	; 0
    32ce:	ea 14       	cp	r14, r10
    32d0:	fb 04       	cpc	r15, r11
    32d2:	0c 05       	cpc	r16, r12
    32d4:	1d 05       	cpc	r17, r13
    32d6:	40 f0       	brcs	.+16     	; 0x32e8 <__divsf3+0xf4>
    32d8:	28 2b       	or	r18, r24
    32da:	39 2b       	or	r19, r25
    32dc:	4a 2b       	or	r20, r26
    32de:	5b 2b       	or	r21, r27
    32e0:	ea 18       	sub	r14, r10
    32e2:	fb 08       	sbc	r15, r11
    32e4:	0c 09       	sbc	r16, r12
    32e6:	1d 09       	sbc	r17, r13
    32e8:	b6 95       	lsr	r27
    32ea:	a7 95       	ror	r26
    32ec:	97 95       	ror	r25
    32ee:	87 95       	ror	r24
    32f0:	ee 0c       	add	r14, r14
    32f2:	ff 1c       	adc	r15, r15
    32f4:	00 1f       	adc	r16, r16
    32f6:	11 1f       	adc	r17, r17
    32f8:	6f 5f       	subi	r22, 0xFF	; 255
    32fa:	7f 4f       	sbci	r23, 0xFF	; 255
    32fc:	6f 31       	cpi	r22, 0x1F	; 31
    32fe:	71 05       	cpc	r23, r1
    3300:	31 f7       	brne	.-52     	; 0x32ce <__divsf3+0xda>
    3302:	da 01       	movw	r26, r20
    3304:	c9 01       	movw	r24, r18
    3306:	8f 77       	andi	r24, 0x7F	; 127
    3308:	90 70       	andi	r25, 0x00	; 0
    330a:	a0 70       	andi	r26, 0x00	; 0
    330c:	b0 70       	andi	r27, 0x00	; 0
    330e:	80 34       	cpi	r24, 0x40	; 64
    3310:	91 05       	cpc	r25, r1
    3312:	a1 05       	cpc	r26, r1
    3314:	b1 05       	cpc	r27, r1
    3316:	61 f4       	brne	.+24     	; 0x3330 <__divsf3+0x13c>
    3318:	27 fd       	sbrc	r18, 7
    331a:	0a c0       	rjmp	.+20     	; 0x3330 <__divsf3+0x13c>
    331c:	e1 14       	cp	r14, r1
    331e:	f1 04       	cpc	r15, r1
    3320:	01 05       	cpc	r16, r1
    3322:	11 05       	cpc	r17, r1
    3324:	29 f0       	breq	.+10     	; 0x3330 <__divsf3+0x13c>
    3326:	20 5c       	subi	r18, 0xC0	; 192
    3328:	3f 4f       	sbci	r19, 0xFF	; 255
    332a:	4f 4f       	sbci	r20, 0xFF	; 255
    332c:	5f 4f       	sbci	r21, 0xFF	; 255
    332e:	20 78       	andi	r18, 0x80	; 128
    3330:	2d 87       	std	Y+13, r18	; 0x0d
    3332:	3e 87       	std	Y+14, r19	; 0x0e
    3334:	4f 87       	std	Y+15, r20	; 0x0f
    3336:	58 8b       	std	Y+16, r21	; 0x10
    3338:	be 01       	movw	r22, r28
    333a:	67 5f       	subi	r22, 0xF7	; 247
    333c:	7f 4f       	sbci	r23, 0xFF	; 255
    333e:	cb 01       	movw	r24, r22
    3340:	0e 94 f2 1a 	call	0x35e4	; 0x35e4 <__pack_f>
    3344:	68 96       	adiw	r28, 0x18	; 24
    3346:	ea e0       	ldi	r30, 0x0A	; 10
    3348:	0c 94 11 1d 	jmp	0x3a22	; 0x3a22 <__epilogue_restores__+0x10>

0000334c <__gesf2>:
    334c:	a8 e1       	ldi	r26, 0x18	; 24
    334e:	b0 e0       	ldi	r27, 0x00	; 0
    3350:	ec ea       	ldi	r30, 0xAC	; 172
    3352:	f9 e1       	ldi	r31, 0x19	; 25
    3354:	0c 94 f9 1c 	jmp	0x39f2	; 0x39f2 <__prologue_saves__+0x18>
    3358:	69 83       	std	Y+1, r22	; 0x01
    335a:	7a 83       	std	Y+2, r23	; 0x02
    335c:	8b 83       	std	Y+3, r24	; 0x03
    335e:	9c 83       	std	Y+4, r25	; 0x04
    3360:	2d 83       	std	Y+5, r18	; 0x05
    3362:	3e 83       	std	Y+6, r19	; 0x06
    3364:	4f 83       	std	Y+7, r20	; 0x07
    3366:	58 87       	std	Y+8, r21	; 0x08
    3368:	89 e0       	ldi	r24, 0x09	; 9
    336a:	e8 2e       	mov	r14, r24
    336c:	f1 2c       	mov	r15, r1
    336e:	ec 0e       	add	r14, r28
    3370:	fd 1e       	adc	r15, r29
    3372:	ce 01       	movw	r24, r28
    3374:	01 96       	adiw	r24, 0x01	; 1
    3376:	b7 01       	movw	r22, r14
    3378:	0e 94 c7 1b 	call	0x378e	; 0x378e <__unpack_f>
    337c:	8e 01       	movw	r16, r28
    337e:	0f 5e       	subi	r16, 0xEF	; 239
    3380:	1f 4f       	sbci	r17, 0xFF	; 255
    3382:	ce 01       	movw	r24, r28
    3384:	05 96       	adiw	r24, 0x05	; 5
    3386:	b8 01       	movw	r22, r16
    3388:	0e 94 c7 1b 	call	0x378e	; 0x378e <__unpack_f>
    338c:	89 85       	ldd	r24, Y+9	; 0x09
    338e:	82 30       	cpi	r24, 0x02	; 2
    3390:	40 f0       	brcs	.+16     	; 0x33a2 <__gesf2+0x56>
    3392:	89 89       	ldd	r24, Y+17	; 0x11
    3394:	82 30       	cpi	r24, 0x02	; 2
    3396:	28 f0       	brcs	.+10     	; 0x33a2 <__gesf2+0x56>
    3398:	c7 01       	movw	r24, r14
    339a:	b8 01       	movw	r22, r16
    339c:	0e 94 3f 1c 	call	0x387e	; 0x387e <__fpcmp_parts_f>
    33a0:	01 c0       	rjmp	.+2      	; 0x33a4 <__gesf2+0x58>
    33a2:	8f ef       	ldi	r24, 0xFF	; 255
    33a4:	68 96       	adiw	r28, 0x18	; 24
    33a6:	e6 e0       	ldi	r30, 0x06	; 6
    33a8:	0c 94 15 1d 	jmp	0x3a2a	; 0x3a2a <__epilogue_restores__+0x18>

000033ac <__fixsfsi>:
    33ac:	ac e0       	ldi	r26, 0x0C	; 12
    33ae:	b0 e0       	ldi	r27, 0x00	; 0
    33b0:	ec ed       	ldi	r30, 0xDC	; 220
    33b2:	f9 e1       	ldi	r31, 0x19	; 25
    33b4:	0c 94 fd 1c 	jmp	0x39fa	; 0x39fa <__prologue_saves__+0x20>
    33b8:	69 83       	std	Y+1, r22	; 0x01
    33ba:	7a 83       	std	Y+2, r23	; 0x02
    33bc:	8b 83       	std	Y+3, r24	; 0x03
    33be:	9c 83       	std	Y+4, r25	; 0x04
    33c0:	ce 01       	movw	r24, r28
    33c2:	01 96       	adiw	r24, 0x01	; 1
    33c4:	be 01       	movw	r22, r28
    33c6:	6b 5f       	subi	r22, 0xFB	; 251
    33c8:	7f 4f       	sbci	r23, 0xFF	; 255
    33ca:	0e 94 c7 1b 	call	0x378e	; 0x378e <__unpack_f>
    33ce:	8d 81       	ldd	r24, Y+5	; 0x05
    33d0:	82 30       	cpi	r24, 0x02	; 2
    33d2:	61 f1       	breq	.+88     	; 0x342c <__fixsfsi+0x80>
    33d4:	82 30       	cpi	r24, 0x02	; 2
    33d6:	50 f1       	brcs	.+84     	; 0x342c <__fixsfsi+0x80>
    33d8:	84 30       	cpi	r24, 0x04	; 4
    33da:	21 f4       	brne	.+8      	; 0x33e4 <__fixsfsi+0x38>
    33dc:	8e 81       	ldd	r24, Y+6	; 0x06
    33de:	88 23       	and	r24, r24
    33e0:	51 f1       	breq	.+84     	; 0x3436 <__fixsfsi+0x8a>
    33e2:	2e c0       	rjmp	.+92     	; 0x3440 <__fixsfsi+0x94>
    33e4:	2f 81       	ldd	r18, Y+7	; 0x07
    33e6:	38 85       	ldd	r19, Y+8	; 0x08
    33e8:	37 fd       	sbrc	r19, 7
    33ea:	20 c0       	rjmp	.+64     	; 0x342c <__fixsfsi+0x80>
    33ec:	6e 81       	ldd	r22, Y+6	; 0x06
    33ee:	2f 31       	cpi	r18, 0x1F	; 31
    33f0:	31 05       	cpc	r19, r1
    33f2:	1c f0       	brlt	.+6      	; 0x33fa <__fixsfsi+0x4e>
    33f4:	66 23       	and	r22, r22
    33f6:	f9 f0       	breq	.+62     	; 0x3436 <__fixsfsi+0x8a>
    33f8:	23 c0       	rjmp	.+70     	; 0x3440 <__fixsfsi+0x94>
    33fa:	8e e1       	ldi	r24, 0x1E	; 30
    33fc:	90 e0       	ldi	r25, 0x00	; 0
    33fe:	82 1b       	sub	r24, r18
    3400:	93 0b       	sbc	r25, r19
    3402:	29 85       	ldd	r18, Y+9	; 0x09
    3404:	3a 85       	ldd	r19, Y+10	; 0x0a
    3406:	4b 85       	ldd	r20, Y+11	; 0x0b
    3408:	5c 85       	ldd	r21, Y+12	; 0x0c
    340a:	04 c0       	rjmp	.+8      	; 0x3414 <__fixsfsi+0x68>
    340c:	56 95       	lsr	r21
    340e:	47 95       	ror	r20
    3410:	37 95       	ror	r19
    3412:	27 95       	ror	r18
    3414:	8a 95       	dec	r24
    3416:	d2 f7       	brpl	.-12     	; 0x340c <__fixsfsi+0x60>
    3418:	66 23       	and	r22, r22
    341a:	b1 f0       	breq	.+44     	; 0x3448 <__fixsfsi+0x9c>
    341c:	50 95       	com	r21
    341e:	40 95       	com	r20
    3420:	30 95       	com	r19
    3422:	21 95       	neg	r18
    3424:	3f 4f       	sbci	r19, 0xFF	; 255
    3426:	4f 4f       	sbci	r20, 0xFF	; 255
    3428:	5f 4f       	sbci	r21, 0xFF	; 255
    342a:	0e c0       	rjmp	.+28     	; 0x3448 <__fixsfsi+0x9c>
    342c:	20 e0       	ldi	r18, 0x00	; 0
    342e:	30 e0       	ldi	r19, 0x00	; 0
    3430:	40 e0       	ldi	r20, 0x00	; 0
    3432:	50 e0       	ldi	r21, 0x00	; 0
    3434:	09 c0       	rjmp	.+18     	; 0x3448 <__fixsfsi+0x9c>
    3436:	2f ef       	ldi	r18, 0xFF	; 255
    3438:	3f ef       	ldi	r19, 0xFF	; 255
    343a:	4f ef       	ldi	r20, 0xFF	; 255
    343c:	5f e7       	ldi	r21, 0x7F	; 127
    343e:	04 c0       	rjmp	.+8      	; 0x3448 <__fixsfsi+0x9c>
    3440:	20 e0       	ldi	r18, 0x00	; 0
    3442:	30 e0       	ldi	r19, 0x00	; 0
    3444:	40 e0       	ldi	r20, 0x00	; 0
    3446:	50 e8       	ldi	r21, 0x80	; 128
    3448:	b9 01       	movw	r22, r18
    344a:	ca 01       	movw	r24, r20
    344c:	2c 96       	adiw	r28, 0x0c	; 12
    344e:	e2 e0       	ldi	r30, 0x02	; 2
    3450:	0c 94 19 1d 	jmp	0x3a32	; 0x3a32 <__epilogue_restores__+0x20>

00003454 <__floatunsisf>:
    3454:	a8 e0       	ldi	r26, 0x08	; 8
    3456:	b0 e0       	ldi	r27, 0x00	; 0
    3458:	e0 e3       	ldi	r30, 0x30	; 48
    345a:	fa e1       	ldi	r31, 0x1A	; 26
    345c:	0c 94 f5 1c 	jmp	0x39ea	; 0x39ea <__prologue_saves__+0x10>
    3460:	7b 01       	movw	r14, r22
    3462:	8c 01       	movw	r16, r24
    3464:	61 15       	cp	r22, r1
    3466:	71 05       	cpc	r23, r1
    3468:	81 05       	cpc	r24, r1
    346a:	91 05       	cpc	r25, r1
    346c:	19 f4       	brne	.+6      	; 0x3474 <__floatunsisf+0x20>
    346e:	82 e0       	ldi	r24, 0x02	; 2
    3470:	89 83       	std	Y+1, r24	; 0x01
    3472:	60 c0       	rjmp	.+192    	; 0x3534 <__floatunsisf+0xe0>
    3474:	83 e0       	ldi	r24, 0x03	; 3
    3476:	89 83       	std	Y+1, r24	; 0x01
    3478:	8e e1       	ldi	r24, 0x1E	; 30
    347a:	c8 2e       	mov	r12, r24
    347c:	d1 2c       	mov	r13, r1
    347e:	dc 82       	std	Y+4, r13	; 0x04
    3480:	cb 82       	std	Y+3, r12	; 0x03
    3482:	ed 82       	std	Y+5, r14	; 0x05
    3484:	fe 82       	std	Y+6, r15	; 0x06
    3486:	0f 83       	std	Y+7, r16	; 0x07
    3488:	18 87       	std	Y+8, r17	; 0x08
    348a:	c8 01       	movw	r24, r16
    348c:	b7 01       	movw	r22, r14
    348e:	0e 94 a3 1a 	call	0x3546	; 0x3546 <__clzsi2>
    3492:	fc 01       	movw	r30, r24
    3494:	31 97       	sbiw	r30, 0x01	; 1
    3496:	f7 ff       	sbrs	r31, 7
    3498:	3b c0       	rjmp	.+118    	; 0x3510 <__floatunsisf+0xbc>
    349a:	22 27       	eor	r18, r18
    349c:	33 27       	eor	r19, r19
    349e:	2e 1b       	sub	r18, r30
    34a0:	3f 0b       	sbc	r19, r31
    34a2:	57 01       	movw	r10, r14
    34a4:	68 01       	movw	r12, r16
    34a6:	02 2e       	mov	r0, r18
    34a8:	04 c0       	rjmp	.+8      	; 0x34b2 <__floatunsisf+0x5e>
    34aa:	d6 94       	lsr	r13
    34ac:	c7 94       	ror	r12
    34ae:	b7 94       	ror	r11
    34b0:	a7 94       	ror	r10
    34b2:	0a 94       	dec	r0
    34b4:	d2 f7       	brpl	.-12     	; 0x34aa <__floatunsisf+0x56>
    34b6:	40 e0       	ldi	r20, 0x00	; 0
    34b8:	50 e0       	ldi	r21, 0x00	; 0
    34ba:	60 e0       	ldi	r22, 0x00	; 0
    34bc:	70 e0       	ldi	r23, 0x00	; 0
    34be:	81 e0       	ldi	r24, 0x01	; 1
    34c0:	90 e0       	ldi	r25, 0x00	; 0
    34c2:	a0 e0       	ldi	r26, 0x00	; 0
    34c4:	b0 e0       	ldi	r27, 0x00	; 0
    34c6:	04 c0       	rjmp	.+8      	; 0x34d0 <__floatunsisf+0x7c>
    34c8:	88 0f       	add	r24, r24
    34ca:	99 1f       	adc	r25, r25
    34cc:	aa 1f       	adc	r26, r26
    34ce:	bb 1f       	adc	r27, r27
    34d0:	2a 95       	dec	r18
    34d2:	d2 f7       	brpl	.-12     	; 0x34c8 <__floatunsisf+0x74>
    34d4:	01 97       	sbiw	r24, 0x01	; 1
    34d6:	a1 09       	sbc	r26, r1
    34d8:	b1 09       	sbc	r27, r1
    34da:	8e 21       	and	r24, r14
    34dc:	9f 21       	and	r25, r15
    34de:	a0 23       	and	r26, r16
    34e0:	b1 23       	and	r27, r17
    34e2:	00 97       	sbiw	r24, 0x00	; 0
    34e4:	a1 05       	cpc	r26, r1
    34e6:	b1 05       	cpc	r27, r1
    34e8:	21 f0       	breq	.+8      	; 0x34f2 <__floatunsisf+0x9e>
    34ea:	41 e0       	ldi	r20, 0x01	; 1
    34ec:	50 e0       	ldi	r21, 0x00	; 0
    34ee:	60 e0       	ldi	r22, 0x00	; 0
    34f0:	70 e0       	ldi	r23, 0x00	; 0
    34f2:	4a 29       	or	r20, r10
    34f4:	5b 29       	or	r21, r11
    34f6:	6c 29       	or	r22, r12
    34f8:	7d 29       	or	r23, r13
    34fa:	4d 83       	std	Y+5, r20	; 0x05
    34fc:	5e 83       	std	Y+6, r21	; 0x06
    34fe:	6f 83       	std	Y+7, r22	; 0x07
    3500:	78 87       	std	Y+8, r23	; 0x08
    3502:	8e e1       	ldi	r24, 0x1E	; 30
    3504:	90 e0       	ldi	r25, 0x00	; 0
    3506:	8e 1b       	sub	r24, r30
    3508:	9f 0b       	sbc	r25, r31
    350a:	9c 83       	std	Y+4, r25	; 0x04
    350c:	8b 83       	std	Y+3, r24	; 0x03
    350e:	12 c0       	rjmp	.+36     	; 0x3534 <__floatunsisf+0xe0>
    3510:	30 97       	sbiw	r30, 0x00	; 0
    3512:	81 f0       	breq	.+32     	; 0x3534 <__floatunsisf+0xe0>
    3514:	0e 2e       	mov	r0, r30
    3516:	04 c0       	rjmp	.+8      	; 0x3520 <__floatunsisf+0xcc>
    3518:	ee 0c       	add	r14, r14
    351a:	ff 1c       	adc	r15, r15
    351c:	00 1f       	adc	r16, r16
    351e:	11 1f       	adc	r17, r17
    3520:	0a 94       	dec	r0
    3522:	d2 f7       	brpl	.-12     	; 0x3518 <__floatunsisf+0xc4>
    3524:	ed 82       	std	Y+5, r14	; 0x05
    3526:	fe 82       	std	Y+6, r15	; 0x06
    3528:	0f 83       	std	Y+7, r16	; 0x07
    352a:	18 87       	std	Y+8, r17	; 0x08
    352c:	ce 1a       	sub	r12, r30
    352e:	df 0a       	sbc	r13, r31
    3530:	dc 82       	std	Y+4, r13	; 0x04
    3532:	cb 82       	std	Y+3, r12	; 0x03
    3534:	1a 82       	std	Y+2, r1	; 0x02
    3536:	ce 01       	movw	r24, r28
    3538:	01 96       	adiw	r24, 0x01	; 1
    353a:	0e 94 f2 1a 	call	0x35e4	; 0x35e4 <__pack_f>
    353e:	28 96       	adiw	r28, 0x08	; 8
    3540:	ea e0       	ldi	r30, 0x0A	; 10
    3542:	0c 94 11 1d 	jmp	0x3a22	; 0x3a22 <__epilogue_restores__+0x10>

00003546 <__clzsi2>:
    3546:	ef 92       	push	r14
    3548:	ff 92       	push	r15
    354a:	0f 93       	push	r16
    354c:	1f 93       	push	r17
    354e:	7b 01       	movw	r14, r22
    3550:	8c 01       	movw	r16, r24
    3552:	80 e0       	ldi	r24, 0x00	; 0
    3554:	e8 16       	cp	r14, r24
    3556:	80 e0       	ldi	r24, 0x00	; 0
    3558:	f8 06       	cpc	r15, r24
    355a:	81 e0       	ldi	r24, 0x01	; 1
    355c:	08 07       	cpc	r16, r24
    355e:	80 e0       	ldi	r24, 0x00	; 0
    3560:	18 07       	cpc	r17, r24
    3562:	88 f4       	brcc	.+34     	; 0x3586 <__clzsi2+0x40>
    3564:	8f ef       	ldi	r24, 0xFF	; 255
    3566:	e8 16       	cp	r14, r24
    3568:	f1 04       	cpc	r15, r1
    356a:	01 05       	cpc	r16, r1
    356c:	11 05       	cpc	r17, r1
    356e:	31 f0       	breq	.+12     	; 0x357c <__clzsi2+0x36>
    3570:	28 f0       	brcs	.+10     	; 0x357c <__clzsi2+0x36>
    3572:	88 e0       	ldi	r24, 0x08	; 8
    3574:	90 e0       	ldi	r25, 0x00	; 0
    3576:	a0 e0       	ldi	r26, 0x00	; 0
    3578:	b0 e0       	ldi	r27, 0x00	; 0
    357a:	17 c0       	rjmp	.+46     	; 0x35aa <__clzsi2+0x64>
    357c:	80 e0       	ldi	r24, 0x00	; 0
    357e:	90 e0       	ldi	r25, 0x00	; 0
    3580:	a0 e0       	ldi	r26, 0x00	; 0
    3582:	b0 e0       	ldi	r27, 0x00	; 0
    3584:	12 c0       	rjmp	.+36     	; 0x35aa <__clzsi2+0x64>
    3586:	80 e0       	ldi	r24, 0x00	; 0
    3588:	e8 16       	cp	r14, r24
    358a:	80 e0       	ldi	r24, 0x00	; 0
    358c:	f8 06       	cpc	r15, r24
    358e:	80 e0       	ldi	r24, 0x00	; 0
    3590:	08 07       	cpc	r16, r24
    3592:	81 e0       	ldi	r24, 0x01	; 1
    3594:	18 07       	cpc	r17, r24
    3596:	28 f0       	brcs	.+10     	; 0x35a2 <__clzsi2+0x5c>
    3598:	88 e1       	ldi	r24, 0x18	; 24
    359a:	90 e0       	ldi	r25, 0x00	; 0
    359c:	a0 e0       	ldi	r26, 0x00	; 0
    359e:	b0 e0       	ldi	r27, 0x00	; 0
    35a0:	04 c0       	rjmp	.+8      	; 0x35aa <__clzsi2+0x64>
    35a2:	80 e1       	ldi	r24, 0x10	; 16
    35a4:	90 e0       	ldi	r25, 0x00	; 0
    35a6:	a0 e0       	ldi	r26, 0x00	; 0
    35a8:	b0 e0       	ldi	r27, 0x00	; 0
    35aa:	20 e2       	ldi	r18, 0x20	; 32
    35ac:	30 e0       	ldi	r19, 0x00	; 0
    35ae:	40 e0       	ldi	r20, 0x00	; 0
    35b0:	50 e0       	ldi	r21, 0x00	; 0
    35b2:	28 1b       	sub	r18, r24
    35b4:	39 0b       	sbc	r19, r25
    35b6:	4a 0b       	sbc	r20, r26
    35b8:	5b 0b       	sbc	r21, r27
    35ba:	04 c0       	rjmp	.+8      	; 0x35c4 <__clzsi2+0x7e>
    35bc:	16 95       	lsr	r17
    35be:	07 95       	ror	r16
    35c0:	f7 94       	ror	r15
    35c2:	e7 94       	ror	r14
    35c4:	8a 95       	dec	r24
    35c6:	d2 f7       	brpl	.-12     	; 0x35bc <__clzsi2+0x76>
    35c8:	f7 01       	movw	r30, r14
    35ca:	e9 58       	subi	r30, 0x89	; 137
    35cc:	ff 4f       	sbci	r31, 0xFF	; 255
    35ce:	80 81       	ld	r24, Z
    35d0:	28 1b       	sub	r18, r24
    35d2:	31 09       	sbc	r19, r1
    35d4:	41 09       	sbc	r20, r1
    35d6:	51 09       	sbc	r21, r1
    35d8:	c9 01       	movw	r24, r18
    35da:	1f 91       	pop	r17
    35dc:	0f 91       	pop	r16
    35de:	ff 90       	pop	r15
    35e0:	ef 90       	pop	r14
    35e2:	08 95       	ret

000035e4 <__pack_f>:
    35e4:	df 92       	push	r13
    35e6:	ef 92       	push	r14
    35e8:	ff 92       	push	r15
    35ea:	0f 93       	push	r16
    35ec:	1f 93       	push	r17
    35ee:	fc 01       	movw	r30, r24
    35f0:	e4 80       	ldd	r14, Z+4	; 0x04
    35f2:	f5 80       	ldd	r15, Z+5	; 0x05
    35f4:	06 81       	ldd	r16, Z+6	; 0x06
    35f6:	17 81       	ldd	r17, Z+7	; 0x07
    35f8:	d1 80       	ldd	r13, Z+1	; 0x01
    35fa:	80 81       	ld	r24, Z
    35fc:	82 30       	cpi	r24, 0x02	; 2
    35fe:	48 f4       	brcc	.+18     	; 0x3612 <__pack_f+0x2e>
    3600:	80 e0       	ldi	r24, 0x00	; 0
    3602:	90 e0       	ldi	r25, 0x00	; 0
    3604:	a0 e1       	ldi	r26, 0x10	; 16
    3606:	b0 e0       	ldi	r27, 0x00	; 0
    3608:	e8 2a       	or	r14, r24
    360a:	f9 2a       	or	r15, r25
    360c:	0a 2b       	or	r16, r26
    360e:	1b 2b       	or	r17, r27
    3610:	a5 c0       	rjmp	.+330    	; 0x375c <__pack_f+0x178>
    3612:	84 30       	cpi	r24, 0x04	; 4
    3614:	09 f4       	brne	.+2      	; 0x3618 <__pack_f+0x34>
    3616:	9f c0       	rjmp	.+318    	; 0x3756 <__pack_f+0x172>
    3618:	82 30       	cpi	r24, 0x02	; 2
    361a:	21 f4       	brne	.+8      	; 0x3624 <__pack_f+0x40>
    361c:	ee 24       	eor	r14, r14
    361e:	ff 24       	eor	r15, r15
    3620:	87 01       	movw	r16, r14
    3622:	05 c0       	rjmp	.+10     	; 0x362e <__pack_f+0x4a>
    3624:	e1 14       	cp	r14, r1
    3626:	f1 04       	cpc	r15, r1
    3628:	01 05       	cpc	r16, r1
    362a:	11 05       	cpc	r17, r1
    362c:	19 f4       	brne	.+6      	; 0x3634 <__pack_f+0x50>
    362e:	e0 e0       	ldi	r30, 0x00	; 0
    3630:	f0 e0       	ldi	r31, 0x00	; 0
    3632:	96 c0       	rjmp	.+300    	; 0x3760 <__pack_f+0x17c>
    3634:	62 81       	ldd	r22, Z+2	; 0x02
    3636:	73 81       	ldd	r23, Z+3	; 0x03
    3638:	9f ef       	ldi	r25, 0xFF	; 255
    363a:	62 38       	cpi	r22, 0x82	; 130
    363c:	79 07       	cpc	r23, r25
    363e:	0c f0       	brlt	.+2      	; 0x3642 <__pack_f+0x5e>
    3640:	5b c0       	rjmp	.+182    	; 0x36f8 <__pack_f+0x114>
    3642:	22 e8       	ldi	r18, 0x82	; 130
    3644:	3f ef       	ldi	r19, 0xFF	; 255
    3646:	26 1b       	sub	r18, r22
    3648:	37 0b       	sbc	r19, r23
    364a:	2a 31       	cpi	r18, 0x1A	; 26
    364c:	31 05       	cpc	r19, r1
    364e:	2c f0       	brlt	.+10     	; 0x365a <__pack_f+0x76>
    3650:	20 e0       	ldi	r18, 0x00	; 0
    3652:	30 e0       	ldi	r19, 0x00	; 0
    3654:	40 e0       	ldi	r20, 0x00	; 0
    3656:	50 e0       	ldi	r21, 0x00	; 0
    3658:	2a c0       	rjmp	.+84     	; 0x36ae <__pack_f+0xca>
    365a:	b8 01       	movw	r22, r16
    365c:	a7 01       	movw	r20, r14
    365e:	02 2e       	mov	r0, r18
    3660:	04 c0       	rjmp	.+8      	; 0x366a <__pack_f+0x86>
    3662:	76 95       	lsr	r23
    3664:	67 95       	ror	r22
    3666:	57 95       	ror	r21
    3668:	47 95       	ror	r20
    366a:	0a 94       	dec	r0
    366c:	d2 f7       	brpl	.-12     	; 0x3662 <__pack_f+0x7e>
    366e:	81 e0       	ldi	r24, 0x01	; 1
    3670:	90 e0       	ldi	r25, 0x00	; 0
    3672:	a0 e0       	ldi	r26, 0x00	; 0
    3674:	b0 e0       	ldi	r27, 0x00	; 0
    3676:	04 c0       	rjmp	.+8      	; 0x3680 <__pack_f+0x9c>
    3678:	88 0f       	add	r24, r24
    367a:	99 1f       	adc	r25, r25
    367c:	aa 1f       	adc	r26, r26
    367e:	bb 1f       	adc	r27, r27
    3680:	2a 95       	dec	r18
    3682:	d2 f7       	brpl	.-12     	; 0x3678 <__pack_f+0x94>
    3684:	01 97       	sbiw	r24, 0x01	; 1
    3686:	a1 09       	sbc	r26, r1
    3688:	b1 09       	sbc	r27, r1
    368a:	8e 21       	and	r24, r14
    368c:	9f 21       	and	r25, r15
    368e:	a0 23       	and	r26, r16
    3690:	b1 23       	and	r27, r17
    3692:	00 97       	sbiw	r24, 0x00	; 0
    3694:	a1 05       	cpc	r26, r1
    3696:	b1 05       	cpc	r27, r1
    3698:	21 f0       	breq	.+8      	; 0x36a2 <__pack_f+0xbe>
    369a:	81 e0       	ldi	r24, 0x01	; 1
    369c:	90 e0       	ldi	r25, 0x00	; 0
    369e:	a0 e0       	ldi	r26, 0x00	; 0
    36a0:	b0 e0       	ldi	r27, 0x00	; 0
    36a2:	9a 01       	movw	r18, r20
    36a4:	ab 01       	movw	r20, r22
    36a6:	28 2b       	or	r18, r24
    36a8:	39 2b       	or	r19, r25
    36aa:	4a 2b       	or	r20, r26
    36ac:	5b 2b       	or	r21, r27
    36ae:	da 01       	movw	r26, r20
    36b0:	c9 01       	movw	r24, r18
    36b2:	8f 77       	andi	r24, 0x7F	; 127
    36b4:	90 70       	andi	r25, 0x00	; 0
    36b6:	a0 70       	andi	r26, 0x00	; 0
    36b8:	b0 70       	andi	r27, 0x00	; 0
    36ba:	80 34       	cpi	r24, 0x40	; 64
    36bc:	91 05       	cpc	r25, r1
    36be:	a1 05       	cpc	r26, r1
    36c0:	b1 05       	cpc	r27, r1
    36c2:	39 f4       	brne	.+14     	; 0x36d2 <__pack_f+0xee>
    36c4:	27 ff       	sbrs	r18, 7
    36c6:	09 c0       	rjmp	.+18     	; 0x36da <__pack_f+0xf6>
    36c8:	20 5c       	subi	r18, 0xC0	; 192
    36ca:	3f 4f       	sbci	r19, 0xFF	; 255
    36cc:	4f 4f       	sbci	r20, 0xFF	; 255
    36ce:	5f 4f       	sbci	r21, 0xFF	; 255
    36d0:	04 c0       	rjmp	.+8      	; 0x36da <__pack_f+0xf6>
    36d2:	21 5c       	subi	r18, 0xC1	; 193
    36d4:	3f 4f       	sbci	r19, 0xFF	; 255
    36d6:	4f 4f       	sbci	r20, 0xFF	; 255
    36d8:	5f 4f       	sbci	r21, 0xFF	; 255
    36da:	e0 e0       	ldi	r30, 0x00	; 0
    36dc:	f0 e0       	ldi	r31, 0x00	; 0
    36de:	20 30       	cpi	r18, 0x00	; 0
    36e0:	a0 e0       	ldi	r26, 0x00	; 0
    36e2:	3a 07       	cpc	r19, r26
    36e4:	a0 e0       	ldi	r26, 0x00	; 0
    36e6:	4a 07       	cpc	r20, r26
    36e8:	a0 e4       	ldi	r26, 0x40	; 64
    36ea:	5a 07       	cpc	r21, r26
    36ec:	10 f0       	brcs	.+4      	; 0x36f2 <__pack_f+0x10e>
    36ee:	e1 e0       	ldi	r30, 0x01	; 1
    36f0:	f0 e0       	ldi	r31, 0x00	; 0
    36f2:	79 01       	movw	r14, r18
    36f4:	8a 01       	movw	r16, r20
    36f6:	27 c0       	rjmp	.+78     	; 0x3746 <__pack_f+0x162>
    36f8:	60 38       	cpi	r22, 0x80	; 128
    36fa:	71 05       	cpc	r23, r1
    36fc:	64 f5       	brge	.+88     	; 0x3756 <__pack_f+0x172>
    36fe:	fb 01       	movw	r30, r22
    3700:	e1 58       	subi	r30, 0x81	; 129
    3702:	ff 4f       	sbci	r31, 0xFF	; 255
    3704:	d8 01       	movw	r26, r16
    3706:	c7 01       	movw	r24, r14
    3708:	8f 77       	andi	r24, 0x7F	; 127
    370a:	90 70       	andi	r25, 0x00	; 0
    370c:	a0 70       	andi	r26, 0x00	; 0
    370e:	b0 70       	andi	r27, 0x00	; 0
    3710:	80 34       	cpi	r24, 0x40	; 64
    3712:	91 05       	cpc	r25, r1
    3714:	a1 05       	cpc	r26, r1
    3716:	b1 05       	cpc	r27, r1
    3718:	39 f4       	brne	.+14     	; 0x3728 <__pack_f+0x144>
    371a:	e7 fe       	sbrs	r14, 7
    371c:	0d c0       	rjmp	.+26     	; 0x3738 <__pack_f+0x154>
    371e:	80 e4       	ldi	r24, 0x40	; 64
    3720:	90 e0       	ldi	r25, 0x00	; 0
    3722:	a0 e0       	ldi	r26, 0x00	; 0
    3724:	b0 e0       	ldi	r27, 0x00	; 0
    3726:	04 c0       	rjmp	.+8      	; 0x3730 <__pack_f+0x14c>
    3728:	8f e3       	ldi	r24, 0x3F	; 63
    372a:	90 e0       	ldi	r25, 0x00	; 0
    372c:	a0 e0       	ldi	r26, 0x00	; 0
    372e:	b0 e0       	ldi	r27, 0x00	; 0
    3730:	e8 0e       	add	r14, r24
    3732:	f9 1e       	adc	r15, r25
    3734:	0a 1f       	adc	r16, r26
    3736:	1b 1f       	adc	r17, r27
    3738:	17 ff       	sbrs	r17, 7
    373a:	05 c0       	rjmp	.+10     	; 0x3746 <__pack_f+0x162>
    373c:	16 95       	lsr	r17
    373e:	07 95       	ror	r16
    3740:	f7 94       	ror	r15
    3742:	e7 94       	ror	r14
    3744:	31 96       	adiw	r30, 0x01	; 1
    3746:	87 e0       	ldi	r24, 0x07	; 7
    3748:	16 95       	lsr	r17
    374a:	07 95       	ror	r16
    374c:	f7 94       	ror	r15
    374e:	e7 94       	ror	r14
    3750:	8a 95       	dec	r24
    3752:	d1 f7       	brne	.-12     	; 0x3748 <__pack_f+0x164>
    3754:	05 c0       	rjmp	.+10     	; 0x3760 <__pack_f+0x17c>
    3756:	ee 24       	eor	r14, r14
    3758:	ff 24       	eor	r15, r15
    375a:	87 01       	movw	r16, r14
    375c:	ef ef       	ldi	r30, 0xFF	; 255
    375e:	f0 e0       	ldi	r31, 0x00	; 0
    3760:	6e 2f       	mov	r22, r30
    3762:	67 95       	ror	r22
    3764:	66 27       	eor	r22, r22
    3766:	67 95       	ror	r22
    3768:	90 2f       	mov	r25, r16
    376a:	9f 77       	andi	r25, 0x7F	; 127
    376c:	d7 94       	ror	r13
    376e:	dd 24       	eor	r13, r13
    3770:	d7 94       	ror	r13
    3772:	8e 2f       	mov	r24, r30
    3774:	86 95       	lsr	r24
    3776:	49 2f       	mov	r20, r25
    3778:	46 2b       	or	r20, r22
    377a:	58 2f       	mov	r21, r24
    377c:	5d 29       	or	r21, r13
    377e:	b7 01       	movw	r22, r14
    3780:	ca 01       	movw	r24, r20
    3782:	1f 91       	pop	r17
    3784:	0f 91       	pop	r16
    3786:	ff 90       	pop	r15
    3788:	ef 90       	pop	r14
    378a:	df 90       	pop	r13
    378c:	08 95       	ret

0000378e <__unpack_f>:
    378e:	fc 01       	movw	r30, r24
    3790:	db 01       	movw	r26, r22
    3792:	40 81       	ld	r20, Z
    3794:	51 81       	ldd	r21, Z+1	; 0x01
    3796:	22 81       	ldd	r18, Z+2	; 0x02
    3798:	62 2f       	mov	r22, r18
    379a:	6f 77       	andi	r22, 0x7F	; 127
    379c:	70 e0       	ldi	r23, 0x00	; 0
    379e:	22 1f       	adc	r18, r18
    37a0:	22 27       	eor	r18, r18
    37a2:	22 1f       	adc	r18, r18
    37a4:	93 81       	ldd	r25, Z+3	; 0x03
    37a6:	89 2f       	mov	r24, r25
    37a8:	88 0f       	add	r24, r24
    37aa:	82 2b       	or	r24, r18
    37ac:	28 2f       	mov	r18, r24
    37ae:	30 e0       	ldi	r19, 0x00	; 0
    37b0:	99 1f       	adc	r25, r25
    37b2:	99 27       	eor	r25, r25
    37b4:	99 1f       	adc	r25, r25
    37b6:	11 96       	adiw	r26, 0x01	; 1
    37b8:	9c 93       	st	X, r25
    37ba:	11 97       	sbiw	r26, 0x01	; 1
    37bc:	21 15       	cp	r18, r1
    37be:	31 05       	cpc	r19, r1
    37c0:	a9 f5       	brne	.+106    	; 0x382c <__unpack_f+0x9e>
    37c2:	41 15       	cp	r20, r1
    37c4:	51 05       	cpc	r21, r1
    37c6:	61 05       	cpc	r22, r1
    37c8:	71 05       	cpc	r23, r1
    37ca:	11 f4       	brne	.+4      	; 0x37d0 <__unpack_f+0x42>
    37cc:	82 e0       	ldi	r24, 0x02	; 2
    37ce:	37 c0       	rjmp	.+110    	; 0x383e <__unpack_f+0xb0>
    37d0:	82 e8       	ldi	r24, 0x82	; 130
    37d2:	9f ef       	ldi	r25, 0xFF	; 255
    37d4:	13 96       	adiw	r26, 0x03	; 3
    37d6:	9c 93       	st	X, r25
    37d8:	8e 93       	st	-X, r24
    37da:	12 97       	sbiw	r26, 0x02	; 2
    37dc:	9a 01       	movw	r18, r20
    37de:	ab 01       	movw	r20, r22
    37e0:	67 e0       	ldi	r22, 0x07	; 7
    37e2:	22 0f       	add	r18, r18
    37e4:	33 1f       	adc	r19, r19
    37e6:	44 1f       	adc	r20, r20
    37e8:	55 1f       	adc	r21, r21
    37ea:	6a 95       	dec	r22
    37ec:	d1 f7       	brne	.-12     	; 0x37e2 <__unpack_f+0x54>
    37ee:	83 e0       	ldi	r24, 0x03	; 3
    37f0:	8c 93       	st	X, r24
    37f2:	0d c0       	rjmp	.+26     	; 0x380e <__unpack_f+0x80>
    37f4:	22 0f       	add	r18, r18
    37f6:	33 1f       	adc	r19, r19
    37f8:	44 1f       	adc	r20, r20
    37fa:	55 1f       	adc	r21, r21
    37fc:	12 96       	adiw	r26, 0x02	; 2
    37fe:	8d 91       	ld	r24, X+
    3800:	9c 91       	ld	r25, X
    3802:	13 97       	sbiw	r26, 0x03	; 3
    3804:	01 97       	sbiw	r24, 0x01	; 1
    3806:	13 96       	adiw	r26, 0x03	; 3
    3808:	9c 93       	st	X, r25
    380a:	8e 93       	st	-X, r24
    380c:	12 97       	sbiw	r26, 0x02	; 2
    380e:	20 30       	cpi	r18, 0x00	; 0
    3810:	80 e0       	ldi	r24, 0x00	; 0
    3812:	38 07       	cpc	r19, r24
    3814:	80 e0       	ldi	r24, 0x00	; 0
    3816:	48 07       	cpc	r20, r24
    3818:	80 e4       	ldi	r24, 0x40	; 64
    381a:	58 07       	cpc	r21, r24
    381c:	58 f3       	brcs	.-42     	; 0x37f4 <__unpack_f+0x66>
    381e:	14 96       	adiw	r26, 0x04	; 4
    3820:	2d 93       	st	X+, r18
    3822:	3d 93       	st	X+, r19
    3824:	4d 93       	st	X+, r20
    3826:	5c 93       	st	X, r21
    3828:	17 97       	sbiw	r26, 0x07	; 7
    382a:	08 95       	ret
    382c:	2f 3f       	cpi	r18, 0xFF	; 255
    382e:	31 05       	cpc	r19, r1
    3830:	79 f4       	brne	.+30     	; 0x3850 <__unpack_f+0xc2>
    3832:	41 15       	cp	r20, r1
    3834:	51 05       	cpc	r21, r1
    3836:	61 05       	cpc	r22, r1
    3838:	71 05       	cpc	r23, r1
    383a:	19 f4       	brne	.+6      	; 0x3842 <__unpack_f+0xb4>
    383c:	84 e0       	ldi	r24, 0x04	; 4
    383e:	8c 93       	st	X, r24
    3840:	08 95       	ret
    3842:	64 ff       	sbrs	r22, 4
    3844:	03 c0       	rjmp	.+6      	; 0x384c <__unpack_f+0xbe>
    3846:	81 e0       	ldi	r24, 0x01	; 1
    3848:	8c 93       	st	X, r24
    384a:	12 c0       	rjmp	.+36     	; 0x3870 <__unpack_f+0xe2>
    384c:	1c 92       	st	X, r1
    384e:	10 c0       	rjmp	.+32     	; 0x3870 <__unpack_f+0xe2>
    3850:	2f 57       	subi	r18, 0x7F	; 127
    3852:	30 40       	sbci	r19, 0x00	; 0
    3854:	13 96       	adiw	r26, 0x03	; 3
    3856:	3c 93       	st	X, r19
    3858:	2e 93       	st	-X, r18
    385a:	12 97       	sbiw	r26, 0x02	; 2
    385c:	83 e0       	ldi	r24, 0x03	; 3
    385e:	8c 93       	st	X, r24
    3860:	87 e0       	ldi	r24, 0x07	; 7
    3862:	44 0f       	add	r20, r20
    3864:	55 1f       	adc	r21, r21
    3866:	66 1f       	adc	r22, r22
    3868:	77 1f       	adc	r23, r23
    386a:	8a 95       	dec	r24
    386c:	d1 f7       	brne	.-12     	; 0x3862 <__unpack_f+0xd4>
    386e:	70 64       	ori	r23, 0x40	; 64
    3870:	14 96       	adiw	r26, 0x04	; 4
    3872:	4d 93       	st	X+, r20
    3874:	5d 93       	st	X+, r21
    3876:	6d 93       	st	X+, r22
    3878:	7c 93       	st	X, r23
    387a:	17 97       	sbiw	r26, 0x07	; 7
    387c:	08 95       	ret

0000387e <__fpcmp_parts_f>:
    387e:	1f 93       	push	r17
    3880:	dc 01       	movw	r26, r24
    3882:	fb 01       	movw	r30, r22
    3884:	9c 91       	ld	r25, X
    3886:	92 30       	cpi	r25, 0x02	; 2
    3888:	08 f4       	brcc	.+2      	; 0x388c <__fpcmp_parts_f+0xe>
    388a:	47 c0       	rjmp	.+142    	; 0x391a <__fpcmp_parts_f+0x9c>
    388c:	80 81       	ld	r24, Z
    388e:	82 30       	cpi	r24, 0x02	; 2
    3890:	08 f4       	brcc	.+2      	; 0x3894 <__fpcmp_parts_f+0x16>
    3892:	43 c0       	rjmp	.+134    	; 0x391a <__fpcmp_parts_f+0x9c>
    3894:	94 30       	cpi	r25, 0x04	; 4
    3896:	51 f4       	brne	.+20     	; 0x38ac <__fpcmp_parts_f+0x2e>
    3898:	11 96       	adiw	r26, 0x01	; 1
    389a:	1c 91       	ld	r17, X
    389c:	84 30       	cpi	r24, 0x04	; 4
    389e:	99 f5       	brne	.+102    	; 0x3906 <__fpcmp_parts_f+0x88>
    38a0:	81 81       	ldd	r24, Z+1	; 0x01
    38a2:	68 2f       	mov	r22, r24
    38a4:	70 e0       	ldi	r23, 0x00	; 0
    38a6:	61 1b       	sub	r22, r17
    38a8:	71 09       	sbc	r23, r1
    38aa:	3f c0       	rjmp	.+126    	; 0x392a <__fpcmp_parts_f+0xac>
    38ac:	84 30       	cpi	r24, 0x04	; 4
    38ae:	21 f0       	breq	.+8      	; 0x38b8 <__fpcmp_parts_f+0x3a>
    38b0:	92 30       	cpi	r25, 0x02	; 2
    38b2:	31 f4       	brne	.+12     	; 0x38c0 <__fpcmp_parts_f+0x42>
    38b4:	82 30       	cpi	r24, 0x02	; 2
    38b6:	b9 f1       	breq	.+110    	; 0x3926 <__fpcmp_parts_f+0xa8>
    38b8:	81 81       	ldd	r24, Z+1	; 0x01
    38ba:	88 23       	and	r24, r24
    38bc:	89 f1       	breq	.+98     	; 0x3920 <__fpcmp_parts_f+0xa2>
    38be:	2d c0       	rjmp	.+90     	; 0x391a <__fpcmp_parts_f+0x9c>
    38c0:	11 96       	adiw	r26, 0x01	; 1
    38c2:	1c 91       	ld	r17, X
    38c4:	11 97       	sbiw	r26, 0x01	; 1
    38c6:	82 30       	cpi	r24, 0x02	; 2
    38c8:	f1 f0       	breq	.+60     	; 0x3906 <__fpcmp_parts_f+0x88>
    38ca:	81 81       	ldd	r24, Z+1	; 0x01
    38cc:	18 17       	cp	r17, r24
    38ce:	d9 f4       	brne	.+54     	; 0x3906 <__fpcmp_parts_f+0x88>
    38d0:	12 96       	adiw	r26, 0x02	; 2
    38d2:	2d 91       	ld	r18, X+
    38d4:	3c 91       	ld	r19, X
    38d6:	13 97       	sbiw	r26, 0x03	; 3
    38d8:	82 81       	ldd	r24, Z+2	; 0x02
    38da:	93 81       	ldd	r25, Z+3	; 0x03
    38dc:	82 17       	cp	r24, r18
    38de:	93 07       	cpc	r25, r19
    38e0:	94 f0       	brlt	.+36     	; 0x3906 <__fpcmp_parts_f+0x88>
    38e2:	28 17       	cp	r18, r24
    38e4:	39 07       	cpc	r19, r25
    38e6:	bc f0       	brlt	.+46     	; 0x3916 <__fpcmp_parts_f+0x98>
    38e8:	14 96       	adiw	r26, 0x04	; 4
    38ea:	8d 91       	ld	r24, X+
    38ec:	9d 91       	ld	r25, X+
    38ee:	0d 90       	ld	r0, X+
    38f0:	bc 91       	ld	r27, X
    38f2:	a0 2d       	mov	r26, r0
    38f4:	24 81       	ldd	r18, Z+4	; 0x04
    38f6:	35 81       	ldd	r19, Z+5	; 0x05
    38f8:	46 81       	ldd	r20, Z+6	; 0x06
    38fa:	57 81       	ldd	r21, Z+7	; 0x07
    38fc:	28 17       	cp	r18, r24
    38fe:	39 07       	cpc	r19, r25
    3900:	4a 07       	cpc	r20, r26
    3902:	5b 07       	cpc	r21, r27
    3904:	18 f4       	brcc	.+6      	; 0x390c <__fpcmp_parts_f+0x8e>
    3906:	11 23       	and	r17, r17
    3908:	41 f0       	breq	.+16     	; 0x391a <__fpcmp_parts_f+0x9c>
    390a:	0a c0       	rjmp	.+20     	; 0x3920 <__fpcmp_parts_f+0xa2>
    390c:	82 17       	cp	r24, r18
    390e:	93 07       	cpc	r25, r19
    3910:	a4 07       	cpc	r26, r20
    3912:	b5 07       	cpc	r27, r21
    3914:	40 f4       	brcc	.+16     	; 0x3926 <__fpcmp_parts_f+0xa8>
    3916:	11 23       	and	r17, r17
    3918:	19 f0       	breq	.+6      	; 0x3920 <__fpcmp_parts_f+0xa2>
    391a:	61 e0       	ldi	r22, 0x01	; 1
    391c:	70 e0       	ldi	r23, 0x00	; 0
    391e:	05 c0       	rjmp	.+10     	; 0x392a <__fpcmp_parts_f+0xac>
    3920:	6f ef       	ldi	r22, 0xFF	; 255
    3922:	7f ef       	ldi	r23, 0xFF	; 255
    3924:	02 c0       	rjmp	.+4      	; 0x392a <__fpcmp_parts_f+0xac>
    3926:	60 e0       	ldi	r22, 0x00	; 0
    3928:	70 e0       	ldi	r23, 0x00	; 0
    392a:	cb 01       	movw	r24, r22
    392c:	1f 91       	pop	r17
    392e:	08 95       	ret

00003930 <__mulsi3>:
    3930:	62 9f       	mul	r22, r18
    3932:	d0 01       	movw	r26, r0
    3934:	73 9f       	mul	r23, r19
    3936:	f0 01       	movw	r30, r0
    3938:	82 9f       	mul	r24, r18
    393a:	e0 0d       	add	r30, r0
    393c:	f1 1d       	adc	r31, r1
    393e:	64 9f       	mul	r22, r20
    3940:	e0 0d       	add	r30, r0
    3942:	f1 1d       	adc	r31, r1
    3944:	92 9f       	mul	r25, r18
    3946:	f0 0d       	add	r31, r0
    3948:	83 9f       	mul	r24, r19
    394a:	f0 0d       	add	r31, r0
    394c:	74 9f       	mul	r23, r20
    394e:	f0 0d       	add	r31, r0
    3950:	65 9f       	mul	r22, r21
    3952:	f0 0d       	add	r31, r0
    3954:	99 27       	eor	r25, r25
    3956:	72 9f       	mul	r23, r18
    3958:	b0 0d       	add	r27, r0
    395a:	e1 1d       	adc	r30, r1
    395c:	f9 1f       	adc	r31, r25
    395e:	63 9f       	mul	r22, r19
    3960:	b0 0d       	add	r27, r0
    3962:	e1 1d       	adc	r30, r1
    3964:	f9 1f       	adc	r31, r25
    3966:	bd 01       	movw	r22, r26
    3968:	cf 01       	movw	r24, r30
    396a:	11 24       	eor	r1, r1
    396c:	08 95       	ret

0000396e <__udivmodhi4>:
    396e:	aa 1b       	sub	r26, r26
    3970:	bb 1b       	sub	r27, r27
    3972:	51 e1       	ldi	r21, 0x11	; 17
    3974:	07 c0       	rjmp	.+14     	; 0x3984 <__udivmodhi4_ep>

00003976 <__udivmodhi4_loop>:
    3976:	aa 1f       	adc	r26, r26
    3978:	bb 1f       	adc	r27, r27
    397a:	a6 17       	cp	r26, r22
    397c:	b7 07       	cpc	r27, r23
    397e:	10 f0       	brcs	.+4      	; 0x3984 <__udivmodhi4_ep>
    3980:	a6 1b       	sub	r26, r22
    3982:	b7 0b       	sbc	r27, r23

00003984 <__udivmodhi4_ep>:
    3984:	88 1f       	adc	r24, r24
    3986:	99 1f       	adc	r25, r25
    3988:	5a 95       	dec	r21
    398a:	a9 f7       	brne	.-22     	; 0x3976 <__udivmodhi4_loop>
    398c:	80 95       	com	r24
    398e:	90 95       	com	r25
    3990:	bc 01       	movw	r22, r24
    3992:	cd 01       	movw	r24, r26
    3994:	08 95       	ret

00003996 <__udivmodsi4>:
    3996:	a1 e2       	ldi	r26, 0x21	; 33
    3998:	1a 2e       	mov	r1, r26
    399a:	aa 1b       	sub	r26, r26
    399c:	bb 1b       	sub	r27, r27
    399e:	fd 01       	movw	r30, r26
    39a0:	0d c0       	rjmp	.+26     	; 0x39bc <__udivmodsi4_ep>

000039a2 <__udivmodsi4_loop>:
    39a2:	aa 1f       	adc	r26, r26
    39a4:	bb 1f       	adc	r27, r27
    39a6:	ee 1f       	adc	r30, r30
    39a8:	ff 1f       	adc	r31, r31
    39aa:	a2 17       	cp	r26, r18
    39ac:	b3 07       	cpc	r27, r19
    39ae:	e4 07       	cpc	r30, r20
    39b0:	f5 07       	cpc	r31, r21
    39b2:	20 f0       	brcs	.+8      	; 0x39bc <__udivmodsi4_ep>
    39b4:	a2 1b       	sub	r26, r18
    39b6:	b3 0b       	sbc	r27, r19
    39b8:	e4 0b       	sbc	r30, r20
    39ba:	f5 0b       	sbc	r31, r21

000039bc <__udivmodsi4_ep>:
    39bc:	66 1f       	adc	r22, r22
    39be:	77 1f       	adc	r23, r23
    39c0:	88 1f       	adc	r24, r24
    39c2:	99 1f       	adc	r25, r25
    39c4:	1a 94       	dec	r1
    39c6:	69 f7       	brne	.-38     	; 0x39a2 <__udivmodsi4_loop>
    39c8:	60 95       	com	r22
    39ca:	70 95       	com	r23
    39cc:	80 95       	com	r24
    39ce:	90 95       	com	r25
    39d0:	9b 01       	movw	r18, r22
    39d2:	ac 01       	movw	r20, r24
    39d4:	bd 01       	movw	r22, r26
    39d6:	cf 01       	movw	r24, r30
    39d8:	08 95       	ret

000039da <__prologue_saves__>:
    39da:	2f 92       	push	r2
    39dc:	3f 92       	push	r3
    39de:	4f 92       	push	r4
    39e0:	5f 92       	push	r5
    39e2:	6f 92       	push	r6
    39e4:	7f 92       	push	r7
    39e6:	8f 92       	push	r8
    39e8:	9f 92       	push	r9
    39ea:	af 92       	push	r10
    39ec:	bf 92       	push	r11
    39ee:	cf 92       	push	r12
    39f0:	df 92       	push	r13
    39f2:	ef 92       	push	r14
    39f4:	ff 92       	push	r15
    39f6:	0f 93       	push	r16
    39f8:	1f 93       	push	r17
    39fa:	cf 93       	push	r28
    39fc:	df 93       	push	r29
    39fe:	cd b7       	in	r28, 0x3d	; 61
    3a00:	de b7       	in	r29, 0x3e	; 62
    3a02:	ca 1b       	sub	r28, r26
    3a04:	db 0b       	sbc	r29, r27
    3a06:	0f b6       	in	r0, 0x3f	; 63
    3a08:	f8 94       	cli
    3a0a:	de bf       	out	0x3e, r29	; 62
    3a0c:	0f be       	out	0x3f, r0	; 63
    3a0e:	cd bf       	out	0x3d, r28	; 61
    3a10:	09 94       	ijmp

00003a12 <__epilogue_restores__>:
    3a12:	2a 88       	ldd	r2, Y+18	; 0x12
    3a14:	39 88       	ldd	r3, Y+17	; 0x11
    3a16:	48 88       	ldd	r4, Y+16	; 0x10
    3a18:	5f 84       	ldd	r5, Y+15	; 0x0f
    3a1a:	6e 84       	ldd	r6, Y+14	; 0x0e
    3a1c:	7d 84       	ldd	r7, Y+13	; 0x0d
    3a1e:	8c 84       	ldd	r8, Y+12	; 0x0c
    3a20:	9b 84       	ldd	r9, Y+11	; 0x0b
    3a22:	aa 84       	ldd	r10, Y+10	; 0x0a
    3a24:	b9 84       	ldd	r11, Y+9	; 0x09
    3a26:	c8 84       	ldd	r12, Y+8	; 0x08
    3a28:	df 80       	ldd	r13, Y+7	; 0x07
    3a2a:	ee 80       	ldd	r14, Y+6	; 0x06
    3a2c:	fd 80       	ldd	r15, Y+5	; 0x05
    3a2e:	0c 81       	ldd	r16, Y+4	; 0x04
    3a30:	1b 81       	ldd	r17, Y+3	; 0x03
    3a32:	aa 81       	ldd	r26, Y+2	; 0x02
    3a34:	b9 81       	ldd	r27, Y+1	; 0x01
    3a36:	ce 0f       	add	r28, r30
    3a38:	d1 1d       	adc	r29, r1
    3a3a:	0f b6       	in	r0, 0x3f	; 63
    3a3c:	f8 94       	cli
    3a3e:	de bf       	out	0x3e, r29	; 62
    3a40:	0f be       	out	0x3f, r0	; 63
    3a42:	cd bf       	out	0x3d, r28	; 61
    3a44:	ed 01       	movw	r28, r26
    3a46:	08 95       	ret

00003a48 <strlen>:
    3a48:	fc 01       	movw	r30, r24
    3a4a:	01 90       	ld	r0, Z+
    3a4c:	00 20       	and	r0, r0
    3a4e:	e9 f7       	brne	.-6      	; 0x3a4a <strlen+0x2>
    3a50:	80 95       	com	r24
    3a52:	90 95       	com	r25
    3a54:	8e 0f       	add	r24, r30
    3a56:	9f 1f       	adc	r25, r31
    3a58:	08 95       	ret

00003a5a <itoa>:
    3a5a:	fb 01       	movw	r30, r22
    3a5c:	9f 01       	movw	r18, r30
    3a5e:	e8 94       	clt
    3a60:	42 30       	cpi	r20, 0x02	; 2
    3a62:	c4 f0       	brlt	.+48     	; 0x3a94 <itoa+0x3a>
    3a64:	45 32       	cpi	r20, 0x25	; 37
    3a66:	b4 f4       	brge	.+44     	; 0x3a94 <itoa+0x3a>
    3a68:	4a 30       	cpi	r20, 0x0A	; 10
    3a6a:	29 f4       	brne	.+10     	; 0x3a76 <itoa+0x1c>
    3a6c:	97 fb       	bst	r25, 7
    3a6e:	1e f4       	brtc	.+6      	; 0x3a76 <itoa+0x1c>
    3a70:	90 95       	com	r25
    3a72:	81 95       	neg	r24
    3a74:	9f 4f       	sbci	r25, 0xFF	; 255
    3a76:	64 2f       	mov	r22, r20
    3a78:	77 27       	eor	r23, r23
    3a7a:	0e 94 b7 1c 	call	0x396e	; 0x396e <__udivmodhi4>
    3a7e:	80 5d       	subi	r24, 0xD0	; 208
    3a80:	8a 33       	cpi	r24, 0x3A	; 58
    3a82:	0c f0       	brlt	.+2      	; 0x3a86 <itoa+0x2c>
    3a84:	89 5d       	subi	r24, 0xD9	; 217
    3a86:	81 93       	st	Z+, r24
    3a88:	cb 01       	movw	r24, r22
    3a8a:	00 97       	sbiw	r24, 0x00	; 0
    3a8c:	a1 f7       	brne	.-24     	; 0x3a76 <itoa+0x1c>
    3a8e:	16 f4       	brtc	.+4      	; 0x3a94 <itoa+0x3a>
    3a90:	5d e2       	ldi	r21, 0x2D	; 45
    3a92:	51 93       	st	Z+, r21
    3a94:	10 82       	st	Z, r1
    3a96:	c9 01       	movw	r24, r18
    3a98:	0c 94 4e 1d 	jmp	0x3a9c	; 0x3a9c <strrev>

00003a9c <strrev>:
    3a9c:	dc 01       	movw	r26, r24
    3a9e:	fc 01       	movw	r30, r24
    3aa0:	67 2f       	mov	r22, r23
    3aa2:	71 91       	ld	r23, Z+
    3aa4:	77 23       	and	r23, r23
    3aa6:	e1 f7       	brne	.-8      	; 0x3aa0 <strrev+0x4>
    3aa8:	32 97       	sbiw	r30, 0x02	; 2
    3aaa:	04 c0       	rjmp	.+8      	; 0x3ab4 <strrev+0x18>
    3aac:	7c 91       	ld	r23, X
    3aae:	6d 93       	st	X+, r22
    3ab0:	70 83       	st	Z, r23
    3ab2:	62 91       	ld	r22, -Z
    3ab4:	ae 17       	cp	r26, r30
    3ab6:	bf 07       	cpc	r27, r31
    3ab8:	c8 f3       	brcs	.-14     	; 0x3aac <strrev+0x10>
    3aba:	08 95       	ret

00003abc <_exit>:
    3abc:	f8 94       	cli

00003abe <__stop_program>:
    3abe:	ff cf       	rjmp	.-2      	; 0x3abe <__stop_program>
