INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/ALU_design/ALU_design.srcs/sources_1/new/ALU_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/ALU_design/ALU_design.srcs/sim_1/new/ALU_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_testbench
