<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$27_INV$722 <= (E(11) AND E(15));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$29_INV$723 <= (E(6) AND E(14));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$31_INV$724 <= (E(10) AND E(5));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$32_INV$725 <= (E(4) AND E(12));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$49_INV$726 <= (E(10) AND NOT U2/T(0));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$51_INV$727 <= (E(4) AND E(1));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$52_INV$728 <= (E(6) AND E(7));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$54_INV$729 <= (E(4) AND E(11));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$56_INV$730 <= (E(13) AND E(12));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$57_INV$731 <= (E(13) AND E(14));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$58_INV$732 <= (E(5) AND U2/T(0));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$59_INV$733 <= (E(7) AND U2/T(1));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$60_INV$734 <= (E(7) AND NOT U2/T(1));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$65_INV$735 <= (E(13) AND E(6) AND E(14) AND E(9));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$$OpTx$FX_DC$90_INV$736 <= ((U2/etatF_FFd2.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(1) AND E(12) AND E(14) AND U2/T(0).LFBK));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$BIN_STEP$721 <= ((EXP0_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP1_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT E(2) AND $OpTx$FX_SC$64 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$49_INV$726.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT E(6) AND $OpTx$FX_SC$64 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$57_INV$731)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR ($OpTx$FX_SC$64 AND NOT $OpTx$$OpTx$FX_DC$51_INV$727 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$58_INV$732.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR ($OpTx$FX_SC$64 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT $OpTx$$OpTx$FX_DC$32_INV$725.LFBK AND NOT $OpTx$$OpTx$FX_DC$60_INV$734.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR ($OpTx$$OpTx$FX_DC$65_INV$735 AND $OpTx$FX_SC$82 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$95));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$74 <= ((E(1) AND E(2) AND E(3) AND NOT E(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(1) AND E(2) AND NOT E(3) AND E(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(1) AND NOT E(2) AND E(3) AND E(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT E(1) AND E(2) AND E(3) AND E(7)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$75 <= ((E(4) AND E(0) AND E(8) AND NOT E(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(4) AND E(0) AND NOT E(8) AND E(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(4) AND NOT E(0) AND E(8) AND E(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT E(4) AND E(0) AND E(8) AND E(12)));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$93 <= (($OpTx$FX_DC$95.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(13) AND E(6) AND NOT E(14) AND E(9) AND NOT U2/T(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(13) AND E(6) AND NOT E(14) AND E(9) AND NOT U2/T(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT E(13) AND E(6) AND E(14) AND E(9) AND U2/T(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT E(13) AND E(6) AND E(14) AND E(9) AND NOT U2/T(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(13) AND E(6) AND E(14) AND NOT E(9) AND U2/T(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U2/T(1).LFBK));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$95 <= ((sortie_OBUF.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(4) AND E(8) AND E(12) AND NOT U2/etatP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U2/etatP(2) AND NOT U2/etatP(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(4) AND E(0) AND E(8) AND NOT E(12) AND U2/etatP(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatP(2) AND NOT U2/T(1).LFBK));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_DC$96 <= ((EXP10_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(1) AND E(2) AND E(10) AND E(5) AND E(3) AND E(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT E(15) AND E(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(1) AND E(2) AND E(10) AND E(5) AND E(3) AND E(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	E(15) AND NOT E(7) AND U2/T(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(1) AND E(2) AND E(10) AND E(5) AND E(3) AND NOT E(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	E(15) AND E(7) AND NOT U2/T(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(1) AND E(2) AND E(10) AND NOT E(5) AND E(3) AND E(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	E(15) AND E(7) AND U2/T(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(1) AND E(2) AND NOT E(10) AND E(5) AND E(3) AND E(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	E(15) AND E(7) AND NOT U2/T(0).LFBK));
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_SC$37 <= (U2/etatP(0).LFBK AND NOT U2/etatP(2).LFBK);
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_SC$64 <= (NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U2/etatP(2).LFBK);
</td></tr><tr><td>
</td></tr><tr><td>
$OpTx$FX_SC$82 <= (E(1) AND E(2) AND E(10) AND E(5) AND E(3) AND E(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	E(15) AND E(7));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FTCPE_U0/AUX0: FTCPE port map (U0/AUX(0),U0/AUX_T(0),H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U0/AUX_T(0) <= (NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND NOT U0/AUX(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatP(2).LFBK);
</td></tr><tr><td>
FDCPE_U0/AUX1: FDCPE port map (U0/AUX(1),U0/AUX_D(1),H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U0/AUX_D(1) <= ((U0/AUX(0).LFBK AND U0/AUX(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U0/AUX(0).LFBK AND NOT U0/AUX(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatP(2).LFBK));
</td></tr><tr><td>
FDCPE_U0/AUX2: FDCPE port map (U0/AUX(2),U0/AUX_D(2),H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U0/AUX_D(2) <= ((NOT U0/AUX(0).LFBK AND NOT U0/AUX(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U0/AUX(1).LFBK AND NOT U0/AUX(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatP(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK));
</td></tr><tr><td>
FDCPE_U0/AUX3: FDCPE port map (U0/AUX(3),U0/AUX_D(3),H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U0/AUX_D(3) <= ((EXP4_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U0/AUX(0).LFBK AND NOT U0/AUX(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U0/AUX(1).LFBK AND NOT U0/AUX(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U0/AUX(2).LFBK AND NOT U0/AUX(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatP(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(3).LFBK));
</td></tr><tr><td>
FTCPE_U0/AUX4: FTCPE port map (U0/AUX(4),U0/AUX_T(4),H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U0/AUX_T(4) <= ((NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND U0/AUX(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatP(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatP(1) AND U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(2).LFBK AND U0/AUX(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatP(0).LFBK AND U0/AUX(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND U0/AUX(3).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(3).LFBK AND U2/etatP(2).LFBK));
</td></tr><tr><td>
FTCPE_U0/AUX5: FTCPE port map (U0/AUX(5),U0/AUX_T(5),H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U0/AUX_T(5) <= ((NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND U0/AUX(5).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatP(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatP(1) AND U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatP(0).LFBK AND U0/AUX(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND U2/etatP(2).LFBK));
</td></tr><tr><td>
FTCPE_U0/AUX6: FTCPE port map (U0/AUX(6),U0/AUX_T(6),H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U0/AUX_T(6) <= ((NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND U0/AUX(6).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatP(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatP(1) AND U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND U0/AUX(5).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatP(0).LFBK AND U0/AUX(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(5).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND U0/AUX(5).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U2/etatP(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U0/AUX(3).LFBK AND NOT U0/AUX(4).LFBK AND NOT U0/AUX(5).LFBK AND U0/AUX(6).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(7).LFBK));
</td></tr><tr><td>
FTCPE_U0/AUX7: FTCPE port map (U0/AUX(7),U0/AUX_T(7),H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U0/AUX_T(7) <= ((NOT U2/etatP(1) AND NOT U2/etatP(0).LFBK AND U0/AUX(7).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatP(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatP(1) AND U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND U0/AUX(5).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(6).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatP(0).LFBK AND U0/AUX(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(5).LFBK AND U0/AUX(6).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(3).LFBK AND U0/AUX(4).LFBK AND U0/AUX(5).LFBK AND U0/AUX(6).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U2/etatP(2).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U0/AUX(3).LFBK AND NOT U0/AUX(4).LFBK AND NOT U0/AUX(5).LFBK AND U0/AUX(6).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(7).LFBK));
</td></tr><tr><td>
FTCPE_U2/T0: FTCPE port map (U2/T(0),U2/T_T(0),H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U2/T_T(0) <= ((demi_T AND U2/etatF_FFd3.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (demi_T AND U2/etatF_FFd1.LFBK AND NOT U2/T(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (demi_T AND NOT U2/etatF_FFd2.LFBK AND U2/T(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U2/etatF_FFd1.LFBK AND NOT U2/etatF_FFd2.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatF_FFd3.LFBK AND U2/T(0).LFBK));
</td></tr><tr><td>
FTCPE_U2/T1: FTCPE port map (U2/T(1),U2/T_T(1),H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U2/T_T(1) <= ((demi_T AND U2/etatF_FFd3.LFBK AND U2/T(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (demi_T AND U2/etatF_FFd1.LFBK AND U2/T(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/T(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (demi_T AND NOT U2/etatF_FFd2.LFBK AND U2/T(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U2/T(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U2/etatF_FFd1.LFBK AND NOT U2/etatF_FFd2.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatF_FFd3.LFBK AND U2/T(1).LFBK));
</td></tr><tr><td>
FTCPE_U2/etatF_FFd1: FTCPE port map (U2/etatF_FFd1,U2/etatF_FFd1_T,H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U2/etatF_FFd1_T <= ((demi_T AND U2/etatF_FFd1.LFBK AND NOT U2/etatF_FFd2.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U2/T(0).LFBK AND U2/T(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (demi_T AND U2/etatF_FFd1.LFBK AND NOT U2/etatF_FFd3.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U2/T(0).LFBK AND U2/T(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (demi_T AND NOT U2/etatF_FFd1.LFBK AND U2/etatF_FFd2.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U2/etatF_FFd3.LFBK AND U2/T(0).LFBK AND U2/T(1).LFBK));
</td></tr><tr><td>
FTCPE_U2/etatF_FFd2: FTCPE port map (U2/etatF_FFd2,U2/etatF_FFd2_T,H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U2/etatF_FFd2_T <= (demi_T AND U2/etatF_FFd3.LFBK AND U2/T(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U2/T(1).LFBK);
</td></tr><tr><td>
FDCPE_U2/etatF_FFd3: FDCPE port map (U2/etatF_FFd3,U2/etatF_FFd3_D,H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U2/etatF_FFd3_D <= ((EXP6_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP7_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT demi_T AND U2/etatF_FFd3.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (demi_T AND U2/etatF_FFd2.LFBK AND NOT U2/etatF_FFd3.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U2/etatF_FFd2.LFBK AND U2/etatF_FFd3.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/T(0).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U2/etatF_FFd2.LFBK AND U2/etatF_FFd3.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/T(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E(4) AND E(0) AND E(8) AND E(10) AND E(5) AND E(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	E(12) AND E(11) AND E(6) AND E(14) AND E(9) AND E(15) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	$OpTx$FX_DC$74 AND NOT U2/etatF_FFd1.LFBK AND NOT U2/etatF_FFd2.LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U2/etatF_FFd3.LFBK));
</td></tr><tr><td>
FDCPE_U2/etatP0: FDCPE port map (U2/etatP(0),U2/etatP_D(0),H,R,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U2/etatP_D(0) <= U2/etatF_FFd2
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U2/etatP_D(0) <= U2/etatF_FFd3;
</td></tr><tr><td>
FDCPE_U2/etatP1: FDCPE port map (U2/etatP(1),U2/etatP_D(1),H,R,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U2/etatP_D(1) <= ((U2/etatF_FFd1.LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatF_FFd2.LFBK AND NOT U2/etatF_FFd3.LFBK));
</td></tr><tr><td>
FDCPE_U2/etatP2: FDCPE port map (U2/etatP(2),U2/etatP_D(2),H,R,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;U2/etatP_D(2) <= (U2/etatF_FFd2 AND U2/etatF_FFd3);
</td></tr><tr><td>
FDCPE_demi_T: FDCPE port map (demi_T,demi_T_D,H,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;demi_T_D <= ((U2/etatP(1) AND NOT demi_T.LFBK AND U0/AUX(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND NOT U0/AUX(3).LFBK AND NOT U0/AUX(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U0/AUX(5).LFBK AND U0/AUX(6).LFBK AND U0/AUX(7).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatP(0).LFBK AND NOT demi_T.LFBK AND U0/AUX(0).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(1).LFBK AND U0/AUX(2).LFBK AND NOT U0/AUX(3).LFBK AND NOT U0/AUX(4).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT U0/AUX(5).LFBK AND U0/AUX(6).LFBK AND U0/AUX(7).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT demi_T.LFBK AND U0/AUX(0).LFBK AND U0/AUX(1).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(2).LFBK AND NOT U0/AUX(3).LFBK AND NOT U0/AUX(4).LFBK AND NOT U0/AUX(5).LFBK AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	U0/AUX(6).LFBK AND U0/AUX(7).LFBK AND U2/etatP(2).LFBK));
</td></tr><tr><td>
</td></tr><tr><td>
sortie <= NOT (((EXP9_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT $OpTx$BIN_STEP$721 AND U2/etatP(1).LFBK)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (U2/etatP(0) AND U2/etatP(2) AND NOT $OpTx$BIN_STEP$721)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT U2/etatP(0) AND NOT U2/etatP(2) AND NOT $OpTx$BIN_STEP$721)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
