{"vcs1":{"timestamp_begin":1769710354.459026105, "rt":23.01, "ut":11.13, "st":1.16}}
{"vcselab":{"timestamp_begin":1769710377.562665641, "rt":1.45, "ut":0.57, "st":0.06}}
{"link":{"timestamp_begin":1769710379.111683291, "rt":3.55, "ut":0.24, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769710353.511638662}
{"VCS_COMP_START_TIME": 1769710353.511638662}
{"VCS_COMP_END_TIME": 1769710628.167393520}
{"VCS_USER_OPTIONS": "-gui -full64 -R -debug_access+pp -debug_region+cell+encrypt +vcs +dumparrays +vcd +vcdpluson -P /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/novas.tab /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/pli.a +define +DUMPFSDB -kdb -lca -l comp.log +v2k +lint=TFIPC-L +verilog2001 -sverilog /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lphvt_200a/tcbn65lphvt.v /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/traditionalMac.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_v4.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_tb.sv -o simv"}
{"vcs1": {"peak_mem": 40430}}
{"stitch_vcselab": {"peak_mem": 40599}}
