Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec 15 20:13:01 2023
| Host         : kostal-701PC running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                          Violations  
---------  ----------------  -----------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell          234         
LUTAR-1    Warning           LUT drives async reset alert         1           
SYNTH-10   Warning           Wide multiplier                      4           
SYNTH-15   Warning           Byte wide write enable not inferred  8           
SYNTH-16   Warning           Address collision                    12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.878        0.000                      0                 7032        0.105        0.000                      0                 7032        3.000        0.000                       0                  2712  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100M              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.878        0.000                      0                 5414        0.105        0.000                      0                 5414        9.500        0.000                       0                  2708  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       11.350        0.000                      0                 1618        0.807        0.000                      0                 1618  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.616ns  (logic 3.851ns (20.686%)  route 14.765ns (79.314%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 19.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.342    -0.605    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X45Y68         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.348    -0.257 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=166, routed)         0.447     0.189    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.242     0.431 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.460     1.892    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.125     2.017 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_70/O
                         net (fo=1, routed)           0.664     2.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[9]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.264     2.945 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.635     3.580    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.105     3.685 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20/O
                         net (fo=1, routed)           0.662     4.347    u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.452 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_10__1/O
                         net (fo=3, routed)           0.726     5.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_5
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.105     5.283 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7/O
                         net (fo=6, routed)           0.485     5.768    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.108     5.876 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9/O
                         net (fo=2, routed)           0.361     6.237    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9_n_0
    SLICE_X51Y70         LUT4 (Prop_lut4_I1_O)        0.267     6.504 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57/O
                         net (fo=2, routed)           0.585     7.089    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.407 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.008     7.415    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.611    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           0.983     8.692    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.797 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13/O
                         net (fo=1, routed)           0.222     9.019    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.124 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.263     9.387    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     9.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=23, routed)          0.591    10.082    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    10.187 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/inst_addr[31]_i_3/O
                         net (fo=6, routed)           0.150    10.338    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.105    10.443 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.578    11.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.105    11.126 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.563    11.689    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.105    11.794 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=12, routed)          0.858    12.652    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.105    12.757 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.934    13.691    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.105    13.796 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[22]_i_3__0/O
                         net (fo=1, routed)           0.625    14.421    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[22]_i_3__0_n_0
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.126    14.547 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[22]_i_2__2/O
                         net (fo=5, routed)           0.474    15.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_1
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.275    15.296 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[6]_i_7/O
                         net (fo=3, routed)           0.642    15.938    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[6]_i_7_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.105    16.043 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_1_i_6/O
                         net (fo=5, routed)           1.135    17.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[6]
    SLICE_X49Y47         LUT2 (Prop_lut2_I1_O)        0.119    17.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_1_i_2/O
                         net (fo=1, routed)           0.713    18.011    u_rom/u_gen_ram/data_i[6]
    RAMB36_X2Y8          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.304    19.021    u_rom/u_gen_ram/clk
    RAMB36_X2Y8          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.336    19.357    
                         clock uncertainty           -0.084    19.273    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.384    18.889    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -18.011    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.559ns  (logic 3.840ns (20.691%)  route 14.719ns (79.309%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=2 LUT4=5 LUT6=12)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 19.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.342    -0.605    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X45Y68         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.348    -0.257 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=166, routed)         0.447     0.189    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.242     0.431 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.460     1.892    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.125     2.017 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_70/O
                         net (fo=1, routed)           0.664     2.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[9]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.264     2.945 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.635     3.580    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.105     3.685 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20/O
                         net (fo=1, routed)           0.662     4.347    u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.452 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_10__1/O
                         net (fo=3, routed)           0.726     5.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_5
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.105     5.283 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7/O
                         net (fo=6, routed)           0.485     5.768    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.108     5.876 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9/O
                         net (fo=2, routed)           0.361     6.237    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9_n_0
    SLICE_X51Y70         LUT4 (Prop_lut4_I1_O)        0.267     6.504 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57/O
                         net (fo=2, routed)           0.585     7.089    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.407 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.008     7.415    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.611    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           0.983     8.692    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.797 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13/O
                         net (fo=1, routed)           0.222     9.019    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.124 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.263     9.387    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     9.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=23, routed)          0.591    10.082    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    10.187 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/inst_addr[31]_i_3/O
                         net (fo=6, routed)           0.150    10.338    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.105    10.443 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.578    11.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.105    11.126 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.559    11.685    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.105    11.790 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.866    12.656    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.119    12.775 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__8/O
                         net (fo=53, routed)          0.906    13.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_2
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.268    13.949 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[13]_i_3__0/O
                         net (fo=1, routed)           0.472    14.421    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[13]_i_3__0_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.105    14.526 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[13]_i_2__3/O
                         net (fo=4, routed)           0.718    15.244    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_1
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.105    15.349 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[5]_i_5__0/O
                         net (fo=3, routed)           0.692    16.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[5]_i_5__0_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I4_O)        0.105    16.146 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_1_i_7/O
                         net (fo=5, routed)           1.116    17.262    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[5]
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.122    17.384 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_1_i_3/O
                         net (fo=1, routed)           0.570    17.954    u_rom/u_gen_ram/data_i[5]
    RAMB36_X2Y8          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.304    19.021    u_rom/u_gen_ram/clk
    RAMB36_X2Y8          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.336    19.357    
                         clock uncertainty           -0.084    19.273    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.395    18.878    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         18.878    
                         arrival time                         -17.954    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.519ns  (logic 3.837ns (20.719%)  route 14.682ns (79.281%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=2 LUT4=5 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 19.018 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.342    -0.605    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X45Y68         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.348    -0.257 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=166, routed)         0.447     0.189    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.242     0.431 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.460     1.892    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.125     2.017 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_70/O
                         net (fo=1, routed)           0.664     2.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[9]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.264     2.945 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.635     3.580    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.105     3.685 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20/O
                         net (fo=1, routed)           0.662     4.347    u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.452 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_10__1/O
                         net (fo=3, routed)           0.726     5.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_5
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.105     5.283 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7/O
                         net (fo=6, routed)           0.485     5.768    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.108     5.876 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9/O
                         net (fo=2, routed)           0.361     6.237    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9_n_0
    SLICE_X51Y70         LUT4 (Prop_lut4_I1_O)        0.267     6.504 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57/O
                         net (fo=2, routed)           0.585     7.089    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.407 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.008     7.415    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.611    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           0.983     8.692    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.797 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13/O
                         net (fo=1, routed)           0.222     9.019    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.124 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.263     9.387    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     9.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=23, routed)          0.591    10.082    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    10.187 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/inst_addr[31]_i_3/O
                         net (fo=6, routed)           0.150    10.338    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.105    10.443 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.578    11.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.105    11.126 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.559    11.685    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.105    11.790 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.866    12.656    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.119    12.775 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__8/O
                         net (fo=53, routed)          0.982    13.757    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_2
    SLICE_X49Y49         LUT4 (Prop_lut4_I1_O)        0.268    14.025 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[10]_i_3__1/O
                         net (fo=1, routed)           0.458    14.483    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[10]_i_3__1_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I2_O)        0.105    14.588 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[10]_i_2__3/O
                         net (fo=4, routed)           0.581    15.169    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_0_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.105    15.274 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]_i_5__0/O
                         net (fo=3, routed)           0.630    15.904    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]_i_5__0_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I4_O)        0.105    16.009 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_61/O
                         net (fo=6, routed)           0.930    16.938    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[2]
    SLICE_X52Y50         LUT2 (Prop_lut2_I1_O)        0.119    17.057 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_29/O
                         net (fo=1, routed)           0.857    17.914    u_rom/u_gen_ram/data_i[2]
    RAMB36_X2Y7          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.301    19.018    u_rom/u_gen_ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.336    19.354    
                         clock uncertainty           -0.084    19.270    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.377    18.893    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                         -17.914    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.507ns  (logic 3.859ns (20.852%)  route 14.648ns (79.148%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=2 LUT4=5 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 19.018 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.342    -0.605    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X45Y68         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.348    -0.257 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=166, routed)         0.447     0.189    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.242     0.431 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.460     1.892    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.125     2.017 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_70/O
                         net (fo=1, routed)           0.664     2.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[9]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.264     2.945 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.635     3.580    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.105     3.685 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20/O
                         net (fo=1, routed)           0.662     4.347    u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.452 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_10__1/O
                         net (fo=3, routed)           0.726     5.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_5
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.105     5.283 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7/O
                         net (fo=6, routed)           0.485     5.768    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.108     5.876 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9/O
                         net (fo=2, routed)           0.361     6.237    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9_n_0
    SLICE_X51Y70         LUT4 (Prop_lut4_I1_O)        0.267     6.504 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57/O
                         net (fo=2, routed)           0.585     7.089    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.407 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.008     7.415    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.611    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           0.983     8.692    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.797 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13/O
                         net (fo=1, routed)           0.222     9.019    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.124 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.263     9.387    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     9.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=23, routed)          0.591    10.082    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    10.187 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/inst_addr[31]_i_3/O
                         net (fo=6, routed)           0.150    10.338    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.105    10.443 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.578    11.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.105    11.126 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.559    11.685    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.105    11.790 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.823    12.613    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.105    12.718 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.029    13.747    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X48Y48         LUT4 (Prop_lut4_I3_O)        0.126    13.873 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1/O
                         net (fo=1, routed)           0.467    14.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1_n_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.275    14.615 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_2__2/O
                         net (fo=5, routed)           0.581    15.196    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_0_2
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.105    15.301 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__1/O
                         net (fo=3, routed)           0.648    15.948    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__1_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.105    16.053 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_63/O
                         net (fo=7, routed)           0.871    16.924    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[0]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.127    17.051 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_31/O
                         net (fo=1, routed)           0.850    17.901    u_rom/u_gen_ram/data_i[0]
    RAMB36_X2Y7          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.301    19.018    u_rom/u_gen_ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.336    19.354    
                         clock uncertainty           -0.084    19.270    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.377    18.893    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                         -17.901    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.384ns  (logic 3.847ns (20.926%)  route 14.537ns (79.074%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=2 LUT4=5 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 19.018 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.342    -0.605    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X45Y68         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.348    -0.257 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=166, routed)         0.447     0.189    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.242     0.431 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.460     1.892    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.125     2.017 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_70/O
                         net (fo=1, routed)           0.664     2.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[9]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.264     2.945 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.635     3.580    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.105     3.685 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20/O
                         net (fo=1, routed)           0.662     4.347    u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.452 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_10__1/O
                         net (fo=3, routed)           0.726     5.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_5
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.105     5.283 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7/O
                         net (fo=6, routed)           0.485     5.768    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.108     5.876 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9/O
                         net (fo=2, routed)           0.361     6.237    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9_n_0
    SLICE_X51Y70         LUT4 (Prop_lut4_I1_O)        0.267     6.504 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57/O
                         net (fo=2, routed)           0.585     7.089    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.407 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.008     7.415    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.611    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           0.983     8.692    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.797 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13/O
                         net (fo=1, routed)           0.222     9.019    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.124 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.263     9.387    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     9.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=23, routed)          0.591    10.082    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    10.187 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/inst_addr[31]_i_3/O
                         net (fo=6, routed)           0.150    10.338    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.105    10.443 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.578    11.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.105    11.126 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.559    11.685    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.105    11.790 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.823    12.613    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.105    12.718 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.036    13.754    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X48Y48         LUT4 (Prop_lut4_I3_O)        0.126    13.880 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_3__1/O
                         net (fo=1, routed)           0.547    14.427    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_3__1_n_0
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.267    14.694 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_2__2/O
                         net (fo=5, routed)           0.568    15.262    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_0_1
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.105    15.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]_i_5__0/O
                         net (fo=3, routed)           0.609    15.977    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]_i_5__0_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I4_O)        0.105    16.082 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=7, routed)           0.843    16.925    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.123    17.048 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_30/O
                         net (fo=1, routed)           0.731    17.779    u_rom/u_gen_ram/data_i[1]
    RAMB36_X2Y7          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.301    19.018    u_rom/u_gen_ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.336    19.354    
                         clock uncertainty           -0.084    19.270    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.383    18.887    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.318ns  (logic 3.843ns (20.980%)  route 14.475ns (79.020%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=3 LUT4=3 LUT6=13)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 19.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.342    -0.605    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X45Y68         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.348    -0.257 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=166, routed)         0.447     0.189    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.242     0.431 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.460     1.892    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.125     2.017 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_70/O
                         net (fo=1, routed)           0.664     2.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[9]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.264     2.945 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.635     3.580    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.105     3.685 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20/O
                         net (fo=1, routed)           0.662     4.347    u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.452 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_10__1/O
                         net (fo=3, routed)           0.726     5.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_5
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.105     5.283 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7/O
                         net (fo=6, routed)           0.485     5.768    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.108     5.876 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9/O
                         net (fo=2, routed)           0.361     6.237    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9_n_0
    SLICE_X51Y70         LUT4 (Prop_lut4_I1_O)        0.267     6.504 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57/O
                         net (fo=2, routed)           0.585     7.089    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.407 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.008     7.415    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.611    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           0.983     8.692    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.797 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13/O
                         net (fo=1, routed)           0.222     9.019    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.124 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.263     9.387    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     9.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=23, routed)          0.591    10.082    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    10.187 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/inst_addr[31]_i_3/O
                         net (fo=6, routed)           0.150    10.338    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.105    10.443 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.578    11.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.105    11.126 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.563    11.689    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.105    11.794 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=12, routed)          0.858    12.652    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.105    12.757 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.816    13.573    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X48Y52         LUT6 (Prop_lut6_I1_O)        0.105    13.678 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[23]_i_2__2/O
                         net (fo=5, routed)           0.556    14.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[23]_i_2__2_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.105    14.340 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_17/O
                         net (fo=5, routed)           0.364    14.704    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_17_n_0
    SLICE_X48Y62         LUT3 (Prop_lut3_I1_O)        0.126    14.830 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_5__0/O
                         net (fo=2, routed)           0.507    15.337    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_5__0_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.267    15.604 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_1_i_5/O
                         net (fo=5, routed)           1.205    16.810    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[7]
    SLICE_X49Y46         LUT2 (Prop_lut2_I1_O)        0.119    16.929 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_1_i_1/O
                         net (fo=1, routed)           0.784    17.712    u_rom/u_gen_ram/data_i[7]
    RAMB36_X2Y8          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.304    19.021    u_rom/u_gen_ram/clk
    RAMB36_X2Y8          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.336    19.357    
                         clock uncertainty           -0.084    19.273    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.384    18.889    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -17.712    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.291ns  (logic 3.850ns (21.049%)  route 14.441ns (78.951%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=2 LUT4=5 LUT6=12)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 19.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.342    -0.605    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X45Y68         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.348    -0.257 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=166, routed)         0.447     0.189    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.242     0.431 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.460     1.892    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.125     2.017 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_70/O
                         net (fo=1, routed)           0.664     2.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[9]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.264     2.945 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.635     3.580    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.105     3.685 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20/O
                         net (fo=1, routed)           0.662     4.347    u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.452 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_10__1/O
                         net (fo=3, routed)           0.726     5.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_5
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.105     5.283 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7/O
                         net (fo=6, routed)           0.485     5.768    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.108     5.876 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9/O
                         net (fo=2, routed)           0.361     6.237    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9_n_0
    SLICE_X51Y70         LUT4 (Prop_lut4_I1_O)        0.267     6.504 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57/O
                         net (fo=2, routed)           0.585     7.089    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.407 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.008     7.415    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.611    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           0.983     8.692    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.797 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13/O
                         net (fo=1, routed)           0.222     9.019    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.124 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.263     9.387    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     9.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=23, routed)          0.591    10.082    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    10.187 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/inst_addr[31]_i_3/O
                         net (fo=6, routed)           0.150    10.338    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.105    10.443 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.578    11.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.105    11.126 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.559    11.685    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.105    11.790 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.823    12.613    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X49Y53         LUT4 (Prop_lut4_I0_O)        0.105    12.718 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.036    13.754    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X48Y48         LUT4 (Prop_lut4_I3_O)        0.126    13.880 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_3__1/O
                         net (fo=1, routed)           0.547    14.427    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_3__1_n_0
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.267    14.694 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_2__2/O
                         net (fo=5, routed)           0.568    15.262    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_0_1
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.105    15.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]_i_5__0/O
                         net (fo=3, routed)           0.609    15.977    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]_i_5__0_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I4_O)        0.105    16.082 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=7, routed)           0.906    16.987    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[1]
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.126    17.113 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_32/O
                         net (fo=1, routed)           0.572    17.686    u_ram/u_gen_ram/data_i[1]
    RAMB36_X2Y9          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.304    19.021    u_ram/u_gen_ram/clk_out1
    RAMB36_X2Y9          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/CLKARDCLK
                         clock pessimism              0.336    19.357    
                         clock uncertainty           -0.084    19.273    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.392    18.881    u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -17.686    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.444ns  (logic 4.002ns (21.698%)  route 14.442ns (78.302%))
  Logic Levels:           25  (CARRY4=4 LUT2=1 LUT3=3 LUT4=6 LUT6=11)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 19.017 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.342    -0.605    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X45Y68         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.348    -0.257 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=166, routed)         0.447     0.189    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.242     0.431 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.460     1.892    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.125     2.017 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_70/O
                         net (fo=1, routed)           0.664     2.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[9]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.264     2.945 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.635     3.580    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.105     3.685 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20/O
                         net (fo=1, routed)           0.662     4.347    u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.452 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_10__1/O
                         net (fo=3, routed)           0.726     5.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_5
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.105     5.283 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7/O
                         net (fo=6, routed)           0.485     5.768    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.108     5.876 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9/O
                         net (fo=2, routed)           0.361     6.237    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9_n_0
    SLICE_X51Y70         LUT4 (Prop_lut4_I1_O)        0.267     6.504 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57/O
                         net (fo=2, routed)           0.585     7.089    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.407 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.008     7.415    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.611    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           0.983     8.692    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.797 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13/O
                         net (fo=1, routed)           0.222     9.019    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.124 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.263     9.387    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     9.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=23, routed)          0.591    10.082    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    10.187 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/inst_addr[31]_i_3/O
                         net (fo=6, routed)           0.150    10.338    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.105    10.443 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.578    11.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.105    11.126 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.559    11.685    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.105    11.790 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.866    12.656    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.119    12.775 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__8/O
                         net (fo=53, routed)          0.906    13.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_2
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.268    13.949 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[13]_i_3__0/O
                         net (fo=1, routed)           0.472    14.421    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[13]_i_3__0_n_0
    SLICE_X50Y50         LUT4 (Prop_lut4_I2_O)        0.105    14.526 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[13]_i_2__3/O
                         net (fo=4, routed)           0.816    15.342    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_1
    SLICE_X46Y55         LUT3 (Prop_lut3_I0_O)        0.125    15.467 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[13]_i_3/O
                         net (fo=2, routed)           0.366    15.833    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[13]_i_3_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I5_O)        0.264    16.097 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_i_7/O
                         net (fo=4, routed)           0.735    16.832    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_7
    SLICE_X49Y52         LUT4 (Prop_lut4_I1_O)        0.105    16.937 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_i_3/O
                         net (fo=1, routed)           0.901    17.838    u_rom/u_gen_ram/data_i[13]
    RAMB36_X1Y7          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.300    19.017    u_rom/u_gen_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.336    19.353    
                         clock uncertainty           -0.084    19.269    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.214    19.055    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                         -17.838    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.413ns  (logic 3.825ns (20.773%)  route 14.588ns (79.227%))
  Logic Levels:           25  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 19.020 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.342    -0.605    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X45Y68         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.348    -0.257 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=166, routed)         0.447     0.189    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.242     0.431 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.460     1.892    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.125     2.017 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_70/O
                         net (fo=1, routed)           0.664     2.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[9]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.264     2.945 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.635     3.580    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.105     3.685 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20/O
                         net (fo=1, routed)           0.662     4.347    u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.452 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_10__1/O
                         net (fo=3, routed)           0.726     5.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_5
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.105     5.283 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7/O
                         net (fo=6, routed)           0.485     5.768    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.108     5.876 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9/O
                         net (fo=2, routed)           0.361     6.237    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9_n_0
    SLICE_X51Y70         LUT4 (Prop_lut4_I1_O)        0.267     6.504 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57/O
                         net (fo=2, routed)           0.585     7.089    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.407 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.008     7.415    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.611    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           0.983     8.692    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.797 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13/O
                         net (fo=1, routed)           0.222     9.019    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.124 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.263     9.387    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     9.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=23, routed)          0.591    10.082    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    10.187 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/inst_addr[31]_i_3/O
                         net (fo=6, routed)           0.150    10.338    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.105    10.443 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.578    11.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.105    11.126 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.563    11.689    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.105    11.794 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=12, routed)          0.858    12.652    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.105    12.757 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.816    13.573    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X48Y52         LUT6 (Prop_lut6_I1_O)        0.105    13.678 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[23]_i_2__2/O
                         net (fo=5, routed)           0.556    14.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[23]_i_2__2_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.105    14.340 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_17/O
                         net (fo=5, routed)           0.512    14.852    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_17_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.105    14.957 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_8/O
                         net (fo=32, routed)          0.857    15.814    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_8_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.125    15.939 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_1_i_6/O
                         net (fo=3, routed)           0.853    16.792    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[31][6]
    SLICE_X49Y55         LUT5 (Prop_lut5_I3_O)        0.264    17.056 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_i_3/O
                         net (fo=1, routed)           0.752    17.808    u_ram/u_gen_ram/data_i[22]
    RAMB36_X1Y9          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.303    19.020    u_ram/u_gen_ram/clk_out1
    RAMB36_X1Y9          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
                         clock pessimism              0.336    19.356    
                         clock uncertainty           -0.084    19.272    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.214    19.058    u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                         -17.808    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.240ns  (logic 3.854ns (21.130%)  route 14.386ns (78.870%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 19.018 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.342    -0.605    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X45Y68         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.348    -0.257 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=166, routed)         0.447     0.189    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.242     0.431 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.460     1.892    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.125     2.017 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_70/O
                         net (fo=1, routed)           0.664     2.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[9]
    SLICE_X60Y68         LUT6 (Prop_lut6_I2_O)        0.264     2.945 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.635     3.580    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X60Y66         LUT6 (Prop_lut6_I4_O)        0.105     3.685 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20/O
                         net (fo=1, routed)           0.662     4.347    u_tinyriscv_core/u_csr_reg/qout_r[7]_i_20_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.105     4.452 f  u_tinyriscv_core/u_csr_reg/qout_r[7]_i_10__1/O
                         net (fo=3, routed)           0.726     5.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[7]_5
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.105     5.283 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7/O
                         net (fo=6, routed)           0.485     5.768    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_7_n_0
    SLICE_X51Y70         LUT3 (Prop_lut3_I2_O)        0.108     5.876 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9/O
                         net (fo=2, routed)           0.361     6.237    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[7]_i_9_n_0
    SLICE_X51Y70         LUT4 (Prop_lut4_I1_O)        0.267     6.504 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57/O
                         net (fo=2, routed)           0.585     7.089    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_57_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     7.407 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.008     7.415    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_29_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.513    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.611    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_18_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.709 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           0.983     8.692    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.797 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13/O
                         net (fo=1, routed)           0.222     9.019    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_13_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.105     9.124 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8/O
                         net (fo=1, routed)           0.263     9.387    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_8_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.105     9.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=23, routed)          0.591    10.082    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    10.187 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/inst_addr[31]_i_3/O
                         net (fo=6, routed)           0.150    10.338    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.105    10.443 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.578    11.021    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.105    11.126 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.563    11.689    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X51Y58         LUT6 (Prop_lut6_I4_O)        0.105    11.794 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=12, routed)          0.858    12.652    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X51Y52         LUT4 (Prop_lut4_I0_O)        0.105    12.757 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.832    13.589    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X48Y51         LUT6 (Prop_lut6_I1_O)        0.105    13.694 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_3__1/O
                         net (fo=1, routed)           0.671    14.365    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_3__1_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I2_O)        0.127    14.492 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_2__3/O
                         net (fo=5, routed)           0.476    14.968    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.268    15.236 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_6/O
                         net (fo=3, routed)           0.569    15.805    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_6_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.105    15.910 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_60/O
                         net (fo=5, routed)           1.024    16.934    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[3]
    SLICE_X50Y45         LUT2 (Prop_lut2_I1_O)        0.128    17.062 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_28/O
                         net (fo=1, routed)           0.572    17.634    u_rom/u_gen_ram/data_i[3]
    RAMB36_X2Y7          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.301    19.018    u_rom/u_gen_ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.336    19.354    
                         clock uncertainty           -0.084    19.270    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.377    18.893    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                         -17.634    
  -------------------------------------------------------------------
                         slack                                  1.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 gpio_0/gpio_ctrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/gpio_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.604%)  route 0.293ns (58.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.563    -0.614    gpio_0/clk_out1
    SLICE_X52Y50         FDCE                                         r  gpio_0/gpio_ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  gpio_0/gpio_ctrl_reg[2]/Q
                         net (fo=3, routed)           0.293    -0.157    u_tinyriscv_core/u_idu_exu/info_bus_ff/data_r_reg[31][2]
    SLICE_X54Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.112 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/gpio_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    gpio_0/gpio_data_reg[1]_0
    SLICE_X54Y48         FDCE                                         r  gpio_0/gpio_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.840    -0.845    gpio_0/clk_out1
    SLICE_X54Y48         FDCE                                         r  gpio_0/gpio_data_reg[1]/C
                         clock pessimism              0.507    -0.337    
    SLICE_X54Y48         FDCE (Hold_fdce_C_D)         0.120    -0.217    gpio_0/gpio_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.690%)  route 0.063ns (25.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.555    -0.622    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X31Y64         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg[17]/Q
                         net (fo=2, routed)           0.063    -0.418    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg_n_0_[17]
    SLICE_X30Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.373 r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o0_in[17]
    SLICE_X30Y64         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.822    -0.862    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X30Y64         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[17]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.121    -0.488    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[17]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 timer_0/timer_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_0/data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.989%)  route 0.346ns (65.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.560    -0.617    timer_0/clk_out1
    SLICE_X40Y50         FDCE                                         r  timer_0/timer_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  timer_0/timer_count_reg[14]/Q
                         net (fo=4, routed)           0.346    -0.131    u_tinyriscv_core/u_idu_exu/info_bus_ff/data_r_reg[31]_1[7]
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.086 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/data_r[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.086    timer_0/data_r_reg[31]_1[7]
    SLICE_X46Y49         FDCE                                         r  timer_0/data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.837    -0.848    timer_0/clk_out1
    SLICE_X46Y49         FDCE                                         r  timer_0/data_r_reg[14]/C
                         clock pessimism              0.507    -0.340    
    SLICE_X46Y49         FDCE (Hold_fdce_C_D)         0.121    -0.219    timer_0/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.561    -0.616    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  u_jtag_top/u_jtag_dm/data0_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.389    u_jtag_top/u_jtag_dm/data0_reg_n_0_[16]
    SLICE_X54Y57         LUT6 (Prop_lut6_I2_O)        0.045    -0.344 r  u_jtag_top/u_jtag_dm/read_data[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    u_jtag_top/u_jtag_dm/read_data[16]_i_1_n_0
    SLICE_X54Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.831    -0.853    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[16]/C
                         clock pessimism              0.249    -0.603    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.120    -0.483    u_jtag_top/u_jtag_dm/read_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_prev_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.150%)  route 0.101ns (41.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.555    -0.622    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X57Y70         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_tinyriscv_core/u_ifu/pc_reg[9]/Q
                         net (fo=4, routed)           0.101    -0.380    u_tinyriscv_core/u_ifu/Q[9]
    SLICE_X56Y70         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.822    -0.863    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X56Y70         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[9]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X56Y70         FDCE (Hold_fdce_C_D)         0.083    -0.526    u_tinyriscv_core/u_ifu/pc_prev_reg[9]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx_data_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.534%)  route 0.118ns (45.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.589    -0.588    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X62Y60         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[11]/Q
                         net (fo=1, routed)           0.118    -0.330    u_jtag_top/u_jtag_dm/rx_n_32
    SLICE_X60Y59         FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.859    -0.826    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X60Y59         FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[11]/C
                         clock pessimism              0.273    -0.552    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.075    -0.477    u_jtag_top/u_jtag_dm/rx_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.226ns (42.433%)  route 0.307ns (57.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.557    -0.620    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X37Y61         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.128    -0.492 r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg[7]/Q
                         net (fo=2, routed)           0.307    -0.186    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain_reg_n_0_[7]
    SLICE_X30Y61         LUT6 (Prop_lut6_I3_O)        0.098    -0.088 r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o0_in[7]
    SLICE_X30Y61         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.826    -0.859    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X30Y61         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[7]/C
                         clock pessimism              0.502    -0.357    
    SLICE_X30Y61         FDCE (Hold_fdce_C_D)         0.121    -0.236    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_prev_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.499%)  route 0.109ns (43.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.555    -0.622    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X57Y70         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_tinyriscv_core/u_ifu/pc_reg[11]/Q
                         net (fo=4, routed)           0.109    -0.373    u_tinyriscv_core/u_ifu/Q[11]
    SLICE_X56Y70         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.822    -0.863    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X56Y70         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[11]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X56Y70         FDCE (Hold_fdce_C_D)         0.085    -0.524    u_tinyriscv_core/u_ifu/pc_prev_reg[11]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.182%)  route 0.048ns (18.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.560    -0.617    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X50Y61         FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.453 r  u_jtag_top/u_jtag_dm/data0_reg[28]/Q
                         net (fo=1, routed)           0.048    -0.405    u_jtag_top/u_jtag_dm/data0_reg_n_0_[28]
    SLICE_X51Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.360 r  u_jtag_top/u_jtag_dm/read_data[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    u_jtag_top/u_jtag_dm/read_data[28]_i_1_n_0
    SLICE_X51Y61         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.831    -0.854    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X51Y61         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[28]/C
                         clock pessimism              0.249    -0.604    
    SLICE_X51Y61         FDCE (Hold_fdce_C_D)         0.092    -0.512    u_jtag_top/u_jtag_dm/read_data_reg[28]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.488%)  route 0.324ns (63.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.551    -0.626    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X35Y68         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r_reg[31]/Q
                         net (fo=5, routed)           0.324    -0.162    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/p_0_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I3_O)        0.045    -0.117 r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[0]
    SLICE_X36Y68         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.818    -0.866    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X36Y68         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[0]/C
                         clock pessimism              0.502    -0.364    
    SLICE_X36Y68         FDCE (Hold_fdce_C_D)         0.091    -0.273    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[0]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y9      u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y8      u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y9      u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y10     u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y7      u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y8      u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y10     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y7      u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y11     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y12     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y53     sel_width[1].i_lt_8.ram_reg_0_0_i_47/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y53     sel_width[1].i_lt_8.ram_reg_0_0_i_47/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_48/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_48/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_49/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_49/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y48     sel_width[1].i_lt_8.ram_reg_0_0_i_50/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y48     sel_width[1].i_lt_8.ram_reg_0_0_i_50/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_51/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_51/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y53     sel_width[1].i_lt_8.ram_reg_0_0_i_47/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y53     sel_width[1].i_lt_8.ram_reg_0_0_i_47/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_48/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_48/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_49/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_49/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y48     sel_width[1].i_lt_8.ram_reg_0_0_i_50/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y48     sel_width[1].i_lt_8.ram_reg_0_0_i_50/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_51/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y44     sel_width[1].i_lt_8.ram_reg_0_0_i_51/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.350ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 0.604ns (7.543%)  route 7.403ns (92.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 18.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.359    -0.588    u_rst_ctrl/clk
    SLICE_X55Y55         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.348    -0.240 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.815     0.575    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.256     0.831 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        6.588     7.419    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X39Y65         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.236    18.952    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X39Y65         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[17]/C
                         clock pessimism              0.401    19.354    
                         clock uncertainty           -0.084    19.270    
    SLICE_X39Y65         FDCE (Recov_fdce_C_CLR)     -0.501    18.769    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[17]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 11.350    

Slack (MET) :             11.350ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 0.604ns (7.543%)  route 7.403ns (92.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 18.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.359    -0.588    u_rst_ctrl/clk
    SLICE_X55Y55         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.348    -0.240 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.815     0.575    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.256     0.831 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        6.588     7.419    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X39Y65         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.236    18.952    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X39Y65         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[18]/C
                         clock pessimism              0.401    19.354    
                         clock uncertainty           -0.084    19.270    
    SLICE_X39Y65         FDCE (Recov_fdce_C_CLR)     -0.501    18.769    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[18]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 11.350    

Slack (MET) :             11.350ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 0.604ns (7.543%)  route 7.403ns (92.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 18.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.359    -0.588    u_rst_ctrl/clk
    SLICE_X55Y55         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.348    -0.240 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.815     0.575    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.256     0.831 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        6.588     7.419    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X39Y65         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.236    18.952    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X39Y65         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[19]/C
                         clock pessimism              0.401    19.354    
                         clock uncertainty           -0.084    19.270    
    SLICE_X39Y65         FDCE (Recov_fdce_C_CLR)     -0.501    18.769    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[19]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 11.350    

Slack (MET) :             11.350ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 0.604ns (7.543%)  route 7.403ns (92.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 18.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.359    -0.588    u_rst_ctrl/clk
    SLICE_X55Y55         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.348    -0.240 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.815     0.575    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.256     0.831 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        6.588     7.419    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X39Y65         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.236    18.952    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X39Y65         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[20]/C
                         clock pessimism              0.401    19.354    
                         clock uncertainty           -0.084    19.270    
    SLICE_X39Y65         FDCE (Recov_fdce_C_CLR)     -0.501    18.769    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[20]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 11.350    

Slack (MET) :             11.499ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_csr_reg/mie_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 0.604ns (7.549%)  route 7.397ns (92.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 19.022 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.359    -0.588    u_rst_ctrl/clk
    SLICE_X55Y55         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.348    -0.240 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.815     0.575    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.256     0.831 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        6.582     7.413    u_tinyriscv_core/u_csr_reg/mscratch_reg[0]_0
    SLICE_X64Y80         FDCE                                         f  u_tinyriscv_core/u_csr_reg/mie_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.306    19.022    u_tinyriscv_core/u_csr_reg/clk_out1
    SLICE_X64Y80         FDCE                                         r  u_tinyriscv_core/u_csr_reg/mie_reg[22]/C
                         clock pessimism              0.401    19.424    
                         clock uncertainty           -0.084    19.340    
    SLICE_X64Y80         FDCE (Recov_fdce_C_CLR)     -0.428    18.912    u_tinyriscv_core/u_csr_reg/mie_reg[22]
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                 11.499    

Slack (MET) :             11.540ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_csr_reg/mtvec_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 0.604ns (7.661%)  route 7.280ns (92.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.359    -0.588    u_rst_ctrl/clk
    SLICE_X55Y55         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.348    -0.240 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.815     0.575    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.256     0.831 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        6.465     7.296    u_tinyriscv_core/u_csr_reg/mscratch_reg[0]_0
    SLICE_X65Y78         FDCE                                         f  u_tinyriscv_core/u_csr_reg/mtvec_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.303    19.019    u_tinyriscv_core/u_csr_reg/clk_out1
    SLICE_X65Y78         FDCE                                         r  u_tinyriscv_core/u_csr_reg/mtvec_reg[22]/C
                         clock pessimism              0.401    19.421    
                         clock uncertainty           -0.084    19.337    
    SLICE_X65Y78         FDCE (Recov_fdce_C_CLR)     -0.501    18.836    u_tinyriscv_core/u_csr_reg/mtvec_reg[22]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 11.540    

Slack (MET) :             11.540ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_csr_reg/mtvec_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 0.604ns (7.661%)  route 7.280ns (92.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.359    -0.588    u_rst_ctrl/clk
    SLICE_X55Y55         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.348    -0.240 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.815     0.575    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.256     0.831 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        6.465     7.296    u_tinyriscv_core/u_csr_reg/mscratch_reg[0]_0
    SLICE_X65Y78         FDCE                                         f  u_tinyriscv_core/u_csr_reg/mtvec_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.303    19.019    u_tinyriscv_core/u_csr_reg/clk_out1
    SLICE_X65Y78         FDCE                                         r  u_tinyriscv_core/u_csr_reg/mtvec_reg[23]/C
                         clock pessimism              0.401    19.421    
                         clock uncertainty           -0.084    19.337    
    SLICE_X65Y78         FDCE (Recov_fdce_C_CLR)     -0.501    18.836    u_tinyriscv_core/u_csr_reg/mtvec_reg[23]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 11.540    

Slack (MET) :             11.571ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 0.604ns (7.755%)  route 7.184ns (92.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 18.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.359    -0.588    u_rst_ctrl/clk
    SLICE_X55Y55         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.348    -0.240 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.815     0.575    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.256     0.831 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        6.369     7.200    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X39Y63         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.238    18.954    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X39Y63         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[12]/C
                         clock pessimism              0.401    19.356    
                         clock uncertainty           -0.084    19.272    
    SLICE_X39Y63         FDCE (Recov_fdce_C_CLR)     -0.501    18.771    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r_reg[12]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                 11.571    

Slack (MET) :             11.606ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_csr_reg/mstatus_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 0.604ns (7.652%)  route 7.289ns (92.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 19.021 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.359    -0.588    u_rst_ctrl/clk
    SLICE_X55Y55         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.348    -0.240 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.815     0.575    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.256     0.831 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        6.473     7.304    u_tinyriscv_core/u_csr_reg/mscratch_reg[0]_0
    SLICE_X64Y79         FDCE                                         f  u_tinyriscv_core/u_csr_reg/mstatus_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.305    19.021    u_tinyriscv_core/u_csr_reg/clk_out1
    SLICE_X64Y79         FDCE                                         r  u_tinyriscv_core/u_csr_reg/mstatus_reg[22]/C
                         clock pessimism              0.401    19.423    
                         clock uncertainty           -0.084    19.339    
    SLICE_X64Y79         FDCE (Recov_fdce_C_CLR)     -0.428    18.911    u_tinyriscv_core/u_csr_reg/mstatus_reg[22]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                 11.606    

Slack (MET) :             11.613ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_csr_reg/mstatus_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 0.604ns (7.661%)  route 7.280ns (92.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.359    -0.588    u_rst_ctrl/clk
    SLICE_X55Y55         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.348    -0.240 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.815     0.575    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X53Y54         LUT2 (Prop_lut2_I0_O)        0.256     0.831 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        6.465     7.296    u_tinyriscv_core/u_csr_reg/mscratch_reg[0]_0
    SLICE_X64Y78         FDCE                                         f  u_tinyriscv_core/u_csr_reg/mstatus_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.303    19.019    u_tinyriscv_core/u_csr_reg/clk_out1
    SLICE_X64Y78         FDCE                                         r  u_tinyriscv_core/u_csr_reg/mstatus_reg[20]/C
                         clock pessimism              0.401    19.421    
                         clock uncertainty           -0.084    19.337    
    SLICE_X64Y78         FDCE (Recov_fdce_C_CLR)     -0.428    18.909    u_tinyriscv_core/u_csr_reg/mstatus_reg[20]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 11.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.690%)  route 0.538ns (74.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.590    -0.587    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.392    -0.055    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.045    -0.010 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.146     0.137    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X53Y53         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X53Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[14]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X53Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.670    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.690%)  route 0.538ns (74.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.590    -0.587    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.392    -0.055    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.045    -0.010 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.146     0.137    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X53Y53         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X53Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[4]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X53Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.670    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.690%)  route 0.538ns (74.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.590    -0.587    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.392    -0.055    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.045    -0.010 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.146     0.137    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X53Y53         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X53Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[8]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X53Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.670    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.690%)  route 0.538ns (74.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.590    -0.587    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.392    -0.055    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.045    -0.010 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.146     0.137    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X53Y53         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X53Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[9]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X53Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.670    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.978%)  route 0.590ns (76.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.590    -0.587    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.392    -0.055    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.045    -0.010 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.198     0.188    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X50Y55         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X50Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[0]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X50Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.978%)  route 0.590ns (76.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.590    -0.587    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.392    -0.055    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.045    -0.010 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.198     0.188    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X50Y55         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X50Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[2]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X50Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.978%)  route 0.590ns (76.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.590    -0.587    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.392    -0.055    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.045    -0.010 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.198     0.188    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X50Y55         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X50Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[9]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X50Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.645    u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.278%)  route 0.580ns (75.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.590    -0.587    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.392    -0.055    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.045    -0.010 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.188     0.179    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X51Y52         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.833    -0.851    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X51Y52         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[10]/C
                         clock pessimism              0.273    -0.577    
    SLICE_X51Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.278%)  route 0.580ns (75.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.590    -0.587    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.392    -0.055    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.045    -0.010 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.188     0.179    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X51Y52         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.833    -0.851    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X51Y52         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[12]/C
                         clock pessimism              0.273    -0.577    
    SLICE_X51Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.278%)  route 0.580ns (75.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.590    -0.587    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.392    -0.055    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.045    -0.010 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.188     0.179    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X51Y52         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.833    -0.851    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X51Y52         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[13]/C
                         clock pessimism              0.273    -0.577    
    SLICE_X51Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.669    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.848    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           481 Endpoints
Min Delay           481 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/jtag_TDO_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_TDO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.418ns  (logic 3.645ns (56.792%)  route 2.773ns (43.208%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/jtag_TDO_reg/C
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  u_jtag_top/u_jtag_driver/jtag_TDO_reg/Q
                         net (fo=1, routed)           2.773     3.157    jtag_TDO_OBUF
    H18                  OBUF (Prop_obuf_I_O)         3.261     6.418 r  jtag_TDO_OBUF_inst/O
                         net (fo=0)                   0.000     6.418    jtag_TDO
    H18                                                               r  jtag_TDO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/sticky_busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.116ns  (logic 0.986ns (19.271%)  route 4.130ns (80.729%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/sticky_busy_reg/C
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_jtag_top/u_jtag_driver/sticky_busy_reg/Q
                         net (fo=5, routed)           0.407     0.786    u_jtag_top/u_jtag_driver/sticky_busy_reg_n_0
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.105     0.891 f  u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2/O
                         net (fo=4, routed)           0.611     1.502    u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.105     1.607 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          1.436     3.043    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I0_O)        0.123     3.166 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.676     4.842    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.274     5.116 r  u_jtag_top/u_jtag_driver/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     5.116    u_jtag_top/u_jtag_driver/shift_reg[30]_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/sticky_busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.921ns  (logic 0.986ns (20.039%)  route 3.935ns (79.961%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/sticky_busy_reg/C
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_jtag_top/u_jtag_driver/sticky_busy_reg/Q
                         net (fo=5, routed)           0.407     0.786    u_jtag_top/u_jtag_driver/sticky_busy_reg_n_0
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.105     0.891 f  u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2/O
                         net (fo=4, routed)           0.611     1.502    u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.105     1.607 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          1.436     3.043    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I0_O)        0.123     3.166 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.480     4.647    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X65Y58         LUT4 (Prop_lut4_I3_O)        0.274     4.921 r  u_jtag_top/u_jtag_driver/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     4.921    u_jtag_top/u_jtag_driver/shift_reg[8]_i_1_n_0
    SLICE_X65Y58         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/sticky_busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.919ns  (logic 0.986ns (20.043%)  route 3.933ns (79.957%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/sticky_busy_reg/C
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_jtag_top/u_jtag_driver/sticky_busy_reg/Q
                         net (fo=5, routed)           0.407     0.786    u_jtag_top/u_jtag_driver/sticky_busy_reg_n_0
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.105     0.891 f  u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2/O
                         net (fo=4, routed)           0.611     1.502    u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.105     1.607 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          1.436     3.043    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I0_O)        0.123     3.166 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.479     4.645    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X57Y63         LUT4 (Prop_lut4_I3_O)        0.274     4.919 r  u_jtag_top/u_jtag_driver/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     4.919    u_jtag_top/u_jtag_driver/shift_reg[29]_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/sticky_busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[38]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 0.986ns (20.593%)  route 3.802ns (79.407%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/sticky_busy_reg/C
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_jtag_top/u_jtag_driver/sticky_busy_reg/Q
                         net (fo=5, routed)           0.407     0.786    u_jtag_top/u_jtag_driver/sticky_busy_reg_n_0
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.105     0.891 f  u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2/O
                         net (fo=4, routed)           0.611     1.502    u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.105     1.607 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          1.436     3.043    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I0_O)        0.123     3.166 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.348     4.514    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.274     4.788 r  u_jtag_top/u_jtag_driver/shift_reg[38]_i_1/O
                         net (fo=1, routed)           0.000     4.788    u_jtag_top/u_jtag_driver/shift_reg[38]_i_1_n_0
    SLICE_X63Y61         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/sticky_busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[39]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 0.986ns (20.593%)  route 3.802ns (79.407%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/sticky_busy_reg/C
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_jtag_top/u_jtag_driver/sticky_busy_reg/Q
                         net (fo=5, routed)           0.407     0.786    u_jtag_top/u_jtag_driver/sticky_busy_reg_n_0
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.105     0.891 f  u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2/O
                         net (fo=4, routed)           0.611     1.502    u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.105     1.607 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          1.436     3.043    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I0_O)        0.123     3.166 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.348     4.514    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.274     4.788 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_2/O
                         net (fo=1, routed)           0.000     4.788    u_jtag_top/u_jtag_driver/shift_reg[39]_i_2_n_0
    SLICE_X63Y61         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/sticky_busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.786ns  (logic 0.986ns (20.602%)  route 3.800ns (79.398%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/sticky_busy_reg/C
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_jtag_top/u_jtag_driver/sticky_busy_reg/Q
                         net (fo=5, routed)           0.407     0.786    u_jtag_top/u_jtag_driver/sticky_busy_reg_n_0
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.105     0.891 f  u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2/O
                         net (fo=4, routed)           0.611     1.502    u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.105     1.607 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          1.436     3.043    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I0_O)        0.123     3.166 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.346     4.512    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X65Y60         LUT6 (Prop_lut6_I0_O)        0.274     4.786 r  u_jtag_top/u_jtag_driver/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.786    u_jtag_top/u_jtag_driver/shift_reg[4]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/sticky_busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.780ns  (logic 0.986ns (20.627%)  route 3.794ns (79.373%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/sticky_busy_reg/C
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_jtag_top/u_jtag_driver/sticky_busy_reg/Q
                         net (fo=5, routed)           0.407     0.786    u_jtag_top/u_jtag_driver/sticky_busy_reg_n_0
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.105     0.891 f  u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2/O
                         net (fo=4, routed)           0.611     1.502    u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.105     1.607 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          1.436     3.043    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I0_O)        0.123     3.166 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.340     4.506    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X65Y58         LUT4 (Prop_lut4_I3_O)        0.274     4.780 r  u_jtag_top/u_jtag_driver/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.780    u_jtag_top/u_jtag_driver/shift_reg[7]_i_1_n_0
    SLICE_X65Y58         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/sticky_busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.688ns  (logic 0.986ns (21.030%)  route 3.702ns (78.970%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/sticky_busy_reg/C
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_jtag_top/u_jtag_driver/sticky_busy_reg/Q
                         net (fo=5, routed)           0.407     0.786    u_jtag_top/u_jtag_driver/sticky_busy_reg_n_0
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.105     0.891 f  u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2/O
                         net (fo=4, routed)           0.611     1.502    u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.105     1.607 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          1.436     3.043    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I0_O)        0.123     3.166 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.248     4.414    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I4_O)        0.274     4.688 r  u_jtag_top/u_jtag_driver/shift_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     4.688    u_jtag_top/u_jtag_driver/shift_reg[31]_i_1_n_0
    SLICE_X57Y63         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/sticky_busy_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.674ns  (logic 0.986ns (21.095%)  route 3.688ns (78.905%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/sticky_busy_reg/C
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.379     0.379 f  u_jtag_top/u_jtag_driver/sticky_busy_reg/Q
                         net (fo=5, routed)           0.407     0.786    u_jtag_top/u_jtag_driver/sticky_busy_reg_n_0
    SLICE_X65Y61         LUT2 (Prop_lut2_I0_O)        0.105     0.891 f  u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2/O
                         net (fo=4, routed)           0.611     1.502    u_jtag_top/u_jtag_driver/dtm_req_data[39]_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.105     1.607 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          1.436     3.043    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X58Y62         LUT3 (Prop_lut3_I0_O)        0.123     3.166 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.234     4.400    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X65Y59         LUT5 (Prop_lut5_I3_O)        0.274     4.674 r  u_jtag_top/u_jtag_driver/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     4.674    u_jtag_top/u_jtag_driver/shift_reg[10]_i_1_n_0
    SLICE_X65Y59         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.267%)  route 0.051ns (26.733%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/C
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/Q
                         net (fo=1, routed)           0.051     0.192    u_jtag_top/u_jtag_driver/recv_data[27]
    SLICE_X56Y61         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.141ns (65.134%)  route 0.075ns (34.866%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[16]/C
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[16]/Q
                         net (fo=3, routed)           0.075     0.216    u_jtag_top/u_jtag_driver/dtm_reset
    SLICE_X64Y58         FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.387%)  route 0.103ns (44.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/C
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/Q
                         net (fo=1, routed)           0.103     0.231    u_jtag_top/u_jtag_driver/recv_data[12]
    SLICE_X62Y58         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.691%)  route 0.110ns (46.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/C
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/Q
                         net (fo=1, routed)           0.110     0.238    u_jtag_top/u_jtag_driver/recv_data[30]
    SLICE_X56Y61         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.691%)  route 0.110ns (46.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/C
    SLICE_X63Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/Q
                         net (fo=1, routed)           0.110     0.238    u_jtag_top/u_jtag_driver/recv_data[6]
    SLICE_X62Y58         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.178%)  route 0.113ns (46.822%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/C
    SLICE_X57Y61         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/Q
                         net (fo=1, routed)           0.113     0.241    u_jtag_top/u_jtag_driver/recv_data[28]
    SLICE_X56Y61         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/req_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/rx/req_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/C
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/Q
                         net (fo=1, routed)           0.116     0.244    u_jtag_top/u_jtag_driver/rx/req_d
    SLICE_X63Y54         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.275%)  route 0.117ns (47.725%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/C
    SLICE_X63Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/Q
                         net (fo=1, routed)           0.117     0.245    u_jtag_top/u_jtag_driver/recv_data[14]
    SLICE_X62Y58         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.013%)  route 0.106ns (42.987%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[35]/C
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[35]/Q
                         net (fo=2, routed)           0.106     0.247    u_jtag_top/u_jtag_driver/shift_reg_reg_n_0_[35]
    SLICE_X60Y60         FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[37]/C
    SLICE_X61Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[37]/Q
                         net (fo=1, routed)           0.108     0.249    u_jtag_top/u_jtag_driver/recv_data[37]
    SLICE_X60Y61         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[37]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_0/tx_bit_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.303ns  (logic 3.679ns (50.381%)  route 3.624ns (49.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.378    -0.570    uart_0/clk_out1
    SLICE_X54Y43         FDCE                                         r  uart_0/tx_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDCE (Prop_fdce_C_Q)         0.433    -0.137 r  uart_0/tx_bit_reg/Q
                         net (fo=1, routed)           3.624     3.487    uart_tx_pin_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.246     6.733 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000     6.733    uart_tx_pin
    U11                                                               r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.798ns  (logic 3.824ns (56.259%)  route 2.973ns (43.741%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.357    -0.590    gpio_0/clk_out1
    SLICE_X52Y50         FDCE                                         r  gpio_0/gpio_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.433    -0.157 f  gpio_0/gpio_ctrl_reg[3]/Q
                         net (fo=3, routed)           0.643     0.485    gpio_0/Q[3]
    SLICE_X54Y48         LUT2 (Prop_lut2_I1_O)        0.105     0.590 f  gpio_0/gpio_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.331     2.921    gpio_IOBUF[1]_inst/T
    U2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.286     6.207 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.207    gpio[1]
    U2                                                                r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.596ns  (logic 3.781ns (57.328%)  route 2.815ns (42.672%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.357    -0.590    gpio_0/clk_out1
    SLICE_X51Y50         FDCE                                         r  gpio_0/gpio_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.379    -0.211 f  gpio_0/gpio_ctrl_reg[1]/Q
                         net (fo=3, routed)           0.955     0.744    gpio_0/Q[1]
    SLICE_X55Y51         LUT2 (Prop_lut2_I1_O)        0.105     0.849 f  gpio_0/gpio_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.859     2.708    gpio_IOBUF[0]_inst/T
    G2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.297     6.006 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.006    gpio[0]
    G2                                                                r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            halted_ind
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.162ns  (logic 3.645ns (70.605%)  route 1.517ns (29.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.421    -0.526    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X58Y57         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDCE (Prop_fdce_C_Q)         0.379    -0.147 r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=5, routed)           1.517     1.370    halted_ind_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.266     4.636 r  halted_ind_OBUF_inst/O
                         net (fo=0)                   0.000     4.636    halted_ind
    G1                                                                r  halted_ind (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.611ns  (logic 0.484ns (13.403%)  route 3.127ns (86.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.422    -0.525    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.379    -0.146 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.705     0.558    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.105     0.663 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         2.423     3.086    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X64Y58         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.611ns  (logic 0.484ns (13.403%)  route 3.127ns (86.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.422    -0.525    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.379    -0.146 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.705     0.558    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.105     0.663 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         2.423     3.086    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X64Y58         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.611ns  (logic 0.484ns (13.403%)  route 3.127ns (86.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.422    -0.525    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.379    -0.146 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.705     0.558    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.105     0.663 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         2.423     3.086    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X64Y58         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.611ns  (logic 0.484ns (13.403%)  route 3.127ns (86.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.422    -0.525    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.379    -0.146 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.705     0.558    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.105     0.663 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         2.423     3.086    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X64Y58         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.611ns  (logic 0.484ns (13.403%)  route 3.127ns (86.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.422    -0.525    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.379    -0.146 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.705     0.558    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.105     0.663 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         2.423     3.086    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X64Y58         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.611ns  (logic 0.484ns (13.403%)  route 3.127ns (86.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.422    -0.525    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X61Y53         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.379    -0.146 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.705     0.558    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X53Y54         LUT1 (Prop_lut1_I0_O)        0.105     0.663 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         2.423     3.086    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X64Y58         FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.662ns  (logic 0.391ns (59.075%)  route 0.271ns (40.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.245    -1.039    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X55Y61         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.304    -0.735 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.271    -0.464    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[22]
    SLICE_X55Y59         LUT2 (Prop_lut2_I0_O)        0.087    -0.377 r  u_jtag_top/u_jtag_driver/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    u_jtag_top/u_jtag_driver/rx/recv_data0_in[24]
    SLICE_X55Y59         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.620ns  (logic 0.304ns (49.065%)  route 0.316ns (50.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.315    -0.969    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X62Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.304    -0.665 r  u_jtag_top/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.316    -0.349    u_jtag_top/u_jtag_driver/rx/req_d_reg_0
    SLICE_X63Y54         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.632ns  (logic 0.304ns (48.080%)  route 0.328ns (51.920%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.312    -0.972    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X62Y62         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDCE (Prop_fdce_C_Q)         0.304    -0.668 r  u_jtag_top/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.328    -0.339    u_jtag_top/u_jtag_driver/tx/ack_d_reg_0
    SLICE_X65Y64         FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.654ns  (logic 0.391ns (59.756%)  route 0.263ns (40.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.312    -0.972    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X58Y60         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.304    -0.668 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.263    -0.404    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[32]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.087    -0.317 r  u_jtag_top/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    u_jtag_top/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X61Y60         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.661ns  (logic 0.391ns (59.165%)  route 0.270ns (40.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.315    -0.969    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X63Y56         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.304    -0.665 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.270    -0.395    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[2]
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.087    -0.308 r  u_jtag_top/u_jtag_driver/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    u_jtag_top/u_jtag_driver/rx/recv_data0_in[4]
    SLICE_X65Y57         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.792ns  (logic 0.405ns (51.126%)  route 0.387ns (48.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.245    -1.039    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X55Y61         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.304    -0.735 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[28]/Q
                         net (fo=1, routed)           0.387    -0.347    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[26]
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.101    -0.246 r  u_jtag_top/u_jtag_driver/rx/recv_data[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_jtag_top/u_jtag_driver/rx/recv_data0_in[28]
    SLICE_X57Y61         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.407ns (51.314%)  route 0.386ns (48.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.245    -1.039    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X55Y61         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.304    -0.735 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.386    -0.348    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[28]
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.103    -0.245 r  u_jtag_top/u_jtag_driver/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    u_jtag_top/u_jtag_driver/rx/recv_data0_in[30]
    SLICE_X57Y61         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.226ns (62.630%)  route 0.135ns (37.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.591    -0.586    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X63Y55         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.128    -0.458 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[15]/Q
                         net (fo=1, routed)           0.135    -0.323    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[13]
    SLICE_X64Y56         LUT2 (Prop_lut2_I0_O)        0.098    -0.225 r  u_jtag_top/u_jtag_driver/rx/recv_data[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    u_jtag_top/u_jtag_driver/rx/recv_data0_in[15]
    SLICE_X64Y56         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.504%)  route 0.182ns (49.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.588    -0.589    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X58Y60         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/Q
                         net (fo=1, routed)           0.182    -0.266    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[36]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.045    -0.221 r  u_jtag_top/u_jtag_driver/rx/recv_data[38]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u_jtag_top/u_jtag_driver/rx/recv_data0_in[38]
    SLICE_X61Y60         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.754ns  (logic 0.391ns (51.845%)  route 0.363ns (48.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.312    -0.972    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X58Y60         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.304    -0.668 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/Q
                         net (fo=1, routed)           0.363    -0.304    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[34]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.087    -0.217 r  u_jtag_top/u_jtag_driver/rx/recv_data[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    u_jtag_top/u_jtag_driver/rx/recv_data0_in[36]
    SLICE_X61Y60         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.877ns  (logic 0.081ns (2.815%)  route 2.796ns (97.185%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    F14                                               0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.455    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.908     1.547 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.425     2.971    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.052 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.371     4.424    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.703ns  (logic 0.077ns (2.849%)  route 2.626ns (97.151%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.268    -1.016    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1104 Endpoints
Min Delay          1104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[21].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.714ns  (logic 5.514ns (56.765%)  route 4.200ns (43.235%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.653     3.705    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.810    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.126 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.126    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.226 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.226    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.326 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.326    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.426 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.426    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.526 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.626 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.626    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.888 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[3]
                         net (fo=2, routed)           0.530     5.418    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[11]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.250     5.668 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.668    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.982 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.982    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.082 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.082    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.344 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.487     6.831    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.250     7.081 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3/O
                         net (fo=1, routed)           1.449     8.530    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.105     8.635 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          1.078     9.714    u_tinyriscv_core/u_gpr_reg/gpr_rw[21].not_x0.rf_dff/D[19]
    SLICE_X43Y83         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[21].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.237    -1.047    u_tinyriscv_core/u_gpr_reg/gpr_rw[21].not_x0.rf_dff/clk_out1
    SLICE_X43Y83         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[21].not_x0.rf_dff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[20].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.648ns  (logic 5.514ns (57.152%)  route 4.134ns (42.848%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.653     3.705    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.810    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.126 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.126    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.226 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.226    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.326 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.326    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.426 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.426    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.526 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.626 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.626    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.888 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[3]
                         net (fo=2, routed)           0.530     5.418    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[11]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.250     5.668 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.668    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.982 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.982    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.082 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.082    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.344 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.487     6.831    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.250     7.081 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3/O
                         net (fo=1, routed)           1.449     8.530    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.105     8.635 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          1.013     9.648    u_tinyriscv_core/u_gpr_reg/gpr_rw[20].not_x0.rf_dff/D[19]
    SLICE_X41Y83         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[20].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.237    -1.047    u_tinyriscv_core/u_gpr_reg/gpr_rw[20].not_x0.rf_dff/clk_out1
    SLICE_X41Y83         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[20].not_x0.rf_dff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[3].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.633ns  (logic 5.514ns (57.239%)  route 4.119ns (42.761%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.653     3.705    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.810    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.126 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.126    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.226 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.226    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.326 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.326    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.426 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.426    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.526 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.626 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.626    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.888 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[3]
                         net (fo=2, routed)           0.530     5.418    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[11]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.250     5.668 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.668    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.982 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.982    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.082 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.082    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.344 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.487     6.831    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.250     7.081 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3/O
                         net (fo=1, routed)           1.449     8.530    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.105     8.635 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          0.998     9.633    u_tinyriscv_core/u_gpr_reg/gpr_rw[3].not_x0.rf_dff/D[19]
    SLICE_X46Y82         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[3].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.237    -1.047    u_tinyriscv_core/u_gpr_reg/gpr_rw[3].not_x0.rf_dff/clk_out1
    SLICE_X46Y82         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[3].not_x0.rf_dff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[23].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.628ns  (logic 5.514ns (57.269%)  route 4.114ns (42.731%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.653     3.705    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.810    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.126 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.126    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.226 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.226    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.326 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.326    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.426 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.426    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.526 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.626 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.626    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.888 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[3]
                         net (fo=2, routed)           0.530     5.418    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[11]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.250     5.668 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.668    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.982 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.982    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.082 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.082    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.344 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.487     6.831    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.250     7.081 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3/O
                         net (fo=1, routed)           1.449     8.530    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.105     8.635 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          0.993     9.628    u_tinyriscv_core/u_gpr_reg/gpr_rw[23].not_x0.rf_dff/D[19]
    SLICE_X46Y84         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[23].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.238    -1.046    u_tinyriscv_core/u_gpr_reg/gpr_rw[23].not_x0.rf_dff/clk_out1
    SLICE_X46Y84         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[23].not_x0.rf_dff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.613ns  (logic 5.514ns (57.359%)  route 4.099ns (42.641%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.653     3.705    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.810    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.126 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.126    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.226 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.226    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.326 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.326    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.426 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.426    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.526 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.626 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.626    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.888 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[3]
                         net (fo=2, routed)           0.530     5.418    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[11]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.250     5.668 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.668    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.982 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.982    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.082 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.082    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.344 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.487     6.831    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.250     7.081 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3/O
                         net (fo=1, routed)           1.449     8.530    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.105     8.635 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          0.978     9.613    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/D[19]
    SLICE_X41Y82         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.236    -1.048    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/clk_out1
    SLICE_X41Y82         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[22].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.597ns  (logic 5.514ns (57.456%)  route 4.083ns (42.544%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.653     3.705    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.810    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.126 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.126    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.226 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.226    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.326 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.326    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.426 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.426    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.526 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.626 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.626    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.888 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[3]
                         net (fo=2, routed)           0.530     5.418    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[11]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.250     5.668 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.668    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.982 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.982    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.082 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.082    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.344 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.487     6.831    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.250     7.081 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3/O
                         net (fo=1, routed)           1.449     8.530    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.105     8.635 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          0.962     9.597    u_tinyriscv_core/u_gpr_reg/gpr_rw[22].not_x0.rf_dff/D[19]
    SLICE_X43Y84         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[22].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.237    -1.047    u_tinyriscv_core/u_gpr_reg/gpr_rw[22].not_x0.rf_dff/clk_out1
    SLICE_X43Y84         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[22].not_x0.rf_dff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.585ns  (logic 5.619ns (58.626%)  route 3.966ns (41.374%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.653     3.705    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.810    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.126 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.126    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.226 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.226    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.326 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.326    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.426 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.426    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.526 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.626 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.626    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.888 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[3]
                         net (fo=2, routed)           0.530     5.418    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[11]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.250     5.668 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.668    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.982 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.982    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.082 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.082    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.344 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.487     6.831    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.250     7.081 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3/O
                         net (fo=1, routed)           1.449     8.530    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.105     8.635 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          0.844     9.480    u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg[19]
    SLICE_X41Y76         LUT5 (Prop_lut5_I0_O)        0.105     9.585 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1__4/O
                         net (fo=1, routed)           0.000     9.585    u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/D[19]
    SLICE_X41Y76         FDCE                                         r  u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.229    -1.055    u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/clk_out1
    SLICE_X41Y76         FDCE                                         r  u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.568ns  (logic 5.514ns (57.629%)  route 4.054ns (42.371%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.653     3.705    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.810    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.126 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.126    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.226 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.226    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.326 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.326    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.426 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.426    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.526 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.626 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.626    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.888 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[3]
                         net (fo=2, routed)           0.530     5.418    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[11]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.250     5.668 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.668    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.982 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.982    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.082 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.082    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.344 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.487     6.831    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.250     7.081 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3/O
                         net (fo=1, routed)           1.449     8.530    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.105     8.635 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          0.933     9.568    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/D[19]
    SLICE_X47Y81         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.236    -1.048    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/clk_out1
    SLICE_X47Y81         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[19]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[13].not_x0.rf_dff/qout_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.557ns  (logic 5.404ns (56.542%)  route 4.153ns (43.458%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.653     3.705    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.810    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.126 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.126    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.226 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.226    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.326 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.326    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.426 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.426    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.526 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.626 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.626    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.888 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[3]
                         net (fo=2, routed)           0.530     5.418    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[11]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.250     5.668 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.668    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.982 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.982    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.239 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/O[1]
                         net (fo=1, routed)           0.438     6.677    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[13]
    SLICE_X15Y65         LUT6 (Prop_lut6_I2_O)        0.245     6.922 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[13]_i_4/O
                         net (fo=1, routed)           1.185     8.108    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[13]_1
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.105     8.213 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[13]_i_1/O
                         net (fo=33, routed)          1.345     9.557    u_tinyriscv_core/u_gpr_reg/gpr_rw[13].not_x0.rf_dff/D[13]
    SLICE_X14Y78         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[13].not_x0.rf_dff/qout_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.234    -1.050    u_tinyriscv_core/u_gpr_reg/gpr_rw[13].not_x0.rf_dff/clk_out1
    SLICE_X14Y78         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[13].not_x0.rf_dff/qout_r_reg[13]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.546ns  (logic 5.619ns (58.864%)  route 3.927ns (41.136%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.653     3.705    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.810 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.810    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.126 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.126    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.226 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.226    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.326 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.326    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.426 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.426    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.526 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.526    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.626 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.626    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.888 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[3]
                         net (fo=2, routed)           0.530     5.418    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[11]
    SLICE_X14Y66         LUT1 (Prop_lut1_I0_O)        0.250     5.668 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12/O
                         net (fo=1, routed)           0.000     5.668    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_12_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.982 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.982    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.082 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.082    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.344 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/O[3]
                         net (fo=1, routed)           0.487     6.831    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[19]
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.250     7.081 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[19]_i_3/O
                         net (fo=1, routed)           1.449     8.530    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[19]_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.105     8.635 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          0.805     9.441    u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg[19]
    SLICE_X45Y77         LUT5 (Prop_lut5_I0_O)        0.105     9.546 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1__3/O
                         net (fo=1, routed)           0.000     9.546    u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/D[19]
    SLICE_X45Y77         FDCE                                         r  u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.232    -1.052    u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/clk_out1
    SLICE_X45Y77         FDCE                                         r  u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/ack_reg/C
    SLICE_X63Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.119     0.260    u_jtag_top/u_jtag_dm/tx/ack
    SLICE_X63Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.861    -0.823    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X63Y53         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.190ns (70.515%)  route 0.079ns (29.485%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[24]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.079     0.220    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[24]
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.049     0.269 r  u_jtag_top/u_jtag_dm/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     0.269    u_jtag_top/u_jtag_dm/rx/recv_data[24]_i_1_n_0
    SLICE_X56Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.831    -0.853    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X56Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.190ns (70.515%)  route 0.079ns (29.485%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[32]/C
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[32]/Q
                         net (fo=1, routed)           0.079     0.220    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[32]
    SLICE_X56Y62         LUT2 (Prop_lut2_I0_O)        0.049     0.269 r  u_jtag_top/u_jtag_dm/rx/recv_data[32]_i_1/O
                         net (fo=1, routed)           0.000     0.269    u_jtag_top/u_jtag_dm/rx/recv_data[32]_i_1_n_0
    SLICE_X56Y62         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.828    -0.856    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X56Y62         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[32]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.190ns (70.515%)  route 0.079ns (29.485%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/C
    SLICE_X61Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/Q
                         net (fo=1, routed)           0.079     0.220    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[6]
    SLICE_X60Y58         LUT2 (Prop_lut2_I0_O)        0.049     0.269 r  u_jtag_top/u_jtag_dm/rx/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.269    u_jtag_top/u_jtag_dm/rx/recv_data[6]_i_1_n_0
    SLICE_X60Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.859    -0.826    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X60Y58         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[18]/Q
                         net (fo=1, routed)           0.086     0.227    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[18]
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.048     0.275 r  u_jtag_top/u_jtag_dm/rx/recv_data[18]_i_1/O
                         net (fo=1, routed)           0.000     0.275    u_jtag_top/u_jtag_dm/rx/recv_data[18]_i_1_n_0
    SLICE_X56Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.831    -0.853    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X56Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[18]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/C
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.086     0.227    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[26]
    SLICE_X56Y62         LUT2 (Prop_lut2_I0_O)        0.048     0.275 r  u_jtag_top/u_jtag_dm/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     0.275    u_jtag_top/u_jtag_dm/rx/recv_data[26]_i_1_n_0
    SLICE_X56Y62         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.828    -0.856    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X56Y62         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.477%)  route 0.138ns (42.523%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
    SLICE_X63Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.138     0.279    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[12]
    SLICE_X62Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.324 r  u_jtag_top/u_jtag_dm/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     0.324    u_jtag_top/u_jtag_dm/rx/recv_data[12]_i_1_n_0
    SLICE_X62Y60         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.860    -0.825    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X62Y60         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.188ns (57.590%)  route 0.138ns (42.410%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.138     0.279    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[20]
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.047     0.326 r  u_jtag_top/u_jtag_dm/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     0.326    u_jtag_top/u_jtag_dm/rx/recv_data[20]_i_1_n_0
    SLICE_X56Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.831    -0.853    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X56Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.188ns (57.590%)  route 0.138ns (42.410%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/C
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[28]/Q
                         net (fo=1, routed)           0.138     0.279    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[28]
    SLICE_X56Y62         LUT2 (Prop_lut2_I0_O)        0.047     0.326 r  u_jtag_top/u_jtag_dm/rx/recv_data[28]_i_1/O
                         net (fo=1, routed)           0.000     0.326    u_jtag_top/u_jtag_dm/rx/recv_data[28]_i_1_n_0
    SLICE_X56Y62         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.828    -0.856    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X56Y62         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[28]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.190ns (58.025%)  route 0.137ns (41.975%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/Q
                         net (fo=1, routed)           0.137     0.278    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[22]
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.049     0.327 r  u_jtag_top/u_jtag_dm/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.327    u_jtag_top/u_jtag_dm/rx/recv_data[22]_i_1_n_0
    SLICE_X56Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.831    -0.853    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X56Y59         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/C





