[2021-09-09 09:07:14,532]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-09 09:07:14,532]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:07:15,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; ".

Peak memory: 14635008 bytes

[2021-09-09 09:07:15,361]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:07:15,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35217408 bytes

[2021-09-09 09:07:15,505]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-09 09:07:15,505]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:07:15,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :307
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :307
score:100
	Report mapping result:
		klut_size()     :323
		klut.num_gates():307
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :41
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :214
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 9359360 bytes

[2021-09-09 09:07:15,601]mapper_test.py:220:[INFO]: area: 307 level: 5
[2021-09-09 10:55:15,064]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-09 10:55:15,064]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:55:15,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; ".

Peak memory: 14909440 bytes

[2021-09-09 10:55:15,902]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:55:16,044]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35119104 bytes

[2021-09-09 10:55:16,048]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-09 10:55:16,048]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:55:18,029]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :307
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :323
score:100
	Report mapping result:
		klut_size()     :323
		klut.num_gates():307
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :41
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :214
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 17342464 bytes

[2021-09-09 10:55:18,029]mapper_test.py:220:[INFO]: area: 307 level: 5
[2021-09-09 12:24:21,522]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-09 12:24:21,523]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:24:22,395]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; ".

Peak memory: 14278656 bytes

[2021-09-09 12:24:22,395]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:24:22,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35213312 bytes

[2021-09-09 12:24:22,577]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-09 12:24:22,577]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:24:24,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :307
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :321
score:100
	Report mapping result:
		klut_size()     :323
		klut.num_gates():307
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :214
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 17612800 bytes

[2021-09-09 12:24:24,716]mapper_test.py:220:[INFO]: area: 307 level: 5
[2021-09-09 14:52:18,069]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-09 14:52:18,070]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:52:18,070]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:52:18,209]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35008512 bytes

[2021-09-09 14:52:18,213]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-09 14:52:18,213]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:52:20,344]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 17567744 bytes

[2021-09-09 14:52:20,345]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-09 15:21:20,200]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-09 15:21:20,200]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:21:20,200]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:21:20,341]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34996224 bytes

[2021-09-09 15:21:20,345]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-09 15:21:20,345]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:21:22,466]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 17571840 bytes

[2021-09-09 15:21:22,466]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-09 15:59:19,388]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-09 15:59:19,388]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:59:19,389]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:59:19,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35008512 bytes

[2021-09-09 15:59:19,556]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-09 15:59:19,556]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:59:21,656]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 17379328 bytes

[2021-09-09 15:59:21,656]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-09 16:33:56,177]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-09 16:33:56,178]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:56,178]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:56,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35110912 bytes

[2021-09-09 16:33:56,331]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-09 16:33:56,331]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:58,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 17379328 bytes

[2021-09-09 16:33:58,561]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-09 17:10:39,486]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-09 17:10:39,487]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:39,487]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:39,642]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35262464 bytes

[2021-09-09 17:10:39,646]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-09 17:10:39,646]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:41,867]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 17477632 bytes

[2021-09-09 17:10:41,868]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-13 23:18:50,290]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-13 23:18:50,291]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:50,291]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:50,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34631680 bytes

[2021-09-13 23:18:50,473]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-13 23:18:50,473]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:52,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :365
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 15822848 bytes

[2021-09-13 23:18:52,376]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-13 23:40:00,736]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-13 23:40:00,737]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:00,737]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:00,906]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34758656 bytes

[2021-09-13 23:40:00,910]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-13 23:40:00,911]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:00,982]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 8646656 bytes

[2021-09-13 23:40:00,982]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-14 08:47:10,371]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-14 08:47:10,371]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:47:10,371]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:47:10,554]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34885632 bytes

[2021-09-14 08:47:10,555]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-14 08:47:10,556]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:47:12,558]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 17506304 bytes

[2021-09-14 08:47:12,559]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-14 09:18:56,728]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-14 09:18:56,729]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:56,729]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:56,863]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35000320 bytes

[2021-09-14 09:18:56,867]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-14 09:18:56,867]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:56,962]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 9412608 bytes

[2021-09-14 09:18:56,962]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-15 15:23:05,757]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-15 15:23:05,757]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:23:05,758]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:23:05,932]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34779136 bytes

[2021-09-15 15:23:05,936]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-15 15:23:05,936]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:23:07,743]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 15962112 bytes

[2021-09-15 15:23:07,744]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-15 15:52:35,724]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-15 15:52:35,724]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:35,724]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:35,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34861056 bytes

[2021-09-15 15:52:35,852]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-15 15:52:35,852]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:35,913]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 8822784 bytes

[2021-09-15 15:52:35,913]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-18 13:53:45,594]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-18 13:53:45,595]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:45,595]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:45,767]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34766848 bytes

[2021-09-18 13:53:45,771]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-18 13:53:45,771]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:47,514]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 13996032 bytes

[2021-09-18 13:53:47,515]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-18 16:18:43,870]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-18 16:18:43,870]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:43,870]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:43,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35057664 bytes

[2021-09-18 16:18:43,996]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-18 16:18:43,997]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:45,802]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12906496 bytes

[2021-09-18 16:18:45,803]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-22 08:53:07,206]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-22 08:53:07,207]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:53:07,207]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:53:07,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34979840 bytes

[2021-09-22 08:53:07,393]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-22 08:53:07,393]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:53:08,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :6
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12472320 bytes

[2021-09-22 08:53:08,354]mapper_test.py:220:[INFO]: area: 339 level: 6
[2021-09-22 11:17:34,389]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-22 11:17:34,389]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:34,389]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:34,569]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34684928 bytes

[2021-09-22 11:17:34,573]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-22 11:17:34,573]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:36,321]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 13021184 bytes

[2021-09-22 11:17:36,322]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-23 16:35:28,574]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-23 16:35:28,574]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:28,574]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:28,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34881536 bytes

[2021-09-23 16:35:28,756]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-23 16:35:28,757]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:30,647]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 13492224 bytes

[2021-09-23 16:35:30,647]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-23 16:59:32,113]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-23 16:59:32,113]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:32,113]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:32,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34705408 bytes

[2021-09-23 16:59:32,244]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-23 16:59:32,244]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:34,068]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12910592 bytes

[2021-09-23 16:59:34,069]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-23 17:40:40,484]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-23 17:40:40,485]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:40,485]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:40,612]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34885632 bytes

[2021-09-23 17:40:40,616]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-23 17:40:40,616]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:42,388]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 13324288 bytes

[2021-09-23 17:40:42,389]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-23 18:00:11,862]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-23 18:00:11,863]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:00:11,863]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:00:11,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34934784 bytes

[2021-09-23 18:00:11,988]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-23 18:00:11,988]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:00:13,737]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 13516800 bytes

[2021-09-23 18:00:13,737]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-27 16:27:37,949]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-27 16:27:37,949]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:37,949]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:38,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34930688 bytes

[2021-09-27 16:27:38,137]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-27 16:27:38,137]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:39,910]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 13533184 bytes

[2021-09-27 16:27:39,910]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-27 17:34:29,341]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-27 17:34:29,341]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:29,341]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:29,463]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34836480 bytes

[2021-09-27 17:34:29,467]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-27 17:34:29,467]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:31,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
balancing!
	current map manager:
		current min nodes:581
		current min depth:10
rewriting!
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 13230080 bytes

[2021-09-27 17:34:31,201]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-28 02:00:40,310]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-28 02:00:40,311]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:40,311]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:40,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34766848 bytes

[2021-09-28 02:00:40,436]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-28 02:00:40,437]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:42,276]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 13574144 bytes

[2021-09-28 02:00:42,277]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-28 16:40:39,663]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-28 16:40:39,663]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:39,664]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:39,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34734080 bytes

[2021-09-28 16:40:39,839]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-28 16:40:39,839]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:41,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 13176832 bytes

[2021-09-28 16:40:41,589]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-09-28 17:19:35,295]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-09-28 17:19:35,295]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:35,296]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:35,420]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34807808 bytes

[2021-09-28 17:19:35,422]mapper_test.py:156:[INFO]: area: 259 level: 5
[2021-09-28 17:19:35,422]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:37,164]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 13860864 bytes

[2021-09-28 17:19:37,164]mapper_test.py:220:[INFO]: area: 339 level: 5
[2021-10-09 10:37:25,213]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-09 10:37:25,214]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:25,214]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:25,395]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34820096 bytes

[2021-10-09 10:37:25,399]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-09 10:37:25,399]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:25,607]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 8585216 bytes

[2021-10-09 10:37:25,608]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-09 11:20:06,007]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-09 11:20:06,008]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:20:06,008]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:20:06,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35078144 bytes

[2021-10-09 11:20:06,138]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-09 11:20:06,139]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:20:06,296]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :360
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 8589312 bytes

[2021-10-09 11:20:06,297]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-09 16:28:38,881]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-09 16:28:38,882]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:38,882]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:39,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34983936 bytes

[2021-10-09 16:28:39,012]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-09 16:28:39,013]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:39,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 11780096 bytes

[2021-10-09 16:28:39,909]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-09 16:45:49,932]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-09 16:45:49,932]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:49,933]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:50,069]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34742272 bytes

[2021-10-09 16:45:50,073]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-09 16:45:50,073]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:50,981]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 11759616 bytes

[2021-10-09 16:45:50,982]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-12 10:50:24,512]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-12 10:50:24,513]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:24,513]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:24,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35012608 bytes

[2021-10-12 10:50:24,693]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-12 10:50:24,694]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:26,573]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12472320 bytes

[2021-10-12 10:50:26,573]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-12 11:13:59,725]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-12 11:13:59,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:59,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:59,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34979840 bytes

[2021-10-12 11:13:59,858]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-12 11:13:59,859]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:14:00,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 8204288 bytes

[2021-10-12 11:14:00,024]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-12 13:25:50,861]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-12 13:25:50,862]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:50,862]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:51,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35024896 bytes

[2021-10-12 13:25:51,043]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-12 13:25:51,043]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:52,915]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12582912 bytes

[2021-10-12 13:25:52,916]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-12 14:56:26,160]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-12 14:56:26,160]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:26,160]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:26,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34721792 bytes

[2021-10-12 14:56:26,339]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-12 14:56:26,339]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:28,195]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12566528 bytes

[2021-10-12 14:56:28,196]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-12 18:41:00,948]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-12 18:41:00,949]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:41:00,949]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:41:01,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34799616 bytes

[2021-10-12 18:41:01,132]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-12 18:41:01,133]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:41:03,006]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12464128 bytes

[2021-10-12 18:41:03,007]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-18 11:34:28,997]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-18 11:34:28,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:28,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:29,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34811904 bytes

[2021-10-18 11:34:29,172]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-18 11:34:29,173]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:31,018]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12320768 bytes

[2021-10-18 11:34:31,018]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-18 12:02:35,817]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-18 12:02:35,817]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:35,818]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:35,949]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34734080 bytes

[2021-10-18 12:02:35,953]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-18 12:02:35,953]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:35,995]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 7159808 bytes

[2021-10-18 12:02:35,996]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-19 14:10:33,195]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-19 14:10:33,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:33,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:33,375]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34828288 bytes

[2021-10-19 14:10:33,379]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-19 14:10:33,379]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:33,429]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 7065600 bytes

[2021-10-19 14:10:33,430]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-22 13:28:42,497]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-22 13:28:42,497]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:42,498]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:42,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34766848 bytes

[2021-10-22 13:28:42,626]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-22 13:28:42,627]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:42,768]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 10063872 bytes

[2021-10-22 13:28:42,769]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-22 13:49:35,321]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-22 13:49:35,322]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:35,322]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:35,491]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34770944 bytes

[2021-10-22 13:49:35,495]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-22 13:49:35,495]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:35,644]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 9887744 bytes

[2021-10-22 13:49:35,645]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-22 14:00:54,574]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-22 14:00:54,575]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:54,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:54,704]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34922496 bytes

[2021-10-22 14:00:54,708]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-22 14:00:54,708]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:54,751]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 7110656 bytes

[2021-10-22 14:00:54,751]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-22 14:04:15,101]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-22 14:04:15,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:15,101]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:15,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34930688 bytes

[2021-10-22 14:04:15,236]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-22 14:04:15,236]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:15,278]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 7086080 bytes

[2021-10-22 14:04:15,279]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-23 13:24:40,910]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-23 13:24:40,910]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:40,910]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:41,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34840576 bytes

[2021-10-23 13:24:41,046]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-23 13:24:41,046]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:42,916]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :365
score:100
	Report mapping result:
		klut_size()     :381
		klut.num_gates():365
		max delay       :5
		max area        :365
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :100
		LUT fanins:3	 numbers :115
		LUT fanins:4	 numbers :150
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12464128 bytes

[2021-10-23 13:24:42,916]mapper_test.py:224:[INFO]: area: 365 level: 5
[2021-10-24 17:35:53,975]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-24 17:35:53,976]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:53,976]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:54,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34697216 bytes

[2021-10-24 17:35:54,156]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-24 17:35:54,156]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:56,066]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :365
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12337152 bytes

[2021-10-24 17:35:56,066]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-24 17:56:19,483]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-24 17:56:19,483]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:56:19,483]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:56:19,614]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34877440 bytes

[2021-10-24 17:56:19,618]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-24 17:56:19,618]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:56:21,440]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
	current map manager:
		current min nodes:581
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :339
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :359
score:100
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12468224 bytes

[2021-10-24 17:56:21,440]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-26 10:24:08,184]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-26 10:24:08,184]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:08,184]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:08,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34643968 bytes

[2021-10-26 10:24:08,365]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-26 10:24:08,365]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:08,416]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	current map manager:
		current min nodes:581
		current min depth:11
	Report mapping result:
		klut_size()     :316
		klut.num_gates():300
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :100
		LUT fanins:4	 numbers :141
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 7024640 bytes

[2021-10-26 10:24:08,416]mapper_test.py:224:[INFO]: area: 300 level: 5
[2021-10-26 10:53:37,075]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-26 10:53:37,075]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:37,076]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:37,254]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34689024 bytes

[2021-10-26 10:53:37,257]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-26 10:53:37,258]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:39,130]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :316
		klut.num_gates():300
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :100
		LUT fanins:4	 numbers :141
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12238848 bytes

[2021-10-26 10:53:39,130]mapper_test.py:224:[INFO]: area: 300 level: 5
[2021-10-26 11:15:21,049]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-26 11:15:21,049]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:15:21,049]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:15:21,178]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34783232 bytes

[2021-10-26 11:15:21,181]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-26 11:15:21,182]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:22,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :329
		klut.num_gates():313
		max delay       :5
		max area        :365
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :101
		LUT fanins:4	 numbers :147
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12099584 bytes

[2021-10-26 11:15:22,991]mapper_test.py:224:[INFO]: area: 313 level: 5
[2021-10-26 12:13:26,334]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-26 12:13:26,334]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:26,334]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:26,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34779136 bytes

[2021-10-26 12:13:26,507]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-26 12:13:26,507]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:28,348]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 12001280 bytes

[2021-10-26 12:13:28,349]mapper_test.py:224:[INFO]: area: 339 level: 5
[2021-10-26 14:11:47,156]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-26 14:11:47,157]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:47,157]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:47,328]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34779136 bytes

[2021-10-26 14:11:47,332]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-26 14:11:47,333]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:47,386]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :316
		klut.num_gates():300
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :59
		LUT fanins:3	 numbers :100
		LUT fanins:4	 numbers :141
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 6811648 bytes

[2021-10-26 14:11:47,386]mapper_test.py:224:[INFO]: area: 300 level: 5
[2021-10-29 16:08:49,464]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-10-29 16:08:49,465]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:49,465]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:49,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34557952 bytes

[2021-10-29 16:08:49,601]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-10-29 16:08:49,601]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:49,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :404
		klut.num_gates():388
		max delay       :5
		max area        :388
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :144
		LUT fanins:4	 numbers :174
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
Peak memory: 6975488 bytes

[2021-10-29 16:08:49,677]mapper_test.py:224:[INFO]: area: 388 level: 5
[2021-11-03 09:49:49,821]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-03 09:49:49,822]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:49,822]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:49,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34861056 bytes

[2021-11-03 09:49:49,955]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-03 09:49:49,955]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:50,030]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :404
		klut.num_gates():388
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :144
		LUT fanins:4	 numbers :174
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig_output.v
	Peak memory: 8060928 bytes

[2021-11-03 09:49:50,030]mapper_test.py:226:[INFO]: area: 388 level: 5
[2021-11-03 10:01:49,418]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-03 10:01:49,418]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:49,418]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:49,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34627584 bytes

[2021-11-03 10:01:49,557]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-03 10:01:49,558]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:49,674]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :398
		klut.num_gates():382
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :141
		LUT fanins:4	 numbers :175
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig_output.v
	Peak memory: 8122368 bytes

[2021-11-03 10:01:49,674]mapper_test.py:226:[INFO]: area: 382 level: 5
[2021-11-03 13:41:50,037]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-03 13:41:50,038]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:50,038]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:50,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34930688 bytes

[2021-11-03 13:41:50,206]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-03 13:41:50,207]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:50,284]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :398
		klut.num_gates():382
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :141
		LUT fanins:4	 numbers :175
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig_output.v
	Peak memory: 7970816 bytes

[2021-11-03 13:41:50,285]mapper_test.py:226:[INFO]: area: 382 level: 5
[2021-11-03 13:48:05,353]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-03 13:48:05,354]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:05,354]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:05,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34992128 bytes

[2021-11-03 13:48:05,488]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-03 13:48:05,488]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:05,605]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :398
		klut.num_gates():382
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :141
		LUT fanins:4	 numbers :175
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig_output.v
	Peak memory: 7966720 bytes

[2021-11-03 13:48:05,606]mapper_test.py:226:[INFO]: area: 382 level: 5
[2021-11-04 15:54:56,049]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-04 15:54:56,050]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:56,050]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:56,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34828288 bytes

[2021-11-04 15:54:56,187]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-04 15:54:56,188]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:56,308]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
	Report mapping result:
		klut_size()     :311
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :143
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig_output.v
	Peak memory: 7987200 bytes

[2021-11-04 15:54:56,308]mapper_test.py:226:[INFO]: area: 295 level: 5
[2021-11-04 17:06:53,072]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-04 17:06:53,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:53,081]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:53,214]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34828288 bytes

[2021-11-04 17:06:53,217]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-04 17:06:53,218]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:53,338]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.017343 secs
Mapping time: 0.01734 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :143
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig_output.v
	Peak memory: 8200192 bytes

[2021-11-04 17:06:53,338]mapper_test.py:230:[INFO]: area: 295 level: 5
[2021-11-16 12:26:50,018]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-16 12:26:50,019]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:50,019]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:50,149]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35053568 bytes

[2021-11-16 12:26:50,152]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-16 12:26:50,152]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:50,202]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.011559 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 7081984 bytes

[2021-11-16 12:26:50,203]mapper_test.py:228:[INFO]: area: 295 level: 5
[2021-11-16 14:15:44,853]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-16 14:15:44,853]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:44,854]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:44,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34865152 bytes

[2021-11-16 14:15:44,988]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-16 14:15:44,989]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:45,036]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.011512 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 6852608 bytes

[2021-11-16 14:15:45,037]mapper_test.py:228:[INFO]: area: 295 level: 5
[2021-11-16 14:22:04,649]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-16 14:22:04,649]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:04,649]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:04,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34717696 bytes

[2021-11-16 14:22:04,781]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-16 14:22:04,781]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:04,855]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.017447 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 6991872 bytes

[2021-11-16 14:22:04,855]mapper_test.py:228:[INFO]: area: 295 level: 5
[2021-11-17 16:34:42,739]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-17 16:34:42,740]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:42,740]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:42,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34705408 bytes

[2021-11-17 16:34:42,923]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-17 16:34:42,923]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:42,995]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.017982 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 6967296 bytes

[2021-11-17 16:34:42,995]mapper_test.py:228:[INFO]: area: 295 level: 5
[2021-11-18 10:17:08,016]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-18 10:17:08,016]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:08,017]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:08,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34664448 bytes

[2021-11-18 10:17:08,148]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-18 10:17:08,148]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:08,207]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.021918 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 7462912 bytes

[2021-11-18 10:17:08,207]mapper_test.py:228:[INFO]: area: 295 level: 5
[2021-11-23 16:09:58,785]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-23 16:09:58,786]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:58,786]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:58,971]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34680832 bytes

[2021-11-23 16:09:58,975]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-23 16:09:58,976]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:59,039]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.023486 secs
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 7606272 bytes

[2021-11-23 16:09:59,040]mapper_test.py:228:[INFO]: area: 339 level: 5
[2021-11-23 16:40:56,547]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-23 16:40:56,547]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:56,548]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:56,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34824192 bytes

[2021-11-23 16:40:56,689]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-23 16:40:56,690]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:56,749]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.022723 secs
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 8044544 bytes

[2021-11-23 16:40:56,750]mapper_test.py:228:[INFO]: area: 339 level: 5
[2021-11-24 11:37:45,841]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-24 11:37:45,841]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:45,841]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:45,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34603008 bytes

[2021-11-24 11:37:45,972]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-24 11:37:45,972]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:46,009]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.000683 secs
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 7004160 bytes

[2021-11-24 11:37:46,010]mapper_test.py:228:[INFO]: area: 339 level: 5
[2021-11-24 12:01:00,673]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-24 12:01:00,673]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:00,673]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:00,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34615296 bytes

[2021-11-24 12:01:00,851]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-24 12:01:00,852]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:00,891]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.000748 secs
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 7000064 bytes

[2021-11-24 12:01:00,892]mapper_test.py:228:[INFO]: area: 339 level: 5
[2021-11-24 12:04:27,856]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-24 12:04:27,857]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:27,857]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:27,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34697216 bytes

[2021-11-24 12:04:27,987]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-24 12:04:27,987]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:28,035]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.011244 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 7081984 bytes

[2021-11-24 12:04:28,035]mapper_test.py:228:[INFO]: area: 295 level: 5
[2021-11-24 12:10:19,821]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-24 12:10:19,822]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:19,822]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:19,952]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34717696 bytes

[2021-11-24 12:10:19,956]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-24 12:10:19,956]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:19,996]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00356 secs
	Report mapping result:
		klut_size()     :270
		klut.num_gates():254
		max delay       :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 7622656 bytes

[2021-11-24 12:10:19,997]mapper_test.py:228:[INFO]: area: 254 level: 7
[2021-11-24 12:56:26,471]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-24 12:56:26,472]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:26,472]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:26,604]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 35020800 bytes

[2021-11-24 12:56:26,608]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-24 12:56:26,608]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:26,655]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.01125 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 6987776 bytes

[2021-11-24 12:56:26,656]mapper_test.py:228:[INFO]: area: 295 level: 5
[2021-11-24 13:01:06,270]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-24 13:01:06,270]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:01:06,271]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:01:06,397]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34861056 bytes

[2021-11-24 13:01:06,401]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-24 13:01:06,401]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:01:08,247]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.011034 secs
Mapping time: 0.011956 secs
	Report mapping result:
		klut_size()     :311
		klut.num_gates():295
		max delay       :5
		max area        :295
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :143
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 12021760 bytes

[2021-11-24 13:01:08,248]mapper_test.py:228:[INFO]: area: 295 level: 5
[2021-11-24 13:24:44,001]mapper_test.py:79:[INFO]: run case "s1488_comb"
[2021-11-24 13:24:44,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:44,002]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:44,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     566.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.04 MB.
P:  Del =    5.00.  Ar =     339.0.  Edge =     1091.  Cut =     2678.  T =     0.00 sec
P:  Del =    5.00.  Ar =     283.0.  Edge =     1001.  Cut =     2627.  T =     0.00 sec
P:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
E:  Del =    5.00.  Ar =     269.0.  Edge =      956.  Cut =     2631.  T =     0.00 sec
F:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
E:  Del =    5.00.  Ar =     260.0.  Edge =      967.  Cut =     2385.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2199.  T =     0.00 sec
A:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
E:  Del =    5.00.  Ar =     259.0.  Edge =      910.  Cut =     2211.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       97     37.16 %
Or           =        0      0.00 %
Other        =      162     62.07 %
TOTAL        =      261    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    2.  COs =    2.    14.8 %
Level =    3.  COs =    2.    22.2 %
Level =    4.  COs =    8.    51.9 %
Level =    5.  COs =   13.   100.0 %
Peak memory: 34816000 bytes

[2021-11-24 13:24:44,133]mapper_test.py:160:[INFO]: area: 259 level: 5
[2021-11-24 13:24:44,134]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:45,952]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.opt.aig
Mapping time: 0.000653 secs
Mapping time: 0.000687 secs
	Report mapping result:
		klut_size()     :355
		klut.num_gates():339
		max delay       :5
		max area        :339
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :116
		LUT fanins:4	 numbers :149
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1488_comb/s1488_comb.ifpga.v
	Peak memory: 12136448 bytes

[2021-11-24 13:24:45,953]mapper_test.py:228:[INFO]: area: 339 level: 5
