m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/uart_tx/prj/simulation/questa
T_opt
!s110 1726309956
V1VlUcQJE5SHgBTbIM9hWf1
04 19 4 work uart_transmitter_tb fast 0
=2-00d861e3bc76-66e56643-296-11a0c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vbaud_select
!s110 1726309951
!i10b 1
!s100 f:<hgHDkKC>XD?hMLME4C1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IOU_8z25>kBB0[:k<j@6C:3
R0
w1726309926
8D:/git-repository/fpga_training/uart_tx/rtl/baud_select.v
FD:/git-repository/fpga_training/uart_tx/rtl/baud_select.v
!i122 21
L0 1 51
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2020.4;71
r1
!s85 0
31
!s108 1726309951.000000
!s107 D:/git-repository/fpga_training/uart_tx/rtl/baud_select.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/rtl/baud_select.v|
!i113 0
Z5 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z6 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vdiv_clk
Z7 !s110 1726309950
!i10b 1
!s100 oTdRTb;EiK8h^TOA^3h;O2
R2
IjA4PDEXR0;VAXZKGD?O]@1
R0
w1726305828
8D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v
FD:/git-repository/fpga_training/uart_tx/rtl/div_clk.v
!i122 20
L0 2 23
R3
R4
r1
!s85 0
31
Z8 !s108 1726309950.000000
!s107 D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v|
!i113 0
R5
R6
R1
vkey_filter
R7
!i10b 1
!s100 c7>^m]dH2Lfm06jXDZe=E3
R2
I@gnPW9W5oZ<dhBcZk6e=Z1
R0
w1725360467
8D:/git-repository/fpga_training/uart_tx/rtl/key_filter.v
FD:/git-repository/fpga_training/uart_tx/rtl/key_filter.v
!i122 19
L0 3 52
R3
R4
r1
!s85 0
31
R8
!s107 D:/git-repository/fpga_training/uart_tx/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/rtl/key_filter.v|
!i113 0
R5
R6
R1
vkeyboard_scan
R7
!i10b 1
!s100 elgmgH:M`cLFmbM7I>DlF3
R2
INKPO[Qj7e<7NAi9;oIbAd1
R0
w1726281279
8D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v
FD:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v
!i122 18
L0 1 110
R3
R4
r1
!s85 0
31
R8
!s107 D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v|
!i113 0
R5
R6
R1
vpulse_cnt
Z9 !s110 1726309949
!i10b 1
!s100 2Io>WIV5QH:9CWIokP@?M2
R2
IS[oJ^bNOJh7<DlSlXHPGc1
R0
w1726307154
8D:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v
FD:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v
!i122 17
L0 1 28
R3
R4
r1
!s85 0
31
Z10 !s108 1726309949.000000
!s107 D:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/rtl/pulse_cnt.v|
!i113 0
R5
R6
R1
vseg_ctrl
R9
!i10b 1
!s100 AQ71B43WJViFM=8a[z>]U0
R2
IGS0I4=dTLSLj`gR7b[F>f2
R0
w1726309140
8D:/git-repository/fpga_training/uart_tx/rtl/seg_ctrl.v
FD:/git-repository/fpga_training/uart_tx/rtl/seg_ctrl.v
!i122 16
L0 1 61
R3
R4
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/uart_tx/rtl/seg_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/rtl/seg_ctrl.v|
!i113 0
R5
R6
R1
vtx_fifo
R9
!i10b 1
!s100 a6JFzhSz0m4WWG48G@7:h2
R2
IS@a4aN7G<KE7`OL?Tdl_k1
R0
w1726281438
8D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v
FD:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v
!i122 15
L0 40 56
R3
R4
r1
!s85 0
31
Z11 !s108 1726309948.000000
!s107 D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/prj|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v|
!i113 0
R5
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vuart_clk_div
Z12 !s110 1726309948
!i10b 1
!s100 5ff[zlc:>[PO]PMGX^mDi3
R2
I]fglBJi[Qal>g?e3HMhD@2
R0
w1726306461
8D:/git-repository/fpga_training/uart_tx/rtl/uart_clk_div.v
FD:/git-repository/fpga_training/uart_tx/rtl/uart_clk_div.v
!i122 14
L0 1 25
R3
R4
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/uart_tx/rtl/uart_clk_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/rtl/uart_clk_div.v|
!i113 0
R5
R6
R1
vuart_transmitter
R12
!i10b 1
!s100 9z^>7Md6Bkn[M>?BDQM8B1
R2
IGKTc97V6eZ2;?;Jf<U2aD1
R0
w1726309608
8D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v
FD:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v
!i122 13
L0 1 103
R3
R4
r1
!s85 0
31
R11
!s107 D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v|
!i113 0
R5
R6
R1
vuart_transmitter_tb
R12
!i10b 1
!s100 S?V2M>5DFn;hd4O>O3b`10
R2
I[U2]6H@eRRPzdD^e6?HhU0
R0
w1726309801
8D:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v
FD:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v
!i122 12
L0 3 100
R3
R4
r1
!s85 0
31
Z13 !s108 1726309947.000000
!s107 D:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/prj/../sim|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/sim/uart_transmitter_tb.v|
!i113 0
R5
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vuart_tx_v1
!s110 1726309947
!i10b 1
!s100 EfCjJ4;Ih:Z6kYC>zFiIP3
R2
ImnB0E:Si;2d>kBXJTQSl_0
R0
w1726304189
8D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v
FD:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v
!i122 11
L0 1 78
R3
R4
r1
!s85 0
31
R13
!s107 D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v|
!i113 0
R5
R6
R1
