// Seed: 3619816429
module module_0;
  assign module_3.id_0 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 ();
  assign id_1 = id_1 != ~-1;
  assign id_2 = -1'h0 || -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0
);
  wire id_2;
  module_0 modCall_1 ();
  assign id_3 = id_2;
  wire id_4;
endmodule
module module_3 (
    input tri id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wire id_5,
    input tri1 id_6,
    input supply0 id_7,
    id_9
);
  or primCall (id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
