# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bodem10.srcs/sources_1/new/Counter10_updown.vhd" \
"../../../../bodem10.srcs/sources_1/new/bodem10.vhd" \
"../../../../bodem10.srcs/sources_1/new/clock_divider_100MHz_to_1Hz.vhd" \
"../../../../bodem10.srcs/sources_1/new/clock_divider_50Hz.vhd" \
"../../../../bodem10.srcs/sources_1/new/hex2seg.vhd" \
"../../../../bodem10.srcs/sim_1/new/tb_Counter0to9.vhd" \

# Do not sort compile order
nosort
