{"Source Block": ["hdl/library/common/ad_mux_core.v@44:54@HdlIdDef", "  input [CH_W*CH_CNT-1:0] data_in,\n  input [$clog2(CH_CNT)-1:0] ch_sel,\n  output [CH_W-1:0] data_out\n);\n\nwire [CH_W-1:0] data_out_loc;\n\nassign data_out_loc = data_in >> CH_W*ch_sel;\n\ngenerate if (EN_REG) begin\n  reg [CH_W-1:0] data_out_reg;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[49, "wire [CH_W-1:0] data_out_loc;\n"]], "Add": [[49, "  wire [CH_W-1:0] data_out_loc;\n"]]}}