/**
 * Character device driver for Broadcom Secondary Memory Interface
 * Streaming / Polling
 *
 * Based on char device by Luke Wren <luke@raspberrypi.org>
 * Copyright (c) 2015, Raspberry Pi (Trading) Ltd.
 * 
 * Written by David Michaeli (cariboulabs.co@gmail.com)
 * Copyright (c) 2022, CaribouLabs Ltd.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions, and the following disclaimer,
 *    without modification.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. The names of the above-listed copyright holders may not be used
 *    to endorse or promote products derived from this software without
 *    specific prior written permission.
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") version 2, as published by the Free
 * Software Foundation.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
 * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 *  Contribution by matteo serva
 *  https://github.com/matteoserva
 * 
 */


#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/mm.h>
#include <linux/pagemap.h>
#include <linux/fs.h>
#include <linux/cdev.h>
#include <linux/aio.h>
#include <linux/kthread.h>
#include <linux/delay.h>
#include <linux/mutex.h>
#include <linux/kfifo.h>
#include <linux/wait.h>
#include <linux/poll.h>
#include <linux/init.h>
#include <linux/vmalloc.h>

#include "smi_stream_dev.h"

#include <linux/compiler.h>   // for READ_ONCE
#include <linux/printk.h>     // dev_info_ratelimited
#include <linux/hrtimer.h>    // hrtimer
#include <linux/ktime.h>      // ktime_get


// MODULE SPECIFIC PARAMETERS
// the modules.d line is as follows: "options smi_stream_dev fifo_mtu_multiplier=6 addr_dir_offset=2 addr_ch_offset=3"
static int              fifo_mtu_multiplier = 6;// How many MTUs to allocate for kfifo's
static int              addr_dir_offset = 2;    // GPIO_SA[4:0] offset of the channel direction
static int              addr_ch_offset = 3;     // GPIO_SA[4:0] offset of the channel select

#define SMI_TRANSFER_MULTIPLIER 64
/* Bump this if you want an even longer run between refreshes */
#define SMI_REFRESH_CHUNKS   1024   /* quarters per SMIL window */
#define SMI_TOPUP_MARGIN     4    /* refresh before it fully drains */

module_param(fifo_mtu_multiplier, int, S_IRUSR | S_IWUSR | S_IRGRP | S_IWGRP);
module_param(addr_dir_offset, int, S_IRUSR | S_IWUSR | S_IRGRP | S_IWGRP);
module_param(addr_ch_offset, int, S_IRUSR | S_IWUSR | S_IRGRP | S_IWGRP);

MODULE_PARM_DESC(fifo_mtu_multiplier, "the number of MTUs (N*MTU_SIZE) to allocate for kfifo's (default 6) valid: [3..33]");
MODULE_PARM_DESC(addr_dir_offset, "GPIO_SA[4:0] offset of the channel direction (default cariboulite 2), valid: [0..4] or (-1) if unused");
MODULE_PARM_DESC(addr_ch_offset, "GPIO_SA[4:0] offset of the channel select (default cariboulite 3), valid: [0..4] or (-1) if unused");

/***************************************************************************/
struct bcm2835_smi_dev_instance 
{
    struct device *dev;
    struct bcm2835_smi_instance *smi_inst;

    // address related
    unsigned int cur_address;
    int address_changed;

    // flags
    int invalidate_rx_buffers;
    int invalidate_tx_buffers;

    unsigned int count_since_refresh;    
    struct kfifo rx_fifo;
    struct kfifo tx_fifo;
    uint8_t* rx_fifo_buffer;
    uint8_t* tx_fifo_buffer;
    smi_stream_state_en state;
    struct mutex read_lock;
    struct mutex write_lock;
    spinlock_t state_lock;
    wait_queue_head_t poll_event;
    uint32_t current_read_chunk;
    uint32_t counter_missed;
    bool readable;
    bool writeable;
    bool transfer_thread_running;
    bool reader_waiting_sema;
    bool writer_waiting_sema;

    /* ---- TX watchdog (read-only) ---- */
    struct delayed_work tx_watch_work;
    unsigned int        tx_watch_period_us;
    u32                 tx_watch_last_smil;
    bool                tx_watch_last_active;
    u32                 tx_watch_min_smil;
    /* ---- TX SMIL keepalive ---- */
    struct hrtimer      tx_hr;
    ktime_t             tx_hr_period;
};


// Prototypes
/***************************************************************************/
ssize_t stream_smi_user_dma(struct bcm2835_smi_instance *inst,
                            enum dma_transfer_direction dma_dir,
                            struct bcm2835_smi_bounce_info **bounce, 
                            int buff_num);

int transfer_thread_init(struct bcm2835_smi_dev_instance *inst, enum dma_transfer_direction dir,dma_async_tx_callback callback);
static void stream_smi_read_dma_callback(void *param);
static void stream_smi_write_dma_callback(void *param);
void transfer_thread_stop(struct bcm2835_smi_dev_instance *inst);
void print_smil_registers(void);
void print_smil_registers_ext(const char* b);
static void smi_refresh_dma_command(struct bcm2835_smi_instance *smi_inst, int num_transfers);
static inline void smi_rearm_if_idle(struct bcm2835_smi_dev_instance *i);
static enum hrtimer_restart tx_hr_keepalive(struct hrtimer *t);

static struct bcm2835_smi_dev_instance *inst = NULL;

static const char *const ioctl_names[] = 
{
	"READ_SETTINGS",
	"WRITE_SETTINGS",
	"ADDRESS",
	"GET_NATIVE_BUF_SIZE",
	"SET_NON_BLOCK_READ",
	"SET_NON_BLOCK_WRITE",
	"SET_STREAM_STATE"
};


/*
 * Wall-clock busy-wait.  The old macro counted CPU loop iterations, which
 * is non-deterministic under frequency scaling (common on kernel 6.12+).
 * This version uses ktime so the timeout is in real microseconds.
 */
#define BUSY_WAIT_WHILE_TIMEOUT(C, timeout_us, R) \
    do { \
        ktime_t __deadline = ktime_add_us(ktime_get(), (timeout_us)); \
        while ((C) && ktime_before(ktime_get(), __deadline)) \
            cpu_relax(); \
        (R) = !(C); \
    } while (0)

/***************************************************************************/
static void write_smi_reg(struct bcm2835_smi_instance *inst, 
                          u32 val, 
                          unsigned reg)
{
	writel(val, inst->smi_regs_ptr + reg);
    mb();
}

/***************************************************************************/
static u32 read_smi_reg(struct bcm2835_smi_instance *inst, unsigned reg)
{
    return readl(inst->smi_regs_ptr + reg);
}

/***************************************************************************/
void print_smil_registers()
{
    struct bcm2835_smi_instance *smi_inst = inst->smi_inst;
    unsigned int smics = read_smi_reg(smi_inst, SMICS);
    unsigned int smil = read_smi_reg(smi_inst, SMIL);
    unsigned int smidc = read_smi_reg(smi_inst, SMIDC);
    unsigned int smidsw0 = read_smi_reg(smi_inst,SMIDSW0);
    
    dev_info(inst->dev, "regs: smics %08X smil %08X smids %08X smisw0 %08X",smics,smil,smidc,smidsw0);
}

/***************************************************************************/
void print_smil_registers_ext(const char* b)
{
    struct bcm2835_smi_instance *smi_inst = inst->smi_inst;
    unsigned int smics = read_smi_reg(smi_inst, SMICS);
    unsigned int smil = read_smi_reg(smi_inst, SMIL);
    unsigned int smidc = read_smi_reg(smi_inst, SMIDC);
    unsigned int smidsw0 = read_smi_reg(smi_inst,SMIDSW0);
    dev_info(inst->dev, "%s: regs: smics %08X smil %08X smids %08X smisw0 %08X",b,smics,smil,smidc,smidsw0);
}

/***************************************************************************/
static unsigned int calc_address_from_state(smi_stream_state_en state)
{
    unsigned int return_val = (smi_stream_dir_device_to_smi<<addr_dir_offset) | (smi_stream_channel_0<<addr_ch_offset);
    if (state == smi_stream_rx_channel_0)
    {
        return_val = (smi_stream_dir_device_to_smi<<addr_dir_offset) | (smi_stream_channel_0<<addr_ch_offset);
    }
    else if (state == smi_stream_rx_channel_1)
    {
        return_val = (smi_stream_dir_device_to_smi<<addr_dir_offset) | (smi_stream_channel_1<<addr_ch_offset);
    }
    else if (state == smi_stream_tx_channel)
    { 
        return_val = smi_stream_dir_smi_to_device<<addr_dir_offset;
    }
    else
    {
        // put device in highZ to be safe
        return_val = smi_stream_dir_smi_to_device<<addr_dir_offset;
        
    }
    return return_val;
}

/***************************************************************************/
static inline int smi_is_active(struct bcm2835_smi_instance *inst)
{
	return read_smi_reg(inst, SMICS) & SMICS_ACTIVE;
}

/***************************************************************************/
// static int set_state(smi_stream_state_en new_state)
// {
//     int ret = -1;
//     unsigned int new_address = calc_address_from_state(new_state);
    
//     if (inst == NULL) return 0;
//     dev_info(inst->dev, "Set STREAMING_STATUS = %d, cur_addr = %d", new_state, new_address);
    
//     spin_lock(&inst->state_lock);
    
//     // in any case if we want to change the state
//     // then stop the current transfer and update the new state.
//     if(new_state != inst->state)
//     {
//         // Log once per transition to see *who* is causing it
//         dev_info(inst->dev, "set_state transition %d -> %d\n", inst->state, new_state);
//         dump_stack();  // temporary: shows the callers in dmesg
        
//         // stop the transter
//         spin_unlock(&inst->state_lock);
//         transfer_thread_stop(inst);
//         spin_lock(&inst->state_lock);

//         if(smi_is_active(inst->smi_inst))
//         {
//             spin_unlock(&inst->state_lock);
//             return -EAGAIN;
//         }
        
//         // update the state from current state
//         inst->state = smi_stream_idle;
//         bcm2835_smi_set_address(inst->smi_inst, calc_address_from_state(smi_stream_idle));
        
//         ret = 0;
//         //now state is idle 
//     }
//     // else if the state is the same, do nothing
//     else
//     {
//         spin_unlock(&inst->state_lock);
//         dev_info(inst->dev, "State is the same as before");
//         return 0;
//     }
    
//     // Only if the new state is not idle (rx0, rx1 ot tx) setup a new transfer
//     if(new_state != smi_stream_idle)
//     {
//         bcm2835_smi_set_address(inst->smi_inst, new_address);

//         if (new_state == smi_stream_tx_channel)
//         {
//             // remove all data inside the tx_fifo
//             if (mutex_lock_interruptible(&inst->write_lock))
//             {
//                 return -EINTR;
//             }
//             kfifo_reset(&inst->tx_fifo);
//             mutex_unlock(&inst->write_lock);
            
//             inst->writeable = true;
//             wake_up_interruptible(&inst->poll_event);
            
//             ret = transfer_thread_init(inst, DMA_MEM_TO_DEV, stream_smi_write_dma_callback);
//             //mb();
//             spin_unlock(&inst->state_lock);
            
//             // return the success
//             return ret;
//         }
//         else
//         {
//             ret = transfer_thread_init(inst, DMA_DEV_TO_MEM, stream_smi_read_dma_callback);
//         }
        
//         // if starting the transfer succeeded update the state
//         if (!ret)
//         {
//             inst->state = new_state;
//         }
//         // if failed, go back to idle
//         else
//         {
//             bcm2835_smi_set_address(inst->smi_inst, calc_address_from_state(smi_stream_idle));
//             inst->state = smi_stream_idle;
//         }
//     }
//     mb(); // memory barrier to ensure that the state is updated before we return
    
//     spin_unlock(&inst->state_lock);
    
//     // return the success
//     return ret;
// }

static int set_state(smi_stream_state_en new_state)
{
    int ret = 0;
    unsigned int new_address;

    if (!inst) return 0;

    /* Fast no-op */
    if (new_state == inst->state) {
        dev_info(inst->dev, "IOCTL SET_STREAM_STATUS old=%d new=%d (noop)", inst->state, new_state);
        return 0;
    }

    dev_info(inst->dev, "set_state transition %d -> %d", inst->state, new_state);

    /* Stop previous transfer outside the spinlock to avoid atomic scheduling warnings */
    if (inst->transfer_thread_running) {
        transfer_thread_stop(inst);
    }
    /* These may sleep; cancel them outside the spinlock too */
    hrtimer_cancel(&inst->tx_hr);
    cancel_delayed_work_sync(&inst->tx_watch_work);
    
    /* Now switch under lock */
    spin_lock(&inst->state_lock);

    /* Put HW into a known idle/address before starting a new direction */
    bcm2835_smi_set_address(inst->smi_inst, calc_address_from_state(smi_stream_idle));
    inst->state = smi_stream_idle;

    new_address = calc_address_from_state(new_state);
    bcm2835_smi_set_address(inst->smi_inst, new_address);

    if (new_state == smi_stream_tx_channel) {
        /* Reset TX FIFO so we start clean */
        if (mutex_lock_interruptible(&inst->write_lock)) {
            spin_unlock(&inst->state_lock);
            return -EINTR;
        }
        kfifo_reset(&inst->tx_fifo);
        mutex_unlock(&inst->write_lock);

        inst->writeable = true;
        wake_up_interruptible(&inst->poll_event);

        /* Start cyclic DMA (TX) */
        ret = transfer_thread_init(inst, DMA_MEM_TO_DEV, stream_smi_write_dma_callback);
        if (!ret) {
            /* Arm a long window right away */
            inst->state = new_state;
        } else {
            /* Failed → stay idle */
            bcm2835_smi_set_address(inst->smi_inst, calc_address_from_state(smi_stream_idle));
            inst->state = smi_stream_idle;
        }
    } else if (new_state == smi_stream_rx_channel_0 || new_state == smi_stream_rx_channel_1) {
        /* Start cyclic DMA (RX) */
        ret = transfer_thread_init(inst, DMA_DEV_TO_MEM, stream_smi_read_dma_callback);
        if (!ret) {
            /* Same idea for RX: keep it armed long */
            //smi_refresh_dma_command(inst->smi_inst, DMA_BOUNCE_BUFFER_SIZE/4);
            inst->state = new_state;
        } else {
            bcm2835_smi_set_address(inst->smi_inst, calc_address_from_state(smi_stream_idle));
            inst->state = smi_stream_idle;
        }
    } else {
        /* Explicit idle */
        inst->state = smi_stream_idle;
    }

    mb();
    spin_unlock(&inst->state_lock);
    /* Start helpers AFTER we've left the spinlock and only if TX started OK */
    if (!ret && new_state == smi_stream_tx_channel) {
        schedule_delayed_work(&inst->tx_watch_work, usecs_to_jiffies(inst->tx_watch_period_us));
        hrtimer_start(&inst->tx_hr, inst->tx_hr_period, HRTIMER_MODE_REL_PINNED);
    }
    return ret;
}

/*
 * SMI clock & timing setup.
 *
 * On kernel 6.12 the parent bcm2835-smi driver leaves the SMI peripheral
 * clock at the raw oscillator rate (125 MHz on RPi4).  The FPGA expects
 * SOE/SWE strobes at ~16 MHz (see firmware/io.pcf constraints).
 *
 * With 125 MHz SMI_CLK the strobe period is:
 *     T_byte = (setup + strobe + hold + pace) * 8 ns
 *
 * To hit ~16 MHz we need ~8 cycles per byte:
 *     setup=1  strobe=5  hold=1  pace=1  → 8 cycles → 15.625 MHz
 *
 * Set SMI_SETUP_CLOCK_ENABLE to 0 to disable this entirely if the parent
 * driver (or a future kernel) already provides the correct configuration.
 */
#define SMI_SETUP_CLOCK_ENABLE  0

/* Target timing values for 125 MHz SMI_CLK → ~15.6 MHz strobe rate.
 * Adjust these if the SMI_CLK source changes. */
#define SMI_CLK_SETUP   1
#define SMI_CLK_STROBE  5
#define SMI_CLK_HOLD    1
#define SMI_CLK_PACE    1

static void smi_setup_clock(struct bcm2835_smi_instance *inst)
{
#if SMI_SETUP_CLOCK_ENABLE
    u32 dsr, dsw;

    /* Read current register values to preserve width/mode/dreq bits */
    dsr = read_smi_reg(inst, SMIDSR0);
    dsw = read_smi_reg(inst, SMIDSW0);

    /* Build complete register values — don't rely on read-modify-write
     * because the parent driver may leave garbage in the register.
     * Force 8-bit width, DREQ enabled, all timing fields explicit. */
    dsr = (0 << SMIDSR_RWIDTH_OFFS)                |   /* 8-bit */
          (SMI_CLK_SETUP  << SMIDSR_RSETUP_OFFS)   |
          (SMI_CLK_STROBE << SMIDSR_RSTROBE_OFFS)   |
          (SMI_CLK_HOLD   << SMIDSR_RHOLD_OFFS)     |
          (SMI_CLK_PACE   << SMIDSR_RPACE_OFFS)     |
          SMIDSR_RDREQ;                                 /* DMA pacing */

    dsw = (0 << SMIDSW_WWIDTH_OFFS)                |   /* 8-bit */
          (SMI_CLK_SETUP  << SMIDSW_WSETUP_OFFS)   |
          (SMI_CLK_STROBE << SMIDSW_WSTROBE_OFFS)   |
          (SMI_CLK_HOLD   << SMIDSW_WHOLD_OFFS)     |
          (SMI_CLK_PACE   << SMIDSW_WPACE_OFFS)     |
          SMIDSW_WDREQ;

    write_smi_reg(inst, dsr, SMIDSR0);
    write_smi_reg(inst, dsw, SMIDSW0);
    mb();
#endif
}

/***************************************************************************/
static inline int smi_enabled(struct bcm2835_smi_instance *inst)
{
    return read_smi_reg(inst, SMICS) & SMICS_ENABLE;
}

/***************************************************************************/
static int smi_disable_sync(struct bcm2835_smi_instance *smi_inst)
{
    int smics_temp = 0;
    int success = 0;
    int errors = 0;
    //dev_info(inst->dev, "smi disable sync enter");
    
    /* Disable the peripheral: */
    smics_temp = read_smi_reg(smi_inst, SMICS) & ~(SMICS_ENABLE | SMICS_WRITE);
    write_smi_reg(smi_inst, smics_temp, SMICS);
    
    // wait for the ENABLE to go low (1 ms wall-clock timeout)
    BUSY_WAIT_WHILE_TIMEOUT(smi_enabled(smi_inst), 1000, success);
    
    if (!success)
    {
        //dev_info(inst->dev, "error disable sync. %u %08X", smi_enabled(smi_inst), read_smi_reg(smi_inst, SMICS));
        errors = -1;
    }
    
    //print_smil_registers();
    //dev_info(inst->dev, "smi disable sync exit");
    
    return errors;
    
}

/***************************************************************************/
// static void smi_refresh_dma_command(struct bcm2835_smi_instance *smi_inst, int num_transfers)
// {
//     int smics_temp = 0;
//     print_smil_registers_ext("refresh 1");
//     smics_temp = read_smi_reg(smi_inst, SMICS);
//     //write_smi_reg(smi_inst, SMI_TRANSFER_MULTIPLIER*num_transfers, SMIL); //to avoid stopping and restarting
//     //print_smil_registers_ext("refresh 2");
    
//     // Start the transaction
//     //smics_temp = read_smi_reg(smi_inst, SMICS);
//     smics_temp |= SMICS_START;
//     //smics_temp &= ~(SMICS_PVMODE);
//     write_smi_reg(smi_inst, smics_temp, SMICS);
//     inst->count_since_refresh = 0;
//     print_smil_registers_ext("refresh 3");
// }

/* Refresh SMIL with a new transfer window and pulse START.
 *
 * SMIL is only latched by hardware when ACTIVE==0.  Writing it while
 * ACTIVE==1 is silently ignored — but harmless.  We unconditionally
 * write on every DMA callback so the few times ACTIVE briefly drops
 * to 0 between transfer periods, the write takes effect and prevents
 * SMIL from draining to zero (which would stall DREQ generation).
 *
 * Do NOT guard this with an smi_is_active() check — during continuous
 * RX streaming, ACTIVE is almost always 1, and skipping the write
 * starves SMIL, causing the data path to stall.
 */
static inline void smi_refresh_dma_command(struct bcm2835_smi_instance *smi_inst,
                                           int num_transfers)
{
    u32 len = (u32)SMI_REFRESH_CHUNKS * num_transfers;
    if (len > 0x00FFFFFF) len = 0x00FFFFFF;   /* SMIL is effectively 24-bit */
    write_smi_reg(smi_inst, len, SMIL);

    /* START is safe to pulse repeatedly; it latches SMIL when ACTIVE==0. */
    u32 smics = read_smi_reg(smi_inst, SMICS);
    smics |= SMICS_START;
    write_smi_reg(smi_inst, smics, SMICS);
    mb();
}

/* Read-only watchdog: sample ACTIVE and SMIL, log only on edges/low watermark */
static void tx_watch_workfn(struct work_struct *ws)
{
    struct delayed_work *dw = container_of(ws, struct delayed_work, work);
    struct bcm2835_smi_dev_instance *i =
        container_of(dw, struct bcm2835_smi_dev_instance, tx_watch_work);
    struct bcm2835_smi_instance *smi = i->smi_inst;

    /* Only watch while we're actually in TX */
    if (READ_ONCE(i->state) == smi_stream_tx_channel) {
        
        u32 smics = read_smi_reg(smi, SMICS);
        bool active = !!(smics & SMICS_ACTIVE);
        bool enabled = !!(smics & SMICS_ENABLE);
        
        if (i->tx_watch_last_active && !active) {
            dev_info(i->dev, "ACTIVE→0 (EN=%d) last_smil=%u min_smil=%u\n",
                    enabled, i->tx_watch_last_smil, i->tx_watch_min_smil);
        }

        u32 smil    = read_smi_reg(smi, SMIL);

        /* Track minimum SMIL seen while active (before any refresh) */
        if (active) {
            if (i->tx_watch_min_smil == 0 || smil < i->tx_watch_min_smil)
                i->tx_watch_min_smil = smil;

            /* Log when SMIL gets very small (imminent idle) */
            if (smil <= 512) {
                dev_info_ratelimited(i->dev,
                    "tx_watch: ACTIVE=1, SMIL=%u (near zero)\n", smil);
            }
        }

        /* Edge: ACTIVE 1 -> 0 (this is the “burst ended” moment) */
        // if (i->tx_watch_last_active && !active) {
        //     dev_info(i->dev,
        //         "tx_watch: ACTIVE dropped to 0. Last SMIL=%u, min_smil=%u\n",
        //         i->tx_watch_last_smil, i->tx_watch_min_smil);
        // }
        if (i->tx_watch_last_active && !active) {
            dev_info(i->dev,
                "tx_watch: ACTIVE dropped to 0. Last SMIL=%u, min_smil=%u\n",
                i->tx_watch_last_smil, i->tx_watch_min_smil);
            /* Immediately re-arm for the next window */
            smi_rearm_if_idle(i);
            i->tx_watch_min_smil = 0;
        }

        /* Edge: ACTIVE 0 -> 1 (restart happened elsewhere) */
        if (!i->tx_watch_last_active && active) {
            dev_info(i->dev,
                "tx_watch: ACTIVE rose to 1. SMIL=%u\n", smil);
            i->tx_watch_min_smil = 0; /* reset for this active stretch */
        }

        /* Occasionally log state if nothing interesting is happening */
        if ((jiffies & 0x3F) == 0) { /* ~once per 64 jiffies */
            dev_dbg(i->dev, "tx_watch: A=%u SMIL=%u\n", active, smil);
        }

        i->tx_watch_last_smil   = smil;
        i->tx_watch_last_active = active;
    }

    /* Re-arm */
    schedule_delayed_work(&i->tx_watch_work, usecs_to_jiffies(i->tx_watch_period_us));
}

/* High-resolution periodic keepalive that tops up SMIL while TX is active. */
static enum hrtimer_restart tx_hr_keepalive(struct hrtimer *t)
{
    struct bcm2835_smi_dev_instance *i = container_of(t, struct bcm2835_smi_dev_instance, tx_hr);
    
    /* Only run while TX is actually live */
    if (READ_ONCE(i->state) != smi_stream_tx_channel ||
        !READ_ONCE(i->transfer_thread_running))
        return HRTIMER_NORESTART;

    /* Only do work at the idle boundary */
    if (!smi_is_active(i->smi_inst))
        smi_rearm_if_idle(i);


    /* Re-arm for the next tick */
    hrtimer_forward_now(t, i->tx_hr_period);
    return HRTIMER_RESTART;
}

/***************************************************************************/
static int smi_init_programmed_transfer(struct bcm2835_smi_instance *smi_inst, enum dma_transfer_direction dma_dir, int num_transfers)
{
    int smics_temp = 0;
    int success = 0;
    
    dev_info(inst->dev, "smi_init_programmed_transfer");
    print_smil_registers_ext("init 1");
    
    write_smi_reg(inst->smi_inst, 0x0, SMIL);
    
    print_smil_registers_ext("init 2");
    smics_temp = read_smi_reg(smi_inst, SMICS);
    
    /* Program the transfer count: */
    write_smi_reg(smi_inst, num_transfers, SMIL);
    
    print_smil_registers_ext("init 3");
    
    /* re-enable and start: */
    smics_temp |= SMICS_CLEAR;
    smics_temp |= SMICS_ENABLE;
    if(dma_dir == DMA_MEM_TO_DEV)
    {
        smics_temp |= SMICS_WRITE;
    }
    
    write_smi_reg(smi_inst, smics_temp, SMICS);
    print_smil_registers_ext("init 4");

    /* IO barrier - to be sure that the last request have
       been dispatched in the correct order
    */
    mb();
    
    // busy wait as long as the transaction is active (10 ms wall-clock timeout)
    BUSY_WAIT_WHILE_TIMEOUT(smi_is_active(smi_inst), 10000, success);
    if (!success)
    {
        dev_info(inst->dev, "smi_init_programmed_transfer error disable. %u %08X", smi_enabled(smi_inst), read_smi_reg(smi_inst, SMICS));
        return -2;
    }

    // Clear the FIFO (reset it to zero contents)
    write_smi_reg(smi_inst, smics_temp, SMICS);
    print_smil_registers_ext("init 5");
    mb();
    
    return 0;
}



/****************************************************************************
*
*   SMI chardev file ops
*
***************************************************************************/
static long smi_stream_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
{
    long ret = 0;
    
    //dev_info(inst->dev, "serving ioctl...");
    
    switch (cmd) 
    {
    //-------------------------------
    case BCM2835_SMI_IOC_GET_SETTINGS:
    {
        struct smi_settings *settings;
    
        dev_info(inst->dev, "Reading SMI settings to user.");
        settings = bcm2835_smi_get_settings_from_regs(inst->smi_inst);
        if (copy_to_user((void *)arg, settings, sizeof(struct smi_settings)))
        {
            dev_err(inst->dev, "settings copy failed.");
        }
        break;
    }
    //-------------------------------
    case BCM2835_SMI_IOC_WRITE_SETTINGS:
    {
        struct smi_settings *settings;

        dev_info(inst->dev, "Setting user's SMI settings.");
        settings = bcm2835_smi_get_settings_from_regs(inst->smi_inst);
        if (copy_from_user(settings, (void *)arg, sizeof(struct smi_settings)))
        {
            dev_err(inst->dev, "settings copy failed.");
        }
        else
        {
            bcm2835_smi_set_regs_from_settings(inst->smi_inst);

            /* The parent bcm2835-smi driver on kernel 6.12 produces
             * garbage in SMIDSR0 (read timing).  Re-apply our known-good
             * values after it runs.  smi_setup_clock() is guarded by
             * SMI_SETUP_CLOCK_ENABLE and will no-op if disabled. */
            dev_info(inst->dev, "v2.5.0 WRITE_SETTINGS pre-fix: SMIDSR0=%08X SMIDSW0=%08X",
                     read_smi_reg(inst->smi_inst, SMIDSR0),
                     read_smi_reg(inst->smi_inst, SMIDSW0));
            smi_setup_clock(inst->smi_inst);
            dev_info(inst->dev, "v2.5.0 WRITE_SETTINGS post-fix: SMIDSR0=%08X SMIDSW0=%08X",
                     read_smi_reg(inst->smi_inst, SMIDSR0),
                     read_smi_reg(inst->smi_inst, SMIDSW0));
        }
        break;
    }
    //-------------------------------
    case BCM2835_SMI_IOC_ADDRESS:
    {
        dev_info(inst->dev, "SMI address set: 0x%02x", (int)arg);
        //bcm2835_smi_set_address(inst->smi_inst, arg);
        break;
    }
    //-------------------------------
    case SMI_STREAM_IOC_SET_STREAM_IN_CHANNEL:
    {
        //dev_info(inst->dev, "SMI channel: 0x%02x", (int)arg);
        //set_address_channel((smi_stream_channel_en)arg);
        break;
    }	
    //-------------------------------
    case SMI_STREAM_IOC_GET_NATIVE_BUF_SIZE:
    {
        size_t size = (size_t)(DMA_BOUNCE_BUFFER_SIZE);
        dev_info(inst->dev, "Reading native buffer size information");
        if (copy_to_user((void *)arg, &size, sizeof(size_t)))
        {
            dev_err(inst->dev, "buffer sizes copy failed.");
        }
        break;
    }
    //-------------------------------
    // case SMI_STREAM_IOC_SET_STREAM_STATUS:
    // {
    //     ret = set_state((smi_stream_state_en)arg);
        
    //     break;
    // }
    
    //-------------------------------
    case SMI_STREAM_IOC_SET_STREAM_STATUS: 
    {
        smi_stream_state_en req = (smi_stream_state_en)arg;
        smi_stream_state_en old = READ_ONCE(inst->state);   // snapshot without taking the lock

        if (req == old) {
            // Ignore redundant TX->TX (or RX->same RX) requests; they cause noisy re-inits
            dev_info_ratelimited(inst->dev,
                "IOCTL SET_STREAM_STATUS old=%d new=%d (noop)\n", old, req);
            ret = 0;
            break;
        }

        dev_info_ratelimited(inst->dev,
            "IOCTL SET_STREAM_STATUS old=%d new=%d\n", old, req);
        ret = set_state(req);
        break;
    }
    
    //-------------------------------
    case SMI_STREAM_IOC_SET_FIFO_MULT:
    {
        int temp = (int)arg;
        if (temp > 20 || temp < 2)
        {
            dev_err(inst->dev, "Parameter error: 2<fifo_mtu_multiplier<20, got %d", temp);
            return -EINVAL;
        }
        dev_info(inst->dev, "Setting FIFO size multiplier to %d", temp);
        fifo_mtu_multiplier = temp;
        break;
    }
    //-------------------------------
    case SMI_STREAM_IOC_SET_ADDR_DIR_OFFSET:
    {
        int temp = (int)arg;
        if (temp > 4 || temp < -1)
        {
            dev_err(inst->dev, "Parameter error: 0<=addr_dir_offset<=4 or (-1 - unused), got %d", temp);
            return -EINVAL;
        }
        dev_info(inst->dev, "Setting address direction indication offset to %d", temp);
        addr_dir_offset = temp;
        break;
    }
    //-------------------------------
    case SMI_STREAM_IOC_SET_ADDR_CH_OFFSET:
    {
        int temp = (int)arg;
        if (temp > 4 || temp < -1)
        {
            dev_err(inst->dev, "Parameter error: 0<=addr_ch_offset<=4 or (-1 - unused), got %d", temp);
            return -EINVAL;
        }
        dev_info(inst->dev, "Setting address channel indication offset to %d", temp);
        addr_ch_offset = temp;
        break;
    }
    
    //-------------------------------
    case SMI_STREAM_IOC_GET_FIFO_MULT:
    {
        dev_dbg(inst->dev, "Reading FIFO size multiplier of %d", fifo_mtu_multiplier);
        if (copy_to_user((void *)arg, &fifo_mtu_multiplier, sizeof(fifo_mtu_multiplier)))
        {
            dev_err(inst->dev, "fifo_mtu_multiplier copy failed.");
        }
        break;
    }
    //-------------------------------
    case SMI_STREAM_IOC_GET_ADDR_DIR_OFFSET:
    {
        dev_dbg(inst->dev, "Reading address direction indication offset of %d", addr_dir_offset);
        if (copy_to_user((void *)arg, &addr_dir_offset, sizeof(addr_dir_offset)))
        {
            dev_err(inst->dev, "addr_dir_offset copy failed.");
        }
        break;
    }
    //-------------------------------
    case SMI_STREAM_IOC_GET_ADDR_CH_OFFSET:
    {
        dev_dbg(inst->dev, "Reading address channel indication offset of %d", addr_ch_offset);
        if (copy_to_user((void *)arg, &addr_ch_offset, sizeof(addr_ch_offset)))
        {
            dev_err(inst->dev, "addr_ch_offset copy failed.");
        }
        break;
    }
    //-------------------------------
    case SMI_STREAM_IOC_FLUSH_FIFO:
    {
        // moved to read file operation
        break;
    }
    //-------------------------------
    default:
        dev_err(inst->dev, "invalid ioctl cmd: %d", cmd);
        ret = -ENOTTY;
        break;
    }

	return ret;
}


/****************************************************************************
*
*   SMI DMA functions
*
***************************************************************************/

static void stream_smi_read_dma_callback(void *param)
{
    struct bcm2835_smi_dev_instance *inst = param;
    struct bcm2835_smi_instance *smi_inst = inst->smi_inst;
    uint8_t *buffer_pos;

    /* Always ensure SMIL stays well above zero */
    smi_refresh_dma_command(smi_inst, DMA_BOUNCE_BUFFER_SIZE/4);

    buffer_pos = (uint8_t *)smi_inst->bounce.buffer[0];
    buffer_pos += (DMA_BOUNCE_BUFFER_SIZE/4) * (inst->current_read_chunk % 4);

    if (kfifo_avail(&inst->rx_fifo) >= DMA_BOUNCE_BUFFER_SIZE/4) {
        kfifo_in(&inst->rx_fifo, buffer_pos, DMA_BOUNCE_BUFFER_SIZE/4);
    } else {
        inst->counter_missed++;
    }

    /* Periodic debug: every 100 callbacks (~1.6s at typical rates) */
    if (!(inst->current_read_chunk % 100)) {
        u32 smics = read_smi_reg(smi_inst, SMICS);
        u32 smil  = read_smi_reg(smi_inst, SMIL);
        u32 first_word = *(u32 *)buffer_pos;
        dev_info(inst->dev,
                 "rx_cb #%u: missed=%u sema=%u fifo_len=%u fifo_avail=%u "
                 "SMICS=%08X SMIL=%u data[0]=%08X",
                 inst->current_read_chunk,
                 inst->counter_missed,
                 smi_inst->bounce.callback_sem.count,
                 kfifo_len(&inst->rx_fifo),
                 kfifo_avail(&inst->rx_fifo),
                 smics, smil, first_word);
    }

    up(&smi_inst->bounce.callback_sem);
    inst->readable = true;
    wake_up_interruptible(&inst->poll_event);
    inst->current_read_chunk++;
}
static inline void smi_kick_if_idle(struct bcm2835_smi_instance *smi_inst)
{
    /* If the SMI just finished a programmed chunk (ACTIVE==0), start the next one. */
    if (!smi_is_active(smi_inst)) {
        /* Program a long window for the next run */
        u32 len = (u32)SMI_REFRESH_CHUNKS * (DMA_BOUNCE_BUFFER_SIZE/4);
        if (len > 0x00FFFFFF) len = 0x00FFFFFF;   /* SMIL is effectively 24-bit */
        write_smi_reg(smi_inst, len, SMIL);

        /* START latches SMIL only when ACTIVE==0 */
        u32 smics = read_smi_reg(smi_inst, SMICS);
        smics |= SMICS_START;
        write_smi_reg(smi_inst, smics, SMICS);
        mb();
    }
}

/* Re-arm from a context that continues running even when DMA is paused */
static inline void smi_rearm_if_idle(struct bcm2835_smi_dev_instance *i)
{
    struct bcm2835_smi_instance *smi = i->smi_inst;
    
    if (READ_ONCE(i->state) != smi_stream_tx_channel ||
        !READ_ONCE(i->transfer_thread_running))
        return;

    if (!smi_is_active(smi)) {
        u32 len = (u32)SMI_REFRESH_CHUNKS * (DMA_BOUNCE_BUFFER_SIZE/4);
        if (len > 0x00FFFFFF) len = 0x00FFFFFF;
        write_smi_reg(smi, len, SMIL);
        
        u32 smics = read_smi_reg(smi, SMICS);
        smics |= SMICS_CLEAR | SMICS_ENABLE | SMICS_WRITE;
        
        smics |= SMICS_START;
        write_smi_reg(smi, smics, SMICS);
        mb();
        dev_dbg(i->dev, "rearm: EN=1 WRITE=1 START=1 SMIL=%u\n", len);
    }
}

// static inline void smi_kick_if_idle(struct bcm2835_smi_instance *smi_inst)
// {
//     /* If the SMI just finished a programmed chunk (ACTIVE==0), start the next one. */
//     if (!smi_is_active(smi_inst)) {
//         u32 smics = read_smi_reg(smi_inst, SMICS);
//         smics |= SMICS_START;               // pulse START; SMIL already holds “one quarter”
//         write_smi_reg(smi_inst, smics, SMICS);
//         mb();
//     }
// }

/* Reload SMIL with a long window at the idle boundary and pulse START. */
// static inline void smi_refresh_at_idle(struct bcm2835_smi_instance *smi_inst,
//                                        int quarters /* e.g. SMI_REFRESH_CHUNKS * (DMA_BOUNCE_BUFFER_SIZE/4) */)
// {
//     int i;
//     /* Wait briefly for ACTIVE=0 (bounded ~2ms max) */
//     for (i = 0; i < 2000; i++) {
//         if (!smi_is_active(smi_inst)) break;
//         udelay(1);
//     }
//     /* Program next window */
//     write_smi_reg(smi_inst, quarters, SMIL);
//     /* START is idempotent; safe to set repeatedly */
//     {
//         u32 smics = read_smi_reg(smi_inst, SMICS);
//         smics |= SMICS_START;
//         write_smi_reg(smi_inst, smics, SMICS);
//         mb();
//     }
// }

static void stream_smi_write_dma_callback(void *param)
{
    struct bcm2835_smi_dev_instance *inst = param;
    struct bcm2835_smi_instance *smi_inst = inst->smi_inst;
    const size_t q = DMA_BOUNCE_BUFFER_SIZE / 4;
    uint8_t *base = (uint8_t *)smi_inst->bounce.buffer[0];
    uint8_t *cur, *prev;

    /* Refill the period that just finished */
    cur  = base + q * (inst->current_read_chunk & 3);
    prev = base + q * ((inst->current_read_chunk + 3) & 3);

    if (kfifo_len(&inst->tx_fifo) >= q) {
        unsigned int copied = kfifo_out(&inst->tx_fifo, cur, q);
        if (copied != q) {
            /* Partial underrun: zero-pad the remainder (silence) */
            memset(cur + copied, 0, q - copied);
            inst->counter_missed++;
        }
    } else {
        /* Full underrun: transmit silence instead of replaying stale data */
        memset(cur, 0, q);
        inst->counter_missed++;
    }

    inst->current_read_chunk++;

    if (!(inst->current_read_chunk % 111)) {
        dev_info(inst->dev, "init programmed write. missed:%u, sema %u, val %08X",
                 inst->counter_missed, smi_inst->bounce.callback_sem.count,
                 *(u32 *)cur);
    }

    up(&smi_inst->bounce.callback_sem);
    inst->writeable = true;
    wake_up_interruptible(&inst->poll_event);
}

/***************************************************************************/
// static void stream_smi_check_and_restart(struct bcm2835_smi_dev_instance *inst)
// {
//     struct bcm2835_smi_instance *smi_inst = inst->smi_inst;
//     inst->count_since_refresh++;
//     if( (inst->count_since_refresh )>= SMI_TRANSFER_MULTIPLIER)
//     {
//         int i;
//         for(i = 0; i < 1000; i++)
//         {
//             if(!smi_is_active(smi_inst))
//             {
//                 break;
//             }
//             udelay(1);
//         }
//         if(i == 1000)
//         {
//             print_smil_registers_ext("write dma callback error 1000");
//         }
        
//         smi_refresh_dma_command(smi_inst, DMA_BOUNCE_BUFFER_SIZE/4);
//     }
// }

/***************************************************************************/
// static void stream_smi_write_dma_callback(void *param)
// {
//     /* Notify the bottom half that a chunk is ready for user copy */
//     struct bcm2835_smi_dev_instance *inst = (struct bcm2835_smi_dev_instance *)param;
//     struct bcm2835_smi_instance *smi_inst = inst->smi_inst;
//     uint8_t* buffer_pos;
//     //stream_smi_check_and_restart(inst); // removed to avoid restarts
    
//     inst->current_read_chunk++;
    
//     buffer_pos = (uint8_t*) smi_inst->bounce.buffer[0];
//     buffer_pos = &buffer_pos[ (DMA_BOUNCE_BUFFER_SIZE/4) * (inst->current_read_chunk % 4)];
    
//     if(kfifo_len (&inst->tx_fifo) >= DMA_BOUNCE_BUFFER_SIZE/4)
//     {
//         int num_copied = kfifo_out(&inst->tx_fifo, buffer_pos, DMA_BOUNCE_BUFFER_SIZE/4);
//         (void)num_copied;
//     }
//     else
//     {
//         inst->counter_missed++;
//     }
    
//     if(!(inst->current_read_chunk % 111 ))
//     {
//         dev_info(inst->dev,"init programmed write. missed: %u, sema %u, val %08X",inst->counter_missed,smi_inst->bounce.callback_sem.count,*(uint32_t*) &buffer_pos[0]);
//     }
    
//     up(&smi_inst->bounce.callback_sem);
    
//     inst->writeable = true;
//     wake_up_interruptible(&inst->poll_event);
    
// }

/***************************************************************************/
static struct dma_async_tx_descriptor *stream_smi_dma_init_cyclic(  struct bcm2835_smi_instance *inst,
                                                                    enum dma_transfer_direction dir,
                                                                    dma_async_tx_callback callback, void*param)
{
    
    dev_info(inst->dev, "stream_smi_dma_init_cyclic() called for direction %s",
         (dir == DMA_DEV_TO_MEM) ? "RX" : "TX");
    struct dma_async_tx_descriptor *desc = NULL;

    //printk(KERN_ERR DRIVER_NAME": SUBMIT_PREP %lu\n", (long unsigned int)(inst->dma_chan));
    desc = dmaengine_prep_dma_cyclic(inst->dma_chan,
                    inst->bounce.phys[0],
                    DMA_BOUNCE_BUFFER_SIZE,
                    DMA_BOUNCE_BUFFER_SIZE/4,
                    dir,DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
    if (!desc) 
    {
        dev_err(inst->dev, "read_sgl: dma slave preparation failed!");
        return NULL;
    }
    
    desc->callback = callback;
    desc->callback_param = param;

    if (dmaengine_submit(desc) < 0)
    {
        return NULL;
    }
    return desc;
}

/****************************************************************************
*
*   transfer thread functions
*
***************************************************************************/

static void smi_enable_streaming(struct bcm2835_smi_instance *smi_inst,
                                 enum dma_transfer_direction dir)
{
    u32 smics = read_smi_reg(smi_inst, SMICS);
    smics |= SMICS_CLEAR | SMICS_ENABLE;
    if (dir == DMA_MEM_TO_DEV) smics |= SMICS_WRITE;
    write_smi_reg(smi_inst, smics, SMICS);
    mb();
}

// int transfer_thread_init(struct bcm2835_smi_dev_instance *inst, enum dma_transfer_direction dir, dma_async_tx_callback callback)
// {
//     unsigned int errors = 0;
//     int ret;
//     int success;
    
//     dev_info(inst->dev, "Starting cyclic transfer, dma dir: %d", dir);
//     inst->transfer_thread_running = true;
    
//     /* Disable the peripheral: */
//     if(smi_disable_sync(inst->smi_inst))
//     {
//         dev_err(inst->smi_inst->dev, "smi_disable_sync failed");
//         return -1;
//     }
//     //write_smi_reg(inst->smi_inst, 0, SMIL);
//     sema_init(&inst->smi_inst->bounce.callback_sem, 0);
    
//     spin_lock(&inst->smi_inst->transaction_lock);
//     ret = smi_init_programmed_transfer(inst->smi_inst, dir, DMA_BOUNCE_BUFFER_SIZE/4);
//     if (ret != 0)
//     {
//         spin_unlock(&inst->smi_inst->transaction_lock);
//         dev_err(inst->smi_inst->dev, "smi_init_programmed_transfer returned %d", ret);
//         smi_disable_sync(inst->smi_inst);
//         return -2;
//     }
//     else
//     {
//         spin_unlock(&inst->smi_inst->transaction_lock);
//     }
    
//     inst->current_read_chunk = 0;
//     inst->counter_missed = 0;
//     if(!errors)
//     {
//         struct dma_async_tx_descriptor *desc = NULL;
//         struct bcm2835_smi_instance *smi_inst = inst->smi_inst;
//         spin_lock(&smi_inst->transaction_lock);
//         desc = stream_smi_dma_init_cyclic(smi_inst, dir, callback, inst);
    
//         if(desc)
//         {
//             dma_async_issue_pending(smi_inst->dma_chan);
//         }
//         else
//         {
//             errors = 1;
//         }
//         spin_unlock(&smi_inst->transaction_lock);
//     }
//     smi_refresh_dma_command(inst->smi_inst, DMA_BOUNCE_BUFFER_SIZE/4);
//     BUSY_WAIT_WHILE_TIMEOUT(!smi_is_active(inst->smi_inst), 1000000U, success);
//     print_smil_registers_ext("post init 0");
//     return errors;
// }


int transfer_thread_init(struct bcm2835_smi_dev_instance *inst,
                         enum dma_transfer_direction dir,
                         dma_async_tx_callback callback)
{
    int errors = 0;

    dev_info(inst->dev, "Starting cyclic transfer, dma dir: %d", dir);

    /* Ensure clean peripheral */
    if (smi_disable_sync(inst->smi_inst)) {
        dev_err(inst->smi_inst->dev, "smi_disable_sync failed");
        return -1;
    }

    int ret = smi_init_programmed_transfer(inst->smi_inst, dir, DMA_BOUNCE_BUFFER_SIZE/4);
    if (ret) dev_warn(inst->dev, "smi_init_programmed_transfer ret=%d (continuing)", ret);

    sema_init(&inst->smi_inst->bounce.callback_sem, 0);
    inst->current_read_chunk   = 0;
    inst->counter_missed       = 0;
    inst->count_since_refresh  = 0;

    /* Prepare cyclic DMA */
    spin_lock(&inst->smi_inst->transaction_lock);
    {
        struct dma_async_tx_descriptor *desc =
            stream_smi_dma_init_cyclic(inst->smi_inst, dir, callback, inst);
        if (!desc) {
            dev_err(inst->dev, "DMA init failed: prep_cyclic returned NULL");
            errors = 1;
        } else {
            dma_async_issue_pending(inst->smi_inst->dma_chan);
        }
    }
    spin_unlock(&inst->smi_inst->transaction_lock);
    if (errors) return -2;

    /* If TX, prefill the 4 periods so DMA has data immediately */
    // if (dir == DMA_MEM_TO_DEV) {
    //     uint8_t *base = (uint8_t *)inst->smi_inst->bounce.buffer[0];
    //     const size_t q = DMA_BOUNCE_BUFFER_SIZE / 4;
    //     int i;
    //     for (i = 0; i < 4; i++) {
    //         if (kfifo_len(&inst->tx_fifo) >= q) {
    //             (void)kfifo_out(&inst->tx_fifo, base + i * q, q);
    //         } else {
    //             memset(base + i * q, 0, q);  /* steady I/Q if underrun at start */
    //         }
    //     }
    // }

    /* If TX, prefill the 4 periods so DMA has data immediately */
    if (dir == DMA_MEM_TO_DEV) {
        uint8_t *base = (uint8_t *)inst->smi_inst->bounce.buffer[0];
        const size_t q = DMA_BOUNCE_BUFFER_SIZE / 4;

        for (int i = 0; i < 4; i++) {
            if (kfifo_len(&inst->tx_fifo) >= q) {
                unsigned int copied = kfifo_out(&inst->tx_fifo, base + i * q, q);
                if (copied != q) {
                    memset(base + i * q + copied, 0, q - copied);
                    inst->counter_missed++;
                }
            } else {
                memset(base + i * q, 0, q); /* steady I/Q at start */
            }
        }
    }

    /* Enable SMI and arm a long window */
    smi_enable_streaming(inst->smi_inst, dir);

    /* Wait for ACTIVE==0 before programming SMIL (hardware requirement) */
    {
        int smil_ready = 0;
        BUSY_WAIT_WHILE_TIMEOUT(smi_is_active(inst->smi_inst), 1000, smil_ready);
        if (!smil_ready)
            dev_warn(inst->dev, "SMIL init: ACTIVE still high, SMIL write may be ignored");
    }

    const u32 q   = (u32)(DMA_BOUNCE_BUFFER_SIZE / 4);
    u32 len       = (u32)SMI_REFRESH_CHUNKS * q;    /* long window */
    if (len > 0x00FFFFFF) len = 0x00FFFFFF;         /* SMIL is ~24-bit */
    write_smi_reg(inst->smi_inst, len, SMIL);

    /* One-time START pulse — latches SMIL and activates the peripheral */
    u32 smics = read_smi_reg(inst->smi_inst, SMICS);
    smics |= SMICS_START;
    write_smi_reg(inst->smi_inst, smics, SMICS);
    mb();
    

    inst->transfer_thread_running = 1;

    dev_info(inst->dev, "smi_init_cyclic_transfer active, dir=%s "
             "SMICS=%08X SMIL=%08X SMIDSR0=%08X SMIDSW0=%08X "
             "bounce_buf=%px q=%u",
             (dir == DMA_DEV_TO_MEM) ? "RX" : "TX",
             read_smi_reg(inst->smi_inst, SMICS),
             read_smi_reg(inst->smi_inst, SMIL),
             read_smi_reg(inst->smi_inst, SMIDSR0),
             read_smi_reg(inst->smi_inst, SMIDSW0),
             inst->smi_inst->bounce.buffer[0],
             (u32)(DMA_BOUNCE_BUFFER_SIZE / 4));
    return 0;
}

/***************************************************************************/
void transfer_thread_stop(struct bcm2835_smi_dev_instance *inst)
{
    //int errors = 0;
    //dev_info(inst->dev, "Reader state became idle, terminating dma %u %u", (inst->address_changed) ,errors);
    print_smil_registers_ext("thread stop 0");
    /* terminate_sync may sleep; do NOT hold a spinlock here */
    dmaengine_terminate_sync(inst->smi_inst->dma_chan);
    
    //dev_info(inst->dev, "Reader state became idle, terminating smi transaction");
    smi_disable_sync(inst->smi_inst);
    bcm2835_smi_set_regs_from_settings(inst->smi_inst);
    smi_setup_clock(inst->smi_inst);
    
    //dev_info(inst->dev, "Left reader thread");
    inst->transfer_thread_running = false;
    inst->reader_waiting_sema = false;
    return ;
}


/****************************************************************************
*
*   FILE ops
*
***************************************************************************/

static int smi_stream_open(struct inode *inode, struct file *file)
{
    int dev = iminor(inode);

    dev_dbg(inst->dev, "SMI device opened.");

    if (dev != DEVICE_MINOR) 
    {
        dev_err(inst->dev, "smi_stream_open: Unknown minor device: %d", dev);		// error here
        return -ENXIO;
    }
    
    // create the data fifo ( N x dma_bounce size )
    // we want this fifo to be deep enough to allow the application react without
    // loosing stream elements
    inst->rx_fifo_buffer = vmalloc(fifo_mtu_multiplier * DMA_BOUNCE_BUFFER_SIZE);
    if (!inst->rx_fifo_buffer)
    {
        printk(KERN_ERR DRIVER_NAME": error rx_fifo_buffer vmallok failed\n");
        return -ENOMEM;
    }
    
    inst->tx_fifo_buffer = vmalloc(fifo_mtu_multiplier * DMA_BOUNCE_BUFFER_SIZE);
    if (!inst->tx_fifo_buffer)
    {
        printk(KERN_ERR DRIVER_NAME": error tx_fifo_buffer vmallok failed\n");
        vfree(inst->rx_fifo_buffer);
        return -ENOMEM;
    }

    kfifo_init(&inst->rx_fifo, inst->rx_fifo_buffer, fifo_mtu_multiplier * DMA_BOUNCE_BUFFER_SIZE);
    kfifo_init(&inst->tx_fifo, inst->tx_fifo_buffer, fifo_mtu_multiplier * DMA_BOUNCE_BUFFER_SIZE);
    // when file is being openned, stream state is still idle
    set_state(smi_stream_idle);
    
    inst->address_changed = 0;
    return 0;
}

/***************************************************************************/
static int smi_stream_release(struct inode *inode, struct file *file)
{
    int dev = iminor(inode);

    dev_info(inst->dev, "smi_stream_release: closing device: %d", dev);

    if (dev != DEVICE_MINOR) 
    {
        dev_err(inst->dev, "smi_stream_release: Unknown minor device %d", dev);
        return -ENXIO;
    }

    // make sure stream is idle
    set_state(smi_stream_idle);
    
    if (inst->rx_fifo_buffer) vfree(inst->rx_fifo_buffer);
    if (inst->tx_fifo_buffer) vfree(inst->tx_fifo_buffer);
    
    inst->rx_fifo_buffer = NULL;
    inst->tx_fifo_buffer = NULL;
    inst->address_changed = 0;

	return 0;
}

/***************************************************************************/
static ssize_t smi_stream_read_file_fifo(struct file *file, char __user *buf, size_t count, loff_t *ppos)
{
    int ret = 0;
    unsigned int copied = 0;
    static unsigned int read_call_cnt = 0;

    if (buf == NULL)
    {
        dev_info(inst->dev, "read: flushing rx_kfifo");
        if (mutex_lock_interruptible(&inst->read_lock))
        {
            return -EINTR;
        }
        kfifo_reset_out(&inst->rx_fifo);
        mutex_unlock(&inst->read_lock);
        inst->invalidate_rx_buffers = 1;
        return 0;
    }

    if (mutex_lock_interruptible(&inst->read_lock))
    {
        return -EINTR;
    }
    ret = kfifo_to_user(&inst->rx_fifo, buf, count, &copied);
    mutex_unlock(&inst->read_lock);

    /* Log every 200th read call to avoid flooding */
    if (!(read_call_cnt++ % 200)) {
        dev_info(inst->dev, "read: req=%zu copied=%u ret=%d fifo_len=%u state=%d",
                 count, copied, ret, kfifo_len(&inst->rx_fifo), inst->state);
    }

    return ret < 0 ? ret : (ssize_t)copied;
}

/***************************************************************************/
static ssize_t smi_stream_write_file(struct file *f, const char __user *user_ptr, size_t count, loff_t *offs)
{
    int ret = 0;
    unsigned int num_bytes_available = 0;
    unsigned int num_to_push = 0;
    unsigned int actual_copied = 0;
    
    if (mutex_lock_interruptible(&inst->write_lock))
    {
        return -EAGAIN;
    }
    
    // check how many bytes are available in the tx fifo
    num_bytes_available = kfifo_avail(&inst->tx_fifo);
    num_to_push = num_bytes_available > count ? count : num_bytes_available;
    ret = kfifo_from_user(&inst->tx_fifo, user_ptr, num_to_push, &actual_copied);

    //dev_info(inst->dev, "smi_stream_write_file: pushed %ld bytes of %ld, available was %ld", actual_copied, count, num_bytes_available);
    mutex_unlock(&inst->write_lock);

    return ret ? ret : (ssize_t)actual_copied;
}

/***************************************************************************/
static unsigned int smi_stream_poll(struct file *filp, struct poll_table_struct *wait)
{
    __poll_t mask = 0;
    static unsigned int poll_cnt = 0;

    poll_wait(filp, &inst->poll_event, wait);

    if (!kfifo_is_empty(&inst->rx_fifo))
    {
        inst->readable = false;
        mask |= ( POLLIN | POLLRDNORM );
    }

    if (!kfifo_is_full(&inst->tx_fifo))
    {
        inst->writeable = false;
        mask |= ( POLLOUT | POLLWRNORM );
    }

    /* Log every 500th poll to avoid flooding */
    if (!(poll_cnt++ % 500)) {
        dev_info(inst->dev, "poll: mask=%04X rx_empty=%d rx_len=%u tx_full=%d state=%d readable=%d",
                 mask,
                 kfifo_is_empty(&inst->rx_fifo),
                 kfifo_len(&inst->rx_fifo),
                 kfifo_is_full(&inst->tx_fifo),
                 inst->state,
                 inst->readable);
    }

    return mask;
}

/***************************************************************************/
static const struct file_operations smi_stream_fops = 
{
    .owner = THIS_MODULE,
    .unlocked_ioctl = smi_stream_ioctl,
    .open = smi_stream_open,
    .release = smi_stream_release,
    .read = smi_stream_read_file_fifo,
    .write = smi_stream_write_file,
    .poll = smi_stream_poll,
};

/****************************************************************************
*
*   smi_stream_probe - called when the driver is loaded.
*
***************************************************************************/


static struct cdev smi_stream_cdev;
static dev_t smi_stream_devid;
static struct class *smi_stream_class;
static struct device *smi_stream_dev;

/***************************************************************************/
static int smi_stream_dev_probe(struct platform_device *pdev)
{
    int err;
    void *ptr_err;
    struct device *dev = &pdev->dev;
    struct device_node *smi_node;

    printk(KERN_INFO DRIVER_NAME": smi_stream_dev_probe (fifo_mtu_multiplier=%d, addr_dir_offset=%d, addr_ch_offset=%d)\n",
                                    fifo_mtu_multiplier,
                                    addr_dir_offset,
                                    addr_ch_offset);
    
    // Check parameters
    if (fifo_mtu_multiplier > 32 || fifo_mtu_multiplier < 2)
    {
        dev_err(dev, "Parameter error: 2<fifo_mtu_multiplier<33");
        return -EINVAL;
    }
    
    if (addr_dir_offset > 4 || addr_dir_offset < -1)
    {
        dev_err(dev, "Parameter error: 0<=addr_dir_offset<=4 or (-1 - unused)");
        return -EINVAL;
    }
    
    if (addr_ch_offset > 4 || addr_ch_offset < -1)
    {
        dev_err(dev, "Parameter error: 0<=addr_ch_offset<=4 or (-1 - unused)");
        return -EINVAL;
    }
    
    if (addr_dir_offset == addr_ch_offset && addr_dir_offset != -1)
    {
        dev_err(dev, "Parameter error: addr_ch_offset should be different than addr_dir_offset");
        return -EINVAL;
    }

    if (!dev->of_node) 
    {
        dev_err(dev, "No device tree node supplied!");
        return -EINVAL;
    }

    smi_node = of_parse_phandle(dev->of_node, "smi_handle", 0);
    if (!smi_node) 
    {
        dev_err(dev, "No such property: smi_handle");
        return -ENXIO;
    }

    // Allocate buffers and instance data (of type struct bcm2835_smi_dev_instance)
    inst = devm_kzalloc(dev, sizeof(*inst), GFP_KERNEL);
    if (!inst)
    {
        return -ENOMEM;
    }

    inst->smi_inst = bcm2835_smi_get(smi_node);
    if (!inst->smi_inst)
    {
        return -EPROBE_DEFER;
    }

    //smi_stream_print_smi_inst(inst->smi_inst);

    inst->dev = dev;

    /* Create character device entries */
    err = alloc_chrdev_region(&smi_stream_devid, DEVICE_MINOR, 1, DEVICE_NAME);
    if (err != 0) 
    {
        dev_err(inst->dev, "unable to allocate device number");
        return -ENOMEM;
    }

    // init the char device with file operations
    cdev_init(&smi_stream_cdev, &smi_stream_fops);
    smi_stream_cdev.owner = THIS_MODULE;
    err = cdev_add(&smi_stream_cdev, smi_stream_devid, 1);
    if (err != 0) 
    {
        dev_err(inst->dev, "unable to register device");
        err = -ENOMEM;
        unregister_chrdev_region(smi_stream_devid, 1);
        dev_err(dev, "could not load smi_stream_dev");
        return err;
    }

    // Create sysfs entries with "smi-stream-dev"
    smi_stream_class = class_create(DEVICE_NAME);
    ptr_err = smi_stream_class;
    if (IS_ERR(ptr_err))
    {
        cdev_del(&smi_stream_cdev);
        unregister_chrdev_region(smi_stream_devid, 1);
        dev_err(dev, "could not load smi_stream_dev");
        return PTR_ERR(ptr_err);
    }

    printk(KERN_INFO DRIVER_NAME": creating a device and registering it with sysfs\n");
    smi_stream_dev = device_create(smi_stream_class,    // pointer to the struct class that this device should be registered to
                    NULL,                               // pointer to the parent struct device of this new device, if any
                    smi_stream_devid,                   // the dev_t for the char device to be added
                    NULL,                               // the data to be added to the device for callbacks
                    "smi");                             // string for the device's name

    ptr_err = smi_stream_dev;
    if (IS_ERR(ptr_err)) 
    {
        class_destroy(smi_stream_class);
        cdev_del(&smi_stream_cdev);
        unregister_chrdev_region(smi_stream_devid, 1);
        dev_err(dev, "could not load smi_stream_dev");
        return PTR_ERR(ptr_err);
    }

    smi_setup_clock(inst->smi_inst);

    dev_info(dev, "smi-stream-dev v2.5.0 probed, SMIDSR0=%08X SMIDSW0=%08X",
             read_smi_reg(inst->smi_inst, SMIDSR0),
             read_smi_reg(inst->smi_inst, SMIDSW0));

    // Streaming instance initializations
    inst->invalidate_rx_buffers = 0;
    inst->invalidate_tx_buffers = 0;
    init_waitqueue_head(&inst->poll_event);
    inst->readable = false;
    inst->writeable = false;
    inst->transfer_thread_running = false;
    inst->reader_waiting_sema = false;
    inst->writer_waiting_sema = false;
    mutex_init(&inst->read_lock);
    mutex_init(&inst->write_lock);
    spin_lock_init(&inst->state_lock);

    /* TX watch (read-only): default 1000 us period */
    INIT_DELAYED_WORK(&inst->tx_watch_work, tx_watch_workfn);
    inst->tx_watch_period_us = 1000;
    inst->tx_watch_last_smil = 0;
    inst->tx_watch_last_active = false;
    inst->tx_watch_min_smil = 0;
    /* TX SMIL keepalive: check ACTIVE frequently so idle gaps are ~eliminated.
       50 µs keeps scheduler overhead low on kernel 6.12+ while still
       catching SMIL drain before a full underrun at typical data rates. */
    hrtimer_init(&inst->tx_hr, CLOCK_MONOTONIC, HRTIMER_MODE_REL_PINNED);
    inst->tx_hr.function = tx_hr_keepalive;
    inst->tx_hr_period   = ktime_set(0, 50 * 1000);  /* 50 µs */

    return 0;
}

/****************************************************************************
*
*   smi_stream_remove - called when the driver is unloaded.
*
***************************************************************************/

static void smi_stream_dev_remove(struct platform_device *pdev)
{
    //if (inst->reader_thread != NULL) kthread_stop(inst->reader_thread);
    //inst->reader_thread = NULL;	
    
    device_destroy(smi_stream_class, smi_stream_devid);
    class_destroy(smi_stream_class);
    cdev_del(&smi_stream_cdev);
    unregister_chrdev_region(smi_stream_devid, 1);

    dev_info(inst->dev, DRIVER_NAME": smi-stream dev removed");
}

/****************************************************************************
*
*   Register the driver with device tree
*
***************************************************************************/

static const struct of_device_id smi_stream_dev_of_match[] = {
    {.compatible = "brcm,bcm2835-smi-dev",},
    { /* sentinel */ },
};

MODULE_DEVICE_TABLE(of, smi_stream_dev_of_match);

static struct platform_driver smi_stream_dev_driver = {
    .probe = smi_stream_dev_probe,
    .remove = smi_stream_dev_remove,
    .driver = {
        .name = DRIVER_NAME,
        .owner = THIS_MODULE,
        .of_match_table = smi_stream_dev_of_match,
        },
};

module_platform_driver(smi_stream_dev_driver);

//MODULE_INFO(intree, "Y");
MODULE_ALIAS("platform:smi-stream-dev");
MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("Character device driver for BCM2835's secondary memory interface streaming mode");
MODULE_AUTHOR("David Michaeli <cariboulabs.co@gmail.com>");
MODULE_VERSION("2.1.0");
