RESET VECTOR == 7FFC, 7FFD

BIN MAP !Addresses are inclusive!
ROM    1100  0001  1000  0010  >  1111  1111  1111  1111
xSCM   0100  0100  1000  0000  >  1100  0001  1000  0001
xOS    0000  0000  0100  0001  >  0100  0100  0111  1111
xI/O   0000  0000  0000  0010  >  0000  0000  0100  0000
xRand  0000  0000  0000  0001
xCS    0000  0000  0000  0000

HEX MAP addresses are inclusive
ROM  = C182 > FFFF      Reset Vector lives from FFFC > FFFD
SCM  = 4480 > C181
OS   = 0041 > 447F      Stack lives here from 0100 > 010F  in bin is 0000-0001-0000-0000 > 0000-0001-0000-1111
I/O  = 0002 > 0040
Rand = 0001
CS   = 0000

DECIMAL QUANTITY
CS+rand == 2
IO == 62
OS == 17471
SCM == 32000
ROM == 16000(ish maybe, good enough)

xOS    0000  0000  0100  0001  >  0100  0100  1000  0000

x      0000  0000  0100  0001  >  0000  1111  1111  1111
x      0001  0000  0000  0000  >  0011  1111  1111  1111
x      0100  0000  0000  0000  >  0100  0011  1111  1111
x      0100  0100  0000  0000  >  0100  0100  0111  1111
x      0100  1000  1000  0000

SCM    0100  0100  1000  0001  >  1100  0001  1000  0001

x      0100  0100  1000  0001  >  0100  1111  1111  1111
x      0101  0000  0000  0000  >  1011  1111  1111  1111
x      1100  0000  0000  0000  >  1100  0000  1111  1111
x      1100  0001  0000  0000  >  1100  0001  0111  1111
x      1100  0001  1000  0000  >  1100  0001  1000  0001

Logic equivelence
 +      -
AND >  OR
OR  >  AND
NAND>  NOR
NOR >  NAND
XOR >  XNOR
XNOR>  XOR


----Detailed I/O MAP-----

Total range of 62 addresses. Remaning == 46.
0000  0000  0000  0010  >  0000  0000  0100  0000
Each address individually:
    0000-0000-0000-0010
    0000-0000-0000-0011
    0000-0000-0000-0100
    0000-0000-0000-0101
    0000-0000-0000-0110
    0000-0000-0000-0111
    0000-0000-0000-1000
    0000-0000-0000-1001
    0000-0000-0000-1010
    0000-0000-0000-1011
    0000-0000-0000-1100
    0000-0000-0000-1101
    0000-0000-0000-1110
    0000-0000-0000-1111

    0000-0000-0001-0000             ]
    0000-0000-0001-0001             |
    0000-0000-0001-0010             |
    0000-0000-0001-0011             |
    0000-0000-0001-0100             |
    0000-0000-0001-0101             |
    0000-0000-0001-0110             |
    0000-0000-0001-0111             |>This entire block is the VIA
    0000-0000-0001-1000             |
    0000-0000-0001-1001             |
    0000-0000-0001-1010             |
    0000-0000-0001-1011             |
    0000-0000-0001-1100             |
    0000-0000-0001-1101             |
    0000-0000-0001-1110             |
    0000-0000-0001-1111             ]

    0000-0000-0010-0000             ]   Serial Port block
    0000-0000-0010-0001             |
    0000-0000-0010-0010             |
    0000-0000-0010-0011             ]
    0000-0000-0010-0100
    0000-0000-0010-0101
    0000-0000-0010-0110
    0000-0000-0010-0111
    0000-0000-0010-1000
    0000-0000-0010-1001
    0000-0000-0010-1010
    0000-0000-0010-1011
    0000-0000-0010-1100
    0000-0000-0010-1101
    0000-0000-0010-1110
    0000-0000-0010-1111

    0000-0000-0011-0000
    0000-0000-0011-0001
    0000-0000-0011-0010
    0000-0000-0011-0011
    0000-0000-0011-0100
    0000-0000-0011-0101
    0000-0000-0011-0110
    0000-0000-0011-0111
    0000-0000-0011-1000
    0000-0000-0011-1001
    0000-0000-0011-1010
    0000-0000-0011-1011
    0000-0000-0011-1100
    0000-0000-0011-1101
    0000-0000-0011-1110
    0000-0000-0011-1111
                |
    0000-0000-0100-0000








What the Decoder needs to do:
    Send a SCMRW signal that is 0 if SCM is selected and a write is happening
    Decode address to enable parts of the computer
    Invert the R/W signal
    


Fixed table in hex, inclusive   sector size     Notes
ROM     C180 > FFFF             16000           
SCM     4480 > C17F             32000           
MISC    4474 > 447F             12              
UART    4470 > 4473             4               
VIA     4460 > 446F             16              
VERA    4440 > 445F             32              
RAND    443F                    1               
CS      443E                    1               ACTIVE HIGH
OS      0000 > 443D             17470           

In Binary
ROM     1100-0001-1000-0000  >  1111-1111-1111-1111
SCM     0100-0100-1000-0000  >  1100-0001-0111-1111
MISC    0100-0100-0111-0100  >  0100-0100-0111-1111
UART    0100-0100-0111-0000  >  0100-0100-0111-0011
VIA     0100-0100-0110-0000  >  0100-0100-0110-1111
VERA    0100-0100-0100-0000  >  0100-0100-0101-1111
RAND    0100-0100-0011-1111
CS      0100-0100-0011-1110
OS      0000-0000-0000-0000  >  0100-0100-0011-1101